
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  0800c864  0800c864  0000d864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbc4  0800cbc4  0000e078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cbc4  0800cbc4  0000dbc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbcc  0800cbcc  0000e078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbcc  0800cbcc  0000dbcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbd0  0800cbd0  0000dbd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800cbd4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000034b0  20000078  0800cc4c  0000e078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003528  0800cc4c  0000e528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025449  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056a1  00000000  00000000  000334f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e78  00000000  00000000  00038b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017a8  00000000  00000000  0003aa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce4b  00000000  00000000  0003c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027849  00000000  00000000  00069003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001069c7  00000000  00000000  0009084c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00197213  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088a0  00000000  00000000  00197258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0019faf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c84c 	.word	0x0800c84c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800c84c 	.word	0x0800c84c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	@ 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_uldivmod>:
 800048c:	b953      	cbnz	r3, 80004a4 <__aeabi_uldivmod+0x18>
 800048e:	b94a      	cbnz	r2, 80004a4 <__aeabi_uldivmod+0x18>
 8000490:	2900      	cmp	r1, #0
 8000492:	bf08      	it	eq
 8000494:	2800      	cmpeq	r0, #0
 8000496:	bf1c      	itt	ne
 8000498:	f04f 31ff 	movne.w	r1, #4294967295
 800049c:	f04f 30ff 	movne.w	r0, #4294967295
 80004a0:	f000 b988 	b.w	80007b4 <__aeabi_idiv0>
 80004a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80004a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004ac:	f000 f806 	bl	80004bc <__udivmoddi4>
 80004b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004b8:	b004      	add	sp, #16
 80004ba:	4770      	bx	lr

080004bc <__udivmoddi4>:
 80004bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004c0:	9d08      	ldr	r5, [sp, #32]
 80004c2:	468e      	mov	lr, r1
 80004c4:	4604      	mov	r4, r0
 80004c6:	4688      	mov	r8, r1
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d14a      	bne.n	8000562 <__udivmoddi4+0xa6>
 80004cc:	428a      	cmp	r2, r1
 80004ce:	4617      	mov	r7, r2
 80004d0:	d962      	bls.n	8000598 <__udivmoddi4+0xdc>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	b14e      	cbz	r6, 80004ec <__udivmoddi4+0x30>
 80004d8:	f1c6 0320 	rsb	r3, r6, #32
 80004dc:	fa01 f806 	lsl.w	r8, r1, r6
 80004e0:	fa20 f303 	lsr.w	r3, r0, r3
 80004e4:	40b7      	lsls	r7, r6
 80004e6:	ea43 0808 	orr.w	r8, r3, r8
 80004ea:	40b4      	lsls	r4, r6
 80004ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f0:	fa1f fc87 	uxth.w	ip, r7
 80004f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80004f8:	0c23      	lsrs	r3, r4, #16
 80004fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80004fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000502:	fb01 f20c 	mul.w	r2, r1, ip
 8000506:	429a      	cmp	r2, r3
 8000508:	d909      	bls.n	800051e <__udivmoddi4+0x62>
 800050a:	18fb      	adds	r3, r7, r3
 800050c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000510:	f080 80ea 	bcs.w	80006e8 <__udivmoddi4+0x22c>
 8000514:	429a      	cmp	r2, r3
 8000516:	f240 80e7 	bls.w	80006e8 <__udivmoddi4+0x22c>
 800051a:	3902      	subs	r1, #2
 800051c:	443b      	add	r3, r7
 800051e:	1a9a      	subs	r2, r3, r2
 8000520:	b2a3      	uxth	r3, r4
 8000522:	fbb2 f0fe 	udiv	r0, r2, lr
 8000526:	fb0e 2210 	mls	r2, lr, r0, r2
 800052a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800052e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000532:	459c      	cmp	ip, r3
 8000534:	d909      	bls.n	800054a <__udivmoddi4+0x8e>
 8000536:	18fb      	adds	r3, r7, r3
 8000538:	f100 32ff 	add.w	r2, r0, #4294967295
 800053c:	f080 80d6 	bcs.w	80006ec <__udivmoddi4+0x230>
 8000540:	459c      	cmp	ip, r3
 8000542:	f240 80d3 	bls.w	80006ec <__udivmoddi4+0x230>
 8000546:	443b      	add	r3, r7
 8000548:	3802      	subs	r0, #2
 800054a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800054e:	eba3 030c 	sub.w	r3, r3, ip
 8000552:	2100      	movs	r1, #0
 8000554:	b11d      	cbz	r5, 800055e <__udivmoddi4+0xa2>
 8000556:	40f3      	lsrs	r3, r6
 8000558:	2200      	movs	r2, #0
 800055a:	e9c5 3200 	strd	r3, r2, [r5]
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	428b      	cmp	r3, r1
 8000564:	d905      	bls.n	8000572 <__udivmoddi4+0xb6>
 8000566:	b10d      	cbz	r5, 800056c <__udivmoddi4+0xb0>
 8000568:	e9c5 0100 	strd	r0, r1, [r5]
 800056c:	2100      	movs	r1, #0
 800056e:	4608      	mov	r0, r1
 8000570:	e7f5      	b.n	800055e <__udivmoddi4+0xa2>
 8000572:	fab3 f183 	clz	r1, r3
 8000576:	2900      	cmp	r1, #0
 8000578:	d146      	bne.n	8000608 <__udivmoddi4+0x14c>
 800057a:	4573      	cmp	r3, lr
 800057c:	d302      	bcc.n	8000584 <__udivmoddi4+0xc8>
 800057e:	4282      	cmp	r2, r0
 8000580:	f200 8105 	bhi.w	800078e <__udivmoddi4+0x2d2>
 8000584:	1a84      	subs	r4, r0, r2
 8000586:	eb6e 0203 	sbc.w	r2, lr, r3
 800058a:	2001      	movs	r0, #1
 800058c:	4690      	mov	r8, r2
 800058e:	2d00      	cmp	r5, #0
 8000590:	d0e5      	beq.n	800055e <__udivmoddi4+0xa2>
 8000592:	e9c5 4800 	strd	r4, r8, [r5]
 8000596:	e7e2      	b.n	800055e <__udivmoddi4+0xa2>
 8000598:	2a00      	cmp	r2, #0
 800059a:	f000 8090 	beq.w	80006be <__udivmoddi4+0x202>
 800059e:	fab2 f682 	clz	r6, r2
 80005a2:	2e00      	cmp	r6, #0
 80005a4:	f040 80a4 	bne.w	80006f0 <__udivmoddi4+0x234>
 80005a8:	1a8a      	subs	r2, r1, r2
 80005aa:	0c03      	lsrs	r3, r0, #16
 80005ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005b0:	b280      	uxth	r0, r0
 80005b2:	b2bc      	uxth	r4, r7
 80005b4:	2101      	movs	r1, #1
 80005b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80005ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80005be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005c2:	fb04 f20c 	mul.w	r2, r4, ip
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d907      	bls.n	80005da <__udivmoddi4+0x11e>
 80005ca:	18fb      	adds	r3, r7, r3
 80005cc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005d0:	d202      	bcs.n	80005d8 <__udivmoddi4+0x11c>
 80005d2:	429a      	cmp	r2, r3
 80005d4:	f200 80e0 	bhi.w	8000798 <__udivmoddi4+0x2dc>
 80005d8:	46c4      	mov	ip, r8
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80005e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80005e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005e8:	fb02 f404 	mul.w	r4, r2, r4
 80005ec:	429c      	cmp	r4, r3
 80005ee:	d907      	bls.n	8000600 <__udivmoddi4+0x144>
 80005f0:	18fb      	adds	r3, r7, r3
 80005f2:	f102 30ff 	add.w	r0, r2, #4294967295
 80005f6:	d202      	bcs.n	80005fe <__udivmoddi4+0x142>
 80005f8:	429c      	cmp	r4, r3
 80005fa:	f200 80ca 	bhi.w	8000792 <__udivmoddi4+0x2d6>
 80005fe:	4602      	mov	r2, r0
 8000600:	1b1b      	subs	r3, r3, r4
 8000602:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000606:	e7a5      	b.n	8000554 <__udivmoddi4+0x98>
 8000608:	f1c1 0620 	rsb	r6, r1, #32
 800060c:	408b      	lsls	r3, r1
 800060e:	fa22 f706 	lsr.w	r7, r2, r6
 8000612:	431f      	orrs	r7, r3
 8000614:	fa0e f401 	lsl.w	r4, lr, r1
 8000618:	fa20 f306 	lsr.w	r3, r0, r6
 800061c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000620:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000624:	4323      	orrs	r3, r4
 8000626:	fa00 f801 	lsl.w	r8, r0, r1
 800062a:	fa1f fc87 	uxth.w	ip, r7
 800062e:	fbbe f0f9 	udiv	r0, lr, r9
 8000632:	0c1c      	lsrs	r4, r3, #16
 8000634:	fb09 ee10 	mls	lr, r9, r0, lr
 8000638:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800063c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000640:	45a6      	cmp	lr, r4
 8000642:	fa02 f201 	lsl.w	r2, r2, r1
 8000646:	d909      	bls.n	800065c <__udivmoddi4+0x1a0>
 8000648:	193c      	adds	r4, r7, r4
 800064a:	f100 3aff 	add.w	sl, r0, #4294967295
 800064e:	f080 809c 	bcs.w	800078a <__udivmoddi4+0x2ce>
 8000652:	45a6      	cmp	lr, r4
 8000654:	f240 8099 	bls.w	800078a <__udivmoddi4+0x2ce>
 8000658:	3802      	subs	r0, #2
 800065a:	443c      	add	r4, r7
 800065c:	eba4 040e 	sub.w	r4, r4, lr
 8000660:	fa1f fe83 	uxth.w	lr, r3
 8000664:	fbb4 f3f9 	udiv	r3, r4, r9
 8000668:	fb09 4413 	mls	r4, r9, r3, r4
 800066c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000670:	fb03 fc0c 	mul.w	ip, r3, ip
 8000674:	45a4      	cmp	ip, r4
 8000676:	d908      	bls.n	800068a <__udivmoddi4+0x1ce>
 8000678:	193c      	adds	r4, r7, r4
 800067a:	f103 3eff 	add.w	lr, r3, #4294967295
 800067e:	f080 8082 	bcs.w	8000786 <__udivmoddi4+0x2ca>
 8000682:	45a4      	cmp	ip, r4
 8000684:	d97f      	bls.n	8000786 <__udivmoddi4+0x2ca>
 8000686:	3b02      	subs	r3, #2
 8000688:	443c      	add	r4, r7
 800068a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800068e:	eba4 040c 	sub.w	r4, r4, ip
 8000692:	fba0 ec02 	umull	lr, ip, r0, r2
 8000696:	4564      	cmp	r4, ip
 8000698:	4673      	mov	r3, lr
 800069a:	46e1      	mov	r9, ip
 800069c:	d362      	bcc.n	8000764 <__udivmoddi4+0x2a8>
 800069e:	d05f      	beq.n	8000760 <__udivmoddi4+0x2a4>
 80006a0:	b15d      	cbz	r5, 80006ba <__udivmoddi4+0x1fe>
 80006a2:	ebb8 0203 	subs.w	r2, r8, r3
 80006a6:	eb64 0409 	sbc.w	r4, r4, r9
 80006aa:	fa04 f606 	lsl.w	r6, r4, r6
 80006ae:	fa22 f301 	lsr.w	r3, r2, r1
 80006b2:	431e      	orrs	r6, r3
 80006b4:	40cc      	lsrs	r4, r1
 80006b6:	e9c5 6400 	strd	r6, r4, [r5]
 80006ba:	2100      	movs	r1, #0
 80006bc:	e74f      	b.n	800055e <__udivmoddi4+0xa2>
 80006be:	fbb1 fcf2 	udiv	ip, r1, r2
 80006c2:	0c01      	lsrs	r1, r0, #16
 80006c4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006c8:	b280      	uxth	r0, r0
 80006ca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006ce:	463b      	mov	r3, r7
 80006d0:	4638      	mov	r0, r7
 80006d2:	463c      	mov	r4, r7
 80006d4:	46b8      	mov	r8, r7
 80006d6:	46be      	mov	lr, r7
 80006d8:	2620      	movs	r6, #32
 80006da:	fbb1 f1f7 	udiv	r1, r1, r7
 80006de:	eba2 0208 	sub.w	r2, r2, r8
 80006e2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006e6:	e766      	b.n	80005b6 <__udivmoddi4+0xfa>
 80006e8:	4601      	mov	r1, r0
 80006ea:	e718      	b.n	800051e <__udivmoddi4+0x62>
 80006ec:	4610      	mov	r0, r2
 80006ee:	e72c      	b.n	800054a <__udivmoddi4+0x8e>
 80006f0:	f1c6 0220 	rsb	r2, r6, #32
 80006f4:	fa2e f302 	lsr.w	r3, lr, r2
 80006f8:	40b7      	lsls	r7, r6
 80006fa:	40b1      	lsls	r1, r6
 80006fc:	fa20 f202 	lsr.w	r2, r0, r2
 8000700:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000704:	430a      	orrs	r2, r1
 8000706:	fbb3 f8fe 	udiv	r8, r3, lr
 800070a:	b2bc      	uxth	r4, r7
 800070c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000710:	0c11      	lsrs	r1, r2, #16
 8000712:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000716:	fb08 f904 	mul.w	r9, r8, r4
 800071a:	40b0      	lsls	r0, r6
 800071c:	4589      	cmp	r9, r1
 800071e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000722:	b280      	uxth	r0, r0
 8000724:	d93e      	bls.n	80007a4 <__udivmoddi4+0x2e8>
 8000726:	1879      	adds	r1, r7, r1
 8000728:	f108 3cff 	add.w	ip, r8, #4294967295
 800072c:	d201      	bcs.n	8000732 <__udivmoddi4+0x276>
 800072e:	4589      	cmp	r9, r1
 8000730:	d81f      	bhi.n	8000772 <__udivmoddi4+0x2b6>
 8000732:	eba1 0109 	sub.w	r1, r1, r9
 8000736:	fbb1 f9fe 	udiv	r9, r1, lr
 800073a:	fb09 f804 	mul.w	r8, r9, r4
 800073e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000742:	b292      	uxth	r2, r2
 8000744:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000748:	4542      	cmp	r2, r8
 800074a:	d229      	bcs.n	80007a0 <__udivmoddi4+0x2e4>
 800074c:	18ba      	adds	r2, r7, r2
 800074e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000752:	d2c4      	bcs.n	80006de <__udivmoddi4+0x222>
 8000754:	4542      	cmp	r2, r8
 8000756:	d2c2      	bcs.n	80006de <__udivmoddi4+0x222>
 8000758:	f1a9 0102 	sub.w	r1, r9, #2
 800075c:	443a      	add	r2, r7
 800075e:	e7be      	b.n	80006de <__udivmoddi4+0x222>
 8000760:	45f0      	cmp	r8, lr
 8000762:	d29d      	bcs.n	80006a0 <__udivmoddi4+0x1e4>
 8000764:	ebbe 0302 	subs.w	r3, lr, r2
 8000768:	eb6c 0c07 	sbc.w	ip, ip, r7
 800076c:	3801      	subs	r0, #1
 800076e:	46e1      	mov	r9, ip
 8000770:	e796      	b.n	80006a0 <__udivmoddi4+0x1e4>
 8000772:	eba7 0909 	sub.w	r9, r7, r9
 8000776:	4449      	add	r1, r9
 8000778:	f1a8 0c02 	sub.w	ip, r8, #2
 800077c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000780:	fb09 f804 	mul.w	r8, r9, r4
 8000784:	e7db      	b.n	800073e <__udivmoddi4+0x282>
 8000786:	4673      	mov	r3, lr
 8000788:	e77f      	b.n	800068a <__udivmoddi4+0x1ce>
 800078a:	4650      	mov	r0, sl
 800078c:	e766      	b.n	800065c <__udivmoddi4+0x1a0>
 800078e:	4608      	mov	r0, r1
 8000790:	e6fd      	b.n	800058e <__udivmoddi4+0xd2>
 8000792:	443b      	add	r3, r7
 8000794:	3a02      	subs	r2, #2
 8000796:	e733      	b.n	8000600 <__udivmoddi4+0x144>
 8000798:	f1ac 0c02 	sub.w	ip, ip, #2
 800079c:	443b      	add	r3, r7
 800079e:	e71c      	b.n	80005da <__udivmoddi4+0x11e>
 80007a0:	4649      	mov	r1, r9
 80007a2:	e79c      	b.n	80006de <__udivmoddi4+0x222>
 80007a4:	eba1 0109 	sub.w	r1, r1, r9
 80007a8:	46c4      	mov	ip, r8
 80007aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80007ae:	fb09 f804 	mul.w	r8, r9, r4
 80007b2:	e7c4      	b.n	800073e <__udivmoddi4+0x282>

080007b4 <__aeabi_idiv0>:
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop

080007b8 <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x0); // Set all GPIOB high

}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 80007c8:	2340      	movs	r3, #64	@ 0x40
 80007ca:	733b      	strb	r3, [r7, #12]
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	737b      	strb	r3, [r7, #13]
 80007d0:	79bb      	ldrb	r3, [r7, #6]
 80007d2:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2180      	movs	r1, #128	@ 0x80
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <MCP23S17_WriteRegister+0x48>)
 80007da:	f002 fcb7 	bl	800314c <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 80007de:	f107 010c 	add.w	r1, r7, #12
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	2203      	movs	r2, #3
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <MCP23S17_WriteRegister+0x4c>)
 80007ea:	f006 faa1 	bl	8006d30 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2180      	movs	r1, #128	@ 0x80
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <MCP23S17_WriteRegister+0x48>)
 80007f4:	f002 fcaa 	bl	800314c <HAL_GPIO_WritePin>
}
 80007f8:	bf00      	nop
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	48000400 	.word	0x48000400
 8000804:	20000a38 	.word	0x20000a38

08000808 <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af02      	add	r7, sp, #8
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 8000812:	2341      	movs	r3, #65	@ 0x41
 8000814:	733b      	strb	r3, [r7, #12]
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	737b      	strb	r3, [r7, #13]
 800081a:	2300      	movs	r3, #0
 800081c:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	2180      	movs	r1, #128	@ 0x80
 8000822:	480c      	ldr	r0, [pc, #48]	@ (8000854 <MCP23S17_ReadRegister+0x4c>)
 8000824:	f002 fc92 	bl	800314c <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 8000828:	f107 0208 	add.w	r2, r7, #8
 800082c:	f107 010c 	add.w	r1, r7, #12
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2303      	movs	r3, #3
 8000838:	4807      	ldr	r0, [pc, #28]	@ (8000858 <MCP23S17_ReadRegister+0x50>)
 800083a:	f006 fbef 	bl	800701c <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2180      	movs	r1, #128	@ 0x80
 8000842:	4804      	ldr	r0, [pc, #16]	@ (8000854 <MCP23S17_ReadRegister+0x4c>)
 8000844:	f002 fc82 	bl	800314c <HAL_GPIO_WritePin>

return rxData[2];
 8000848:	7abb      	ldrb	r3, [r7, #10]
}
 800084a:	4618      	mov	r0, r3
 800084c:	3710      	adds	r7, #16
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	48000400 	.word	0x48000400
 8000858:	20000a38 	.word	0x20000a38

0800085c <MCP23S17_SetPin>:
// Set all pins to high



void MCP23S17_SetPin(uint8_t pin, uint8_t state)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	460a      	mov	r2, r1
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	71bb      	strb	r3, [r7, #6]
    if (pin > 15) return;
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	2b0f      	cmp	r3, #15
 8000870:	d832      	bhi.n	80008d8 <MCP23S17_SetPin+0x7c>

    uint8_t reg = (pin < 8) ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b07      	cmp	r3, #7
 8000876:	d801      	bhi.n	800087c <MCP23S17_SetPin+0x20>
 8000878:	2312      	movs	r3, #18
 800087a:	e000      	b.n	800087e <MCP23S17_SetPin+0x22>
 800087c:	2313      	movs	r3, #19
 800087e:	73bb      	strb	r3, [r7, #14]
    uint8_t bit = (pin < 8) ? pin : (pin - 8);
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	2b07      	cmp	r3, #7
 8000884:	d903      	bls.n	800088e <MCP23S17_SetPin+0x32>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	3b08      	subs	r3, #8
 800088a:	b2db      	uxtb	r3, r3
 800088c:	e000      	b.n	8000890 <MCP23S17_SetPin+0x34>
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	737b      	strb	r3, [r7, #13]

    // Lire l'état actuel du port
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000892:	7bbb      	ldrb	r3, [r7, #14]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffb7 	bl	8000808 <MCP23S17_ReadRegister>
 800089a:	4603      	mov	r3, r0
 800089c:	73fb      	strb	r3, [r7, #15]

    if (state) {
 800089e:	79bb      	ldrb	r3, [r7, #6]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d008      	beq.n	80008b6 <MCP23S17_SetPin+0x5a>
        // mettre le bit à 1
        current |= (1u << bit);
 80008a4:	7b7b      	ldrb	r3, [r7, #13]
 80008a6:	2201      	movs	r2, #1
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	73fb      	strb	r3, [r7, #15]
 80008b4:	e009      	b.n	80008ca <MCP23S17_SetPin+0x6e>
    } else {
        // mettre le bit à 0
        current &= ~(1u << bit);
 80008b6:	7b7b      	ldrb	r3, [r7, #13]
 80008b8:	2201      	movs	r2, #1
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	4013      	ands	r3, r2
 80008c8:	73fb      	strb	r3, [r7, #15]
    }

    MCP23S17_WriteRegister(reg, current);
 80008ca:	7bfa      	ldrb	r2, [r7, #15]
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff71 	bl	80007b8 <MCP23S17_WriteRegister>
 80008d6:	e000      	b.n	80008da <MCP23S17_SetPin+0x7e>
    if (pin > 15) return;
 80008d8:	bf00      	nop
}
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <MCP23S17_Init>:

void MCP23S17_Init(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
// Set CS high initially
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2180      	movs	r1, #128	@ 0x80
 80008ea:	481a      	ldr	r0, [pc, #104]	@ (8000954 <MCP23S17_Init+0x74>)
 80008ec:	f002 fc2e 	bl	800314c <HAL_GPIO_WritePin>

// Obligatoire
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2101      	movs	r1, #1
 80008f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f8:	f002 fc28 	bl	800314c <HAL_GPIO_WritePin>
HAL_Delay(1);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f001 feff 	bl	8002700 <HAL_Delay>
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	2101      	movs	r1, #1
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f002 fc1f 	bl	800314c <HAL_GPIO_WritePin>
HAL_Delay(1);
 800090e:	2001      	movs	r0, #1
 8000910:	f001 fef6 	bl	8002700 <HAL_Delay>

// Configure IOCON: Sequential operation disabled, etc. (default is fine, but set explicitly)
MCP23S17_WriteRegister(MCP23S17_IOCONA, 0x20); // BANK=0, SEQOP=0, etc.
 8000914:	2120      	movs	r1, #32
 8000916:	200a      	movs	r0, #10
 8000918:	f7ff ff4e 	bl	80007b8 <MCP23S17_WriteRegister>

// Set all pins as outputs
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
 800091c:	2100      	movs	r1, #0
 800091e:	2000      	movs	r0, #0
 8000920:	f7ff ff4a 	bl	80007b8 <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
 8000924:	2100      	movs	r1, #0
 8000926:	2001      	movs	r0, #1
 8000928:	f7ff ff46 	bl	80007b8 <MCP23S17_WriteRegister>

for(int i=0; i<16;i++){
 800092c:	2300      	movs	r3, #0
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	e008      	b.n	8000944 <MCP23S17_Init+0x64>
	MCP23S17_SetPin(i, 0);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff ff8f 	bl	800085c <MCP23S17_SetPin>
for(int i=0; i<16;i++){
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3301      	adds	r3, #1
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b0f      	cmp	r3, #15
 8000948:	ddf3      	ble.n	8000932 <MCP23S17_Init+0x52>

}
}
 800094a:	bf00      	nop
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	48000400 	.word	0x48000400

08000958 <RC_filter_init>:
#endif

#define SCALE 1024u

void RC_filter_init(h_RC_filter_t *h,uint16_t cutoff_frequency,uint16_t sampling_frequency)
{
 8000958:	b480      	push	{r7}
 800095a:	b089      	sub	sp, #36	@ 0x24
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	460b      	mov	r3, r1
 8000962:	807b      	strh	r3, [r7, #2]
 8000964:	4613      	mov	r3, r2
 8000966:	803b      	strh	r3, [r7, #0]
    if (!h) return;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d061      	beq.n	8000a32 <RC_filter_init+0xda>

    if (cutoff_frequency == 0) cutoff_frequency = 1;
 800096e:	887b      	ldrh	r3, [r7, #2]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d101      	bne.n	8000978 <RC_filter_init+0x20>
 8000974:	2301      	movs	r3, #1
 8000976:	807b      	strh	r3, [r7, #2]
    if (sampling_frequency == 0) sampling_frequency = 1;
 8000978:	883b      	ldrh	r3, [r7, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d101      	bne.n	8000982 <RC_filter_init+0x2a>
 800097e:	2301      	movs	r3, #1
 8000980:	803b      	strh	r3, [r7, #0]

    float fs = (float)sampling_frequency;
 8000982:	883b      	ldrh	r3, [r7, #0]
 8000984:	ee07 3a90 	vmov	s15, r3
 8000988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800098c:	edc7 7a07 	vstr	s15, [r7, #28]
    float fc = (float)cutoff_frequency;
 8000990:	887b      	ldrh	r3, [r7, #2]
 8000992:	ee07 3a90 	vmov	s15, r3
 8000996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800099a:	edc7 7a06 	vstr	s15, [r7, #24]
    float K  = fs / (2.0f * (float)M_PI * fc);
 800099e:	edd7 7a06 	vldr	s15, [r7, #24]
 80009a2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000a40 <RC_filter_init+0xe8>
 80009a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80009ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009b2:	edc7 7a05 	vstr	s15, [r7, #20]

    float A = 1.0f;
 80009b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80009ba:	613b      	str	r3, [r7, #16]
    float B = K;
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	60fb      	str	r3, [r7, #12]
    float D = 1.0f + K;
 80009c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80009c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80009c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009cc:	edc7 7a02 	vstr	s15, [r7, #8]

    h->coeff_A = (uint32_t)(A * (float)SCALE + 0.5f);
 80009d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80009d4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000a44 <RC_filter_init+0xec>
 80009d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009dc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80009e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009e8:	ee17 2a90 	vmov	r2, s15
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	601a      	str	r2, [r3, #0]
    h->coeff_B = (uint32_t)(B * (float)SCALE + 0.5f);
 80009f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80009f4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000a44 <RC_filter_init+0xec>
 80009f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a08:	ee17 2a90 	vmov	r2, s15
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	605a      	str	r2, [r3, #4]
    h->coeff_D = (uint32_t)(D * (float)SCALE + 0.5f);
 8000a10:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a14:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000a44 <RC_filter_init+0xec>
 8000a18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a1c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a28:	ee17 2a90 	vmov	r2, s15
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	e000      	b.n	8000a34 <RC_filter_init+0xdc>
    if (!h) return;
 8000a32:	bf00      	nop

}
 8000a34:	3724      	adds	r7, #36	@ 0x24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40c90fdb 	.word	0x40c90fdb
 8000a44:	44800000 	.word	0x44800000

08000a48 <RC_filter_update>:

uint16_t RC_filter_update(h_RC_filter_t *h, uint16_t input)
{
 8000a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a4c:	b098      	sub	sp, #96	@ 0x60
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6478      	str	r0, [r7, #68]	@ 0x44
 8000a52:	460b      	mov	r3, r1
 8000a54:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    if (!h) return input;
 8000a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d102      	bne.n	8000a64 <RC_filter_update+0x1c>
 8000a5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000a62:	e085      	b.n	8000b70 <RC_filter_update+0x128>

    uint64_t num = 0;
 8000a64:	f04f 0200 	mov.w	r2, #0
 8000a68:	f04f 0300 	mov.w	r3, #0
 8000a6c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    num += (uint64_t)h->coeff_A * (uint64_t)input;
 8000a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2200      	movs	r2, #0
 8000a76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000a78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000a7a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4698      	mov	r8, r3
 8000a82:	4691      	mov	r9, r2
 8000a84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8000a88:	460b      	mov	r3, r1
 8000a8a:	fb08 f203 	mul.w	r2, r8, r3
 8000a8e:	4603      	mov	r3, r0
 8000a90:	fb03 f309 	mul.w	r3, r3, r9
 8000a94:	4413      	add	r3, r2
 8000a96:	4602      	mov	r2, r0
 8000a98:	fba2 4508 	umull	r4, r5, r2, r8
 8000a9c:	442b      	add	r3, r5
 8000a9e:	461d      	mov	r5, r3
 8000aa0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000aa4:	1911      	adds	r1, r2, r4
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	416b      	adcs	r3, r5
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000ab0:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
    num += (uint64_t)h->coeff_B * (uint64_t)h->out_prev;
 8000ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	2200      	movs	r2, #0
 8000aba:	633b      	str	r3, [r7, #48]	@ 0x30
 8000abc:	637a      	str	r2, [r7, #52]	@ 0x34
 8000abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ac0:	899b      	ldrh	r3, [r3, #12]
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ac8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000aca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8000ace:	462b      	mov	r3, r5
 8000ad0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8000ad4:	4642      	mov	r2, r8
 8000ad6:	fb02 f203 	mul.w	r2, r2, r3
 8000ada:	464b      	mov	r3, r9
 8000adc:	4621      	mov	r1, r4
 8000ade:	fb01 f303 	mul.w	r3, r1, r3
 8000ae2:	4413      	add	r3, r2
 8000ae4:	4622      	mov	r2, r4
 8000ae6:	4641      	mov	r1, r8
 8000ae8:	fba2 ab01 	umull	sl, fp, r2, r1
 8000aec:	445b      	add	r3, fp
 8000aee:	469b      	mov	fp, r3
 8000af0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000af4:	eb12 010a 	adds.w	r1, r2, sl
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	eb43 030b 	adc.w	r3, r3, fp
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000b04:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

    uint32_t den = h->coeff_D;
 8000b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (den == 0u) return input;
 8000b0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d102      	bne.n	8000b1a <RC_filter_update+0xd2>
 8000b14:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000b18:	e02a      	b.n	8000b70 <RC_filter_update+0x128>

    uint32_t y = (uint32_t)((num + (uint64_t)(den / 2u)) / (uint64_t)den);
 8000b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b1c:	085b      	lsrs	r3, r3, #1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	623b      	str	r3, [r7, #32]
 8000b22:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000b28:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000b2c:	4621      	mov	r1, r4
 8000b2e:	1889      	adds	r1, r1, r2
 8000b30:	61b9      	str	r1, [r7, #24]
 8000b32:	4629      	mov	r1, r5
 8000b34:	eb43 0101 	adc.w	r1, r3, r1
 8000b38:	61f9      	str	r1, [r7, #28]
 8000b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	617a      	str	r2, [r7, #20]
 8000b42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000b46:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000b4a:	f7ff fc9f 	bl	800048c <__aeabi_uldivmod>
 8000b4e:	4602      	mov	r2, r0
 8000b50:	460b      	mov	r3, r1
 8000b52:	4613      	mov	r3, r2
 8000b54:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (y > 0xFFFFu) y = 0xFFFFu;//on clamp au cas ou
 8000b56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b5c:	d302      	bcc.n	8000b64 <RC_filter_update+0x11c>
 8000b5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    h->out_prev = (uint16_t)y;//on update l'etat precedent
 8000b64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b6a:	819a      	strh	r2, [r3, #12]
    return (uint16_t)y;
 8000b6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b6e:	b29b      	uxth	r3, r3
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3760      	adds	r7, #96	@ 0x60
 8000b74:	46bd      	mov	sp, r7
 8000b76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08000b7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b82:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <MX_DMA_Init+0x48>)
 8000b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b86:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc4 <MX_DMA_Init+0x48>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc4 <MX_DMA_Init+0x48>)
 8000b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2105      	movs	r1, #5
 8000b9e:	2010      	movs	r0, #16
 8000ba0:	f001 fe8a 	bl	80028b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000ba4:	2010      	movs	r0, #16
 8000ba6:	f001 fea3 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2105      	movs	r1, #5
 8000bae:	2011      	movs	r0, #17
 8000bb0:	f001 fe82 	bl	80028b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000bb4:	2011      	movs	r0, #17
 8000bb6:	f001 fe9b 	bl	80028f0 <HAL_NVIC_EnableIRQ>

}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <fonction_led>:
	return 0;
}


int fonction_led(h_shell_t * h_shell, int argc, char ** argv)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b08d      	sub	sp, #52	@ 0x34
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
	if(argc==2){
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d128      	bne.n	8000c2c <fonction_led+0x64>
		int lednum=atoi(argv[0]);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f00a fc12 	bl	800b408 <atoi>
 8000be4:	61f8      	str	r0, [r7, #28]
		int ledstate=atoi(argv[1]);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3304      	adds	r3, #4
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f00a fc0b 	bl	800b408 <atoi>
 8000bf2:	61b8      	str	r0, [r7, #24]
		MCP23S17_SetPin(lednum,ledstate );
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	4611      	mov	r1, r2
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fe2c 	bl	800085c <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	4a31      	ldr	r2, [pc, #196]	@ (8000cd4 <fonction_led+0x10c>)
 8000c0e:	2128      	movs	r1, #40	@ 0x28
 8000c10:	f00a fd56 	bl	800b6c0 <sniprintf>
 8000c14:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c22:	6979      	ldr	r1, [r7, #20]
 8000c24:	b289      	uxth	r1, r1
 8000c26:	4610      	mov	r0, r2
 8000c28:	4798      	blx	r3
 8000c2a:	e04e      	b.n	8000cca <fonction_led+0x102>
	}
	else if(argc==3){
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	d136      	bne.n	8000ca0 <fonction_led+0xd8>
		int lednum=atoi(argv[0])*10+atoi(argv[1]);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f00a fbe6 	bl	800b408 <atoi>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	4613      	mov	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4413      	add	r3, r2
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	461c      	mov	r4, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3304      	adds	r3, #4
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f00a fbda 	bl	800b408 <atoi>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4423      	add	r3, r4
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
		int ledstate=atoi(argv[2]);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	3308      	adds	r3, #8
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00a fbd1 	bl	800b408 <atoi>
 8000c66:	6278      	str	r0, [r7, #36]	@ 0x24
		MCP23S17_SetPin(lednum,ledstate );
 8000c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c6e:	b2d2      	uxtb	r2, r2
 8000c70:	4611      	mov	r1, r2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fdf2 	bl	800085c <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c80:	4a14      	ldr	r2, [pc, #80]	@ (8000cd4 <fonction_led+0x10c>)
 8000c82:	2128      	movs	r1, #40	@ 0x28
 8000c84:	f00a fd1c 	bl	800b6c0 <sniprintf>
 8000c88:	6238      	str	r0, [r7, #32]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c96:	6a39      	ldr	r1, [r7, #32]
 8000c98:	b289      	uxth	r1, r1
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	4798      	blx	r3
 8000c9e:	e014      	b.n	8000cca <fonction_led+0x102>

	}
	else{
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd8 <fonction_led+0x110>)
 8000ca8:	2128      	movs	r1, #40	@ 0x28
 8000caa:	4618      	mov	r0, r3
 8000cac:	f00a fd08 	bl	800b6c0 <sniprintf>
 8000cb0:	62f8      	str	r0, [r7, #44]	@ 0x2c
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000cbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000cc0:	b289      	uxth	r1, r1
 8000cc2:	4610      	mov	r0, r2
 8000cc4:	4798      	blx	r3
		return 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e000      	b.n	8000ccc <fonction_led+0x104>
	}



	return 1;
 8000cca:	2301      	movs	r3, #1
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3734      	adds	r7, #52	@ 0x34
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd90      	pop	{r4, r7, pc}
 8000cd4:	0800c884 	.word	0x0800c884
 8000cd8:	0800c890 	.word	0x0800c890

08000cdc <fonction_filter>:

int fonction_filter(h_shell_t * h_shell, int argc, char ** argv)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
	if(argc>0){
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	dd23      	ble.n	8000d36 <fonction_filter+0x5a>
		int freq=atoi(argv[1]);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f00a fb87 	bl	800b408 <atoi>
 8000cfa:	61b8      	str	r0, [r7, #24]
		RC_filter_init(&filter_struct,(uint16_t ) freq,(uint16_t ) SAMPLING_FREQ);
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000d04:	4619      	mov	r1, r3
 8000d06:	4818      	ldr	r0, [pc, #96]	@ (8000d68 <fonction_filter+0x8c>)
 8000d08:	f7ff fe26 	bl	8000958 <RC_filter_init>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "filter cutoff freq at %d\r\n",freq);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4a15      	ldr	r2, [pc, #84]	@ (8000d6c <fonction_filter+0x90>)
 8000d16:	2128      	movs	r1, #40	@ 0x28
 8000d18:	f00a fcd2 	bl	800b6c0 <sniprintf>
 8000d1c:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d2a:	6979      	ldr	r1, [r7, #20]
 8000d2c:	b289      	uxth	r1, r1
 8000d2e:	4610      	mov	r0, r2
 8000d30:	4798      	blx	r3
		return 0;
	}



	return 1;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e013      	b.n	8000d5e <fonction_filter+0x82>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <fonction_filter+0x94>)
 8000d3e:	2128      	movs	r1, #40	@ 0x28
 8000d40:	4618      	mov	r0, r3
 8000d42:	f00a fcbd 	bl	800b6c0 <sniprintf>
 8000d46:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d54:	69f9      	ldr	r1, [r7, #28]
 8000d56:	b289      	uxth	r1, r1
 8000d58:	4610      	mov	r0, r2
 8000d5a:	4798      	blx	r3
		return 0;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3720      	adds	r7, #32
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	2000088c 	.word	0x2000088c
 8000d6c:	0800c8a0 	.word	0x0800c8a0
 8000d70:	0800c890 	.word	0x0800c890

08000d74 <fonction_tremolo>:

int fonction_tremolo(h_shell_t * h_shell, int argc, char ** argv)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b088      	sub	sp, #32
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
	if(argc>0){
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	dd3d      	ble.n	8000e02 <fonction_tremolo+0x8e>
		if(atoi(argv[1])==1){
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3304      	adds	r3, #4
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f00a fb3b 	bl	800b408 <atoi>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d119      	bne.n	8000dcc <fonction_tremolo+0x58>
			tremolo=0;
 8000d98:	4b27      	ldr	r3, [pc, #156]	@ (8000e38 <fonction_tremolo+0xc4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
			trem_step=20;
 8000d9e:	4b27      	ldr	r3, [pc, #156]	@ (8000e3c <fonction_tremolo+0xc8>)
 8000da0:	2214      	movs	r2, #20
 8000da2:	601a      	str	r2, [r3, #0]
			int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "tremolo enabled\r\n");
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000daa:	4a25      	ldr	r2, [pc, #148]	@ (8000e40 <fonction_tremolo+0xcc>)
 8000dac:	2128      	movs	r1, #40	@ 0x28
 8000dae:	4618      	mov	r0, r3
 8000db0:	f00a fc86 	bl	800b6c0 <sniprintf>
 8000db4:	6178      	str	r0, [r7, #20]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000dc2:	6979      	ldr	r1, [r7, #20]
 8000dc4:	b289      	uxth	r1, r1
 8000dc6:	4610      	mov	r0, r2
 8000dc8:	4798      	blx	r3
 8000dca:	e02f      	b.n	8000e2c <fonction_tremolo+0xb8>

		}
		else{
			tremolo=32767;
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <fonction_tremolo+0xc4>)
 8000dce:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000dd2:	601a      	str	r2, [r3, #0]
			trem_step=0;
 8000dd4:	4b19      	ldr	r3, [pc, #100]	@ (8000e3c <fonction_tremolo+0xc8>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
			int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "tremolo disabled\r\n");
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000de0:	4a18      	ldr	r2, [pc, #96]	@ (8000e44 <fonction_tremolo+0xd0>)
 8000de2:	2128      	movs	r1, #40	@ 0x28
 8000de4:	4618      	mov	r0, r3
 8000de6:	f00a fc6b 	bl	800b6c0 <sniprintf>
 8000dea:	61b8      	str	r0, [r7, #24]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000df2:	68fa      	ldr	r2, [r7, #12]
 8000df4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000df8:	69b9      	ldr	r1, [r7, #24]
 8000dfa:	b289      	uxth	r1, r1
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4798      	blx	r3
 8000e00:	e014      	b.n	8000e2c <fonction_tremolo+0xb8>

		}

	}
	else{
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000e08:	4a0f      	ldr	r2, [pc, #60]	@ (8000e48 <fonction_tremolo+0xd4>)
 8000e0a:	2128      	movs	r1, #40	@ 0x28
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f00a fc57 	bl	800b6c0 <sniprintf>
 8000e12:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000e20:	69f9      	ldr	r1, [r7, #28]
 8000e22:	b289      	uxth	r1, r1
 8000e24:	4610      	mov	r0, r2
 8000e26:	4798      	blx	r3
		return 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e000      	b.n	8000e2e <fonction_tremolo+0xba>
	}



	return 1;
 8000e2c:	2301      	movs	r3, #1
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3720      	adds	r7, #32
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	2000009c 	.word	0x2000009c
 8000e3c:	20000000 	.word	0x20000000
 8000e40:	0800c8bc 	.word	0x0800c8bc
 8000e44:	0800c8d0 	.word	0x0800c8d0
 8000e48:	0800c890 	.word	0x0800c890

08000e4c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	4a07      	ldr	r2, [pc, #28]	@ (8000e78 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	4a06      	ldr	r2, [pc, #24]	@ (8000e7c <vApplicationGetIdleTaskMemory+0x30>)
 8000e62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2280      	movs	r2, #128	@ 0x80
 8000e68:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e6a:	bf00      	nop
 8000e6c:	3714      	adds	r7, #20
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	200000ac 	.word	0x200000ac
 8000e7c:	2000014c 	.word	0x2000014c

08000e80 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b096      	sub	sp, #88	@ 0x58
 8000e84:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(128, sizeof(uint8_t));
 8000e86:	2200      	movs	r2, #0
 8000e88:	2101      	movs	r1, #1
 8000e8a:	2080      	movs	r0, #128	@ 0x80
 8000e8c:	f008 fc98 	bl	80097c0 <xQueueGenericCreate>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4a1e      	ldr	r2, [pc, #120]	@ (8000f0c <MX_FREERTOS_Init+0x8c>)
 8000e94:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <MX_FREERTOS_Init+0x90>)
 8000e98:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000e9c:	461d      	mov	r5, r3
 8000e9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000eaa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f008 fb06 	bl	80094c2 <osThreadCreate>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a16      	ldr	r2, [pc, #88]	@ (8000f14 <MX_FREERTOS_Init+0x94>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 8000ebc:	4b16      	ldr	r3, [pc, #88]	@ (8000f18 <MX_FREERTOS_Init+0x98>)
 8000ebe:	f107 0420 	add.w	r4, r7, #32
 8000ec2:	461d      	mov	r5, r3
 8000ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ec8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ecc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 8000ed0:	f107 0320 	add.w	r3, r7, #32
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f008 faf3 	bl	80094c2 <osThreadCreate>
 8000edc:	4603      	mov	r3, r0
 8000ede:	4a0f      	ldr	r2, [pc, #60]	@ (8000f1c <MX_FREERTOS_Init+0x9c>)
 8000ee0:	6013      	str	r3, [r2, #0]

  /* definition and creation of ShellTask */
  osThreadDef(ShellTask, Startshelltask, osPriorityNormal, 0, 256);
 8000ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f20 <MX_FREERTOS_Init+0xa0>)
 8000ee4:	1d3c      	adds	r4, r7, #4
 8000ee6:	461d      	mov	r5, r3
 8000ee8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ef0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ShellTaskHandle = osThreadCreate(osThread(ShellTask), NULL);
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f008 fae2 	bl	80094c2 <osThreadCreate>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4a08      	ldr	r2, [pc, #32]	@ (8000f24 <MX_FREERTOS_Init+0xa4>)
 8000f02:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f04:	bf00      	nop
 8000f06:	3758      	adds	r7, #88	@ 0x58
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f0c:	20000094 	.word	0x20000094
 8000f10:	0800c8f0 	.word	0x0800c8f0
 8000f14:	200000a0 	.word	0x200000a0
 8000f18:	0800c918 	.word	0x0800c918
 8000f1c:	200000a4 	.word	0x200000a4
 8000f20:	0800c940 	.word	0x0800c940
 8000f24:	200000a8 	.word	0x200000a8

08000f28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  VU_UpdateFromBuffer((int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000f30:	2140      	movs	r1, #64	@ 0x40
 8000f32:	4806      	ldr	r0, [pc, #24]	@ (8000f4c <StartDefaultTask+0x24>)
 8000f34:	f000 fde9 	bl	8001b0a <VU_UpdateFromBuffer>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000f38:	2120      	movs	r1, #32
 8000f3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f3e:	f002 f91d 	bl	800317c <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f42:	2064      	movs	r0, #100	@ 0x64
 8000f44:	f008 fb09 	bl	800955a <osDelay>
	  VU_UpdateFromBuffer((int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000f48:	bf00      	nop
 8000f4a:	e7f1      	b.n	8000f30 <StartDefaultTask+0x8>
 8000f4c:	200003a0 	.word	0x200003a0

08000f50 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08a      	sub	sp, #40	@ 0x28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
    HAL_SAI_Receive_DMA(&hsai_BlockB2,(int16_t *)i2s_rx_buf,AUDIO_BUF_BYTES);
 8000f58:	2240      	movs	r2, #64	@ 0x40
 8000f5a:	496e      	ldr	r1, [pc, #440]	@ (8001114 <StartTask02+0x1c4>)
 8000f5c:	486e      	ldr	r0, [pc, #440]	@ (8001118 <StartTask02+0x1c8>)
 8000f5e:	f005 fb4f 	bl	8006600 <HAL_SAI_Receive_DMA>

    HAL_SAI_Transmit_DMA(&hsai_BlockA2,(int16_t *)i2s_tx_buf,AUDIO_BUF_BYTES);
 8000f62:	2240      	movs	r2, #64	@ 0x40
 8000f64:	496d      	ldr	r1, [pc, #436]	@ (800111c <StartTask02+0x1cc>)
 8000f66:	486e      	ldr	r0, [pc, #440]	@ (8001120 <StartTask02+0x1d0>)
 8000f68:	f005 fa9a 	bl	80064a0 <HAL_SAI_Transmit_DMA>
    uint32_t t0=0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  if (rx_half_flag)
 8000f70:	4b6c      	ldr	r3, [pc, #432]	@ (8001124 <StartTask02+0x1d4>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d05c      	beq.n	8001034 <StartTask02+0xe4>
	  {
	      rx_half_flag = 0;
 8000f7a:	4b6a      	ldr	r3, [pc, #424]	@ (8001124 <StartTask02+0x1d4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]

	      for (int i = 0; i < AUDIO_HALF_BYTES; i++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f84:	e053      	b.n	800102e <StartTask02+0xde>
	      {
	          int16_t x = (int16_t)i2s_rx_buf[i];
 8000f86:	4a63      	ldr	r2, [pc, #396]	@ (8001114 <StartTask02+0x1c4>)
 8000f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f8e:	827b      	strh	r3, [r7, #18]

	          tremolo += trem_step;
 8000f90:	4b65      	ldr	r3, [pc, #404]	@ (8001128 <StartTask02+0x1d8>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b65      	ldr	r3, [pc, #404]	@ (800112c <StartTask02+0x1dc>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a63      	ldr	r2, [pc, #396]	@ (8001128 <StartTask02+0x1d8>)
 8000f9c:	6013      	str	r3, [r2, #0]
	          if (tremolo >= trem_max) { tremolo = trem_max; trem_step = -trem_step; }
 8000f9e:	4b62      	ldr	r3, [pc, #392]	@ (8001128 <StartTask02+0x1d8>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b63      	ldr	r3, [pc, #396]	@ (8001130 <StartTask02+0x1e0>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	db08      	blt.n	8000fbc <StartTask02+0x6c>
 8000faa:	4b61      	ldr	r3, [pc, #388]	@ (8001130 <StartTask02+0x1e0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a5e      	ldr	r2, [pc, #376]	@ (8001128 <StartTask02+0x1d8>)
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	4b5e      	ldr	r3, [pc, #376]	@ (800112c <StartTask02+0x1dc>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	425b      	negs	r3, r3
 8000fb8:	4a5c      	ldr	r2, [pc, #368]	@ (800112c <StartTask02+0x1dc>)
 8000fba:	6013      	str	r3, [r2, #0]
	          if (tremolo <= trem_min) { tremolo = trem_min; trem_step = -trem_step; }
 8000fbc:	4b5a      	ldr	r3, [pc, #360]	@ (8001128 <StartTask02+0x1d8>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4b5c      	ldr	r3, [pc, #368]	@ (8001134 <StartTask02+0x1e4>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	dc08      	bgt.n	8000fda <StartTask02+0x8a>
 8000fc8:	4b5a      	ldr	r3, [pc, #360]	@ (8001134 <StartTask02+0x1e4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a56      	ldr	r2, [pc, #344]	@ (8001128 <StartTask02+0x1d8>)
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	4b56      	ldr	r3, [pc, #344]	@ (800112c <StartTask02+0x1dc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	4a55      	ldr	r2, [pc, #340]	@ (800112c <StartTask02+0x1dc>)
 8000fd8:	6013      	str	r3, [r2, #0]

	          int32_t y = ((int32_t)x * (int32_t)tremolo) / 32767;
 8000fda:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000fde:	4a52      	ldr	r2, [pc, #328]	@ (8001128 <StartTask02+0x1d8>)
 8000fe0:	6812      	ldr	r2, [r2, #0]
 8000fe2:	fb02 f303 	mul.w	r3, r2, r3
 8000fe6:	4a54      	ldr	r2, [pc, #336]	@ (8001138 <StartTask02+0x1e8>)
 8000fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fec:	441a      	add	r2, r3
 8000fee:	1392      	asrs	r2, r2, #14
 8000ff0:	17db      	asrs	r3, r3, #31
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	623b      	str	r3, [r7, #32]

	          if (y > 32767) y = 32767;
 8000ff6:	6a3b      	ldr	r3, [r7, #32]
 8000ff8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ffc:	db02      	blt.n	8001004 <StartTask02+0xb4>
 8000ffe:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001002:	623b      	str	r3, [r7, #32]
	          if (y < -32768) y = -32768;
 8001004:	6a3b      	ldr	r3, [r7, #32]
 8001006:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800100a:	da01      	bge.n	8001010 <StartTask02+0xc0>
 800100c:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <StartTask02+0x1ec>)
 800100e:	623b      	str	r3, [r7, #32]

	          i2s_tx_buf[i] = RC_filter_update(&filter_struct, (uint16_t)(int16_t)y);
 8001010:	6a3b      	ldr	r3, [r7, #32]
 8001012:	b29b      	uxth	r3, r3
 8001014:	4619      	mov	r1, r3
 8001016:	484a      	ldr	r0, [pc, #296]	@ (8001140 <StartTask02+0x1f0>)
 8001018:	f7ff fd16 	bl	8000a48 <RC_filter_update>
 800101c:	4603      	mov	r3, r0
 800101e:	b219      	sxth	r1, r3
 8001020:	4a3e      	ldr	r2, [pc, #248]	@ (800111c <StartTask02+0x1cc>)
 8001022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001024:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for (int i = 0; i < AUDIO_HALF_BYTES; i++)
 8001028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102a:	3301      	adds	r3, #1
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
 800102e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001030:	2b1f      	cmp	r3, #31
 8001032:	dda8      	ble.n	8000f86 <StartTask02+0x36>
	      }

	  }

	  if (rx_full_flag)
 8001034:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <StartTask02+0x1f4>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d098      	beq.n	8000f70 <StartTask02+0x20>
	  {
	      rx_full_flag = 0;
 800103e:	4b41      	ldr	r3, [pc, #260]	@ (8001144 <StartTask02+0x1f4>)
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]

	      t0 = DWT->CYCCNT;
 8001044:	4b40      	ldr	r3, [pc, #256]	@ (8001148 <StartTask02+0x1f8>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	617b      	str	r3, [r7, #20]

	      for (int i = 0; i < AUDIO_HALF_BYTES; i++)
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
 800104e:	e056      	b.n	80010fe <StartTask02+0x1ae>
	      {
	          int idx = i + AUDIO_HALF_BYTES;
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	3320      	adds	r3, #32
 8001054:	60fb      	str	r3, [r7, #12]
	          int16_t x = (int16_t)i2s_rx_buf[idx];
 8001056:	4a2f      	ldr	r2, [pc, #188]	@ (8001114 <StartTask02+0x1c4>)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800105e:	817b      	strh	r3, [r7, #10]

	          tremolo += trem_step;
 8001060:	4b31      	ldr	r3, [pc, #196]	@ (8001128 <StartTask02+0x1d8>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b31      	ldr	r3, [pc, #196]	@ (800112c <StartTask02+0x1dc>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4413      	add	r3, r2
 800106a:	4a2f      	ldr	r2, [pc, #188]	@ (8001128 <StartTask02+0x1d8>)
 800106c:	6013      	str	r3, [r2, #0]
	          if (tremolo >= trem_max) { tremolo = trem_max; trem_step = -trem_step; }
 800106e:	4b2e      	ldr	r3, [pc, #184]	@ (8001128 <StartTask02+0x1d8>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <StartTask02+0x1e0>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	429a      	cmp	r2, r3
 8001078:	db08      	blt.n	800108c <StartTask02+0x13c>
 800107a:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <StartTask02+0x1e0>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a2a      	ldr	r2, [pc, #168]	@ (8001128 <StartTask02+0x1d8>)
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	4b2a      	ldr	r3, [pc, #168]	@ (800112c <StartTask02+0x1dc>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	425b      	negs	r3, r3
 8001088:	4a28      	ldr	r2, [pc, #160]	@ (800112c <StartTask02+0x1dc>)
 800108a:	6013      	str	r3, [r2, #0]
	          if (tremolo <= trem_min) { tremolo = trem_min; trem_step = -trem_step; }
 800108c:	4b26      	ldr	r3, [pc, #152]	@ (8001128 <StartTask02+0x1d8>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b28      	ldr	r3, [pc, #160]	@ (8001134 <StartTask02+0x1e4>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	429a      	cmp	r2, r3
 8001096:	dc08      	bgt.n	80010aa <StartTask02+0x15a>
 8001098:	4b26      	ldr	r3, [pc, #152]	@ (8001134 <StartTask02+0x1e4>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a22      	ldr	r2, [pc, #136]	@ (8001128 <StartTask02+0x1d8>)
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	4b22      	ldr	r3, [pc, #136]	@ (800112c <StartTask02+0x1dc>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	425b      	negs	r3, r3
 80010a6:	4a21      	ldr	r2, [pc, #132]	@ (800112c <StartTask02+0x1dc>)
 80010a8:	6013      	str	r3, [r2, #0]

	          int32_t y = ((int32_t)x * (int32_t)tremolo) / 32767;
 80010aa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001128 <StartTask02+0x1d8>)
 80010b0:	6812      	ldr	r2, [r2, #0]
 80010b2:	fb02 f303 	mul.w	r3, r2, r3
 80010b6:	4a20      	ldr	r2, [pc, #128]	@ (8001138 <StartTask02+0x1e8>)
 80010b8:	fb82 1203 	smull	r1, r2, r2, r3
 80010bc:	441a      	add	r2, r3
 80010be:	1392      	asrs	r2, r2, #14
 80010c0:	17db      	asrs	r3, r3, #31
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	61bb      	str	r3, [r7, #24]

	          if (y > 32767) y = 32767;
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80010cc:	db02      	blt.n	80010d4 <StartTask02+0x184>
 80010ce:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80010d2:	61bb      	str	r3, [r7, #24]
	          if (y < -32768) y = -32768;
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80010da:	da01      	bge.n	80010e0 <StartTask02+0x190>
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <StartTask02+0x1ec>)
 80010de:	61bb      	str	r3, [r7, #24]

	          i2s_tx_buf[idx] = RC_filter_update(&filter_struct, (uint16_t)(int16_t)y);
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	4619      	mov	r1, r3
 80010e6:	4816      	ldr	r0, [pc, #88]	@ (8001140 <StartTask02+0x1f0>)
 80010e8:	f7ff fcae 	bl	8000a48 <RC_filter_update>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b219      	sxth	r1, r3
 80010f0:	4a0a      	ldr	r2, [pc, #40]	@ (800111c <StartTask02+0x1cc>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for (int i = 0; i < AUDIO_HALF_BYTES; i++)
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	3301      	adds	r3, #1
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	2b1f      	cmp	r3, #31
 8001102:	dda5      	ble.n	8001050 <StartTask02+0x100>
	      }

	      tps_filter = DWT->CYCCNT - t0;
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <StartTask02+0x1f8>)
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	4a0f      	ldr	r2, [pc, #60]	@ (800114c <StartTask02+0x1fc>)
 800110e:	6013      	str	r3, [r2, #0]
	  if (rx_half_flag)
 8001110:	e72e      	b.n	8000f70 <StartTask02+0x20>
 8001112:	bf00      	nop
 8001114:	200003a0 	.word	0x200003a0
 8001118:	20000920 	.word	0x20000920
 800111c:	20000420 	.word	0x20000420
 8001120:	2000089c 	.word	0x2000089c
 8001124:	200004a0 	.word	0x200004a0
 8001128:	2000009c 	.word	0x2000009c
 800112c:	20000000 	.word	0x20000000
 8001130:	20000008 	.word	0x20000008
 8001134:	20000004 	.word	0x20000004
 8001138:	80010003 	.word	0x80010003
 800113c:	ffff8000 	.word	0xffff8000
 8001140:	2000088c 	.word	0x2000088c
 8001144:	200004a1 	.word	0x200004a1
 8001148:	e0001000 	.word	0xe0001000
 800114c:	20000098 	.word	0x20000098

08001150 <Startshelltask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startshelltask */
void Startshelltask(void const * argument)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startshelltask */


	  shell_init(&shellstruct);
 8001158:	480e      	ldr	r0, [pc, #56]	@ (8001194 <Startshelltask+0x44>)
 800115a:	f000 fdc1 	bl	8001ce0 <shell_init>
	  shell_add(&shellstruct, 'l', fonction_led, "control des led");
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <Startshelltask+0x48>)
 8001160:	4a0e      	ldr	r2, [pc, #56]	@ (800119c <Startshelltask+0x4c>)
 8001162:	216c      	movs	r1, #108	@ 0x6c
 8001164:	480b      	ldr	r0, [pc, #44]	@ (8001194 <Startshelltask+0x44>)
 8001166:	f000 fe1f 	bl	8001da8 <shell_add>
	  shell_add(&shellstruct, 'f', fonction_filter, "Control du filtre RC");
 800116a:	4b0d      	ldr	r3, [pc, #52]	@ (80011a0 <Startshelltask+0x50>)
 800116c:	4a0d      	ldr	r2, [pc, #52]	@ (80011a4 <Startshelltask+0x54>)
 800116e:	2166      	movs	r1, #102	@ 0x66
 8001170:	4808      	ldr	r0, [pc, #32]	@ (8001194 <Startshelltask+0x44>)
 8001172:	f000 fe19 	bl	8001da8 <shell_add>
	  shell_add(&shellstruct, 't', fonction_tremolo, "Active ou desactive le tremolo");
 8001176:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <Startshelltask+0x58>)
 8001178:	4a0c      	ldr	r2, [pc, #48]	@ (80011ac <Startshelltask+0x5c>)
 800117a:	2174      	movs	r1, #116	@ 0x74
 800117c:	4805      	ldr	r0, [pc, #20]	@ (8001194 <Startshelltask+0x44>)
 800117e:	f000 fe13 	bl	8001da8 <shell_add>
  /* Infinite loop */
  for(;;)
  {

	shell_run(&shellstruct);
 8001182:	4804      	ldr	r0, [pc, #16]	@ (8001194 <Startshelltask+0x44>)
 8001184:	f000 febc 	bl	8001f00 <shell_run>
    osDelay(100);
 8001188:	2064      	movs	r0, #100	@ 0x64
 800118a:	f008 f9e6 	bl	800955a <osDelay>
	shell_run(&shellstruct);
 800118e:	bf00      	nop
 8001190:	e7f7      	b.n	8001182 <Startshelltask+0x32>
 8001192:	bf00      	nop
 8001194:	200004a4 	.word	0x200004a4
 8001198:	0800c95c 	.word	0x0800c95c
 800119c:	08000bc9 	.word	0x08000bc9
 80011a0:	0800c96c 	.word	0x0800c96c
 80011a4:	08000cdd 	.word	0x08000cdd
 80011a8:	0800c984 	.word	0x0800c984
 80011ac:	08000d75 	.word	0x08000d75

080011b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c6:	4b35      	ldr	r3, [pc, #212]	@ (800129c <MX_GPIO_Init+0xec>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a34      	ldr	r2, [pc, #208]	@ (800129c <MX_GPIO_Init+0xec>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b32      	ldr	r3, [pc, #200]	@ (800129c <MX_GPIO_Init+0xec>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011de:	4b2f      	ldr	r3, [pc, #188]	@ (800129c <MX_GPIO_Init+0xec>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a2e      	ldr	r2, [pc, #184]	@ (800129c <MX_GPIO_Init+0xec>)
 80011e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b2c      	ldr	r3, [pc, #176]	@ (800129c <MX_GPIO_Init+0xec>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	4b29      	ldr	r3, [pc, #164]	@ (800129c <MX_GPIO_Init+0xec>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	4a28      	ldr	r2, [pc, #160]	@ (800129c <MX_GPIO_Init+0xec>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <MX_GPIO_Init+0xec>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	4b23      	ldr	r3, [pc, #140]	@ (800129c <MX_GPIO_Init+0xec>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a22      	ldr	r2, [pc, #136]	@ (800129c <MX_GPIO_Init+0xec>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121a:	4b20      	ldr	r3, [pc, #128]	@ (800129c <MX_GPIO_Init+0xec>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	2121      	movs	r1, #33	@ 0x21
 800122a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122e:	f001 ff8d 	bl	800314c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2180      	movs	r1, #128	@ 0x80
 8001236:	481a      	ldr	r0, [pc, #104]	@ (80012a0 <MX_GPIO_Init+0xf0>)
 8001238:	f001 ff88 	bl	800314c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800123c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001242:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4814      	ldr	r0, [pc, #80]	@ (80012a4 <MX_GPIO_Init+0xf4>)
 8001254:	f001 fdd0 	bl	8002df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8001258:	2321      	movs	r3, #33	@ 0x21
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001272:	f001 fdc1 	bl	8002df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 8001276:	2380      	movs	r3, #128	@ 0x80
 8001278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	4804      	ldr	r0, [pc, #16]	@ (80012a0 <MX_GPIO_Init+0xf0>)
 800128e:	f001 fdb3 	bl	8002df8 <HAL_GPIO_Init>

}
 8001292:	bf00      	nop
 8001294:	3728      	adds	r7, #40	@ 0x28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000
 80012a0:	48000400 	.word	0x48000400
 80012a4:	48000800 	.word	0x48000800

080012a8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012ac:	4b1b      	ldr	r3, [pc, #108]	@ (800131c <MX_I2C2_Init+0x74>)
 80012ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001320 <MX_I2C2_Init+0x78>)
 80012b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80012b2:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_I2C2_Init+0x74>)
 80012b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001324 <MX_I2C2_Init+0x7c>)
 80012b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80012b8:	4b18      	ldr	r3, [pc, #96]	@ (800131c <MX_I2C2_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_I2C2_Init+0x74>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <MX_I2C2_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_I2C2_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <MX_I2C2_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d6:	4b11      	ldr	r3, [pc, #68]	@ (800131c <MX_I2C2_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_I2C2_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012e2:	480e      	ldr	r0, [pc, #56]	@ (800131c <MX_I2C2_Init+0x74>)
 80012e4:	f001 ff64 	bl	80031b0 <HAL_I2C_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80012ee:	f000 f9a7 	bl	8001640 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012f2:	2100      	movs	r1, #0
 80012f4:	4809      	ldr	r0, [pc, #36]	@ (800131c <MX_I2C2_Init+0x74>)
 80012f6:	f002 fce7 	bl	8003cc8 <HAL_I2CEx_ConfigAnalogFilter>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001300:	f000 f99e 	bl	8001640 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001304:	2100      	movs	r1, #0
 8001306:	4805      	ldr	r0, [pc, #20]	@ (800131c <MX_I2C2_Init+0x74>)
 8001308:	f002 fd29 	bl	8003d5e <HAL_I2CEx_ConfigDigitalFilter>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001312:	f000 f995 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000034c 	.word	0x2000034c
 8001320:	40005800 	.word	0x40005800
 8001324:	10d19ce4 	.word	0x10d19ce4

08001328 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0ac      	sub	sp, #176	@ 0xb0
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2288      	movs	r2, #136	@ 0x88
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f00a fa32 	bl	800b7b2 <memset>
  if(i2cHandle->Instance==I2C2)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a21      	ldr	r2, [pc, #132]	@ (80013d8 <HAL_I2C_MspInit+0xb0>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d13b      	bne.n	80013d0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800135c:	2300      	movs	r3, #0
 800135e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4618      	mov	r0, r3
 8001366:	f003 fbdd 	bl	8004b24 <HAL_RCCEx_PeriphCLKConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001370:	f000 f966 	bl	8001640 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	4a18      	ldr	r2, [pc, #96]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 800137a:	f043 0302 	orr.w	r3, r3, #2
 800137e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001380:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 8001382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800138c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001394:	2312      	movs	r3, #18
 8001396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a0:	2303      	movs	r3, #3
 80013a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013a6:	2304      	movs	r3, #4
 80013a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013b0:	4619      	mov	r1, r3
 80013b2:	480b      	ldr	r0, [pc, #44]	@ (80013e0 <HAL_I2C_MspInit+0xb8>)
 80013b4:	f001 fd20 	bl	8002df8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 80013ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013bc:	4a07      	ldr	r2, [pc, #28]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 80013be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_I2C_MspInit+0xb4>)
 80013c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80013d0:	bf00      	nop
 80013d2:	37b0      	adds	r7, #176	@ 0xb0
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40005800 	.word	0x40005800
 80013dc:	40021000 	.word	0x40021000
 80013e0:	48000400 	.word	0x48000400

080013e4 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80013ec:	1d39      	adds	r1, r7, #4
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	2201      	movs	r2, #1
 80013f4:	4803      	ldr	r0, [pc, #12]	@ (8001404 <__io_putchar+0x20>)
 80013f6:	f006 fca9 	bl	8007d4c <HAL_UART_Transmit>

	return ch;
 80013fa:	687b      	ldr	r3, [r7, #4]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000aec 	.word	0x20000aec

08001408 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a06      	ldr	r2, [pc, #24]	@ (800142c <HAL_SAI_RxHalfCpltCallback+0x24>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d102      	bne.n	800141e <HAL_SAI_RxHalfCpltCallback+0x16>
    {
        rx_half_flag = 1;
 8001418:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <HAL_SAI_RxHalfCpltCallback+0x28>)
 800141a:	2201      	movs	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
    }
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000920 	.word	0x20000920
 8001430:	200004a0 	.word	0x200004a0

08001434 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a06      	ldr	r2, [pc, #24]	@ (8001458 <HAL_SAI_RxCpltCallback+0x24>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d102      	bne.n	800144a <HAL_SAI_RxCpltCallback+0x16>
    {
        rx_full_flag = 1;
 8001444:	4b05      	ldr	r3, [pc, #20]	@ (800145c <HAL_SAI_RxCpltCallback+0x28>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
    }
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000920 	.word	0x20000920
 800145c:	200004a1 	.word	0x200004a1

08001460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001466:	f001 f90b 	bl	8002680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800146a:	f000 f85b 	bl	8001524 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800146e:	f000 f8aa 	bl	80015c6 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001472:	f7ff fe9d 	bl	80011b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001476:	f7ff fb81 	bl	8000b7c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800147a:	f001 f82f 	bl	80024dc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800147e:	f7ff ff13 	bl	80012a8 <MX_I2C2_Init>
  MX_SAI2_Init();
 8001482:	f000 f8e3 	bl	800164c <MX_SAI2_Init>
  MX_SPI3_Init();
 8001486:	f000 fdf9 	bl	800207c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(10);
 800148a:	200a      	movs	r0, #10
 800148c:	f001 f938 	bl	8002700 <HAL_Delay>

  printf("test123test\n\r");
 8001490:	481d      	ldr	r0, [pc, #116]	@ (8001508 <main+0xa8>)
 8001492:	f00a f903 	bl	800b69c <iprintf>

  MCP23S17_Init();
 8001496:	f7ff fa23 	bl	80008e0 <MCP23S17_Init>

  uint16_t sgtl_address = 0x14;
 800149a:	2314      	movs	r3, #20
 800149c:	81fb      	strh	r3, [r7, #14]
  uint16_t data;
  h_sgtl5000_t h_sgtl5000;
  h_sgtl5000.hi2c = &hi2c2;
 800149e:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <main+0xac>)
 80014a0:	607b      	str	r3, [r7, #4]
  h_sgtl5000.dev_address = sgtl_address;
 80014a2:	89fb      	ldrh	r3, [r7, #14]
 80014a4:	813b      	strh	r3, [r7, #8]

  __HAL_SAI_ENABLE(&hsai_BlockA2);
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <main+0xb0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <main+0xb0>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80014b4:	601a      	str	r2, [r3, #0]
  __HAL_SAI_ENABLE(&hsai_BlockB2);
 80014b6:	4b17      	ldr	r3, [pc, #92]	@ (8001514 <main+0xb4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <main+0xb4>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80014c4:	601a      	str	r2, [r3, #0]

  sgtl5000_init(&h_sgtl5000);
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 fa9a 	bl	8001a02 <sgtl5000_init>

  RC_filter_init(&filter_struct,22000,48000);
 80014ce:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80014d2:	f245 51f0 	movw	r1, #22000	@ 0x55f0
 80014d6:	4810      	ldr	r0, [pc, #64]	@ (8001518 <main+0xb8>)
 80014d8:	f7ff fa3e 	bl	8000958 <RC_filter_init>

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <main+0xbc>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <main+0xbc>)
 80014e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014e6:	60d3      	str	r3, [r2, #12]

  // Remettre le compteur à zéro
  DWT->CYCCNT = 0;
 80014e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <main+0xc0>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]

  // Activer le compteur de cycles
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <main+0xc0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001520 <main+0xc0>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6013      	str	r3, [r2, #0]


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80014fa:	f7ff fcc1 	bl	8000e80 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014fe:	f007 ffd9 	bl	80094b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001502:	bf00      	nop
 8001504:	e7fd      	b.n	8001502 <main+0xa2>
 8001506:	bf00      	nop
 8001508:	0800c9a4 	.word	0x0800c9a4
 800150c:	2000034c 	.word	0x2000034c
 8001510:	2000089c 	.word	0x2000089c
 8001514:	20000920 	.word	0x20000920
 8001518:	2000088c 	.word	0x2000088c
 800151c:	e000edf0 	.word	0xe000edf0
 8001520:	e0001000 	.word	0xe0001000

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b096      	sub	sp, #88	@ 0x58
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	2244      	movs	r2, #68	@ 0x44
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f00a f93d 	bl	800b7b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	463b      	mov	r3, r7
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001546:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800154a:	f002 fc63 	bl	8003e14 <HAL_PWREx_ControlVoltageScaling>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001554:	f000 f874 	bl	8001640 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001558:	2302      	movs	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800155c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001560:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001562:	2310      	movs	r3, #16
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001566:	2302      	movs	r3, #2
 8001568:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800156a:	2302      	movs	r3, #2
 800156c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800156e:	2301      	movs	r3, #1
 8001570:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001572:	230a      	movs	r3, #10
 8001574:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001576:	2307      	movs	r3, #7
 8001578:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800157a:	2302      	movs	r3, #2
 800157c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800157e:	2302      	movs	r3, #2
 8001580:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4618      	mov	r0, r3
 8001588:	f002 fc9a 	bl	8003ec0 <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001592:	f000 f855 	bl	8001640 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	230f      	movs	r3, #15
 8001598:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159a:	2303      	movs	r3, #3
 800159c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015aa:	463b      	mov	r3, r7
 80015ac:	2104      	movs	r1, #4
 80015ae:	4618      	mov	r0, r3
 80015b0:	f003 f862 	bl	8004678 <HAL_RCC_ClockConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015ba:	f000 f841 	bl	8001640 <Error_Handler>
  }
}
 80015be:	bf00      	nop
 80015c0:	3758      	adds	r7, #88	@ 0x58
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b0a2      	sub	sp, #136	@ 0x88
 80015ca:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015cc:	463b      	mov	r3, r7
 80015ce:	2288      	movs	r2, #136	@ 0x88
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f00a f8ed 	bl	800b7b2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80015d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015dc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 80015de:	2300      	movs	r3, #0
 80015e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80015e2:	2302      	movs	r3, #2
 80015e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 80015ea:	230d      	movs	r3, #13
 80015ec:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 80015ee:	2311      	movs	r3, #17
 80015f0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80015f2:	2302      	movs	r3, #2
 80015f4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80015f6:	2302      	movs	r3, #2
 80015f8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80015fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015fe:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001600:	463b      	mov	r3, r7
 8001602:	4618      	mov	r0, r3
 8001604:	f003 fa8e 	bl	8004b24 <HAL_RCCEx_PeriphCLKConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 800160e:	f000 f817 	bl	8001640 <Error_Handler>
  }
}
 8001612:	bf00      	nop
 8001614:	3788      	adds	r7, #136	@ 0x88
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a04      	ldr	r2, [pc, #16]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d101      	bne.n	8001632 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800162e:	f001 f847 	bl	80026c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40012c00 	.word	0x40012c00

08001640 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001644:	b672      	cpsid	i
}
 8001646:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <Error_Handler+0x8>

0800164c <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001650:	4b2a      	ldr	r3, [pc, #168]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001652:	4a2b      	ldr	r2, [pc, #172]	@ (8001700 <MX_SAI2_Init+0xb4>)
 8001654:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001656:	4b29      	ldr	r3, [pc, #164]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001658:	2200      	movs	r2, #0
 800165a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800165c:	4b27      	ldr	r3, [pc, #156]	@ (80016fc <MX_SAI2_Init+0xb0>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001662:	4b26      	ldr	r3, [pc, #152]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <MX_SAI2_Init+0xb0>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800166e:	4b23      	ldr	r3, [pc, #140]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001676:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800167a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <MX_SAI2_Init+0xb0>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001684:	2200      	movs	r2, #0
 8001686:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <MX_SAI2_Init+0xb0>)
 800168a:	2200      	movs	r2, #0
 800168c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_SAI2_Init+0xb0>)
 8001690:	2200      	movs	r2, #0
 8001692:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001694:	2302      	movs	r3, #2
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	4818      	ldr	r0, [pc, #96]	@ (80016fc <MX_SAI2_Init+0xb0>)
 800169c:	f004 fd5c 	bl	8006158 <HAL_SAI_InitProtocol>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80016a6:	f7ff ffcb 	bl	8001640 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80016aa:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016ac:	4a16      	ldr	r2, [pc, #88]	@ (8001708 <MX_SAI2_Init+0xbc>)
 80016ae:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80016b0:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016b2:	2203      	movs	r2, #3
 80016b4:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80016b6:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80016bc:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80016c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80016ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80016d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80016da:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80016e0:	2302      	movs	r3, #2
 80016e2:	2200      	movs	r2, #0
 80016e4:	2100      	movs	r1, #0
 80016e6:	4807      	ldr	r0, [pc, #28]	@ (8001704 <MX_SAI2_Init+0xb8>)
 80016e8:	f004 fd36 	bl	8006158 <HAL_SAI_InitProtocol>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80016f2:	f7ff ffa5 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	2000089c 	.word	0x2000089c
 8001700:	40015804 	.word	0x40015804
 8001704:	20000920 	.word	0x20000920
 8001708:	40015824 	.word	0x40015824

0800170c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08a      	sub	sp, #40	@ 0x28
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a5d      	ldr	r2, [pc, #372]	@ (8001890 <HAL_SAI_MspInit+0x184>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d157      	bne.n	80017ce <HAL_SAI_MspInit+0xc2>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800171e:	4b5d      	ldr	r3, [pc, #372]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10b      	bne.n	800173e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001726:	4b5c      	ldr	r3, [pc, #368]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 8001728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800172a:	4a5b      	ldr	r2, [pc, #364]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 800172c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001730:	6613      	str	r3, [r2, #96]	@ 0x60
 8001732:	4b59      	ldr	r3, [pc, #356]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 8001734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800173e:	4b55      	ldr	r3, [pc, #340]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	3301      	adds	r3, #1
 8001744:	4a53      	ldr	r2, [pc, #332]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 8001746:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001748:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800174c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800175a:	230d      	movs	r3, #13
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	484d      	ldr	r0, [pc, #308]	@ (800189c <HAL_SAI_MspInit+0x190>)
 8001766:	f001 fb47 	bl	8002df8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800176a:	4b4d      	ldr	r3, [pc, #308]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 800176c:	4a4d      	ldr	r2, [pc, #308]	@ (80018a4 <HAL_SAI_MspInit+0x198>)
 800176e:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001770:	4b4b      	ldr	r3, [pc, #300]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 8001772:	2201      	movs	r2, #1
 8001774:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001776:	4b4a      	ldr	r3, [pc, #296]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 8001778:	2210      	movs	r2, #16
 800177a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800177c:	4b48      	ldr	r3, [pc, #288]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001782:	4b47      	ldr	r3, [pc, #284]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 8001784:	2280      	movs	r2, #128	@ 0x80
 8001786:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001788:	4b45      	ldr	r3, [pc, #276]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 800178a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800178e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001790:	4b43      	ldr	r3, [pc, #268]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 8001792:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001796:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001798:	4b41      	ldr	r3, [pc, #260]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 800179a:	2220      	movs	r2, #32
 800179c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 800179e:	4b40      	ldr	r3, [pc, #256]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80017a6:	483e      	ldr	r0, [pc, #248]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017a8:	f001 f8b0 	bl	800290c <HAL_DMA_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_SAI_MspInit+0xaa>
    {
      Error_Handler();
 80017b2:	f7ff ff45 	bl	8001640 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a39      	ldr	r2, [pc, #228]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017ba:	671a      	str	r2, [r3, #112]	@ 0x70
 80017bc:	4a38      	ldr	r2, [pc, #224]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a36      	ldr	r2, [pc, #216]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017c6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80017c8:	4a35      	ldr	r2, [pc, #212]	@ (80018a0 <HAL_SAI_MspInit+0x194>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a35      	ldr	r2, [pc, #212]	@ (80018a8 <HAL_SAI_MspInit+0x19c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d157      	bne.n	8001888 <HAL_SAI_MspInit+0x17c>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80017d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d10b      	bne.n	80017f8 <HAL_SAI_MspInit+0xec>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80017e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 80017e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 80017e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001898 <HAL_SAI_MspInit+0x18c>)
 80017ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80017f8:	4b26      	ldr	r3, [pc, #152]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	4a25      	ldr	r2, [pc, #148]	@ (8001894 <HAL_SAI_MspInit+0x188>)
 8001800:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001814:	230d      	movs	r3, #13
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	4823      	ldr	r0, [pc, #140]	@ (80018ac <HAL_SAI_MspInit+0x1a0>)
 8001820:	f001 faea 	bl	8002df8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001824:	4b22      	ldr	r3, [pc, #136]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001826:	4a23      	ldr	r2, [pc, #140]	@ (80018b4 <HAL_SAI_MspInit+0x1a8>)
 8001828:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 800182a:	4b21      	ldr	r3, [pc, #132]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 800182c:	2201      	movs	r2, #1
 800182e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001830:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001836:	4b1e      	ldr	r3, [pc, #120]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001838:	2200      	movs	r2, #0
 800183a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800183c:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 800183e:	2280      	movs	r2, #128	@ 0x80
 8001840:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001842:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001844:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001848:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800184a:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 800184c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001850:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001852:	4b17      	ldr	r3, [pc, #92]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001854:	2220      	movs	r2, #32
 8001856:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 800185a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800185e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001860:	4813      	ldr	r0, [pc, #76]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001862:	f001 f853 	bl	800290c <HAL_DMA_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <HAL_SAI_MspInit+0x164>
    {
      Error_Handler();
 800186c:	f7ff fee8 	bl	8001640 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a0f      	ldr	r2, [pc, #60]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001874:	671a      	str	r2, [r3, #112]	@ 0x70
 8001876:	4a0e      	ldr	r2, [pc, #56]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a0c      	ldr	r2, [pc, #48]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001880:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001882:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <HAL_SAI_MspInit+0x1a4>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001888:	bf00      	nop
 800188a:	3728      	adds	r7, #40	@ 0x28
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40015804 	.word	0x40015804
 8001894:	20000a34 	.word	0x20000a34
 8001898:	40021000 	.word	0x40021000
 800189c:	48000400 	.word	0x48000400
 80018a0:	200009a4 	.word	0x200009a4
 80018a4:	4002006c 	.word	0x4002006c
 80018a8:	40015824 	.word	0x40015824
 80018ac:	48000800 	.word	0x48000800
 80018b0:	200009ec 	.word	0x200009ec
 80018b4:	40020080 	.word	0x40020080

080018b8 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af04      	add	r7, sp, #16
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	460b      	mov	r3, r1
 80018c2:	607a      	str	r2, [r7, #4]
 80018c4:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6818      	ldr	r0, [r3, #0]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8899      	ldrh	r1, [r3, #4]
 80018ce:	897a      	ldrh	r2, [r7, #10]
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	9302      	str	r3, [sp, #8]
 80018d6:	2302      	movs	r3, #2
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2302      	movs	r3, #2
 80018e2:	f001 fe15 	bl	8003510 <HAL_I2C_Mem_Read>
 80018e6:	4603      	mov	r3, r0
 80018e8:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 80018ea:	7d3b      	ldrb	r3, [r7, #20]
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	7d7b      	ldrb	r3, [r7, #21]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	801a      	strh	r2, [r3, #0]

	return ret;
 8001900:	7dfb      	ldrb	r3, [r7, #23]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b088      	sub	sp, #32
 800190e:	af04      	add	r7, sp, #16
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]
 8001916:	4613      	mov	r3, r2
 8001918:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 800191a:	883b      	ldrh	r3, [r7, #0]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	b29b      	uxth	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 8001924:	883b      	ldrh	r3, [r7, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6818      	ldr	r0, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	8899      	ldrh	r1, [r3, #4]
 8001932:	887a      	ldrh	r2, [r7, #2]
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
 8001938:	9302      	str	r3, [sp, #8]
 800193a:	2302      	movs	r3, #2
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2302      	movs	r3, #2
 8001946:	f001 fccf 	bl	80032e8 <HAL_I2C_Mem_Write>
 800194a:	4603      	mov	r3, r0
 800194c:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001968:	f107 020c 	add.w	r2, r7, #12
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	4619      	mov	r1, r3
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ffa1 	bl	80018b8 <sgtl5000_i2c_read_register>
 8001976:	4603      	mov	r3, r0
 8001978:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	e00d      	b.n	80019a0 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 8001984:	89ba      	ldrh	r2, [r7, #12]
 8001986:	883b      	ldrh	r3, [r7, #0]
 8001988:	4313      	orrs	r3, r2
 800198a:	b29b      	uxth	r3, r3
 800198c:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800198e:	89ba      	ldrh	r2, [r7, #12]
 8001990:	887b      	ldrh	r3, [r7, #2]
 8001992:	4619      	mov	r1, r3
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff ffb8 	bl	800190a <sgtl5000_i2c_write_register>
 800199a:	4603      	mov	r3, r0
 800199c:	73fb      	strb	r3, [r7, #15]
	return ret;
 800199e:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	807b      	strh	r3, [r7, #2]
 80019b4:	4613      	mov	r3, r2
 80019b6:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 80019b8:	f107 020c 	add.w	r2, r7, #12
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	4619      	mov	r1, r3
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff ff79 	bl	80018b8 <sgtl5000_i2c_read_register>
 80019c6:	4603      	mov	r3, r0
 80019c8:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	e012      	b.n	80019fa <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 80019d4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019d8:	43db      	mvns	r3, r3
 80019da:	b21a      	sxth	r2, r3
 80019dc:	89bb      	ldrh	r3, [r7, #12]
 80019de:	b21b      	sxth	r3, r3
 80019e0:	4013      	ands	r3, r2
 80019e2:	b21b      	sxth	r3, r3
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 80019e8:	89ba      	ldrh	r2, [r7, #12]
 80019ea:	887b      	ldrh	r3, [r7, #2]
 80019ec:	4619      	mov	r1, r3
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff ff8b 	bl	800190a <sgtl5000_i2c_write_register>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]
	return ret;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b084      	sub	sp, #16
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef ret = HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	73fb      	strb	r3, [r7, #15]

// NOTE: This next Write call is needed ONLY if VDDD is
// externally driven
// Turn off startup power supplies to save power (Clear bit 12 and 13)
// Write CHIP_ANA_POWER 0x4260
mask = (1 << 12) | (1 << 13);
 8001a0e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a12:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001a14:	89bb      	ldrh	r3, [r7, #12]
 8001a16:	461a      	mov	r2, r3
 8001a18:	2130      	movs	r1, #48	@ 0x30
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ffc4 	bl	80019a8 <sgtl5000_i2c_clear_bit>
// NOTE: The next modify call is only needed if both VDDA and
// VDDIO are greater than 3.1 V
// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
// Write CHIP_LINREG_CTRL 0x006C
// VDDA and VDDIO = 3.3V so it IS necessary
mask = (1 << 5) | (1 << 6);
 8001a20:	2360      	movs	r3, #96	@ 0x60
 8001a22:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 8001a24:	89bb      	ldrh	r3, [r7, #12]
 8001a26:	461a      	mov	r2, r3
 8001a28:	2126      	movs	r1, #38	@ 0x26
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ff94 	bl	8001958 <sgtl5000_i2c_set_bit>
// on the VDDA voltage value.
// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
// The bias current should be set to 50% of the nominal value (bits 3:1)
// Write CHIP_REF_CTRL 0x004E
mask = 0x01FF; // VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 8001a30:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001a34:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 8001a36:	89bb      	ldrh	r3, [r7, #12]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	2128      	movs	r1, #40	@ 0x28
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ff64 	bl	800190a <sgtl5000_i2c_write_register>
// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
// and bias current (bits 11:8) to the recommended value of 0.36 mA
// for 10 kOhm load with 1.0 nF capacitance
// Write CHIP_LINE_OUT_CTRL 0x0322
// mask = 0x0322; // LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
mask = 0x031E;
 8001a42:	f240 331e 	movw	r3, #798	@ 0x31e
 8001a46:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8001a48:	89bb      	ldrh	r3, [r7, #12]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	212c      	movs	r1, #44	@ 0x2c
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ff5b 	bl	800190a <sgtl5000_i2c_write_register>

// Enable short detect mode for headphone left/right
// and center channel and set short detect current trip level
// to 75 mA
// Write CHIP_SHORT_CTRL 0x1106
mask = 0x1106; // MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8001a54:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001a58:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 8001a5a:	89bb      	ldrh	r3, [r7, #12]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	213c      	movs	r1, #60	@ 0x3c
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ff52 	bl	800190a <sgtl5000_i2c_write_register>

// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
// Write CHIP_ANA_CTRL 0x0133
// mask = 0x0004; // Unmute all + SELECT_ADC = LINEIN
mask = 0x0000; // Unmute all + SELECT_ADC = MIC
 8001a66:	2300      	movs	r3, #0
 8001a68:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 8001a6a:	89bb      	ldrh	r3, [r7, #12]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	2124      	movs	r1, #36	@ 0x24
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff4a 	bl	800190a <sgtl5000_i2c_write_register>

//------------Power up Inputs/Outputs/Digital Blocks---------
// Power up LINEOUT, HP, ADC, DAC
// Write CHIP_ANA_POWER 0x6AFF
mask = 0x6AFF; // LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 8001a76:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 8001a7a:	81bb      	strh	r3, [r7, #12]
// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
// DAC_MONO = stereo
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001a7c:	89bb      	ldrh	r3, [r7, #12]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	2130      	movs	r1, #48	@ 0x30
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ff41 	bl	800190a <sgtl5000_i2c_write_register>
// Power up desired digital blocks
// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
// ADC (bit 6) are powered on
// Write CHIP_DIG_POWER 0x0073
mask = 0x0073; // I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8001a88:	2373      	movs	r3, #115	@ 0x73
 8001a8a:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 8001a8c:	89bb      	ldrh	r3, [r7, #12]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2102      	movs	r1, #2
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ff39 	bl	800190a <sgtl5000_i2c_write_register>
// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
// volume (bits 4:0) value should be set // to 5
// Write CHIP_LINE_OUT_VOL 0x0505
mask = 0x1111; // TODO recalculer
 8001a98:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001a9c:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 8001a9e:	89bb      	ldrh	r3, [r7, #12]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	212e      	movs	r1, #46	@ 0x2e
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff30 	bl	800190a <sgtl5000_i2c_write_register>

// Configure SYS_FS clock to 48 kHz
// Configure MCLK_FREQ to 256*Fs
// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
mask = 0x0004; // SYS_FS = 48kHz
 8001aaa:	2304      	movs	r3, #4
 8001aac:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 8001aae:	89bb      	ldrh	r3, [r7, #12]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f7ff ff28 	bl	800190a <sgtl5000_i2c_write_register>
// Configure the I2S clocks in master mode
// NOTE: I2S LRCLK is same as the system sample clock
// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
// Non, on reste en slave!
mask = 0x0130; // DLEN = 16 bits
 8001aba:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8001abe:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 8001ac0:	89bb      	ldrh	r3, [r7, #12]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	2106      	movs	r1, #6
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff ff1f 	bl	800190a <sgtl5000_i2c_write_register>
// Laissons tout par défaut pour l'instant
// mask = 0x0000; // ADC -> DAC
// sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

/* Le reste */
mask = 0x0000; // Unmute
 8001acc:	2300      	movs	r3, #0
 8001ace:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 8001ad0:	89bb      	ldrh	r3, [r7, #12]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	210e      	movs	r1, #14
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ff17 	bl	800190a <sgtl5000_i2c_write_register>

mask = 0x3C3C;
 8001adc:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 8001ae0:	81bb      	strh	r3, [r7, #12]
// mask = 0x4747;
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 8001ae2:	89bb      	ldrh	r3, [r7, #12]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	2110      	movs	r1, #16
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff0e 	bl	800190a <sgtl5000_i2c_write_register>

mask = 0x0251; // BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 8001aee:	f240 2351 	movw	r3, #593	@ 0x251
 8001af2:	81bb      	strh	r3, [r7, #12]
sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 8001af4:	89bb      	ldrh	r3, [r7, #12]
 8001af6:	461a      	mov	r2, r3
 8001af8:	212a      	movs	r1, #42	@ 0x2a
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ff05 	bl	800190a <sgtl5000_i2c_write_register>
// uint16_t reg = 0;
// sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
// printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
// }

return ret;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <VU_UpdateFromBuffer>:
        sai_buf[2 * i + 1] = s; // Right (même signal pour test)
    }
}

void VU_UpdateFromBuffer(int16_t *buf, uint32_t len)
{
 8001b0a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
    int64_t sum_sq = 0;
 8001b16:	f04f 0000 	mov.w	r0, #0
 8001b1a:	f04f 0100 	mov.w	r1, #0
 8001b1e:	e9c7 0106 	strd	r0, r1, [r7, #24]
    for (uint32_t i = 0; i < len; i++) {
 8001b22:	2100      	movs	r1, #0
 8001b24:	6179      	str	r1, [r7, #20]
 8001b26:	e022      	b.n	8001b6e <VU_UpdateFromBuffer+0x64>
        int32_t s = buf[i];
 8001b28:	6979      	ldr	r1, [r7, #20]
 8001b2a:	0049      	lsls	r1, r1, #1
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	4401      	add	r1, r0
 8001b30:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001b34:	60b9      	str	r1, [r7, #8]
        sum_sq += (int64_t)s * (int64_t)s;
 8001b36:	68b9      	ldr	r1, [r7, #8]
 8001b38:	17c8      	asrs	r0, r1, #31
 8001b3a:	460c      	mov	r4, r1
 8001b3c:	4605      	mov	r5, r0
 8001b3e:	68b9      	ldr	r1, [r7, #8]
 8001b40:	17c8      	asrs	r0, r1, #31
 8001b42:	4688      	mov	r8, r1
 8001b44:	4681      	mov	r9, r0
 8001b46:	fb08 f005 	mul.w	r0, r8, r5
 8001b4a:	fb04 f109 	mul.w	r1, r4, r9
 8001b4e:	4401      	add	r1, r0
 8001b50:	fba4 2308 	umull	r2, r3, r4, r8
 8001b54:	4419      	add	r1, r3
 8001b56:	460b      	mov	r3, r1
 8001b58:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b5c:	eb10 0a02 	adds.w	sl, r0, r2
 8001b60:	eb41 0b03 	adc.w	fp, r1, r3
 8001b64:	e9c7 ab06 	strd	sl, fp, [r7, #24]
    for (uint32_t i = 0; i < len; i++) {
 8001b68:	6979      	ldr	r1, [r7, #20]
 8001b6a:	3101      	adds	r1, #1
 8001b6c:	6179      	str	r1, [r7, #20]
 8001b6e:	6978      	ldr	r0, [r7, #20]
 8001b70:	6839      	ldr	r1, [r7, #0]
 8001b72:	4288      	cmp	r0, r1
 8001b74:	d3d8      	bcc.n	8001b28 <VU_UpdateFromBuffer+0x1e>
    }

    int32_t rms = (int32_t)sqrtf((float)sum_sq / (float)len);
 8001b76:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b7a:	f7fe fc49 	bl	8000410 <__aeabi_l2f>
 8001b7e:	ee06 0a90 	vmov	s13, r0
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	ee07 3a90 	vmov	s15, r3
 8001b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b90:	eeb0 0a47 	vmov.f32	s0, s14
 8001b94:	f00a fe38 	bl	800c808 <sqrtf>
 8001b98:	eef0 7a40 	vmov.f32	s15, s0
 8001b9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba0:	ee17 3a90 	vmov	r3, s15
 8001ba4:	613b      	str	r3, [r7, #16]
    if (rms > 32767) rms = 32767;
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bac:	db02      	blt.n	8001bb4 <VU_UpdateFromBuffer+0xaa>
 8001bae:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001bb2:	613b      	str	r3, [r7, #16]

    uint8_t level = (uint8_t)((rms * 8) / 32768);
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	da01      	bge.n	8001bbe <VU_UpdateFromBuffer+0xb4>
 8001bba:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001bbe:	131b      	asrs	r3, r3, #12
 8001bc0:	73fb      	strb	r3, [r7, #15]
    if (level > 8) level = 8;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	2b08      	cmp	r3, #8
 8001bc6:	d901      	bls.n	8001bcc <VU_UpdateFromBuffer+0xc2>
 8001bc8:	2308      	movs	r3, #8
 8001bca:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 8; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73bb      	strb	r3, [r7, #14]
 8001bd0:	e018      	b.n	8001c04 <VU_UpdateFromBuffer+0xfa>
        uint8_t on = (i < level) ? 0 : 1;
 8001bd2:	7bba      	ldrb	r2, [r7, #14]
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	bf2c      	ite	cs
 8001bda:	2301      	movcs	r3, #1
 8001bdc:	2300      	movcc	r3, #0
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	737b      	strb	r3, [r7, #13]

        MCP23S17_SetPin(i,     on);
 8001be2:	7b7a      	ldrb	r2, [r7, #13]
 8001be4:	7bbb      	ldrb	r3, [r7, #14]
 8001be6:	4611      	mov	r1, r2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fe37 	bl	800085c <MCP23S17_SetPin>
        MCP23S17_SetPin(i + 8, on);
 8001bee:	7bbb      	ldrb	r3, [r7, #14]
 8001bf0:	3308      	adds	r3, #8
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	7b7a      	ldrb	r2, [r7, #13]
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fe2f 	bl	800085c <MCP23S17_SetPin>
    for (uint8_t i = 0; i < 8; i++) {
 8001bfe:	7bbb      	ldrb	r3, [r7, #14]
 8001c00:	3301      	adds	r3, #1
 8001c02:	73bb      	strb	r3, [r7, #14]
 8001c04:	7bbb      	ldrb	r3, [r7, #14]
 8001c06:	2b07      	cmp	r3, #7
 8001c08:	d9e3      	bls.n	8001bd2 <VU_UpdateFromBuffer+0xc8>
    }
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	3720      	adds	r7, #32
 8001c10:	46bd      	mov	sp, r7
 8001c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001c18 <sh_help>:


extern 	QueueHandle_t uartRxQueue;


static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8001c18:	b590      	push	{r4, r7, lr}
 8001c1a:	b089      	sub	sp, #36	@ 0x24
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	e029      	b.n	8001c7e <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001c30:	68f9      	ldr	r1, [r7, #12]
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3304      	adds	r3, #4
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	461c      	mov	r4, r3
 8001c44:	68f9      	ldr	r1, [r7, #12]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	330c      	adds	r3, #12
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	4623      	mov	r3, r4
 8001c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c94 <sh_help+0x7c>)
 8001c5c:	2128      	movs	r1, #40	@ 0x28
 8001c5e:	f009 fd2f 	bl	800b6c0 <sniprintf>
 8001c62:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c70:	6939      	ldr	r1, [r7, #16]
 8001c72:	b289      	uxth	r1, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	dbd0      	blt.n	8001c2a <sh_help+0x12>
	}

	return 0;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd90      	pop	{r4, r7, pc}
 8001c92:	bf00      	nop
 8001c94:	0800c9b4 	.word	0x0800c9b4

08001c98 <uart2_transmit>:



void uart2_transmit(char * buf, uint16_t size){
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2,(uint8_t *)buf,size,1000);
 8001ca4:	887a      	ldrh	r2, [r7, #2]
 8001ca6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	4803      	ldr	r0, [pc, #12]	@ (8001cbc <uart2_transmit+0x24>)
 8001cae:	f006 f84d 	bl	8007d4c <HAL_UART_Transmit>

}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000aec 	.word	0x20000aec

08001cc0 <uart2_receive>:

void uart2_receive(uint8_t * carac){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)carac,1);
 8001cc8:	2201      	movs	r2, #1
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	4803      	ldr	r0, [pc, #12]	@ (8001cdc <uart2_receive+0x1c>)
 8001cce:	f006 f8c7 	bl	8007e60 <HAL_UART_Receive_IT>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000aec 	.word	0x20000aec

08001ce0 <shell_init>:



void shell_init(h_shell_t * h_shell) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
	h_shell->drv.uart=huart2;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a25      	ldr	r2, [pc, #148]	@ (8001d8c <shell_init+0xac>)
 8001cf6:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8001cfa:	4611      	mov	r1, r2
 8001cfc:	2288      	movs	r2, #136	@ 0x88
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f009 fe31 	bl	800b966 <memcpy>
	h_shell->drv.receive=uart2_receive;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a22      	ldr	r2, [pc, #136]	@ (8001d90 <shell_init+0xb0>)
 8001d08:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
	h_shell->drv.transmit=uart2_transmit;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a21      	ldr	r2, [pc, #132]	@ (8001d94 <shell_init+0xb4>)
 8001d10:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

	h_shell->func_list_size = 0;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d20:	4a1d      	ldr	r2, [pc, #116]	@ (8001d98 <shell_init+0xb8>)
 8001d22:	2128      	movs	r1, #40	@ 0x28
 8001d24:	4618      	mov	r0, r3
 8001d26:	f009 fccb 	bl	800b6c0 <sniprintf>
 8001d2a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d38:	68f9      	ldr	r1, [r7, #12]
 8001d3a:	b289      	uxth	r1, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d46:	4a15      	ldr	r2, [pc, #84]	@ (8001d9c <shell_init+0xbc>)
 8001d48:	2128      	movs	r1, #40	@ 0x28
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f009 fcb8 	bl	800b6c0 <sniprintf>
 8001d50:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d5e:	68f9      	ldr	r1, [r7, #12]
 8001d60:	b289      	uxth	r1, r1
 8001d62:	4610      	mov	r0, r2
 8001d64:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <shell_init+0xc0>)
 8001d68:	4a0e      	ldr	r2, [pc, #56]	@ (8001da4 <shell_init+0xc4>)
 8001d6a:	2168      	movs	r1, #104	@ 0x68
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f81b 	bl	8001da8 <shell_add>

	h_shell->drv.receive(&h_shell->receive_car);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4798      	blx	r3
}
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000aec 	.word	0x20000aec
 8001d90:	08001cc1 	.word	0x08001cc1
 8001d94:	08001c99 	.word	0x08001c99
 8001d98:	0800c9c0 	.word	0x0800c9c0
 8001d9c:	0800c9e8 	.word	0x0800c9e8
 8001da0:	0800ca0c 	.word	0x0800ca0c
 8001da4:	08001c19 	.word	0x08001c19

08001da8 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	460b      	mov	r3, r1
 8001db6:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dbe:	dc27      	bgt.n	8001e10 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	68f9      	ldr	r1, [r7, #12]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	7afa      	ldrb	r2, [r7, #11]
 8001dd4:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68f9      	ldr	r1, [r7, #12]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4413      	add	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	3308      	adds	r3, #8
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68f9      	ldr	r1, [r7, #12]
 8001df2:	4613      	mov	r3, r2
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	4413      	add	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	330c      	adds	r3, #12
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	601a      	str	r2, [r3, #0]
		return 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e001      	b.n	8001e14 <shell_add+0x6c>
	}

	return -1;
 8001e10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <shell_exec>:




static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b090      	sub	sp, #64	@ 0x40
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001e32:	2300      	movs	r3, #0
 8001e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e36:	e041      	b.n	8001ebc <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	3304      	adds	r3, #4
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d131      	bne.n	8001eb6 <shell_exec+0x96>
			argc = 1;
 8001e52:	2301      	movs	r3, #1
 8001e54:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e5e:	e013      	b.n	8001e88 <shell_exec+0x68>
				if(*p == ' ') {
 8001e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b20      	cmp	r3, #32
 8001e66:	d10c      	bne.n	8001e82 <shell_exec+0x62>
					*p = '\0';
 8001e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001e74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e76:	3201      	adds	r2, #1
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	3340      	adds	r3, #64	@ 0x40
 8001e7c:	443b      	add	r3, r7
 8001e7e:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e84:	3301      	adds	r3, #1
 8001e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <shell_exec+0x76>
 8001e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e92:	2b07      	cmp	r3, #7
 8001e94:	dde4      	ble.n	8001e60 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	440b      	add	r3, r1
 8001ea4:	3308      	adds	r3, #8
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f107 020c 	add.w	r2, r7, #12
 8001eac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	4798      	blx	r3
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	e01d      	b.n	8001ef2 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001eb8:	3301      	adds	r3, #1
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dbb8      	blt.n	8001e38 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001ecc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <shell_exec+0xdc>)
 8001ed2:	2128      	movs	r1, #40	@ 0x28
 8001ed4:	f009 fbf4 	bl	800b6c0 <sniprintf>
 8001ed8:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001ee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ee8:	b289      	uxth	r1, r1
 8001eea:	4610      	mov	r0, r2
 8001eec:	4798      	blx	r3
	return -1;
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3740      	adds	r7, #64	@ 0x40
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	0800ca14 	.word	0x0800ca14

08001f00 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";


int shell_run(h_shell_t * h_shell) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001f16:	2102      	movs	r1, #2
 8001f18:	483d      	ldr	r0, [pc, #244]	@ (8002010 <shell_run+0x110>)
 8001f1a:	4798      	blx	r3
		reading = 1;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001f20:	e06a      	b.n	8001ff8 <shell_run+0xf8>
			char c;
            if (xQueueReceive(uartRxQueue, &c, 1000) != pdTRUE) {
 8001f22:	4b3c      	ldr	r3, [pc, #240]	@ (8002014 <shell_run+0x114>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f107 010b 	add.w	r1, r7, #11
 8001f2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f007 fd3e 	bl	80099b0 <xQueueReceive>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d15b      	bne.n	8001ff2 <shell_run+0xf2>
                continue;
            }
			int size;

			switch (c) {
 8001f3a:	7afb      	ldrb	r3, [r7, #11]
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d036      	beq.n	8001fae <shell_run+0xae>
 8001f40:	2b0d      	cmp	r3, #13
 8001f42:	d141      	bne.n	8001fc8 <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f4a:	4a33      	ldr	r2, [pc, #204]	@ (8002018 <shell_run+0x118>)
 8001f4c:	2128      	movs	r1, #40	@ 0x28
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f009 fbb6 	bl	800b6c0 <sniprintf>
 8001f54:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f62:	68f9      	ldr	r1, [r7, #12]
 8001f64:	b289      	uxth	r1, r1
 8001f66:	4610      	mov	r0, r2
 8001f68:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	613a      	str	r2, [r7, #16]
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	4413      	add	r3, r2
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001f86:	4a25      	ldr	r2, [pc, #148]	@ (800201c <shell_run+0x11c>)
 8001f88:	2128      	movs	r1, #40	@ 0x28
 8001f8a:	f009 fb99 	bl	800b6c0 <sniprintf>
 8001f8e:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f9c:	68f9      	ldr	r1, [r7, #12]
 8001f9e:	b289      	uxth	r1, r1
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8001fa8:	2300      	movs	r3, #0
 8001faa:	613b      	str	r3, [r7, #16]
				break;
 8001fac:	e024      	b.n	8001ff8 <shell_run+0xf8>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	dd20      	ble.n	8001ff6 <shell_run+0xf6>
					pos--;          //remove it in buffer
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001fc0:	2103      	movs	r1, #3
 8001fc2:	4817      	ldr	r0, [pc, #92]	@ (8002020 <shell_run+0x120>)
 8001fc4:	4798      	blx	r3
				}
				break;
 8001fc6:	e016      	b.n	8001ff6 <shell_run+0xf6>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	2b27      	cmp	r3, #39	@ 0x27
 8001fcc:	dc14      	bgt.n	8001ff8 <shell_run+0xf8>
					h_shell->drv.transmit(&c, 1);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001fd4:	f107 020b 	add.w	r2, r7, #11
 8001fd8:	2101      	movs	r1, #1
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	613a      	str	r2, [r7, #16]
 8001fe4:	7af9      	ldrb	r1, [r7, #11]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	460a      	mov	r2, r1
 8001fec:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001ff0:	e002      	b.n	8001ff8 <shell_run+0xf8>
                continue;
 8001ff2:	bf00      	nop
 8001ff4:	e000      	b.n	8001ff8 <shell_run+0xf8>
				break;
 8001ff6:	bf00      	nop
		while(reading) {
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d191      	bne.n	8001f22 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8002004:	4619      	mov	r1, r3
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ff0a 	bl	8001e20 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 800200c:	e780      	b.n	8001f10 <shell_run+0x10>
 800200e:	bf00      	nop
 8002010:	0800ca44 	.word	0x0800ca44
 8002014:	20000094 	.word	0x20000094
 8002018:	0800ca2c 	.word	0x0800ca2c
 800201c:	0800ca30 	.word	0x0800ca30
 8002020:	0800ca40 	.word	0x0800ca40

08002024 <shell_uart_isr>:
	}
	return 0;
}


void shell_uart_isr(h_shell_t * h_shell){
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800202c:	2300      	movs	r3, #0
 800202e:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(uartRxQueue, &h_shell->receive_car, &xHigherPriorityTaskWoken);
 8002030:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <shell_uart_isr+0x50>)
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f503 7179 	add.w	r1, r3, #996	@ 0x3e4
 800203a:	f107 020c 	add.w	r2, r7, #12
 800203e:	2300      	movs	r3, #0
 8002040:	f007 fc18 	bl	8009874 <xQueueGenericSendFromISR>
	h_shell->drv.receive(&h_shell->receive_car);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8002050:	4610      	mov	r0, r2
 8002052:	4798      	blx	r3
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d007      	beq.n	800206a <shell_uart_isr+0x46>
 800205a:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <shell_uart_isr+0x54>)
 800205c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	f3bf 8f4f 	dsb	sy
 8002066:	f3bf 8f6f 	isb	sy


}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000094 	.word	0x20000094
 8002078:	e000ed04 	.word	0xe000ed04

0800207c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002080:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <MX_SPI3_Init+0x74>)
 8002082:	4a1c      	ldr	r2, [pc, #112]	@ (80020f4 <MX_SPI3_Init+0x78>)
 8002084:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002086:	4b1a      	ldr	r3, [pc, #104]	@ (80020f0 <MX_SPI3_Init+0x74>)
 8002088:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800208c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800208e:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <MX_SPI3_Init+0x74>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002094:	4b16      	ldr	r3, [pc, #88]	@ (80020f0 <MX_SPI3_Init+0x74>)
 8002096:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800209a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209c:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <MX_SPI3_Init+0x74>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a2:	4b13      	ldr	r3, [pc, #76]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020a8:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80020b0:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020b2:	2218      	movs	r2, #24
 80020b4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020bc:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020be:	2200      	movs	r2, #0
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80020c8:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020ca:	2207      	movs	r2, #7
 80020cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020ce:	4b08      	ldr	r3, [pc, #32]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80020d4:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020d6:	2208      	movs	r2, #8
 80020d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80020da:	4805      	ldr	r0, [pc, #20]	@ (80020f0 <MX_SPI3_Init+0x74>)
 80020dc:	f004 fd85 	bl	8006bea <HAL_SPI_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80020e6:	f7ff faab 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000a38 	.word	0x20000a38
 80020f4:	40003c00 	.word	0x40003c00

080020f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	@ 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a25      	ldr	r2, [pc, #148]	@ (80021ac <HAL_SPI_MspInit+0xb4>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d144      	bne.n	80021a4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800211a:	4b25      	ldr	r3, [pc, #148]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	4a24      	ldr	r2, [pc, #144]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002120:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002124:	6593      	str	r3, [r2, #88]	@ 0x58
 8002126:	4b22      	ldr	r3, [pc, #136]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002132:	4b1f      	ldr	r3, [pc, #124]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002138:	f043 0304 	orr.w	r3, r3, #4
 800213c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 800214c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214e:	4a18      	ldr	r2, [pc, #96]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <HAL_SPI_MspInit+0xb8>)
 8002158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002162:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002170:	2303      	movs	r3, #3
 8002172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002174:	2306      	movs	r3, #6
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	4619      	mov	r1, r3
 800217e:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <HAL_SPI_MspInit+0xbc>)
 8002180:	f000 fe3a 	bl	8002df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002184:	2320      	movs	r3, #32
 8002186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002188:	2302      	movs	r3, #2
 800218a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002190:	2303      	movs	r3, #3
 8002192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002194:	2306      	movs	r3, #6
 8002196:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	4619      	mov	r1, r3
 800219e:	4806      	ldr	r0, [pc, #24]	@ (80021b8 <HAL_SPI_MspInit+0xc0>)
 80021a0:	f000 fe2a 	bl	8002df8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80021a4:	bf00      	nop
 80021a6:	3728      	adds	r7, #40	@ 0x28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40003c00 	.word	0x40003c00
 80021b0:	40021000 	.word	0x40021000
 80021b4:	48000800 	.word	0x48000800
 80021b8:	48000400 	.word	0x48000400

080021bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <HAL_MspInit+0x4c>)
 80021c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_MspInit+0x4c>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <HAL_MspInit+0x4c>)
 80021d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	4b0b      	ldr	r3, [pc, #44]	@ (8002208 <HAL_MspInit+0x4c>)
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <HAL_MspInit+0x4c>)
 80021e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80021e6:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_MspInit+0x4c>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	210f      	movs	r1, #15
 80021f6:	f06f 0001 	mvn.w	r0, #1
 80021fa:	f000 fb5d 	bl	80028b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08c      	sub	sp, #48	@ 0x30
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800221a:	4b2e      	ldr	r3, [pc, #184]	@ (80022d4 <HAL_InitTick+0xc8>)
 800221c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800221e:	4a2d      	ldr	r2, [pc, #180]	@ (80022d4 <HAL_InitTick+0xc8>)
 8002220:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002224:	6613      	str	r3, [r2, #96]	@ 0x60
 8002226:	4b2b      	ldr	r3, [pc, #172]	@ (80022d4 <HAL_InitTick+0xc8>)
 8002228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800222a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002232:	f107 020c 	add.w	r2, r7, #12
 8002236:	f107 0310 	add.w	r3, r7, #16
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f002 fbdf 	bl	8004a00 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002242:	f002 fbc7 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 8002246:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224a:	4a23      	ldr	r2, [pc, #140]	@ (80022d8 <HAL_InitTick+0xcc>)
 800224c:	fba2 2303 	umull	r2, r3, r2, r3
 8002250:	0c9b      	lsrs	r3, r3, #18
 8002252:	3b01      	subs	r3, #1
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002256:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <HAL_InitTick+0xd0>)
 8002258:	4a21      	ldr	r2, [pc, #132]	@ (80022e0 <HAL_InitTick+0xd4>)
 800225a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800225c:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <HAL_InitTick+0xd0>)
 800225e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002262:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002264:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <HAL_InitTick+0xd0>)
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800226a:	4b1c      	ldr	r3, [pc, #112]	@ (80022dc <HAL_InitTick+0xd0>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002270:	4b1a      	ldr	r3, [pc, #104]	@ (80022dc <HAL_InitTick+0xd0>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002276:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_InitTick+0xd0>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800227c:	4817      	ldr	r0, [pc, #92]	@ (80022dc <HAL_InitTick+0xd0>)
 800227e:	f005 fa51 	bl	8007724 <HAL_TIM_Base_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002288:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800228c:	2b00      	cmp	r3, #0
 800228e:	d11b      	bne.n	80022c8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002290:	4812      	ldr	r0, [pc, #72]	@ (80022dc <HAL_InitTick+0xd0>)
 8002292:	f005 faa9 	bl	80077e8 <HAL_TIM_Base_Start_IT>
 8002296:	4603      	mov	r3, r0
 8002298:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800229c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d111      	bne.n	80022c8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80022a4:	2019      	movs	r0, #25
 80022a6:	f000 fb23 	bl	80028f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d808      	bhi.n	80022c2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80022b0:	2200      	movs	r2, #0
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	2019      	movs	r0, #25
 80022b6:	f000 faff 	bl	80028b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022ba:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <HAL_InitTick+0xd8>)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6013      	str	r3, [r2, #0]
 80022c0:	e002      	b.n	80022c8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80022c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3730      	adds	r7, #48	@ 0x30
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40021000 	.word	0x40021000
 80022d8:	431bde83 	.word	0x431bde83
 80022dc:	20000a9c 	.word	0x20000a9c
 80022e0:	40012c00 	.word	0x40012c00
 80022e4:	20000010 	.word	0x20000010

080022e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <NMI_Handler+0x4>

080022f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <HardFault_Handler+0x4>

080022f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <MemManage_Handler+0x4>

08002300 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <BusFault_Handler+0x4>

08002308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <UsageFault_Handler+0x4>

08002310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002324:	4802      	ldr	r0, [pc, #8]	@ (8002330 <DMA1_Channel6_IRQHandler+0x10>)
 8002326:	f000 fc88 	bl	8002c3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200009a4 	.word	0x200009a4

08002334 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002338:	4802      	ldr	r0, [pc, #8]	@ (8002344 <DMA1_Channel7_IRQHandler+0x10>)
 800233a:	f000 fc7e 	bl	8002c3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200009ec 	.word	0x200009ec

08002348 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800234c:	4802      	ldr	r0, [pc, #8]	@ (8002358 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800234e:	f005 fabb 	bl	80078c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000a9c 	.word	0x20000a9c

0800235c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002360:	4802      	ldr	r0, [pc, #8]	@ (800236c <USART2_IRQHandler+0x10>)
 8002362:	f005 fdc9 	bl	8007ef8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000aec 	.word	0x20000aec

08002370 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	e00a      	b.n	8002398 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002382:	f3af 8000 	nop.w
 8002386:	4601      	mov	r1, r0
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	60ba      	str	r2, [r7, #8]
 800238e:	b2ca      	uxtb	r2, r1
 8002390:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	3301      	adds	r3, #1
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	429a      	cmp	r2, r3
 800239e:	dbf0      	blt.n	8002382 <_read+0x12>
  }

  return len;
 80023a0:	687b      	ldr	r3, [r7, #4]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	e009      	b.n	80023d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	60ba      	str	r2, [r7, #8]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff f80d 	bl	80013e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	3301      	adds	r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	dbf1      	blt.n	80023bc <_write+0x12>
  }
  return len;
 80023d8:	687b      	ldr	r3, [r7, #4]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <_close>:

int _close(int file)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800240a:	605a      	str	r2, [r3, #4]
  return 0;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <_isatty>:

int _isatty(int file)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002422:	2301      	movs	r3, #1
}
 8002424:	4618      	mov	r0, r3
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002454:	4a14      	ldr	r2, [pc, #80]	@ (80024a8 <_sbrk+0x5c>)
 8002456:	4b15      	ldr	r3, [pc, #84]	@ (80024ac <_sbrk+0x60>)
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002460:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <_sbrk+0x64>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002468:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <_sbrk+0x64>)
 800246a:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <_sbrk+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246e:	4b10      	ldr	r3, [pc, #64]	@ (80024b0 <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800247c:	f009 fa46 	bl	800b90c <__errno>
 8002480:	4603      	mov	r3, r0
 8002482:	220c      	movs	r2, #12
 8002484:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295
 800248a:	e009      	b.n	80024a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800248c:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002492:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <_sbrk+0x64>)
 800249c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20018000 	.word	0x20018000
 80024ac:	00000400 	.word	0x00000400
 80024b0:	20000ae8 	.word	0x20000ae8
 80024b4:	20003528 	.word	0x20003528

080024b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024bc:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <SystemInit+0x20>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	4a05      	ldr	r2, [pc, #20]	@ (80024d8 <SystemInit+0x20>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024e0:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 80024e2:	4a15      	ldr	r2, [pc, #84]	@ (8002538 <MX_USART2_UART_Init+0x5c>)
 80024e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024e6:	4b13      	ldr	r3, [pc, #76]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 80024e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024ee:	4b11      	ldr	r3, [pc, #68]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 8002502:	220c      	movs	r2, #12
 8002504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002506:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 8002508:	2200      	movs	r2, #0
 800250a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800250c:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 800250e:	2200      	movs	r2, #0
 8002510:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 8002514:	2200      	movs	r2, #0
 8002516:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 800251a:	2200      	movs	r2, #0
 800251c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800251e:	4805      	ldr	r0, [pc, #20]	@ (8002534 <MX_USART2_UART_Init+0x58>)
 8002520:	f005 fbc6 	bl	8007cb0 <HAL_UART_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800252a:	f7ff f889 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000aec 	.word	0x20000aec
 8002538:	40004400 	.word	0x40004400

0800253c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b0ac      	sub	sp, #176	@ 0xb0
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002544:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	2288      	movs	r2, #136	@ 0x88
 800255a:	2100      	movs	r1, #0
 800255c:	4618      	mov	r0, r3
 800255e:	f009 f928 	bl	800b7b2 <memset>
  if(uartHandle->Instance==USART2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a25      	ldr	r2, [pc, #148]	@ (80025fc <HAL_UART_MspInit+0xc0>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d143      	bne.n	80025f4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800256c:	2302      	movs	r3, #2
 800256e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002570:	2300      	movs	r3, #0
 8002572:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002574:	f107 0314 	add.w	r3, r7, #20
 8002578:	4618      	mov	r0, r3
 800257a:	f002 fad3 	bl	8004b24 <HAL_RCCEx_PeriphCLKConfig>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002584:	f7ff f85c 	bl	8001640 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002588:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 800258a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258c:	4a1c      	ldr	r2, [pc, #112]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 800258e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002592:	6593      	str	r3, [r2, #88]	@ 0x58
 8002594:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a0:	4b17      	ldr	r3, [pc, #92]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 80025a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a4:	4a16      	ldr	r2, [pc, #88]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ac:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <HAL_UART_MspInit+0xc4>)
 80025ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025b8:	230c      	movs	r3, #12
 80025ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ca:	2303      	movs	r3, #3
 80025cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025d0:	2307      	movs	r3, #7
 80025d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80025da:	4619      	mov	r1, r3
 80025dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e0:	f000 fc0a 	bl	8002df8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2105      	movs	r1, #5
 80025e8:	2026      	movs	r0, #38	@ 0x26
 80025ea:	f000 f965 	bl	80028b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025ee:	2026      	movs	r0, #38	@ 0x26
 80025f0:	f000 f97e 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80025f4:	bf00      	nop
 80025f6:	37b0      	adds	r7, #176	@ 0xb0
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40004400 	.word	0x40004400
 8002600:	40021000 	.word	0x40021000

08002604 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a04      	ldr	r2, [pc, #16]	@ (8002624 <HAL_UART_RxCpltCallback+0x20>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d102      	bne.n	800261c <HAL_UART_RxCpltCallback+0x18>
    {
    	shell_uart_isr(&shellstruct);
 8002616:	4804      	ldr	r0, [pc, #16]	@ (8002628 <HAL_UART_RxCpltCallback+0x24>)
 8002618:	f7ff fd04 	bl	8002024 <shell_uart_isr>
    }
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40004400 	.word	0x40004400
 8002628:	200004a4 	.word	0x200004a4

0800262c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800262c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002664 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002630:	f7ff ff42 	bl	80024b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002634:	480c      	ldr	r0, [pc, #48]	@ (8002668 <LoopForever+0x6>)
  ldr r1, =_edata
 8002636:	490d      	ldr	r1, [pc, #52]	@ (800266c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002638:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <LoopForever+0xe>)
  movs r3, #0
 800263a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800263c:	e002      	b.n	8002644 <LoopCopyDataInit>

0800263e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800263e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002642:	3304      	adds	r3, #4

08002644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002648:	d3f9      	bcc.n	800263e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264a:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <LoopForever+0x12>)
  ldr r4, =_ebss
 800264c:	4c0a      	ldr	r4, [pc, #40]	@ (8002678 <LoopForever+0x16>)
  movs r3, #0
 800264e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002650:	e001      	b.n	8002656 <LoopFillZerobss>

08002652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002654:	3204      	adds	r2, #4

08002656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002658:	d3fb      	bcc.n	8002652 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800265a:	f009 f95d 	bl	800b918 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800265e:	f7fe feff 	bl	8001460 <main>

08002662 <LoopForever>:

LoopForever:
    b LoopForever
 8002662:	e7fe      	b.n	8002662 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002664:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800266c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002670:	0800cbd4 	.word	0x0800cbd4
  ldr r2, =_sbss
 8002674:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002678:	20003528 	.word	0x20003528

0800267c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800267c:	e7fe      	b.n	800267c <ADC1_2_IRQHandler>
	...

08002680 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800268a:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <HAL_Init+0x3c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a0b      	ldr	r2, [pc, #44]	@ (80026bc <HAL_Init+0x3c>)
 8002690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002694:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002696:	2003      	movs	r0, #3
 8002698:	f000 f903 	bl	80028a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800269c:	200f      	movs	r0, #15
 800269e:	f7ff fdb5 	bl	800220c <HAL_InitTick>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	71fb      	strb	r3, [r7, #7]
 80026ac:	e001      	b.n	80026b2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026ae:	f7ff fd85 	bl	80021bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026b2:	79fb      	ldrb	r3, [r7, #7]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40022000 	.word	0x40022000

080026c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x20>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_IncTick+0x24>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4413      	add	r3, r2
 80026d0:	4a04      	ldr	r2, [pc, #16]	@ (80026e4 <HAL_IncTick+0x24>)
 80026d2:	6013      	str	r3, [r2, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000014 	.word	0x20000014
 80026e4:	20000b74 	.word	0x20000b74

080026e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return uwTick;
 80026ec:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <HAL_GetTick+0x14>)
 80026ee:	681b      	ldr	r3, [r3, #0]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20000b74 	.word	0x20000b74

08002700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff ffee 	bl	80026e8 <HAL_GetTick>
 800270c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002718:	d005      	beq.n	8002726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_Delay+0x44>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002726:	bf00      	nop
 8002728:	f7ff ffde 	bl	80026e8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	429a      	cmp	r2, r3
 8002736:	d8f7      	bhi.n	8002728 <HAL_Delay+0x28>
  {
  }
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000014 	.word	0x20000014

08002748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002764:	4013      	ands	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277a:	4a04      	ldr	r2, [pc, #16]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	60d3      	str	r3, [r2, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002794:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0a1b      	lsrs	r3, r3, #8
 800279a:	f003 0307 	and.w	r3, r3, #7
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	db0b      	blt.n	80027d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	f003 021f 	and.w	r2, r3, #31
 80027c4:	4907      	ldr	r1, [pc, #28]	@ (80027e4 <__NVIC_EnableIRQ+0x38>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	095b      	lsrs	r3, r3, #5
 80027cc:	2001      	movs	r0, #1
 80027ce:	fa00 f202 	lsl.w	r2, r0, r2
 80027d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	e000e100 	.word	0xe000e100

080027e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	6039      	str	r1, [r7, #0]
 80027f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	db0a      	blt.n	8002812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	490c      	ldr	r1, [pc, #48]	@ (8002834 <__NVIC_SetPriority+0x4c>)
 8002802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002806:	0112      	lsls	r2, r2, #4
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	440b      	add	r3, r1
 800280c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002810:	e00a      	b.n	8002828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	b2da      	uxtb	r2, r3
 8002816:	4908      	ldr	r1, [pc, #32]	@ (8002838 <__NVIC_SetPriority+0x50>)
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	3b04      	subs	r3, #4
 8002820:	0112      	lsls	r2, r2, #4
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	440b      	add	r3, r1
 8002826:	761a      	strb	r2, [r3, #24]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000e100 	.word	0xe000e100
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800283c:	b480      	push	{r7}
 800283e:	b089      	sub	sp, #36	@ 0x24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f1c3 0307 	rsb	r3, r3, #7
 8002856:	2b04      	cmp	r3, #4
 8002858:	bf28      	it	cs
 800285a:	2304      	movcs	r3, #4
 800285c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3304      	adds	r3, #4
 8002862:	2b06      	cmp	r3, #6
 8002864:	d902      	bls.n	800286c <NVIC_EncodePriority+0x30>
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3b03      	subs	r3, #3
 800286a:	e000      	b.n	800286e <NVIC_EncodePriority+0x32>
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002870:	f04f 32ff 	mov.w	r2, #4294967295
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43da      	mvns	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	401a      	ands	r2, r3
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002884:	f04f 31ff 	mov.w	r1, #4294967295
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	43d9      	mvns	r1, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	4313      	orrs	r3, r2
         );
}
 8002896:	4618      	mov	r0, r3
 8002898:	3724      	adds	r7, #36	@ 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ff4c 	bl	8002748 <__NVIC_SetPriorityGrouping>
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028ca:	f7ff ff61 	bl	8002790 <__NVIC_GetPriorityGrouping>
 80028ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	68b9      	ldr	r1, [r7, #8]
 80028d4:	6978      	ldr	r0, [r7, #20]
 80028d6:	f7ff ffb1 	bl	800283c <NVIC_EncodePriority>
 80028da:	4602      	mov	r2, r0
 80028dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff ff80 	bl	80027e8 <__NVIC_SetPriority>
}
 80028e8:	bf00      	nop
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff ff54 	bl	80027ac <__NVIC_EnableIRQ>
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e098      	b.n	8002a50 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	4b4d      	ldr	r3, [pc, #308]	@ (8002a5c <HAL_DMA_Init+0x150>)
 8002926:	429a      	cmp	r2, r3
 8002928:	d80f      	bhi.n	800294a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	4b4b      	ldr	r3, [pc, #300]	@ (8002a60 <HAL_DMA_Init+0x154>)
 8002932:	4413      	add	r3, r2
 8002934:	4a4b      	ldr	r2, [pc, #300]	@ (8002a64 <HAL_DMA_Init+0x158>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	009a      	lsls	r2, r3, #2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a48      	ldr	r2, [pc, #288]	@ (8002a68 <HAL_DMA_Init+0x15c>)
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40
 8002948:	e00e      	b.n	8002968 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	4b46      	ldr	r3, [pc, #280]	@ (8002a6c <HAL_DMA_Init+0x160>)
 8002952:	4413      	add	r3, r2
 8002954:	4a43      	ldr	r2, [pc, #268]	@ (8002a64 <HAL_DMA_Init+0x158>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	009a      	lsls	r2, r3, #2
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a42      	ldr	r2, [pc, #264]	@ (8002a70 <HAL_DMA_Init+0x164>)
 8002966:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2202      	movs	r2, #2
 800296c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800297e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002982:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800298c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002998:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029c2:	d039      	beq.n	8002a38 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c8:	4a27      	ldr	r2, [pc, #156]	@ (8002a68 <HAL_DMA_Init+0x15c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d11a      	bne.n	8002a04 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80029ce:	4b29      	ldr	r3, [pc, #164]	@ (8002a74 <HAL_DMA_Init+0x168>)
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d6:	f003 031c 	and.w	r3, r3, #28
 80029da:	210f      	movs	r1, #15
 80029dc:	fa01 f303 	lsl.w	r3, r1, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	4924      	ldr	r1, [pc, #144]	@ (8002a74 <HAL_DMA_Init+0x168>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80029e8:	4b22      	ldr	r3, [pc, #136]	@ (8002a74 <HAL_DMA_Init+0x168>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6859      	ldr	r1, [r3, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f4:	f003 031c 	and.w	r3, r3, #28
 80029f8:	fa01 f303 	lsl.w	r3, r1, r3
 80029fc:	491d      	ldr	r1, [pc, #116]	@ (8002a74 <HAL_DMA_Init+0x168>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	600b      	str	r3, [r1, #0]
 8002a02:	e019      	b.n	8002a38 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002a04:	4b1c      	ldr	r3, [pc, #112]	@ (8002a78 <HAL_DMA_Init+0x16c>)
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	f003 031c 	and.w	r3, r3, #28
 8002a10:	210f      	movs	r1, #15
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	4917      	ldr	r1, [pc, #92]	@ (8002a78 <HAL_DMA_Init+0x16c>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002a1e:	4b16      	ldr	r3, [pc, #88]	@ (8002a78 <HAL_DMA_Init+0x16c>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6859      	ldr	r1, [r3, #4]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	f003 031c 	and.w	r3, r3, #28
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	4911      	ldr	r1, [pc, #68]	@ (8002a78 <HAL_DMA_Init+0x16c>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	40020407 	.word	0x40020407
 8002a60:	bffdfff8 	.word	0xbffdfff8
 8002a64:	cccccccd 	.word	0xcccccccd
 8002a68:	40020000 	.word	0x40020000
 8002a6c:	bffdfbf8 	.word	0xbffdfbf8
 8002a70:	40020400 	.word	0x40020400
 8002a74:	400200a8 	.word	0x400200a8
 8002a78:	400204a8 	.word	0x400204a8

08002a7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_DMA_Start_IT+0x20>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e04b      	b.n	8002b34 <HAL_DMA_Start_IT+0xb8>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d13a      	bne.n	8002b26 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0201 	bic.w	r2, r2, #1
 8002acc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 f95f 	bl	8002d98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d008      	beq.n	8002af4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f042 020e 	orr.w	r2, r2, #14
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	e00f      	b.n	8002b14 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0204 	bic.w	r2, r2, #4
 8002b02:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 020a 	orr.w	r2, r2, #10
 8002b12:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	e005      	b.n	8002b32 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b44:	2300      	movs	r3, #0
 8002b46:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d008      	beq.n	8002b66 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2204      	movs	r2, #4
 8002b58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e022      	b.n	8002bac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 020e 	bic.w	r2, r2, #14
 8002b74:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 0201 	bic.w	r2, r2, #1
 8002b84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8a:	f003 021c 	and.w	r2, r3, #28
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	2101      	movs	r1, #1
 8002b94:	fa01 f202 	lsl.w	r2, r1, r2
 8002b98:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d005      	beq.n	8002bdc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	73fb      	strb	r3, [r7, #15]
 8002bda:	e029      	b.n	8002c30 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 020e 	bic.w	r2, r2, #14
 8002bea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f022 0201 	bic.w	r2, r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c00:	f003 021c 	and.w	r2, r3, #28
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	2101      	movs	r1, #1
 8002c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c0e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	4798      	blx	r3
    }
  }
  return status;
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b084      	sub	sp, #16
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c56:	f003 031c 	and.w	r3, r3, #28
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d026      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x7a>
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d021      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0320 	and.w	r3, r3, #32
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0204 	bic.w	r2, r2, #4
 8002c8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c92:	f003 021c 	and.w	r2, r3, #28
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d071      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002cb2:	e06c      	b.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb8:	f003 031c 	and.w	r3, r3, #28
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d02e      	beq.n	8002d26 <HAL_DMA_IRQHandler+0xec>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d029      	beq.n	8002d26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 020a 	bic.w	r2, r2, #10
 8002cee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfc:	f003 021c 	and.w	r2, r3, #28
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	2102      	movs	r1, #2
 8002d06:	fa01 f202 	lsl.w	r2, r1, r2
 8002d0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d038      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002d24:	e033      	b.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f003 031c 	and.w	r3, r3, #28
 8002d2e:	2208      	movs	r2, #8
 8002d30:	409a      	lsls	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d02a      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f003 0308 	and.w	r3, r3, #8
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d025      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 020e 	bic.w	r2, r2, #14
 8002d52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d58:	f003 021c 	and.w	r2, r3, #28
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	2101      	movs	r1, #1
 8002d62:	fa01 f202 	lsl.w	r2, r1, r2
 8002d66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d8e:	bf00      	nop
 8002d90:	bf00      	nop
}
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002daa:	f003 021c 	and.w	r2, r3, #28
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	2101      	movs	r1, #1
 8002db4:	fa01 f202 	lsl.w	r2, r1, r2
 8002db8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	d108      	bne.n	8002ddc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002dda:	e007      	b.n	8002dec <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	60da      	str	r2, [r3, #12]
}
 8002dec:	bf00      	nop
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b087      	sub	sp, #28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e02:	2300      	movs	r3, #0
 8002e04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e06:	e17f      	b.n	8003108 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	fa01 f303 	lsl.w	r3, r1, r3
 8002e14:	4013      	ands	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 8171 	beq.w	8003102 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 0303 	and.w	r3, r3, #3
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d005      	beq.n	8002e38 <HAL_GPIO_Init+0x40>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d130      	bne.n	8002e9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	2203      	movs	r2, #3
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	68da      	ldr	r2, [r3, #12]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e6e:	2201      	movs	r2, #1
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43db      	mvns	r3, r3
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	091b      	lsrs	r3, r3, #4
 8002e84:	f003 0201 	and.w	r2, r3, #1
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	2b03      	cmp	r3, #3
 8002ea4:	d118      	bne.n	8002ed8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002eac:	2201      	movs	r2, #1
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	08db      	lsrs	r3, r3, #3
 8002ec2:	f003 0201 	and.w	r2, r3, #1
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b03      	cmp	r3, #3
 8002ee2:	d017      	beq.n	8002f14 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	2203      	movs	r2, #3
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0303 	and.w	r3, r3, #3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d123      	bne.n	8002f68 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	08da      	lsrs	r2, r3, #3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3208      	adds	r2, #8
 8002f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	220f      	movs	r2, #15
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4013      	ands	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	691a      	ldr	r2, [r3, #16]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	08da      	lsrs	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	3208      	adds	r2, #8
 8002f62:	6939      	ldr	r1, [r7, #16]
 8002f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	2203      	movs	r2, #3
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 0203 	and.w	r2, r3, #3
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 80ac 	beq.w	8003102 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002faa:	4b5f      	ldr	r3, [pc, #380]	@ (8003128 <HAL_GPIO_Init+0x330>)
 8002fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fae:	4a5e      	ldr	r2, [pc, #376]	@ (8003128 <HAL_GPIO_Init+0x330>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fb6:	4b5c      	ldr	r3, [pc, #368]	@ (8003128 <HAL_GPIO_Init+0x330>)
 8002fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fc2:	4a5a      	ldr	r2, [pc, #360]	@ (800312c <HAL_GPIO_Init+0x334>)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	089b      	lsrs	r3, r3, #2
 8002fc8:	3302      	adds	r3, #2
 8002fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	220f      	movs	r2, #15
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fec:	d025      	beq.n	800303a <HAL_GPIO_Init+0x242>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4f      	ldr	r2, [pc, #316]	@ (8003130 <HAL_GPIO_Init+0x338>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d01f      	beq.n	8003036 <HAL_GPIO_Init+0x23e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a4e      	ldr	r2, [pc, #312]	@ (8003134 <HAL_GPIO_Init+0x33c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d019      	beq.n	8003032 <HAL_GPIO_Init+0x23a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a4d      	ldr	r2, [pc, #308]	@ (8003138 <HAL_GPIO_Init+0x340>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d013      	beq.n	800302e <HAL_GPIO_Init+0x236>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4c      	ldr	r2, [pc, #304]	@ (800313c <HAL_GPIO_Init+0x344>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d00d      	beq.n	800302a <HAL_GPIO_Init+0x232>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a4b      	ldr	r2, [pc, #300]	@ (8003140 <HAL_GPIO_Init+0x348>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d007      	beq.n	8003026 <HAL_GPIO_Init+0x22e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a4a      	ldr	r2, [pc, #296]	@ (8003144 <HAL_GPIO_Init+0x34c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d101      	bne.n	8003022 <HAL_GPIO_Init+0x22a>
 800301e:	2306      	movs	r3, #6
 8003020:	e00c      	b.n	800303c <HAL_GPIO_Init+0x244>
 8003022:	2307      	movs	r3, #7
 8003024:	e00a      	b.n	800303c <HAL_GPIO_Init+0x244>
 8003026:	2305      	movs	r3, #5
 8003028:	e008      	b.n	800303c <HAL_GPIO_Init+0x244>
 800302a:	2304      	movs	r3, #4
 800302c:	e006      	b.n	800303c <HAL_GPIO_Init+0x244>
 800302e:	2303      	movs	r3, #3
 8003030:	e004      	b.n	800303c <HAL_GPIO_Init+0x244>
 8003032:	2302      	movs	r3, #2
 8003034:	e002      	b.n	800303c <HAL_GPIO_Init+0x244>
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <HAL_GPIO_Init+0x244>
 800303a:	2300      	movs	r3, #0
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	f002 0203 	and.w	r2, r2, #3
 8003042:	0092      	lsls	r2, r2, #2
 8003044:	4093      	lsls	r3, r2
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4313      	orrs	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800304c:	4937      	ldr	r1, [pc, #220]	@ (800312c <HAL_GPIO_Init+0x334>)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	089b      	lsrs	r3, r3, #2
 8003052:	3302      	adds	r3, #2
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800305a:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_GPIO_Init+0x350>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	43db      	mvns	r3, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4013      	ands	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800307e:	4a32      	ldr	r2, [pc, #200]	@ (8003148 <HAL_GPIO_Init+0x350>)
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003084:	4b30      	ldr	r3, [pc, #192]	@ (8003148 <HAL_GPIO_Init+0x350>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	43db      	mvns	r3, r3
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030a8:	4a27      	ldr	r2, [pc, #156]	@ (8003148 <HAL_GPIO_Init+0x350>)
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80030ae:	4b26      	ldr	r3, [pc, #152]	@ (8003148 <HAL_GPIO_Init+0x350>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4013      	ands	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030d2:	4a1d      	ldr	r2, [pc, #116]	@ (8003148 <HAL_GPIO_Init+0x350>)
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80030d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_GPIO_Init+0x350>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4013      	ands	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030fc:	4a12      	ldr	r2, [pc, #72]	@ (8003148 <HAL_GPIO_Init+0x350>)
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	3301      	adds	r3, #1
 8003106:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	fa22 f303 	lsr.w	r3, r2, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	f47f ae78 	bne.w	8002e08 <HAL_GPIO_Init+0x10>
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	371c      	adds	r7, #28
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000
 800312c:	40010000 	.word	0x40010000
 8003130:	48000400 	.word	0x48000400
 8003134:	48000800 	.word	0x48000800
 8003138:	48000c00 	.word	0x48000c00
 800313c:	48001000 	.word	0x48001000
 8003140:	48001400 	.word	0x48001400
 8003144:	48001800 	.word	0x48001800
 8003148:	40010400 	.word	0x40010400

0800314c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	807b      	strh	r3, [r7, #2]
 8003158:	4613      	mov	r3, r2
 800315a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800315c:	787b      	ldrb	r3, [r7, #1]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003162:	887a      	ldrh	r2, [r7, #2]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003168:	e002      	b.n	8003170 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4013      	ands	r3, r2
 8003194:	041a      	lsls	r2, r3, #16
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	43d9      	mvns	r1, r3
 800319a:	887b      	ldrh	r3, [r7, #2]
 800319c:	400b      	ands	r3, r1
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	619a      	str	r2, [r3, #24]
}
 80031a4:	bf00      	nop
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e08d      	b.n	80032de <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fe f8a6 	bl	8001328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2224      	movs	r2, #36	@ 0x24
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0201 	bic.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003200:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003210:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d107      	bne.n	800322a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	e006      	b.n	8003238 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003236:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b02      	cmp	r3, #2
 800323e:	d108      	bne.n	8003252 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800324e:	605a      	str	r2, [r3, #4]
 8003250:	e007      	b.n	8003262 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003260:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003270:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003274:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003284:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69d9      	ldr	r1, [r3, #28]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1a      	ldr	r2, [r3, #32]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
	...

080032e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b088      	sub	sp, #32
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	4608      	mov	r0, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4603      	mov	r3, r0
 80032f8:	817b      	strh	r3, [r7, #10]
 80032fa:	460b      	mov	r3, r1
 80032fc:	813b      	strh	r3, [r7, #8]
 80032fe:	4613      	mov	r3, r2
 8003300:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b20      	cmp	r3, #32
 800330c:	f040 80f9 	bne.w	8003502 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d002      	beq.n	800331c <HAL_I2C_Mem_Write+0x34>
 8003316:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003318:	2b00      	cmp	r3, #0
 800331a:	d105      	bne.n	8003328 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003322:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0ed      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800332e:	2b01      	cmp	r3, #1
 8003330:	d101      	bne.n	8003336 <HAL_I2C_Mem_Write+0x4e>
 8003332:	2302      	movs	r3, #2
 8003334:	e0e6      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800333e:	f7ff f9d3 	bl	80026e8 <HAL_GetTick>
 8003342:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	2319      	movs	r3, #25
 800334a:	2201      	movs	r2, #1
 800334c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fac3 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e0d1      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2221      	movs	r2, #33	@ 0x21
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2240      	movs	r2, #64	@ 0x40
 800336c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a3a      	ldr	r2, [r7, #32]
 800337a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003380:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003388:	88f8      	ldrh	r0, [r7, #6]
 800338a:	893a      	ldrh	r2, [r7, #8]
 800338c:	8979      	ldrh	r1, [r7, #10]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	9301      	str	r3, [sp, #4]
 8003392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	4603      	mov	r3, r0
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f9d3 	bl	8003744 <I2C_RequestMemoryWrite>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e0a9      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2bff      	cmp	r3, #255	@ 0xff
 80033b8:	d90e      	bls.n	80033d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	22ff      	movs	r2, #255	@ 0xff
 80033be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	8979      	ldrh	r1, [r7, #10]
 80033c8:	2300      	movs	r3, #0
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 fc47 	bl	8003c64 <I2C_TransferConfig>
 80033d6:	e00f      	b.n	80033f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	8979      	ldrh	r1, [r7, #10]
 80033ea:	2300      	movs	r3, #0
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 fc36 	bl	8003c64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 fac6 	bl	800398e <I2C_WaitOnTXISFlagUntilTimeout>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e07b      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003410:	781a      	ldrb	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d034      	beq.n	80034b0 <HAL_I2C_Mem_Write+0x1c8>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800344a:	2b00      	cmp	r3, #0
 800344c:	d130      	bne.n	80034b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003454:	2200      	movs	r2, #0
 8003456:	2180      	movs	r1, #128	@ 0x80
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 fa3f 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e04d      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	2bff      	cmp	r3, #255	@ 0xff
 8003470:	d90e      	bls.n	8003490 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	22ff      	movs	r2, #255	@ 0xff
 8003476:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347c:	b2da      	uxtb	r2, r3
 800347e:	8979      	ldrh	r1, [r7, #10]
 8003480:	2300      	movs	r3, #0
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 fbeb 	bl	8003c64 <I2C_TransferConfig>
 800348e:	e00f      	b.n	80034b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003494:	b29a      	uxth	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	8979      	ldrh	r1, [r7, #10]
 80034a2:	2300      	movs	r3, #0
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 fbda 	bl	8003c64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d19e      	bne.n	80033f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 faac 	bl	8003a1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e01a      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2220      	movs	r2, #32
 80034d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6859      	ldr	r1, [r3, #4]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <HAL_I2C_Mem_Write+0x224>)
 80034e2:	400b      	ands	r3, r1
 80034e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034fe:	2300      	movs	r3, #0
 8003500:	e000      	b.n	8003504 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003502:	2302      	movs	r3, #2
  }
}
 8003504:	4618      	mov	r0, r3
 8003506:	3718      	adds	r7, #24
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	fe00e800 	.word	0xfe00e800

08003510 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	4608      	mov	r0, r1
 800351a:	4611      	mov	r1, r2
 800351c:	461a      	mov	r2, r3
 800351e:	4603      	mov	r3, r0
 8003520:	817b      	strh	r3, [r7, #10]
 8003522:	460b      	mov	r3, r1
 8003524:	813b      	strh	r3, [r7, #8]
 8003526:	4613      	mov	r3, r2
 8003528:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b20      	cmp	r3, #32
 8003534:	f040 80fd 	bne.w	8003732 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d002      	beq.n	8003544 <HAL_I2C_Mem_Read+0x34>
 800353e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	d105      	bne.n	8003550 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800354a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0f1      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_I2C_Mem_Read+0x4e>
 800355a:	2302      	movs	r3, #2
 800355c:	e0ea      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003566:	f7ff f8bf 	bl	80026e8 <HAL_GetTick>
 800356a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	2319      	movs	r3, #25
 8003572:	2201      	movs	r2, #1
 8003574:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 f9af 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e0d5      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2222      	movs	r2, #34	@ 0x22
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2240      	movs	r2, #64	@ 0x40
 8003594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a3a      	ldr	r2, [r7, #32]
 80035a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035b0:	88f8      	ldrh	r0, [r7, #6]
 80035b2:	893a      	ldrh	r2, [r7, #8]
 80035b4:	8979      	ldrh	r1, [r7, #10]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	4603      	mov	r3, r0
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 f913 	bl	80037ec <I2C_RequestMemoryRead>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0ad      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2bff      	cmp	r3, #255	@ 0xff
 80035e0:	d90e      	bls.n	8003600 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2201      	movs	r2, #1
 80035e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	8979      	ldrh	r1, [r7, #10]
 80035f0:	4b52      	ldr	r3, [pc, #328]	@ (800373c <HAL_I2C_Mem_Read+0x22c>)
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 fb33 	bl	8003c64 <I2C_TransferConfig>
 80035fe:	e00f      	b.n	8003620 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003604:	b29a      	uxth	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360e:	b2da      	uxtb	r2, r3
 8003610:	8979      	ldrh	r1, [r7, #10]
 8003612:	4b4a      	ldr	r3, [pc, #296]	@ (800373c <HAL_I2C_Mem_Read+0x22c>)
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fb22 	bl	8003c64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003626:	2200      	movs	r2, #0
 8003628:	2104      	movs	r1, #4
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 f956 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e07c      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d034      	beq.n	80036e0 <HAL_I2C_Mem_Read+0x1d0>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d130      	bne.n	80036e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003684:	2200      	movs	r2, #0
 8003686:	2180      	movs	r1, #128	@ 0x80
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f927 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e04d      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	2bff      	cmp	r3, #255	@ 0xff
 80036a0:	d90e      	bls.n	80036c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2201      	movs	r2, #1
 80036a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	8979      	ldrh	r1, [r7, #10]
 80036b0:	2300      	movs	r3, #0
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fad3 	bl	8003c64 <I2C_TransferConfig>
 80036be:	e00f      	b.n	80036e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	8979      	ldrh	r1, [r7, #10]
 80036d2:	2300      	movs	r3, #0
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 fac2 	bl	8003c64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d19a      	bne.n	8003620 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f994 	bl	8003a1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e01a      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2220      	movs	r2, #32
 8003704:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b0b      	ldr	r3, [pc, #44]	@ (8003740 <HAL_I2C_Mem_Read+0x230>)
 8003712:	400b      	ands	r3, r1
 8003714:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	e000      	b.n	8003734 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003732:	2302      	movs	r3, #2
  }
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	80002400 	.word	0x80002400
 8003740:	fe00e800 	.word	0xfe00e800

08003744 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af02      	add	r7, sp, #8
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	4608      	mov	r0, r1
 800374e:	4611      	mov	r1, r2
 8003750:	461a      	mov	r2, r3
 8003752:	4603      	mov	r3, r0
 8003754:	817b      	strh	r3, [r7, #10]
 8003756:	460b      	mov	r3, r1
 8003758:	813b      	strh	r3, [r7, #8]
 800375a:	4613      	mov	r3, r2
 800375c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	b2da      	uxtb	r2, r3
 8003762:	8979      	ldrh	r1, [r7, #10]
 8003764:	4b20      	ldr	r3, [pc, #128]	@ (80037e8 <I2C_RequestMemoryWrite+0xa4>)
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800376c:	68f8      	ldr	r0, [r7, #12]
 800376e:	f000 fa79 	bl	8003c64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 f909 	bl	800398e <I2C_WaitOnTXISFlagUntilTimeout>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e02c      	b.n	80037e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d105      	bne.n	8003798 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800378c:	893b      	ldrh	r3, [r7, #8]
 800378e:	b2da      	uxtb	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	629a      	str	r2, [r3, #40]	@ 0x28
 8003796:	e015      	b.n	80037c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003798:	893b      	ldrh	r3, [r7, #8]
 800379a:	0a1b      	lsrs	r3, r3, #8
 800379c:	b29b      	uxth	r3, r3
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a6:	69fa      	ldr	r2, [r7, #28]
 80037a8:	69b9      	ldr	r1, [r7, #24]
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f8ef 	bl	800398e <I2C_WaitOnTXISFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e012      	b.n	80037e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037ba:	893b      	ldrh	r3, [r7, #8]
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	2200      	movs	r2, #0
 80037cc:	2180      	movs	r1, #128	@ 0x80
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f884 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e000      	b.n	80037e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	80002000 	.word	0x80002000

080037ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	4608      	mov	r0, r1
 80037f6:	4611      	mov	r1, r2
 80037f8:	461a      	mov	r2, r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	817b      	strh	r3, [r7, #10]
 80037fe:	460b      	mov	r3, r1
 8003800:	813b      	strh	r3, [r7, #8]
 8003802:	4613      	mov	r3, r2
 8003804:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	b2da      	uxtb	r2, r3
 800380a:	8979      	ldrh	r1, [r7, #10]
 800380c:	4b20      	ldr	r3, [pc, #128]	@ (8003890 <I2C_RequestMemoryRead+0xa4>)
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	2300      	movs	r3, #0
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 fa26 	bl	8003c64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003818:	69fa      	ldr	r2, [r7, #28]
 800381a:	69b9      	ldr	r1, [r7, #24]
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 f8b6 	bl	800398e <I2C_WaitOnTXISFlagUntilTimeout>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e02c      	b.n	8003886 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800382c:	88fb      	ldrh	r3, [r7, #6]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d105      	bne.n	800383e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003832:	893b      	ldrh	r3, [r7, #8]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	629a      	str	r2, [r3, #40]	@ 0x28
 800383c:	e015      	b.n	800386a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800383e:	893b      	ldrh	r3, [r7, #8]
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	b29b      	uxth	r3, r3
 8003844:	b2da      	uxtb	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800384c:	69fa      	ldr	r2, [r7, #28]
 800384e:	69b9      	ldr	r1, [r7, #24]
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f89c 	bl	800398e <I2C_WaitOnTXISFlagUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e012      	b.n	8003886 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003860:	893b      	ldrh	r3, [r7, #8]
 8003862:	b2da      	uxtb	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	2200      	movs	r2, #0
 8003872:	2140      	movs	r1, #64	@ 0x40
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 f831 	bl	80038dc <I2C_WaitOnFlagUntilTimeout>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	80002000 	.word	0x80002000

08003894 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d103      	bne.n	80038b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2200      	movs	r2, #0
 80038b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d007      	beq.n	80038d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699a      	ldr	r2, [r3, #24]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	619a      	str	r2, [r3, #24]
  }
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	4613      	mov	r3, r2
 80038ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038ec:	e03b      	b.n	8003966 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	6839      	ldr	r1, [r7, #0]
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8d6 	bl	8003aa4 <I2C_IsErrorOccurred>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e041      	b.n	8003986 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d02d      	beq.n	8003966 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390a:	f7fe feed 	bl	80026e8 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	429a      	cmp	r2, r3
 8003918:	d302      	bcc.n	8003920 <I2C_WaitOnFlagUntilTimeout+0x44>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d122      	bne.n	8003966 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699a      	ldr	r2, [r3, #24]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4013      	ands	r3, r2
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	429a      	cmp	r2, r3
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	461a      	mov	r2, r3
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	429a      	cmp	r2, r3
 800393c:	d113      	bne.n	8003966 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003942:	f043 0220 	orr.w	r2, r3, #32
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2220      	movs	r2, #32
 800394e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e00f      	b.n	8003986 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699a      	ldr	r2, [r3, #24]
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4013      	ands	r3, r2
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	429a      	cmp	r2, r3
 8003974:	bf0c      	ite	eq
 8003976:	2301      	moveq	r3, #1
 8003978:	2300      	movne	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	461a      	mov	r2, r3
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	429a      	cmp	r2, r3
 8003982:	d0b4      	beq.n	80038ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800399a:	e033      	b.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	68b9      	ldr	r1, [r7, #8]
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 f87f 	bl	8003aa4 <I2C_IsErrorOccurred>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e031      	b.n	8003a14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b6:	d025      	beq.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b8:	f7fe fe96 	bl	80026e8 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d302      	bcc.n	80039ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d11a      	bne.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	f003 0302 	and.w	r3, r3, #2
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d013      	beq.n	8003a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e0:	f043 0220 	orr.w	r2, r3, #32
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e007      	b.n	8003a14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d1c4      	bne.n	800399c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a28:	e02f      	b.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	68b9      	ldr	r1, [r7, #8]
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f838 	bl	8003aa4 <I2C_IsErrorOccurred>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e02d      	b.n	8003a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a3e:	f7fe fe53 	bl	80026e8 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d302      	bcc.n	8003a54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d11a      	bne.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	f003 0320 	and.w	r3, r3, #32
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	d013      	beq.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a66:	f043 0220 	orr.w	r2, r3, #32
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e007      	b.n	8003a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	d1c8      	bne.n	8003a2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	@ 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d068      	beq.n	8003ba2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ad8:	e049      	b.n	8003b6e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae0:	d045      	beq.n	8003b6e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7fe fe01 	bl	80026e8 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <I2C_IsErrorOccurred+0x54>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d13a      	bne.n	8003b6e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b1a:	d121      	bne.n	8003b60 <I2C_IsErrorOccurred+0xbc>
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b22:	d01d      	beq.n	8003b60 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b24:	7cfb      	ldrb	r3, [r7, #19]
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	d01a      	beq.n	8003b60 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b38:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b3a:	f7fe fdd5 	bl	80026e8 <HAL_GetTick>
 8003b3e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b40:	e00e      	b.n	8003b60 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b42:	f7fe fdd1 	bl	80026e8 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b19      	cmp	r3, #25
 8003b4e:	d907      	bls.n	8003b60 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	f043 0320 	orr.w	r3, r3, #32
 8003b56:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003b5e:	e006      	b.n	8003b6e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d1e9      	bne.n	8003b42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	d003      	beq.n	8003b84 <I2C_IsErrorOccurred+0xe0>
 8003b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d0aa      	beq.n	8003ada <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d103      	bne.n	8003b94 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2220      	movs	r2, #32
 8003b92:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	f043 0304 	orr.w	r3, r3, #4
 8003b9a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00b      	beq.n	8003bcc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00b      	beq.n	8003bee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	f043 0308 	orr.w	r3, r3, #8
 8003bdc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003be6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00b      	beq.n	8003c10 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	f043 0302 	orr.w	r3, r3, #2
 8003bfe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003c10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d01c      	beq.n	8003c52 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f7ff fe3b 	bl	8003894 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6859      	ldr	r1, [r3, #4]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	4b0d      	ldr	r3, [pc, #52]	@ (8003c60 <I2C_IsErrorOccurred+0x1bc>)
 8003c2a:	400b      	ands	r3, r1
 8003c2c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	431a      	orrs	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3728      	adds	r7, #40	@ 0x28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	fe00e800 	.word	0xfe00e800

08003c64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b087      	sub	sp, #28
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	607b      	str	r3, [r7, #4]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	817b      	strh	r3, [r7, #10]
 8003c72:	4613      	mov	r3, r2
 8003c74:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c76:	897b      	ldrh	r3, [r7, #10]
 8003c78:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c7c:	7a7b      	ldrb	r3, [r7, #9]
 8003c7e:	041b      	lsls	r3, r3, #16
 8003c80:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c84:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c92:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	0d5b      	lsrs	r3, r3, #21
 8003c9e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ca2:	4b08      	ldr	r3, [pc, #32]	@ (8003cc4 <I2C_TransferConfig+0x60>)
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	ea02 0103 	and.w	r1, r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cb6:	bf00      	nop
 8003cb8:	371c      	adds	r7, #28
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	03ff63ff 	.word	0x03ff63ff

08003cc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d138      	bne.n	8003d50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d101      	bne.n	8003cec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e032      	b.n	8003d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2224      	movs	r2, #36	@ 0x24
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 0201 	bic.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6819      	ldr	r1, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	e000      	b.n	8003d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d50:	2302      	movs	r3, #2
  }
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b085      	sub	sp, #20
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
 8003d66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b20      	cmp	r3, #32
 8003d72:	d139      	bne.n	8003de8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e033      	b.n	8003dea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2224      	movs	r2, #36	@ 0x24
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0201 	bic.w	r2, r2, #1
 8003da0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003db0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0201 	orr.w	r2, r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003de4:	2300      	movs	r3, #0
 8003de6:	e000      	b.n	8003dea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003de8:	2302      	movs	r3, #2
  }
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3714      	adds	r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
	...

08003df8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003dfc:	4b04      	ldr	r3, [pc, #16]	@ (8003e10 <HAL_PWREx_GetVoltageRange+0x18>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40007000 	.word	0x40007000

08003e14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e22:	d130      	bne.n	8003e86 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e24:	4b23      	ldr	r3, [pc, #140]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e30:	d038      	beq.n	8003ea4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e32:	4b20      	ldr	r3, [pc, #128]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e40:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e42:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2232      	movs	r2, #50	@ 0x32
 8003e48:	fb02 f303 	mul.w	r3, r2, r3
 8003e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ebc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0c9b      	lsrs	r3, r3, #18
 8003e54:	3301      	adds	r3, #1
 8003e56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e58:	e002      	b.n	8003e60 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e60:	4b14      	ldr	r3, [pc, #80]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6c:	d102      	bne.n	8003e74 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f2      	bne.n	8003e5a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e74:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e80:	d110      	bne.n	8003ea4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e00f      	b.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e86:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e92:	d007      	beq.n	8003ea4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e94:	4b07      	ldr	r3, [pc, #28]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e9c:	4a05      	ldr	r2, [pc, #20]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ea2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40007000 	.word	0x40007000
 8003eb8:	2000000c 	.word	0x2000000c
 8003ebc:	431bde83 	.word	0x431bde83

08003ec0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e3ca      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ed2:	4b97      	ldr	r3, [pc, #604]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 030c 	and.w	r3, r3, #12
 8003eda:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003edc:	4b94      	ldr	r3, [pc, #592]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0310 	and.w	r3, r3, #16
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80e4 	beq.w	80040bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d007      	beq.n	8003f0a <HAL_RCC_OscConfig+0x4a>
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	2b0c      	cmp	r3, #12
 8003efe:	f040 808b 	bne.w	8004018 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	f040 8087 	bne.w	8004018 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f0a:	4b89      	ldr	r3, [pc, #548]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_RCC_OscConfig+0x62>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e3a2      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1a      	ldr	r2, [r3, #32]
 8003f26:	4b82      	ldr	r3, [pc, #520]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d004      	beq.n	8003f3c <HAL_RCC_OscConfig+0x7c>
 8003f32:	4b7f      	ldr	r3, [pc, #508]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f3a:	e005      	b.n	8003f48 <HAL_RCC_OscConfig+0x88>
 8003f3c:	4b7c      	ldr	r3, [pc, #496]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f42:	091b      	lsrs	r3, r3, #4
 8003f44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d223      	bcs.n	8003f94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fd87 	bl	8004a64 <RCC_SetFlashLatencyFromMSIRange>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e383      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f60:	4b73      	ldr	r3, [pc, #460]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a72      	ldr	r2, [pc, #456]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f66:	f043 0308 	orr.w	r3, r3, #8
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	4b70      	ldr	r3, [pc, #448]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	496d      	ldr	r1, [pc, #436]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	4968      	ldr	r1, [pc, #416]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
 8003f92:	e025      	b.n	8003fe0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f94:	4b66      	ldr	r3, [pc, #408]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a65      	ldr	r2, [pc, #404]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003f9a:	f043 0308 	orr.w	r3, r3, #8
 8003f9e:	6013      	str	r3, [r2, #0]
 8003fa0:	4b63      	ldr	r3, [pc, #396]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	4960      	ldr	r1, [pc, #384]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fb2:	4b5f      	ldr	r3, [pc, #380]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	495b      	ldr	r1, [pc, #364]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d109      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fd47 	bl	8004a64 <RCC_SetFlashLatencyFromMSIRange>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e343      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fe0:	f000 fc4a 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	4b52      	ldr	r3, [pc, #328]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	091b      	lsrs	r3, r3, #4
 8003fec:	f003 030f 	and.w	r3, r3, #15
 8003ff0:	4950      	ldr	r1, [pc, #320]	@ (8004134 <HAL_RCC_OscConfig+0x274>)
 8003ff2:	5ccb      	ldrb	r3, [r1, r3]
 8003ff4:	f003 031f 	and.w	r3, r3, #31
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffc:	4a4e      	ldr	r2, [pc, #312]	@ (8004138 <HAL_RCC_OscConfig+0x278>)
 8003ffe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004000:	4b4e      	ldr	r3, [pc, #312]	@ (800413c <HAL_RCC_OscConfig+0x27c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fe f901 	bl	800220c <HAL_InitTick>
 800400a:	4603      	mov	r3, r0
 800400c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d052      	beq.n	80040ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	e327      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d032      	beq.n	8004086 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004020:	4b43      	ldr	r3, [pc, #268]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a42      	ldr	r2, [pc, #264]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800402c:	f7fe fb5c 	bl	80026e8 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004034:	f7fe fb58 	bl	80026e8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e310      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004046:	4b3a      	ldr	r3, [pc, #232]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004052:	4b37      	ldr	r3, [pc, #220]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a36      	ldr	r2, [pc, #216]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004058:	f043 0308 	orr.w	r3, r3, #8
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	4b34      	ldr	r3, [pc, #208]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	4931      	ldr	r1, [pc, #196]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 800406c:	4313      	orrs	r3, r2
 800406e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004070:	4b2f      	ldr	r3, [pc, #188]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	021b      	lsls	r3, r3, #8
 800407e:	492c      	ldr	r1, [pc, #176]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004080:	4313      	orrs	r3, r2
 8004082:	604b      	str	r3, [r1, #4]
 8004084:	e01a      	b.n	80040bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004086:	4b2a      	ldr	r3, [pc, #168]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a29      	ldr	r2, [pc, #164]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004092:	f7fe fb29 	bl	80026e8 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800409a:	f7fe fb25 	bl	80026e8 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e2dd      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040ac:	4b20      	ldr	r3, [pc, #128]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1f0      	bne.n	800409a <HAL_RCC_OscConfig+0x1da>
 80040b8:	e000      	b.n	80040bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d074      	beq.n	80041b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	2b08      	cmp	r3, #8
 80040cc:	d005      	beq.n	80040da <HAL_RCC_OscConfig+0x21a>
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d10e      	bne.n	80040f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d10b      	bne.n	80040f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040da:	4b15      	ldr	r3, [pc, #84]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d064      	beq.n	80041b0 <HAL_RCC_OscConfig+0x2f0>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d160      	bne.n	80041b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e2ba      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040fa:	d106      	bne.n	800410a <HAL_RCC_OscConfig+0x24a>
 80040fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a0b      	ldr	r2, [pc, #44]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004106:	6013      	str	r3, [r2, #0]
 8004108:	e026      	b.n	8004158 <HAL_RCC_OscConfig+0x298>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004112:	d115      	bne.n	8004140 <HAL_RCC_OscConfig+0x280>
 8004114:	4b06      	ldr	r3, [pc, #24]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a05      	ldr	r2, [pc, #20]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 800411a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	4b03      	ldr	r3, [pc, #12]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a02      	ldr	r2, [pc, #8]	@ (8004130 <HAL_RCC_OscConfig+0x270>)
 8004126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412a:	6013      	str	r3, [r2, #0]
 800412c:	e014      	b.n	8004158 <HAL_RCC_OscConfig+0x298>
 800412e:	bf00      	nop
 8004130:	40021000 	.word	0x40021000
 8004134:	0800ca48 	.word	0x0800ca48
 8004138:	2000000c 	.word	0x2000000c
 800413c:	20000010 	.word	0x20000010
 8004140:	4ba0      	ldr	r3, [pc, #640]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a9f      	ldr	r2, [pc, #636]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	4b9d      	ldr	r3, [pc, #628]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a9c      	ldr	r2, [pc, #624]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d013      	beq.n	8004188 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004160:	f7fe fac2 	bl	80026e8 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004166:	e008      	b.n	800417a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004168:	f7fe fabe 	bl	80026e8 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b64      	cmp	r3, #100	@ 0x64
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e276      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800417a:	4b92      	ldr	r3, [pc, #584]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0f0      	beq.n	8004168 <HAL_RCC_OscConfig+0x2a8>
 8004186:	e014      	b.n	80041b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004188:	f7fe faae 	bl	80026e8 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004190:	f7fe faaa 	bl	80026e8 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b64      	cmp	r3, #100	@ 0x64
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e262      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041a2:	4b88      	ldr	r3, [pc, #544]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1f0      	bne.n	8004190 <HAL_RCC_OscConfig+0x2d0>
 80041ae:	e000      	b.n	80041b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d060      	beq.n	8004280 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d005      	beq.n	80041d0 <HAL_RCC_OscConfig+0x310>
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	2b0c      	cmp	r3, #12
 80041c8:	d119      	bne.n	80041fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d116      	bne.n	80041fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041d0:	4b7c      	ldr	r3, [pc, #496]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_RCC_OscConfig+0x328>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e23f      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e8:	4b76      	ldr	r3, [pc, #472]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	061b      	lsls	r3, r3, #24
 80041f6:	4973      	ldr	r1, [pc, #460]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041fc:	e040      	b.n	8004280 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d023      	beq.n	800424e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004206:	4b6f      	ldr	r3, [pc, #444]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a6e      	ldr	r2, [pc, #440]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800420c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004210:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004212:	f7fe fa69 	bl	80026e8 <HAL_GetTick>
 8004216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004218:	e008      	b.n	800422c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800421a:	f7fe fa65 	bl	80026e8 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b02      	cmp	r3, #2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e21d      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800422c:	4b65      	ldr	r3, [pc, #404]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0f0      	beq.n	800421a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004238:	4b62      	ldr	r3, [pc, #392]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	061b      	lsls	r3, r3, #24
 8004246:	495f      	ldr	r1, [pc, #380]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004248:	4313      	orrs	r3, r2
 800424a:	604b      	str	r3, [r1, #4]
 800424c:	e018      	b.n	8004280 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800424e:	4b5d      	ldr	r3, [pc, #372]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a5c      	ldr	r2, [pc, #368]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004258:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425a:	f7fe fa45 	bl	80026e8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004262:	f7fe fa41 	bl	80026e8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e1f9      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004274:	4b53      	ldr	r3, [pc, #332]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f0      	bne.n	8004262 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0308 	and.w	r3, r3, #8
 8004288:	2b00      	cmp	r3, #0
 800428a:	d03c      	beq.n	8004306 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01c      	beq.n	80042ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004294:	4b4b      	ldr	r3, [pc, #300]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800429a:	4a4a      	ldr	r2, [pc, #296]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800429c:	f043 0301 	orr.w	r3, r3, #1
 80042a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a4:	f7fe fa20 	bl	80026e8 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ac:	f7fe fa1c 	bl	80026e8 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e1d4      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042be:	4b41      	ldr	r3, [pc, #260]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80042c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d0ef      	beq.n	80042ac <HAL_RCC_OscConfig+0x3ec>
 80042cc:	e01b      	b.n	8004306 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042ce:	4b3d      	ldr	r3, [pc, #244]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80042d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042d4:	4a3b      	ldr	r2, [pc, #236]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80042d6:	f023 0301 	bic.w	r3, r3, #1
 80042da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042de:	f7fe fa03 	bl	80026e8 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e6:	f7fe f9ff 	bl	80026e8 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e1b7      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042f8:	4b32      	ldr	r3, [pc, #200]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80042fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1ef      	bne.n	80042e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 80a6 	beq.w	8004460 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004314:	2300      	movs	r3, #0
 8004316:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004318:	4b2a      	ldr	r3, [pc, #168]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10d      	bne.n	8004340 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004324:	4b27      	ldr	r3, [pc, #156]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004328:	4a26      	ldr	r2, [pc, #152]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800432a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800432e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004330:	4b24      	ldr	r3, [pc, #144]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433c:	2301      	movs	r3, #1
 800433e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004340:	4b21      	ldr	r3, [pc, #132]	@ (80043c8 <HAL_RCC_OscConfig+0x508>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004348:	2b00      	cmp	r3, #0
 800434a:	d118      	bne.n	800437e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800434c:	4b1e      	ldr	r3, [pc, #120]	@ (80043c8 <HAL_RCC_OscConfig+0x508>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a1d      	ldr	r2, [pc, #116]	@ (80043c8 <HAL_RCC_OscConfig+0x508>)
 8004352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004356:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004358:	f7fe f9c6 	bl	80026e8 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004360:	f7fe f9c2 	bl	80026e8 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e17a      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004372:	4b15      	ldr	r3, [pc, #84]	@ (80043c8 <HAL_RCC_OscConfig+0x508>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d108      	bne.n	8004398 <HAL_RCC_OscConfig+0x4d8>
 8004386:	4b0f      	ldr	r3, [pc, #60]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438c:	4a0d      	ldr	r2, [pc, #52]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004396:	e029      	b.n	80043ec <HAL_RCC_OscConfig+0x52c>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b05      	cmp	r3, #5
 800439e:	d115      	bne.n	80043cc <HAL_RCC_OscConfig+0x50c>
 80043a0:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80043a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a6:	4a07      	ldr	r2, [pc, #28]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80043a8:	f043 0304 	orr.w	r3, r3, #4
 80043ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043b0:	4b04      	ldr	r3, [pc, #16]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b6:	4a03      	ldr	r2, [pc, #12]	@ (80043c4 <HAL_RCC_OscConfig+0x504>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043c0:	e014      	b.n	80043ec <HAL_RCC_OscConfig+0x52c>
 80043c2:	bf00      	nop
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40007000 	.word	0x40007000
 80043cc:	4b9c      	ldr	r3, [pc, #624]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80043ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d2:	4a9b      	ldr	r2, [pc, #620]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80043d4:	f023 0301 	bic.w	r3, r3, #1
 80043d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043dc:	4b98      	ldr	r3, [pc, #608]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	4a97      	ldr	r2, [pc, #604]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80043e4:	f023 0304 	bic.w	r3, r3, #4
 80043e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d016      	beq.n	8004422 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f4:	f7fe f978 	bl	80026e8 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fc:	f7fe f974 	bl	80026e8 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e12a      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004412:	4b8b      	ldr	r3, [pc, #556]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0ed      	beq.n	80043fc <HAL_RCC_OscConfig+0x53c>
 8004420:	e015      	b.n	800444e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004422:	f7fe f961 	bl	80026e8 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004428:	e00a      	b.n	8004440 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fe f95d 	bl	80026e8 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004438:	4293      	cmp	r3, r2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e113      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004440:	4b7f      	ldr	r3, [pc, #508]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1ed      	bne.n	800442a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800444e:	7ffb      	ldrb	r3, [r7, #31]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d105      	bne.n	8004460 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004454:	4b7a      	ldr	r3, [pc, #488]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004458:	4a79      	ldr	r2, [pc, #484]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 800445a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800445e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 80fe 	beq.w	8004666 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446e:	2b02      	cmp	r3, #2
 8004470:	f040 80d0 	bne.w	8004614 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004474:	4b72      	ldr	r3, [pc, #456]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f003 0203 	and.w	r2, r3, #3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004484:	429a      	cmp	r2, r3
 8004486:	d130      	bne.n	80044ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004492:	3b01      	subs	r3, #1
 8004494:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004496:	429a      	cmp	r2, r3
 8004498:	d127      	bne.n	80044ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d11f      	bne.n	80044ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044b4:	2a07      	cmp	r2, #7
 80044b6:	bf14      	ite	ne
 80044b8:	2201      	movne	r2, #1
 80044ba:	2200      	moveq	r2, #0
 80044bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044be:	4293      	cmp	r3, r2
 80044c0:	d113      	bne.n	80044ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044cc:	085b      	lsrs	r3, r3, #1
 80044ce:	3b01      	subs	r3, #1
 80044d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d109      	bne.n	80044ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	085b      	lsrs	r3, r3, #1
 80044e2:	3b01      	subs	r3, #1
 80044e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d06e      	beq.n	80045c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	2b0c      	cmp	r3, #12
 80044ee:	d069      	beq.n	80045c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80044f0:	4b53      	ldr	r3, [pc, #332]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d105      	bne.n	8004508 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80044fc:	4b50      	ldr	r3, [pc, #320]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0ad      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800450c:	4b4c      	ldr	r3, [pc, #304]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a4b      	ldr	r2, [pc, #300]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004512:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004516:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004518:	f7fe f8e6 	bl	80026e8 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004520:	f7fe f8e2 	bl	80026e8 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e09a      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004532:	4b43      	ldr	r3, [pc, #268]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800453e:	4b40      	ldr	r3, [pc, #256]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	4b40      	ldr	r3, [pc, #256]	@ (8004644 <HAL_RCC_OscConfig+0x784>)
 8004544:	4013      	ands	r3, r2
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800454e:	3a01      	subs	r2, #1
 8004550:	0112      	lsls	r2, r2, #4
 8004552:	4311      	orrs	r1, r2
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004558:	0212      	lsls	r2, r2, #8
 800455a:	4311      	orrs	r1, r2
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004560:	0852      	lsrs	r2, r2, #1
 8004562:	3a01      	subs	r2, #1
 8004564:	0552      	lsls	r2, r2, #21
 8004566:	4311      	orrs	r1, r2
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800456c:	0852      	lsrs	r2, r2, #1
 800456e:	3a01      	subs	r2, #1
 8004570:	0652      	lsls	r2, r2, #25
 8004572:	4311      	orrs	r1, r2
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004578:	0912      	lsrs	r2, r2, #4
 800457a:	0452      	lsls	r2, r2, #17
 800457c:	430a      	orrs	r2, r1
 800457e:	4930      	ldr	r1, [pc, #192]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004580:	4313      	orrs	r3, r2
 8004582:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004584:	4b2e      	ldr	r3, [pc, #184]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a2d      	ldr	r2, [pc, #180]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 800458a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004590:	4b2b      	ldr	r3, [pc, #172]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4a2a      	ldr	r2, [pc, #168]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800459a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800459c:	f7fe f8a4 	bl	80026e8 <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a4:	f7fe f8a0 	bl	80026e8 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e058      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045b6:	4b22      	ldr	r3, [pc, #136]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0f0      	beq.n	80045a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045c2:	e050      	b.n	8004666 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e04f      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d148      	bne.n	8004666 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80045d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a19      	ldr	r2, [pc, #100]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045e0:	4b17      	ldr	r3, [pc, #92]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4a16      	ldr	r2, [pc, #88]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 80045e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045ec:	f7fe f87c 	bl	80026e8 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045f4:	f7fe f878 	bl	80026e8 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e030      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004606:	4b0e      	ldr	r3, [pc, #56]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d0f0      	beq.n	80045f4 <HAL_RCC_OscConfig+0x734>
 8004612:	e028      	b.n	8004666 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	2b0c      	cmp	r3, #12
 8004618:	d023      	beq.n	8004662 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461a:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a08      	ldr	r2, [pc, #32]	@ (8004640 <HAL_RCC_OscConfig+0x780>)
 8004620:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004626:	f7fe f85f 	bl	80026e8 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800462c:	e00c      	b.n	8004648 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462e:	f7fe f85b 	bl	80026e8 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d905      	bls.n	8004648 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e013      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
 8004640:	40021000 	.word	0x40021000
 8004644:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <HAL_RCC_OscConfig+0x7b0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d1ec      	bne.n	800462e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004654:	4b06      	ldr	r3, [pc, #24]	@ (8004670 <HAL_RCC_OscConfig+0x7b0>)
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	4905      	ldr	r1, [pc, #20]	@ (8004670 <HAL_RCC_OscConfig+0x7b0>)
 800465a:	4b06      	ldr	r3, [pc, #24]	@ (8004674 <HAL_RCC_OscConfig+0x7b4>)
 800465c:	4013      	ands	r3, r2
 800465e:	60cb      	str	r3, [r1, #12]
 8004660:	e001      	b.n	8004666 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3720      	adds	r7, #32
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	feeefffc 	.word	0xfeeefffc

08004678 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e0e7      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800468c:	4b75      	ldr	r3, [pc, #468]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	683a      	ldr	r2, [r7, #0]
 8004696:	429a      	cmp	r2, r3
 8004698:	d910      	bls.n	80046bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469a:	4b72      	ldr	r3, [pc, #456]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f023 0207 	bic.w	r2, r3, #7
 80046a2:	4970      	ldr	r1, [pc, #448]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046aa:	4b6e      	ldr	r3, [pc, #440]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0307 	and.w	r3, r3, #7
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d001      	beq.n	80046bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e0cf      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d010      	beq.n	80046ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	4b66      	ldr	r3, [pc, #408]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d908      	bls.n	80046ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d8:	4b63      	ldr	r3, [pc, #396]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	4960      	ldr	r1, [pc, #384]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d04c      	beq.n	8004790 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b03      	cmp	r3, #3
 80046fc:	d107      	bne.n	800470e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d121      	bne.n	800474e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e0a6      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d107      	bne.n	8004726 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004716:	4b54      	ldr	r3, [pc, #336]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d115      	bne.n	800474e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e09a      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d107      	bne.n	800473e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800472e:	4b4e      	ldr	r3, [pc, #312]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d109      	bne.n	800474e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e08e      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800473e:	4b4a      	ldr	r3, [pc, #296]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e086      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800474e:	4b46      	ldr	r3, [pc, #280]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f023 0203 	bic.w	r2, r3, #3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	4943      	ldr	r1, [pc, #268]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 800475c:	4313      	orrs	r3, r2
 800475e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004760:	f7fd ffc2 	bl	80026e8 <HAL_GetTick>
 8004764:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004766:	e00a      	b.n	800477e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004768:	f7fd ffbe 	bl	80026e8 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004776:	4293      	cmp	r3, r2
 8004778:	d901      	bls.n	800477e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e06e      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477e:	4b3a      	ldr	r3, [pc, #232]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f003 020c 	and.w	r2, r3, #12
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	429a      	cmp	r2, r3
 800478e:	d1eb      	bne.n	8004768 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d010      	beq.n	80047be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	4b31      	ldr	r3, [pc, #196]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d208      	bcs.n	80047be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	492b      	ldr	r1, [pc, #172]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047be:	4b29      	ldr	r3, [pc, #164]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d210      	bcs.n	80047ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047cc:	4b25      	ldr	r3, [pc, #148]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f023 0207 	bic.w	r2, r3, #7
 80047d4:	4923      	ldr	r1, [pc, #140]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	4313      	orrs	r3, r2
 80047da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047dc:	4b21      	ldr	r3, [pc, #132]	@ (8004864 <HAL_RCC_ClockConfig+0x1ec>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d001      	beq.n	80047ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e036      	b.n	800485c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0304 	and.w	r3, r3, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	4918      	ldr	r1, [pc, #96]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004808:	4313      	orrs	r3, r2
 800480a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b00      	cmp	r3, #0
 8004816:	d009      	beq.n	800482c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004818:	4b13      	ldr	r3, [pc, #76]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	4910      	ldr	r1, [pc, #64]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004828:	4313      	orrs	r3, r2
 800482a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800482c:	f000 f824 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <HAL_RCC_ClockConfig+0x1f0>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f003 030f 	and.w	r3, r3, #15
 800483c:	490b      	ldr	r1, [pc, #44]	@ (800486c <HAL_RCC_ClockConfig+0x1f4>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
 8004848:	4a09      	ldr	r2, [pc, #36]	@ (8004870 <HAL_RCC_ClockConfig+0x1f8>)
 800484a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <HAL_RCC_ClockConfig+0x1fc>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4618      	mov	r0, r3
 8004852:	f7fd fcdb 	bl	800220c <HAL_InitTick>
 8004856:	4603      	mov	r3, r0
 8004858:	72fb      	strb	r3, [r7, #11]

  return status;
 800485a:	7afb      	ldrb	r3, [r7, #11]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40022000 	.word	0x40022000
 8004868:	40021000 	.word	0x40021000
 800486c:	0800ca48 	.word	0x0800ca48
 8004870:	2000000c 	.word	0x2000000c
 8004874:	20000010 	.word	0x20000010

08004878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004878:	b480      	push	{r7}
 800487a:	b089      	sub	sp, #36	@ 0x24
 800487c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
 8004882:	2300      	movs	r3, #0
 8004884:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004886:	4b3e      	ldr	r3, [pc, #248]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 030c 	and.w	r3, r3, #12
 800488e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004890:	4b3b      	ldr	r3, [pc, #236]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f003 0303 	and.w	r3, r3, #3
 8004898:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d005      	beq.n	80048ac <HAL_RCC_GetSysClockFreq+0x34>
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	2b0c      	cmp	r3, #12
 80048a4:	d121      	bne.n	80048ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d11e      	bne.n	80048ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80048ac:	4b34      	ldr	r3, [pc, #208]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80048b8:	4b31      	ldr	r3, [pc, #196]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 80048ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048be:	0a1b      	lsrs	r3, r3, #8
 80048c0:	f003 030f 	and.w	r3, r3, #15
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	e005      	b.n	80048d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80048c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	091b      	lsrs	r3, r3, #4
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80048d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x10c>)
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10d      	bne.n	8004900 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048e8:	e00a      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d102      	bne.n	80048f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80048f0:	4b25      	ldr	r3, [pc, #148]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x110>)
 80048f2:	61bb      	str	r3, [r7, #24]
 80048f4:	e004      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d101      	bne.n	8004900 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048fc:	4b23      	ldr	r3, [pc, #140]	@ (800498c <HAL_RCC_GetSysClockFreq+0x114>)
 80048fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	2b0c      	cmp	r3, #12
 8004904:	d134      	bne.n	8004970 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004906:	4b1e      	ldr	r3, [pc, #120]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f003 0303 	and.w	r3, r3, #3
 800490e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d003      	beq.n	800491e <HAL_RCC_GetSysClockFreq+0xa6>
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	2b03      	cmp	r3, #3
 800491a:	d003      	beq.n	8004924 <HAL_RCC_GetSysClockFreq+0xac>
 800491c:	e005      	b.n	800492a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800491e:	4b1a      	ldr	r3, [pc, #104]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x110>)
 8004920:	617b      	str	r3, [r7, #20]
      break;
 8004922:	e005      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004924:	4b19      	ldr	r3, [pc, #100]	@ (800498c <HAL_RCC_GetSysClockFreq+0x114>)
 8004926:	617b      	str	r3, [r7, #20]
      break;
 8004928:	e002      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	617b      	str	r3, [r7, #20]
      break;
 800492e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004930:	4b13      	ldr	r3, [pc, #76]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 0307 	and.w	r3, r3, #7
 800493a:	3301      	adds	r3, #1
 800493c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800493e:	4b10      	ldr	r3, [pc, #64]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	0a1b      	lsrs	r3, r3, #8
 8004944:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	fb03 f202 	mul.w	r2, r3, r2
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	fbb2 f3f3 	udiv	r3, r2, r3
 8004954:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004956:	4b0a      	ldr	r3, [pc, #40]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x108>)
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	0e5b      	lsrs	r3, r3, #25
 800495c:	f003 0303 	and.w	r3, r3, #3
 8004960:	3301      	adds	r3, #1
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004970:	69bb      	ldr	r3, [r7, #24]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3724      	adds	r7, #36	@ 0x24
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
 8004984:	0800ca60 	.word	0x0800ca60
 8004988:	00f42400 	.word	0x00f42400
 800498c:	007a1200 	.word	0x007a1200

08004990 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004994:	4b03      	ldr	r3, [pc, #12]	@ (80049a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004996:	681b      	ldr	r3, [r3, #0]
}
 8004998:	4618      	mov	r0, r3
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	2000000c 	.word	0x2000000c

080049a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049ac:	f7ff fff0 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049b0:	4602      	mov	r2, r0
 80049b2:	4b06      	ldr	r3, [pc, #24]	@ (80049cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	0a1b      	lsrs	r3, r3, #8
 80049b8:	f003 0307 	and.w	r3, r3, #7
 80049bc:	4904      	ldr	r1, [pc, #16]	@ (80049d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049be:	5ccb      	ldrb	r3, [r1, r3]
 80049c0:	f003 031f 	and.w	r3, r3, #31
 80049c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40021000 	.word	0x40021000
 80049d0:	0800ca58 	.word	0x0800ca58

080049d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80049d8:	f7ff ffda 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049dc:	4602      	mov	r2, r0
 80049de:	4b06      	ldr	r3, [pc, #24]	@ (80049f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	0adb      	lsrs	r3, r3, #11
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	4904      	ldr	r1, [pc, #16]	@ (80049fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80049ea:	5ccb      	ldrb	r3, [r1, r3]
 80049ec:	f003 031f 	and.w	r3, r3, #31
 80049f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40021000 	.word	0x40021000
 80049fc:	0800ca58 	.word	0x0800ca58

08004a00 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	220f      	movs	r2, #15
 8004a0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004a10:	4b12      	ldr	r3, [pc, #72]	@ (8004a5c <HAL_RCC_GetClockConfig+0x5c>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 0203 	and.w	r2, r3, #3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a5c <HAL_RCC_GetClockConfig+0x5c>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004a28:	4b0c      	ldr	r3, [pc, #48]	@ (8004a5c <HAL_RCC_GetClockConfig+0x5c>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004a34:	4b09      	ldr	r3, [pc, #36]	@ (8004a5c <HAL_RCC_GetClockConfig+0x5c>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	08db      	lsrs	r3, r3, #3
 8004a3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a42:	4b07      	ldr	r3, [pc, #28]	@ (8004a60 <HAL_RCC_GetClockConfig+0x60>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0207 	and.w	r2, r3, #7
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	601a      	str	r2, [r3, #0]
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	40022000 	.word	0x40022000

08004a64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a70:	4b2a      	ldr	r3, [pc, #168]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a7c:	f7ff f9bc 	bl	8003df8 <HAL_PWREx_GetVoltageRange>
 8004a80:	6178      	str	r0, [r7, #20]
 8004a82:	e014      	b.n	8004aae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a84:	4b25      	ldr	r3, [pc, #148]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a88:	4a24      	ldr	r2, [pc, #144]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a90:	4b22      	ldr	r3, [pc, #136]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a98:	60fb      	str	r3, [r7, #12]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004a9c:	f7ff f9ac 	bl	8003df8 <HAL_PWREx_GetVoltageRange>
 8004aa0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa6:	4a1d      	ldr	r2, [pc, #116]	@ (8004b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab4:	d10b      	bne.n	8004ace <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b80      	cmp	r3, #128	@ 0x80
 8004aba:	d919      	bls.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ac0:	d902      	bls.n	8004ac8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	e013      	b.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ac8:	2301      	movs	r3, #1
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	e010      	b.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b80      	cmp	r3, #128	@ 0x80
 8004ad2:	d902      	bls.n	8004ada <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	613b      	str	r3, [r7, #16]
 8004ad8:	e00a      	b.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2b80      	cmp	r3, #128	@ 0x80
 8004ade:	d102      	bne.n	8004ae6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	e004      	b.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b70      	cmp	r3, #112	@ 0x70
 8004aea:	d101      	bne.n	8004af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004aec:	2301      	movs	r3, #1
 8004aee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004af0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f023 0207 	bic.w	r2, r3, #7
 8004af8:	4909      	ldr	r1, [pc, #36]	@ (8004b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b00:	4b07      	ldr	r3, [pc, #28]	@ (8004b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d001      	beq.n	8004b12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	40022000 	.word	0x40022000

08004b24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b30:	2300      	movs	r3, #0
 8004b32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d041      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b48:	d02a      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004b4a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b4e:	d824      	bhi.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004b50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b54:	d008      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004b56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b5a:	d81e      	bhi.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004b60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b64:	d010      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b66:	e018      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b68:	4b86      	ldr	r3, [pc, #536]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4a85      	ldr	r2, [pc, #532]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b74:	e015      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	3304      	adds	r3, #4
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f001 f829 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 8004b82:	4603      	mov	r3, r0
 8004b84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b86:	e00c      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3320      	adds	r3, #32
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f001 f914 	bl	8005dbc <RCCEx_PLLSAI2_Config>
 8004b94:	4603      	mov	r3, r0
 8004b96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b98:	e003      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	74fb      	strb	r3, [r7, #19]
      break;
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004ba0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ba2:	7cfb      	ldrb	r3, [r7, #19]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10b      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ba8:	4b76      	ldr	r3, [pc, #472]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bb6:	4973      	ldr	r1, [pc, #460]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004bbe:	e001      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc0:	7cfb      	ldrb	r3, [r7, #19]
 8004bc2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d041      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bd4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004bd8:	d02a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004bda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004bde:	d824      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004be4:	d008      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bea:	d81e      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004bf0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bf4:	d010      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004bf6:	e018      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bf8:	4b62      	ldr	r3, [pc, #392]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4a61      	ldr	r2, [pc, #388]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c02:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c04:	e015      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 ffe1 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 8004c12:	4603      	mov	r3, r0
 8004c14:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c16:	e00c      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	3320      	adds	r3, #32
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f001 f8cc 	bl	8005dbc <RCCEx_PLLSAI2_Config>
 8004c24:	4603      	mov	r3, r0
 8004c26:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c28:	e003      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	74fb      	strb	r3, [r7, #19]
      break;
 8004c2e:	e000      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004c30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c32:	7cfb      	ldrb	r3, [r7, #19]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10b      	bne.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c38:	4b52      	ldr	r3, [pc, #328]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c46:	494f      	ldr	r1, [pc, #316]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004c4e:	e001      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c50:	7cfb      	ldrb	r3, [r7, #19]
 8004c52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 80a0 	beq.w	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c62:	2300      	movs	r3, #0
 8004c64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c66:	4b47      	ldr	r3, [pc, #284]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004c76:	2300      	movs	r3, #0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00d      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7c:	4b41      	ldr	r3, [pc, #260]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	4a40      	ldr	r2, [pc, #256]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c88:	4b3e      	ldr	r3, [pc, #248]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c94:	2301      	movs	r3, #1
 8004c96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c98:	4b3b      	ldr	r3, [pc, #236]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a3a      	ldr	r2, [pc, #232]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ca4:	f7fd fd20 	bl	80026e8 <HAL_GetTick>
 8004ca8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004caa:	e009      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cac:	f7fd fd1c 	bl	80026e8 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d902      	bls.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	74fb      	strb	r3, [r7, #19]
        break;
 8004cbe:	e005      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004cc0:	4b31      	ldr	r3, [pc, #196]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0ef      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ccc:	7cfb      	ldrb	r3, [r7, #19]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d15c      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cdc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d01f      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d019      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cf0:	4b24      	ldr	r3, [pc, #144]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cfc:	4b21      	ldr	r3, [pc, #132]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d02:	4a20      	ldr	r2, [pc, #128]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d12:	4a1c      	ldr	r2, [pc, #112]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d1c:	4a19      	ldr	r2, [pc, #100]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d016      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2e:	f7fd fcdb 	bl	80026e8 <HAL_GetTick>
 8004d32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d34:	e00b      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	f7fd fcd7 	bl	80026e8 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d902      	bls.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	74fb      	strb	r3, [r7, #19]
            break;
 8004d4c:	e006      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0ec      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004d5c:	7cfb      	ldrb	r3, [r7, #19]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d62:	4b08      	ldr	r3, [pc, #32]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d72:	4904      	ldr	r1, [pc, #16]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004d7a:	e009      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d7c:	7cfb      	ldrb	r3, [r7, #19]
 8004d7e:	74bb      	strb	r3, [r7, #18]
 8004d80:	e006      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004d82:	bf00      	nop
 8004d84:	40021000 	.word	0x40021000
 8004d88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8c:	7cfb      	ldrb	r3, [r7, #19]
 8004d8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d90:	7c7b      	ldrb	r3, [r7, #17]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d105      	bne.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d96:	4b9e      	ldr	r3, [pc, #632]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	4a9d      	ldr	r2, [pc, #628]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004da0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004dae:	4b98      	ldr	r3, [pc, #608]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db4:	f023 0203 	bic.w	r2, r3, #3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dbc:	4994      	ldr	r1, [pc, #592]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004dd0:	4b8f      	ldr	r3, [pc, #572]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd6:	f023 020c 	bic.w	r2, r3, #12
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dde:	498c      	ldr	r1, [pc, #560]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00a      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004df2:	4b87      	ldr	r3, [pc, #540]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e00:	4983      	ldr	r1, [pc, #524]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00a      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e14:	4b7e      	ldr	r3, [pc, #504]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e22:	497b      	ldr	r1, [pc, #492]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0310 	and.w	r3, r3, #16
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00a      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e36:	4b76      	ldr	r3, [pc, #472]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e44:	4972      	ldr	r1, [pc, #456]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0320 	and.w	r3, r3, #32
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00a      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e58:	4b6d      	ldr	r3, [pc, #436]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e66:	496a      	ldr	r1, [pc, #424]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00a      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e7a:	4b65      	ldr	r3, [pc, #404]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e88:	4961      	ldr	r1, [pc, #388]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eaa:	4959      	ldr	r1, [pc, #356]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00a      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ebe:	4b54      	ldr	r3, [pc, #336]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ecc:	4950      	ldr	r1, [pc, #320]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00a      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ee0:	4b4b      	ldr	r3, [pc, #300]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eee:	4948      	ldr	r1, [pc, #288]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f02:	4b43      	ldr	r3, [pc, #268]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f10:	493f      	ldr	r1, [pc, #252]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d028      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f24:	4b3a      	ldr	r3, [pc, #232]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f32:	4937      	ldr	r1, [pc, #220]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f42:	d106      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f44:	4b32      	ldr	r3, [pc, #200]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	4a31      	ldr	r2, [pc, #196]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f4e:	60d3      	str	r3, [r2, #12]
 8004f50:	e011      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f5a:	d10c      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3304      	adds	r3, #4
 8004f60:	2101      	movs	r1, #1
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 fe36 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f6c:	7cfb      	ldrb	r3, [r7, #19]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004f72:	7cfb      	ldrb	r3, [r7, #19]
 8004f74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d028      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f82:	4b23      	ldr	r3, [pc, #140]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f90:	491f      	ldr	r1, [pc, #124]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fa0:	d106      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	4a1a      	ldr	r2, [pc, #104]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fac:	60d3      	str	r3, [r2, #12]
 8004fae:	e011      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fb8:	d10c      	bne.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3304      	adds	r3, #4
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 fe07 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fca:	7cfb      	ldrb	r3, [r7, #19]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004fd0:	7cfb      	ldrb	r3, [r7, #19]
 8004fd2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d02b      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fee:	4908      	ldr	r1, [pc, #32]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ffe:	d109      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005000:	4b03      	ldr	r3, [pc, #12]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	4a02      	ldr	r2, [pc, #8]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800500a:	60d3      	str	r3, [r2, #12]
 800500c:	e014      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800500e:	bf00      	nop
 8005010:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005018:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800501c:	d10c      	bne.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3304      	adds	r3, #4
 8005022:	2101      	movs	r1, #1
 8005024:	4618      	mov	r0, r3
 8005026:	f000 fdd5 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 800502a:	4603      	mov	r3, r0
 800502c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800502e:	7cfb      	ldrb	r3, [r7, #19]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005034:	7cfb      	ldrb	r3, [r7, #19]
 8005036:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d02f      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005044:	4b2b      	ldr	r3, [pc, #172]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005052:	4928      	ldr	r1, [pc, #160]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800505e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005062:	d10d      	bne.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	3304      	adds	r3, #4
 8005068:	2102      	movs	r1, #2
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fdb2 	bl	8005bd4 <RCCEx_PLLSAI1_Config>
 8005070:	4603      	mov	r3, r0
 8005072:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005074:	7cfb      	ldrb	r3, [r7, #19]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d014      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800507a:	7cfb      	ldrb	r3, [r7, #19]
 800507c:	74bb      	strb	r3, [r7, #18]
 800507e:	e011      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005088:	d10c      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3320      	adds	r3, #32
 800508e:	2102      	movs	r1, #2
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fe93 	bl	8005dbc <RCCEx_PLLSAI2_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800509a:	7cfb      	ldrb	r3, [r7, #19]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80050a0:	7cfb      	ldrb	r3, [r7, #19]
 80050a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00a      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80050b0:	4b10      	ldr	r3, [pc, #64]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050be:	490d      	ldr	r1, [pc, #52]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00b      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050d2:	4b08      	ldr	r3, [pc, #32]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050e2:	4904      	ldr	r1, [pc, #16]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80050ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40021000 	.word	0x40021000

080050f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800510a:	d13e      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800510c:	4bb2      	ldr	r3, [pc, #712]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005112:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005116:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800511e:	d028      	beq.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005126:	f200 8542 	bhi.w	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005130:	d005      	beq.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005138:	d00e      	beq.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800513a:	f000 bd38 	b.w	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800513e:	4ba6      	ldr	r3, [pc, #664]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b02      	cmp	r3, #2
 800514a:	f040 8532 	bne.w	8005bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800514e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005152:	61fb      	str	r3, [r7, #28]
      break;
 8005154:	f000 bd2d 	b.w	8005bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005158:	4b9f      	ldr	r3, [pc, #636]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800515a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b02      	cmp	r3, #2
 8005164:	f040 8527 	bne.w	8005bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8005168:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800516c:	61fb      	str	r3, [r7, #28]
      break;
 800516e:	f000 bd22 	b.w	8005bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005172:	4b99      	ldr	r3, [pc, #612]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800517e:	f040 851c 	bne.w	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8005182:	4b96      	ldr	r3, [pc, #600]	@ (80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8005184:	61fb      	str	r3, [r7, #28]
      break;
 8005186:	f000 bd18 	b.w	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800518a:	4b93      	ldr	r3, [pc, #588]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0303 	and.w	r3, r3, #3
 8005192:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	2b03      	cmp	r3, #3
 8005198:	d036      	beq.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	2b03      	cmp	r3, #3
 800519e:	d840      	bhi.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d003      	beq.n	80051ae <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d020      	beq.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80051ac:	e039      	b.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80051ae:	4b8a      	ldr	r3, [pc, #552]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d116      	bne.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80051ba:	4b87      	ldr	r3, [pc, #540]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d005      	beq.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80051c6:	4b84      	ldr	r3, [pc, #528]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	f003 030f 	and.w	r3, r3, #15
 80051d0:	e005      	b.n	80051de <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80051d2:	4b81      	ldr	r3, [pc, #516]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	4a80      	ldr	r2, [pc, #512]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80051e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80051e6:	e01f      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	61bb      	str	r3, [r7, #24]
      break;
 80051ec:	e01c      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051ee:	4b7a      	ldr	r3, [pc, #488]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051fa:	d102      	bne.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80051fc:	4b79      	ldr	r3, [pc, #484]	@ (80053e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80051fe:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005200:	e012      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005202:	2300      	movs	r3, #0
 8005204:	61bb      	str	r3, [r7, #24]
      break;
 8005206:	e00f      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005208:	4b73      	ldr	r3, [pc, #460]	@ (80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005214:	d102      	bne.n	800521c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8005216:	4b74      	ldr	r3, [pc, #464]	@ (80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005218:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800521a:	e005      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	61bb      	str	r3, [r7, #24]
      break;
 8005220:	e002      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8005222:	2300      	movs	r3, #0
 8005224:	61bb      	str	r3, [r7, #24]
      break;
 8005226:	bf00      	nop
    }

    switch(PeriphClk)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800522e:	f000 80dd 	beq.w	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005238:	f200 84c1 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005242:	f000 80d3 	beq.w	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800524c:	f200 84b7 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005256:	f000 835f 	beq.w	8005918 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005260:	f200 84ad 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800526a:	f000 847e 	beq.w	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005274:	f200 84a3 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800527e:	f000 82cd 	beq.w	800581c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005288:	f200 8499 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005292:	f000 80ab 	beq.w	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800529c:	f200 848f 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a6:	f000 8090 	beq.w	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b0:	f200 8485 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052ba:	d07f      	beq.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c2:	f200 847c 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052cc:	f000 8403 	beq.w	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d6:	f200 8472 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e0:	f000 83af 	beq.w	8005a42 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ea:	f200 8468 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052f4:	f000 8379 	beq.w	80059ea <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fe:	f200 845e 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b80      	cmp	r3, #128	@ 0x80
 8005306:	f000 8344 	beq.w	8005992 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b80      	cmp	r3, #128	@ 0x80
 800530e:	f200 8456 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b20      	cmp	r3, #32
 8005316:	d84b      	bhi.n	80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	f000 844f 	beq.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	3b01      	subs	r3, #1
 8005324:	2b1f      	cmp	r3, #31
 8005326:	f200 844a 	bhi.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800532a:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800532c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005330:	08005519 	.word	0x08005519
 8005334:	08005587 	.word	0x08005587
 8005338:	08005bbf 	.word	0x08005bbf
 800533c:	0800561b 	.word	0x0800561b
 8005340:	08005bbf 	.word	0x08005bbf
 8005344:	08005bbf 	.word	0x08005bbf
 8005348:	08005bbf 	.word	0x08005bbf
 800534c:	080056a1 	.word	0x080056a1
 8005350:	08005bbf 	.word	0x08005bbf
 8005354:	08005bbf 	.word	0x08005bbf
 8005358:	08005bbf 	.word	0x08005bbf
 800535c:	08005bbf 	.word	0x08005bbf
 8005360:	08005bbf 	.word	0x08005bbf
 8005364:	08005bbf 	.word	0x08005bbf
 8005368:	08005bbf 	.word	0x08005bbf
 800536c:	08005719 	.word	0x08005719
 8005370:	08005bbf 	.word	0x08005bbf
 8005374:	08005bbf 	.word	0x08005bbf
 8005378:	08005bbf 	.word	0x08005bbf
 800537c:	08005bbf 	.word	0x08005bbf
 8005380:	08005bbf 	.word	0x08005bbf
 8005384:	08005bbf 	.word	0x08005bbf
 8005388:	08005bbf 	.word	0x08005bbf
 800538c:	08005bbf 	.word	0x08005bbf
 8005390:	08005bbf 	.word	0x08005bbf
 8005394:	08005bbf 	.word	0x08005bbf
 8005398:	08005bbf 	.word	0x08005bbf
 800539c:	08005bbf 	.word	0x08005bbf
 80053a0:	08005bbf 	.word	0x08005bbf
 80053a4:	08005bbf 	.word	0x08005bbf
 80053a8:	08005bbf 	.word	0x08005bbf
 80053ac:	0800579b 	.word	0x0800579b
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b40      	cmp	r3, #64	@ 0x40
 80053b4:	f000 82c1 	beq.w	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80053b8:	f000 bc01 	b.w	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80053bc:	69b9      	ldr	r1, [r7, #24]
 80053be:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80053c2:	f000 fdd9 	bl	8005f78 <RCCEx_GetSAIxPeriphCLKFreq>
 80053c6:	61f8      	str	r0, [r7, #28]
      break;
 80053c8:	e3fa      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80053ca:	69b9      	ldr	r1, [r7, #24]
 80053cc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80053d0:	f000 fdd2 	bl	8005f78 <RCCEx_GetSAIxPeriphCLKFreq>
 80053d4:	61f8      	str	r0, [r7, #28]
      break;
 80053d6:	e3f3      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80053d8:	40021000 	.word	0x40021000
 80053dc:	0003d090 	.word	0x0003d090
 80053e0:	0800ca60 	.word	0x0800ca60
 80053e4:	00f42400 	.word	0x00f42400
 80053e8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80053ec:	4ba9      	ldr	r3, [pc, #676]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80053f6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80053fe:	d00c      	beq.n	800541a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005406:	d87f      	bhi.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800540e:	d04e      	beq.n	80054ae <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005416:	d01d      	beq.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8005418:	e076      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800541a:	4b9e      	ldr	r3, [pc, #632]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b02      	cmp	r3, #2
 8005424:	d172      	bne.n	800550c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005426:	4b9b      	ldr	r3, [pc, #620]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0308 	and.w	r3, r3, #8
 800542e:	2b00      	cmp	r3, #0
 8005430:	d005      	beq.n	800543e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8005432:	4b98      	ldr	r3, [pc, #608]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	091b      	lsrs	r3, r3, #4
 8005438:	f003 030f 	and.w	r3, r3, #15
 800543c:	e005      	b.n	800544a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800543e:	4b95      	ldr	r3, [pc, #596]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005444:	0a1b      	lsrs	r3, r3, #8
 8005446:	f003 030f 	and.w	r3, r3, #15
 800544a:	4a93      	ldr	r2, [pc, #588]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800544c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005450:	61fb      	str	r3, [r7, #28]
          break;
 8005452:	e05b      	b.n	800550c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005454:	4b8f      	ldr	r3, [pc, #572]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005460:	d156      	bne.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005462:	4b8c      	ldr	r3, [pc, #560]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800546a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800546e:	d14f      	bne.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005470:	4b88      	ldr	r3, [pc, #544]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	0a1b      	lsrs	r3, r3, #8
 8005476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800547a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	fb03 f202 	mul.w	r2, r3, r2
 8005484:	4b83      	ldr	r3, [pc, #524]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	091b      	lsrs	r3, r3, #4
 800548a:	f003 0307 	and.w	r3, r3, #7
 800548e:	3301      	adds	r3, #1
 8005490:	fbb2 f3f3 	udiv	r3, r2, r3
 8005494:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005496:	4b7f      	ldr	r3, [pc, #508]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	0d5b      	lsrs	r3, r3, #21
 800549c:	f003 0303 	and.w	r3, r3, #3
 80054a0:	3301      	adds	r3, #1
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054aa:	61fb      	str	r3, [r7, #28]
          break;
 80054ac:	e030      	b.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80054ae:	4b79      	ldr	r3, [pc, #484]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054ba:	d12b      	bne.n	8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80054bc:	4b75      	ldr	r3, [pc, #468]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054c8:	d124      	bne.n	8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80054ca:	4b72      	ldr	r3, [pc, #456]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	0a1b      	lsrs	r3, r3, #8
 80054d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054d4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	fb03 f202 	mul.w	r2, r3, r2
 80054de:	4b6d      	ldr	r3, [pc, #436]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	091b      	lsrs	r3, r3, #4
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	3301      	adds	r3, #1
 80054ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ee:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80054f0:	4b68      	ldr	r3, [pc, #416]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	0d5b      	lsrs	r3, r3, #21
 80054f6:	f003 0303 	and.w	r3, r3, #3
 80054fa:	3301      	adds	r3, #1
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	69ba      	ldr	r2, [r7, #24]
 8005500:	fbb2 f3f3 	udiv	r3, r2, r3
 8005504:	61fb      	str	r3, [r7, #28]
          break;
 8005506:	e005      	b.n	8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8005508:	bf00      	nop
 800550a:	e359      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800550c:	bf00      	nop
 800550e:	e357      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005510:	bf00      	nop
 8005512:	e355      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005514:	bf00      	nop
        break;
 8005516:	e353      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005518:	4b5e      	ldr	r3, [pc, #376]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551e:	f003 0303 	and.w	r3, r3, #3
 8005522:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b03      	cmp	r3, #3
 8005528:	d827      	bhi.n	800557a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800552a:	a201      	add	r2, pc, #4	@ (adr r2, 8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800552c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005530:	08005541 	.word	0x08005541
 8005534:	08005549 	.word	0x08005549
 8005538:	08005551 	.word	0x08005551
 800553c:	08005565 	.word	0x08005565
          frequency = HAL_RCC_GetPCLK2Freq();
 8005540:	f7ff fa48 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 8005544:	61f8      	str	r0, [r7, #28]
          break;
 8005546:	e01d      	b.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8005548:	f7ff f996 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 800554c:	61f8      	str	r0, [r7, #28]
          break;
 800554e:	e019      	b.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005550:	4b50      	ldr	r3, [pc, #320]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800555c:	d10f      	bne.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800555e:	4b4f      	ldr	r3, [pc, #316]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005560:	61fb      	str	r3, [r7, #28]
          break;
 8005562:	e00c      	b.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005564:	4b4b      	ldr	r3, [pc, #300]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b02      	cmp	r3, #2
 8005570:	d107      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8005572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005576:	61fb      	str	r3, [r7, #28]
          break;
 8005578:	e003      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800557a:	bf00      	nop
 800557c:	e320      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800557e:	bf00      	nop
 8005580:	e31e      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005582:	bf00      	nop
        break;
 8005584:	e31c      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005586:	4b43      	ldr	r3, [pc, #268]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558c:	f003 030c 	and.w	r3, r3, #12
 8005590:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	2b0c      	cmp	r3, #12
 8005596:	d83a      	bhi.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005598:	a201      	add	r2, pc, #4	@ (adr r2, 80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800559a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800559e:	bf00      	nop
 80055a0:	080055d5 	.word	0x080055d5
 80055a4:	0800560f 	.word	0x0800560f
 80055a8:	0800560f 	.word	0x0800560f
 80055ac:	0800560f 	.word	0x0800560f
 80055b0:	080055dd 	.word	0x080055dd
 80055b4:	0800560f 	.word	0x0800560f
 80055b8:	0800560f 	.word	0x0800560f
 80055bc:	0800560f 	.word	0x0800560f
 80055c0:	080055e5 	.word	0x080055e5
 80055c4:	0800560f 	.word	0x0800560f
 80055c8:	0800560f 	.word	0x0800560f
 80055cc:	0800560f 	.word	0x0800560f
 80055d0:	080055f9 	.word	0x080055f9
          frequency = HAL_RCC_GetPCLK1Freq();
 80055d4:	f7ff f9e8 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 80055d8:	61f8      	str	r0, [r7, #28]
          break;
 80055da:	e01d      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80055dc:	f7ff f94c 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 80055e0:	61f8      	str	r0, [r7, #28]
          break;
 80055e2:	e019      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80055e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055f0:	d10f      	bne.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80055f2:	4b2a      	ldr	r3, [pc, #168]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80055f4:	61fb      	str	r3, [r7, #28]
          break;
 80055f6:	e00c      	b.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80055f8:	4b26      	ldr	r3, [pc, #152]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80055fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b02      	cmp	r3, #2
 8005604:	d107      	bne.n	8005616 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8005606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800560a:	61fb      	str	r3, [r7, #28]
          break;
 800560c:	e003      	b.n	8005616 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800560e:	bf00      	nop
 8005610:	e2d6      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005612:	bf00      	nop
 8005614:	e2d4      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005616:	bf00      	nop
        break;
 8005618:	e2d2      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800561a:	4b1e      	ldr	r3, [pc, #120]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005620:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005624:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	2b30      	cmp	r3, #48	@ 0x30
 800562a:	d021      	beq.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	2b30      	cmp	r3, #48	@ 0x30
 8005630:	d829      	bhi.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	2b20      	cmp	r3, #32
 8005636:	d011      	beq.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b20      	cmp	r3, #32
 800563c:	d823      	bhi.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	2b10      	cmp	r3, #16
 8005648:	d004      	beq.n	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800564a:	e01c      	b.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800564c:	f7ff f9ac 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005650:	61f8      	str	r0, [r7, #28]
          break;
 8005652:	e01d      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8005654:	f7ff f910 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8005658:	61f8      	str	r0, [r7, #28]
          break;
 800565a:	e019      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800565c:	4b0d      	ldr	r3, [pc, #52]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005664:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005668:	d10f      	bne.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800566a:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800566c:	61fb      	str	r3, [r7, #28]
          break;
 800566e:	e00c      	b.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005670:	4b08      	ldr	r3, [pc, #32]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005676:	f003 0302 	and.w	r3, r3, #2
 800567a:	2b02      	cmp	r3, #2
 800567c:	d107      	bne.n	800568e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800567e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005682:	61fb      	str	r3, [r7, #28]
          break;
 8005684:	e003      	b.n	800568e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8005686:	bf00      	nop
 8005688:	e29a      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800568a:	bf00      	nop
 800568c:	e298      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800568e:	bf00      	nop
        break;
 8005690:	e296      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005692:	bf00      	nop
 8005694:	40021000 	.word	0x40021000
 8005698:	0800ca60 	.word	0x0800ca60
 800569c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80056a0:	4b9b      	ldr	r3, [pc, #620]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80056a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80056aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80056b0:	d021      	beq.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80056b6:	d829      	bhi.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b80      	cmp	r3, #128	@ 0x80
 80056bc:	d011      	beq.n	80056e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	2b80      	cmp	r3, #128	@ 0x80
 80056c2:	d823      	bhi.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	2b40      	cmp	r3, #64	@ 0x40
 80056ce:	d004      	beq.n	80056da <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80056d0:	e01c      	b.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80056d2:	f7ff f969 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 80056d6:	61f8      	str	r0, [r7, #28]
          break;
 80056d8:	e01d      	b.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80056da:	f7ff f8cd 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 80056de:	61f8      	str	r0, [r7, #28]
          break;
 80056e0:	e019      	b.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056e2:	4b8b      	ldr	r3, [pc, #556]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ee:	d10f      	bne.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80056f0:	4b88      	ldr	r3, [pc, #544]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80056f2:	61fb      	str	r3, [r7, #28]
          break;
 80056f4:	e00c      	b.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80056f6:	4b86      	ldr	r3, [pc, #536]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80056f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b02      	cmp	r3, #2
 8005702:	d107      	bne.n	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8005704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005708:	61fb      	str	r3, [r7, #28]
          break;
 800570a:	e003      	b.n	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 800570c:	bf00      	nop
 800570e:	e257      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005710:	bf00      	nop
 8005712:	e255      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005714:	bf00      	nop
        break;
 8005716:	e253      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005718:	4b7d      	ldr	r3, [pc, #500]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005722:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800572a:	d025      	beq.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005732:	d82c      	bhi.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800573a:	d013      	beq.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005742:	d824      	bhi.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d004      	beq.n	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005750:	d004      	beq.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8005752:	e01c      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005754:	f7ff f928 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005758:	61f8      	str	r0, [r7, #28]
          break;
 800575a:	e01d      	b.n	8005798 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800575c:	f7ff f88c 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8005760:	61f8      	str	r0, [r7, #28]
          break;
 8005762:	e019      	b.n	8005798 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005764:	4b6a      	ldr	r3, [pc, #424]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005770:	d10f      	bne.n	8005792 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8005772:	4b68      	ldr	r3, [pc, #416]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005774:	61fb      	str	r3, [r7, #28]
          break;
 8005776:	e00c      	b.n	8005792 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005778:	4b65      	ldr	r3, [pc, #404]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800577a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b02      	cmp	r3, #2
 8005784:	d107      	bne.n	8005796 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8005786:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800578a:	61fb      	str	r3, [r7, #28]
          break;
 800578c:	e003      	b.n	8005796 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800578e:	bf00      	nop
 8005790:	e216      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005792:	bf00      	nop
 8005794:	e214      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005796:	bf00      	nop
        break;
 8005798:	e212      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800579a:	4b5d      	ldr	r3, [pc, #372]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800579c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80057a4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057ac:	d025      	beq.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057b4:	d82c      	bhi.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057bc:	d013      	beq.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057c4:	d824      	bhi.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d004      	beq.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057d2:	d004      	beq.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80057d4:	e01c      	b.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80057d6:	f7ff f8e7 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 80057da:	61f8      	str	r0, [r7, #28]
          break;
 80057dc:	e01d      	b.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80057de:	f7ff f84b 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 80057e2:	61f8      	str	r0, [r7, #28]
          break;
 80057e4:	e019      	b.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057e6:	4b4a      	ldr	r3, [pc, #296]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057f2:	d10f      	bne.n	8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80057f4:	4b47      	ldr	r3, [pc, #284]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80057f6:	61fb      	str	r3, [r7, #28]
          break;
 80057f8:	e00c      	b.n	8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80057fa:	4b45      	ldr	r3, [pc, #276]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80057fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b02      	cmp	r3, #2
 8005806:	d107      	bne.n	8005818 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8005808:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800580c:	61fb      	str	r3, [r7, #28]
          break;
 800580e:	e003      	b.n	8005818 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8005810:	bf00      	nop
 8005812:	e1d5      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005814:	bf00      	nop
 8005816:	e1d3      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005818:	bf00      	nop
        break;
 800581a:	e1d1      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800581c:	4b3c      	ldr	r3, [pc, #240]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005822:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005826:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800582e:	d00c      	beq.n	800584a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005836:	d864      	bhi.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800583e:	d008      	beq.n	8005852 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005846:	d030      	beq.n	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8005848:	e05b      	b.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800584a:	f7ff f815 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 800584e:	61f8      	str	r0, [r7, #28]
          break;
 8005850:	e05c      	b.n	800590c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8005852:	4b2f      	ldr	r3, [pc, #188]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800585a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800585e:	d152      	bne.n	8005906 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8005860:	4b2b      	ldr	r3, [pc, #172]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d04c      	beq.n	8005906 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800586c:	4b28      	ldr	r3, [pc, #160]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	0a1b      	lsrs	r3, r3, #8
 8005872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005876:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	fb03 f202 	mul.w	r2, r3, r2
 8005880:	4b23      	ldr	r3, [pc, #140]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	091b      	lsrs	r3, r3, #4
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	3301      	adds	r3, #1
 800588c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005890:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005892:	4b1f      	ldr	r3, [pc, #124]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	0e5b      	lsrs	r3, r3, #25
 8005898:	f003 0303 	and.w	r3, r3, #3
 800589c:	3301      	adds	r3, #1
 800589e:	005b      	lsls	r3, r3, #1
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a6:	61fb      	str	r3, [r7, #28]
          break;
 80058a8:	e02d      	b.n	8005906 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80058aa:	4b19      	ldr	r3, [pc, #100]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058b6:	d128      	bne.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80058b8:	4b15      	ldr	r3, [pc, #84]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d022      	beq.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80058c4:	4b12      	ldr	r3, [pc, #72]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058c6:	695b      	ldr	r3, [r3, #20]
 80058c8:	0a1b      	lsrs	r3, r3, #8
 80058ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058ce:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	fb03 f202 	mul.w	r2, r3, r2
 80058d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	091b      	lsrs	r3, r3, #4
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	3301      	adds	r3, #1
 80058e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80058ea:	4b09      	ldr	r3, [pc, #36]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	0e5b      	lsrs	r3, r3, #25
 80058f0:	f003 0303 	and.w	r3, r3, #3
 80058f4:	3301      	adds	r3, #1
 80058f6:	005b      	lsls	r3, r3, #1
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80058fe:	61fb      	str	r3, [r7, #28]
          break;
 8005900:	e003      	b.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8005902:	bf00      	nop
 8005904:	e15c      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005906:	bf00      	nop
 8005908:	e15a      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800590a:	bf00      	nop
        break;
 800590c:	e158      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800590e:	bf00      	nop
 8005910:	40021000 	.word	0x40021000
 8005914:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005918:	4b9d      	ldr	r3, [pc, #628]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800591a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005922:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d103      	bne.n	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800592a:	f7ff f853 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 800592e:	61f8      	str	r0, [r7, #28]
        break;
 8005930:	e146      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8005932:	f7fe ffa1 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8005936:	61f8      	str	r0, [r7, #28]
        break;
 8005938:	e142      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800593a:	4b95      	ldr	r3, [pc, #596]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005940:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005944:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800594c:	d013      	beq.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005954:	d819      	bhi.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d004      	beq.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005962:	d004      	beq.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8005964:	e011      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005966:	f7ff f81f 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 800596a:	61f8      	str	r0, [r7, #28]
          break;
 800596c:	e010      	b.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800596e:	f7fe ff83 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8005972:	61f8      	str	r0, [r7, #28]
          break;
 8005974:	e00c      	b.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005976:	4b86      	ldr	r3, [pc, #536]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005982:	d104      	bne.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005984:	4b83      	ldr	r3, [pc, #524]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005986:	61fb      	str	r3, [r7, #28]
          break;
 8005988:	e001      	b.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800598a:	bf00      	nop
 800598c:	e118      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800598e:	bf00      	nop
        break;
 8005990:	e116      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005992:	4b7f      	ldr	r3, [pc, #508]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005998:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800599c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059a4:	d013      	beq.n	80059ce <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059ac:	d819      	bhi.n	80059e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d004      	beq.n	80059be <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059ba:	d004      	beq.n	80059c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80059bc:	e011      	b.n	80059e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80059be:	f7fe fff3 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 80059c2:	61f8      	str	r0, [r7, #28]
          break;
 80059c4:	e010      	b.n	80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80059c6:	f7fe ff57 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 80059ca:	61f8      	str	r0, [r7, #28]
          break;
 80059cc:	e00c      	b.n	80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80059ce:	4b70      	ldr	r3, [pc, #448]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059da:	d104      	bne.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80059dc:	4b6d      	ldr	r3, [pc, #436]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80059de:	61fb      	str	r3, [r7, #28]
          break;
 80059e0:	e001      	b.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80059e2:	bf00      	nop
 80059e4:	e0ec      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80059e6:	bf00      	nop
        break;
 80059e8:	e0ea      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80059ea:	4b69      	ldr	r3, [pc, #420]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059f4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fc:	d013      	beq.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a04:	d819      	bhi.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d004      	beq.n	8005a16 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a12:	d004      	beq.n	8005a1e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005a14:	e011      	b.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a16:	f7fe ffc7 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005a1a:	61f8      	str	r0, [r7, #28]
          break;
 8005a1c:	e010      	b.n	8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8005a1e:	f7fe ff2b 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8005a22:	61f8      	str	r0, [r7, #28]
          break;
 8005a24:	e00c      	b.n	8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a26:	4b5a      	ldr	r3, [pc, #360]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a32:	d104      	bne.n	8005a3e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005a34:	4b57      	ldr	r3, [pc, #348]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005a36:	61fb      	str	r3, [r7, #28]
          break;
 8005a38:	e001      	b.n	8005a3e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8005a3a:	bf00      	nop
 8005a3c:	e0c0      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a3e:	bf00      	nop
        break;
 8005a40:	e0be      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005a42:	4b53      	ldr	r3, [pc, #332]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005a4c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005a54:	d02c      	beq.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005a5c:	d833      	bhi.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a64:	d01a      	beq.n	8005a9c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a6c:	d82b      	bhi.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d004      	beq.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a7a:	d004      	beq.n	8005a86 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005a7c:	e023      	b.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a7e:	f7fe ff93 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005a82:	61f8      	str	r0, [r7, #28]
          break;
 8005a84:	e026      	b.n	8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005a86:	4b42      	ldr	r3, [pc, #264]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d11a      	bne.n	8005aca <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005a94:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005a98:	61fb      	str	r3, [r7, #28]
          break;
 8005a9a:	e016      	b.n	8005aca <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a9c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aa8:	d111      	bne.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005aaa:	4b3a      	ldr	r3, [pc, #232]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005aac:	61fb      	str	r3, [r7, #28]
          break;
 8005aae:	e00e      	b.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005ab0:	4b37      	ldr	r3, [pc, #220]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d109      	bne.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ac2:	61fb      	str	r3, [r7, #28]
          break;
 8005ac4:	e005      	b.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005ac6:	bf00      	nop
 8005ac8:	e07a      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005aca:	bf00      	nop
 8005acc:	e078      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005ace:	bf00      	nop
 8005ad0:	e076      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005ad2:	bf00      	nop
        break;
 8005ad4:	e074      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005ad6:	4b2e      	ldr	r3, [pc, #184]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005adc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005ae0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005ae8:	d02c      	beq.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005af0:	d833      	bhi.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005af8:	d01a      	beq.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b00:	d82b      	bhi.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d004      	beq.n	8005b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b0e:	d004      	beq.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005b10:	e023      	b.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b12:	f7fe ff49 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005b16:	61f8      	str	r0, [r7, #28]
          break;
 8005b18:	e026      	b.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d11a      	bne.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005b28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005b2c:	61fb      	str	r3, [r7, #28]
          break;
 8005b2e:	e016      	b.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b30:	4b17      	ldr	r3, [pc, #92]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b3c:	d111      	bne.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8005b3e:	4b15      	ldr	r3, [pc, #84]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005b40:	61fb      	str	r3, [r7, #28]
          break;
 8005b42:	e00e      	b.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005b44:	4b12      	ldr	r3, [pc, #72]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d109      	bne.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b56:	61fb      	str	r3, [r7, #28]
          break;
 8005b58:	e005      	b.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8005b5a:	bf00      	nop
 8005b5c:	e030      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b5e:	bf00      	nop
 8005b60:	e02e      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b62:	bf00      	nop
 8005b64:	e02c      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b66:	bf00      	nop
        break;
 8005b68:	e02a      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005b6a:	4b09      	ldr	r3, [pc, #36]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b74:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d004      	beq.n	8005b86 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b82:	d009      	beq.n	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005b84:	e012      	b.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b86:	f7fe ff0f 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8005b8a:	61f8      	str	r0, [r7, #28]
          break;
 8005b8c:	e00e      	b.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005b8e:	bf00      	nop
 8005b90:	40021000 	.word	0x40021000
 8005b94:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b98:	4b0c      	ldr	r3, [pc, #48]	@ (8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba4:	d101      	bne.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8005ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8005bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005ba8:	61fb      	str	r3, [r7, #28]
          break;
 8005baa:	bf00      	nop
        break;
 8005bac:	e008      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005bae:	bf00      	nop
 8005bb0:	e006      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005bb2:	bf00      	nop
 8005bb4:	e004      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005bb6:	bf00      	nop
 8005bb8:	e002      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005bba:	bf00      	nop
 8005bbc:	e000      	b.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005bbe:	bf00      	nop
    }
  }

  return(frequency);
 8005bc0:	69fb      	ldr	r3, [r7, #28]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3720      	adds	r7, #32
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	40021000 	.word	0x40021000
 8005bd0:	00f42400 	.word	0x00f42400

08005bd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bde:	2300      	movs	r3, #0
 8005be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005be2:	4b75      	ldr	r3, [pc, #468]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f003 0303 	and.w	r3, r3, #3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d018      	beq.n	8005c20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005bee:	4b72      	ldr	r3, [pc, #456]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f003 0203 	and.w	r2, r3, #3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d10d      	bne.n	8005c1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
       ||
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d009      	beq.n	8005c1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c06:	4b6c      	ldr	r3, [pc, #432]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	091b      	lsrs	r3, r3, #4
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
       ||
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d047      	beq.n	8005caa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	73fb      	strb	r3, [r7, #15]
 8005c1e:	e044      	b.n	8005caa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d018      	beq.n	8005c5a <RCCEx_PLLSAI1_Config+0x86>
 8005c28:	2b03      	cmp	r3, #3
 8005c2a:	d825      	bhi.n	8005c78 <RCCEx_PLLSAI1_Config+0xa4>
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d002      	beq.n	8005c36 <RCCEx_PLLSAI1_Config+0x62>
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d009      	beq.n	8005c48 <RCCEx_PLLSAI1_Config+0x74>
 8005c34:	e020      	b.n	8005c78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c36:	4b60      	ldr	r3, [pc, #384]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0302 	and.w	r3, r3, #2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d11d      	bne.n	8005c7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c46:	e01a      	b.n	8005c7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c48:	4b5b      	ldr	r3, [pc, #364]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d116      	bne.n	8005c82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c58:	e013      	b.n	8005c82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c5a:	4b57      	ldr	r3, [pc, #348]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10f      	bne.n	8005c86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c66:	4b54      	ldr	r3, [pc, #336]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d109      	bne.n	8005c86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c76:	e006      	b.n	8005c86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c7c:	e004      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e002      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c82:	bf00      	nop
 8005c84:	e000      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c86:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10d      	bne.n	8005caa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6819      	ldr	r1, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	430b      	orrs	r3, r1
 8005ca4:	4944      	ldr	r1, [pc, #272]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d17d      	bne.n	8005dac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005cb0:	4b41      	ldr	r3, [pc, #260]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a40      	ldr	r2, [pc, #256]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cbc:	f7fc fd14 	bl	80026e8 <HAL_GetTick>
 8005cc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cc2:	e009      	b.n	8005cd8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cc4:	f7fc fd10 	bl	80026e8 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d902      	bls.n	8005cd8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	73fb      	strb	r3, [r7, #15]
        break;
 8005cd6:	e005      	b.n	8005ce4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cd8:	4b37      	ldr	r3, [pc, #220]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1ef      	bne.n	8005cc4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ce4:	7bfb      	ldrb	r3, [r7, #15]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d160      	bne.n	8005dac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d111      	bne.n	8005d14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cf0:	4b31      	ldr	r3, [pc, #196]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	6892      	ldr	r2, [r2, #8]
 8005d00:	0211      	lsls	r1, r2, #8
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	68d2      	ldr	r2, [r2, #12]
 8005d06:	0912      	lsrs	r2, r2, #4
 8005d08:	0452      	lsls	r2, r2, #17
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	492a      	ldr	r1, [pc, #168]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	610b      	str	r3, [r1, #16]
 8005d12:	e027      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d112      	bne.n	8005d40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d1a:	4b27      	ldr	r3, [pc, #156]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d22:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6892      	ldr	r2, [r2, #8]
 8005d2a:	0211      	lsls	r1, r2, #8
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	6912      	ldr	r2, [r2, #16]
 8005d30:	0852      	lsrs	r2, r2, #1
 8005d32:	3a01      	subs	r2, #1
 8005d34:	0552      	lsls	r2, r2, #21
 8005d36:	430a      	orrs	r2, r1
 8005d38:	491f      	ldr	r1, [pc, #124]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	610b      	str	r3, [r1, #16]
 8005d3e:	e011      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d40:	4b1d      	ldr	r3, [pc, #116]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005d48:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6892      	ldr	r2, [r2, #8]
 8005d50:	0211      	lsls	r1, r2, #8
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6952      	ldr	r2, [r2, #20]
 8005d56:	0852      	lsrs	r2, r2, #1
 8005d58:	3a01      	subs	r2, #1
 8005d5a:	0652      	lsls	r2, r2, #25
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	4916      	ldr	r1, [pc, #88]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d64:	4b14      	ldr	r3, [pc, #80]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a13      	ldr	r2, [pc, #76]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d70:	f7fc fcba 	bl	80026e8 <HAL_GetTick>
 8005d74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d76:	e009      	b.n	8005d8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d78:	f7fc fcb6 	bl	80026e8 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d902      	bls.n	8005d8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	73fb      	strb	r3, [r7, #15]
          break;
 8005d8a:	e005      	b.n	8005d98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d0ef      	beq.n	8005d78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d106      	bne.n	8005dac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d9e:	4b06      	ldr	r3, [pc, #24]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	4904      	ldr	r1, [pc, #16]	@ (8005db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	40021000 	.word	0x40021000

08005dbc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dca:	4b6a      	ldr	r3, [pc, #424]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d018      	beq.n	8005e08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005dd6:	4b67      	ldr	r3, [pc, #412]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	f003 0203 	and.w	r2, r3, #3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d10d      	bne.n	8005e02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
       ||
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d009      	beq.n	8005e02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005dee:	4b61      	ldr	r3, [pc, #388]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	091b      	lsrs	r3, r3, #4
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
       ||
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d047      	beq.n	8005e92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	73fb      	strb	r3, [r7, #15]
 8005e06:	e044      	b.n	8005e92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b03      	cmp	r3, #3
 8005e0e:	d018      	beq.n	8005e42 <RCCEx_PLLSAI2_Config+0x86>
 8005e10:	2b03      	cmp	r3, #3
 8005e12:	d825      	bhi.n	8005e60 <RCCEx_PLLSAI2_Config+0xa4>
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d002      	beq.n	8005e1e <RCCEx_PLLSAI2_Config+0x62>
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d009      	beq.n	8005e30 <RCCEx_PLLSAI2_Config+0x74>
 8005e1c:	e020      	b.n	8005e60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e1e:	4b55      	ldr	r3, [pc, #340]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d11d      	bne.n	8005e66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e2e:	e01a      	b.n	8005e66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e30:	4b50      	ldr	r3, [pc, #320]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d116      	bne.n	8005e6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e40:	e013      	b.n	8005e6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e42:	4b4c      	ldr	r3, [pc, #304]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10f      	bne.n	8005e6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e4e:	4b49      	ldr	r3, [pc, #292]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d109      	bne.n	8005e6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e5e:	e006      	b.n	8005e6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	73fb      	strb	r3, [r7, #15]
      break;
 8005e64:	e004      	b.n	8005e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e66:	bf00      	nop
 8005e68:	e002      	b.n	8005e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e6a:	bf00      	nop
 8005e6c:	e000      	b.n	8005e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e70:	7bfb      	ldrb	r3, [r7, #15]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10d      	bne.n	8005e92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e76:	4b3f      	ldr	r3, [pc, #252]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6819      	ldr	r1, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	3b01      	subs	r3, #1
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	430b      	orrs	r3, r1
 8005e8c:	4939      	ldr	r1, [pc, #228]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d167      	bne.n	8005f68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e98:	4b36      	ldr	r3, [pc, #216]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a35      	ldr	r2, [pc, #212]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ea2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ea4:	f7fc fc20 	bl	80026e8 <HAL_GetTick>
 8005ea8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eaa:	e009      	b.n	8005ec0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005eac:	f7fc fc1c 	bl	80026e8 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d902      	bls.n	8005ec0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	73fb      	strb	r3, [r7, #15]
        break;
 8005ebe:	e005      	b.n	8005ecc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1ef      	bne.n	8005eac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ecc:	7bfb      	ldrb	r3, [r7, #15]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d14a      	bne.n	8005f68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d111      	bne.n	8005efc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ed8:	4b26      	ldr	r3, [pc, #152]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ee0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	6892      	ldr	r2, [r2, #8]
 8005ee8:	0211      	lsls	r1, r2, #8
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	68d2      	ldr	r2, [r2, #12]
 8005eee:	0912      	lsrs	r2, r2, #4
 8005ef0:	0452      	lsls	r2, r2, #17
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	491f      	ldr	r1, [pc, #124]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	614b      	str	r3, [r1, #20]
 8005efa:	e011      	b.n	8005f20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005efc:	4b1d      	ldr	r3, [pc, #116]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	6892      	ldr	r2, [r2, #8]
 8005f0c:	0211      	lsls	r1, r2, #8
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	6912      	ldr	r2, [r2, #16]
 8005f12:	0852      	lsrs	r2, r2, #1
 8005f14:	3a01      	subs	r2, #1
 8005f16:	0652      	lsls	r2, r2, #25
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	4916      	ldr	r1, [pc, #88]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f20:	4b14      	ldr	r3, [pc, #80]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a13      	ldr	r2, [pc, #76]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f2c:	f7fc fbdc 	bl	80026e8 <HAL_GetTick>
 8005f30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f32:	e009      	b.n	8005f48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f34:	f7fc fbd8 	bl	80026e8 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d902      	bls.n	8005f48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	73fb      	strb	r3, [r7, #15]
          break;
 8005f46:	e005      	b.n	8005f54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f48:	4b0a      	ldr	r3, [pc, #40]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0ef      	beq.n	8005f34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d106      	bne.n	8005f68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f5a:	4b06      	ldr	r3, [pc, #24]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5c:	695a      	ldr	r2, [r3, #20]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	4904      	ldr	r1, [pc, #16]	@ (8005f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	40021000 	.word	0x40021000

08005f78 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b089      	sub	sp, #36	@ 0x24
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005f86:	2300      	movs	r3, #0
 8005f88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f94:	d10c      	bne.n	8005fb0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005f96:	4b6e      	ldr	r3, [pc, #440]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005fa0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005fa8:	d112      	bne.n	8005fd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005faa:	4b6a      	ldr	r3, [pc, #424]	@ (8006154 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005fac:	61fb      	str	r3, [r7, #28]
 8005fae:	e00f      	b.n	8005fd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fb6:	d10b      	bne.n	8005fd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005fb8:	4b65      	ldr	r3, [pc, #404]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fbe:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005fc2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005fca:	d101      	bne.n	8005fd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005fcc:	4b61      	ldr	r3, [pc, #388]	@ (8006154 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005fce:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f040 80b4 	bne.w	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005fe2:	d003      	beq.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005fea:	d135      	bne.n	8006058 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005fec:	4b58      	ldr	r3, [pc, #352]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ff8:	f040 80a1 	bne.w	800613e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005ffc:	4b54      	ldr	r3, [pc, #336]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006004:	2b00      	cmp	r3, #0
 8006006:	f000 809a 	beq.w	800613e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800600a:	4b51      	ldr	r3, [pc, #324]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	091b      	lsrs	r3, r3, #4
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	3301      	adds	r3, #1
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	fbb2 f3f3 	udiv	r3, r2, r3
 800601c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800601e:	4b4c      	ldr	r3, [pc, #304]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	0a1b      	lsrs	r3, r3, #8
 8006024:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006028:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006030:	4b47      	ldr	r3, [pc, #284]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800603c:	2311      	movs	r3, #17
 800603e:	617b      	str	r3, [r7, #20]
 8006040:	e001      	b.n	8006046 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8006042:	2307      	movs	r3, #7
 8006044:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	fb03 f202 	mul.w	r2, r3, r2
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	fbb2 f3f3 	udiv	r3, r2, r3
 8006054:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006056:	e072      	b.n	800613e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d133      	bne.n	80060c6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800605e:	4b3c      	ldr	r3, [pc, #240]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006066:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800606a:	d169      	bne.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800606c:	4b38      	ldr	r3, [pc, #224]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d063      	beq.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006078:	4b35      	ldr	r3, [pc, #212]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	091b      	lsrs	r3, r3, #4
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	3301      	adds	r3, #1
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	fbb2 f3f3 	udiv	r3, r2, r3
 800608a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800608c:	4b30      	ldr	r3, [pc, #192]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800608e:	691b      	ldr	r3, [r3, #16]
 8006090:	0a1b      	lsrs	r3, r3, #8
 8006092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006096:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10a      	bne.n	80060b4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800609e:	4b2c      	ldr	r3, [pc, #176]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80060aa:	2311      	movs	r3, #17
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e001      	b.n	80060b4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80060b0:	2307      	movs	r3, #7
 80060b2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	fb03 f202 	mul.w	r2, r3, r2
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c2:	61fb      	str	r3, [r7, #28]
 80060c4:	e03c      	b.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060cc:	d003      	beq.n	80060d6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060d4:	d134      	bne.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80060d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060e2:	d12d      	bne.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80060e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d027      	beq.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80060f0:	4b17      	ldr	r3, [pc, #92]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	091b      	lsrs	r3, r3, #4
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	3301      	adds	r3, #1
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006102:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006104:	4b12      	ldr	r3, [pc, #72]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800610e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8006116:	4b0e      	ldr	r3, [pc, #56]	@ (8006150 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8006122:	2311      	movs	r3, #17
 8006124:	617b      	str	r3, [r7, #20]
 8006126:	e001      	b.n	800612c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8006128:	2307      	movs	r3, #7
 800612a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	fb03 f202 	mul.w	r2, r3, r2
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	fbb2 f3f3 	udiv	r3, r2, r3
 800613a:	61fb      	str	r3, [r7, #28]
 800613c:	e000      	b.n	8006140 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800613e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8006140:	69fb      	ldr	r3, [r7, #28]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3724      	adds	r7, #36	@ 0x24
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40021000 	.word	0x40021000
 8006154:	001fff68 	.word	0x001fff68

08006158 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	2b02      	cmp	r3, #2
 800616a:	d904      	bls.n	8006176 <HAL_SAI_InitProtocol+0x1e>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	3b03      	subs	r3, #3
 8006170:	2b01      	cmp	r3, #1
 8006172:	d812      	bhi.n	800619a <HAL_SAI_InitProtocol+0x42>
 8006174:	e008      	b.n	8006188 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	68b9      	ldr	r1, [r7, #8]
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 faeb 	bl	8006758 <SAI_InitI2S>
 8006182:	4603      	mov	r3, r0
 8006184:	75fb      	strb	r3, [r7, #23]
      break;
 8006186:	e00b      	b.n	80061a0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	68b9      	ldr	r1, [r7, #8]
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fb94 	bl	80068bc <SAI_InitPCM>
 8006194:	4603      	mov	r3, r0
 8006196:	75fb      	strb	r3, [r7, #23]
      break;
 8006198:	e002      	b.n	80061a0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	75fb      	strb	r3, [r7, #23]
      break;
 800619e:	bf00      	nop
  }

  if (status == HAL_OK)
 80061a0:	7dfb      	ldrb	r3, [r7, #23]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d104      	bne.n	80061b0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f808 	bl	80061bc <HAL_SAI_Init>
 80061ac:	4603      	mov	r3, r0
 80061ae:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80061b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3718      	adds	r7, #24
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
	...

080061bc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b088      	sub	sp, #32
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e155      	b.n	800647a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fb fa92 	bl	800170c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fc21 	bl	8006a30 <SAI_Disable>
 80061ee:	4603      	mov	r3, r0
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d001      	beq.n	80061f8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e140      	b.n	800647a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d00c      	beq.n	8006222 <HAL_SAI_Init+0x66>
 8006208:	2b02      	cmp	r3, #2
 800620a:	d80d      	bhi.n	8006228 <HAL_SAI_Init+0x6c>
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <HAL_SAI_Init+0x5a>
 8006210:	2b01      	cmp	r3, #1
 8006212:	d003      	beq.n	800621c <HAL_SAI_Init+0x60>
 8006214:	e008      	b.n	8006228 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006216:	2300      	movs	r3, #0
 8006218:	61fb      	str	r3, [r7, #28]
      break;
 800621a:	e008      	b.n	800622e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800621c:	2310      	movs	r3, #16
 800621e:	61fb      	str	r3, [r7, #28]
      break;
 8006220:	e005      	b.n	800622e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006222:	2320      	movs	r3, #32
 8006224:	61fb      	str	r3, [r7, #28]
      break;
 8006226:	e002      	b.n	800622e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8006228:	2300      	movs	r3, #0
 800622a:	61fb      	str	r3, [r7, #28]
      break;
 800622c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	2b03      	cmp	r3, #3
 8006234:	d81d      	bhi.n	8006272 <HAL_SAI_Init+0xb6>
 8006236:	a201      	add	r2, pc, #4	@ (adr r2, 800623c <HAL_SAI_Init+0x80>)
 8006238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623c:	0800624d 	.word	0x0800624d
 8006240:	08006253 	.word	0x08006253
 8006244:	0800625b 	.word	0x0800625b
 8006248:	08006263 	.word	0x08006263
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800624c:	2300      	movs	r3, #0
 800624e:	617b      	str	r3, [r7, #20]
      break;
 8006250:	e012      	b.n	8006278 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8006252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006256:	617b      	str	r3, [r7, #20]
      break;
 8006258:	e00e      	b.n	8006278 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800625a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800625e:	617b      	str	r3, [r7, #20]
      break;
 8006260:	e00a      	b.n	8006278 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006262:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006266:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	f043 0301 	orr.w	r3, r3, #1
 800626e:	61fb      	str	r3, [r7, #28]
      break;
 8006270:	e002      	b.n	8006278 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
      break;
 8006276:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a81      	ldr	r2, [pc, #516]	@ (8006484 <HAL_SAI_Init+0x2c8>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d004      	beq.n	800628c <HAL_SAI_Init+0xd0>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a80      	ldr	r2, [pc, #512]	@ (8006488 <HAL_SAI_Init+0x2cc>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d103      	bne.n	8006294 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800628c:	4a7f      	ldr	r2, [pc, #508]	@ (800648c <HAL_SAI_Init+0x2d0>)
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	6013      	str	r3, [r2, #0]
 8006292:	e002      	b.n	800629a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006294:	4a7e      	ldr	r2, [pc, #504]	@ (8006490 <HAL_SAI_Init+0x2d4>)
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d041      	beq.n	8006326 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a77      	ldr	r2, [pc, #476]	@ (8006484 <HAL_SAI_Init+0x2c8>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_SAI_Init+0xfa>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a75      	ldr	r2, [pc, #468]	@ (8006488 <HAL_SAI_Init+0x2cc>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d105      	bne.n	80062c2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80062b6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80062ba:	f7fe ff1d 	bl	80050f8 <HAL_RCCEx_GetPeriphCLKFreq>
 80062be:	6138      	str	r0, [r7, #16]
 80062c0:	e004      	b.n	80062cc <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80062c2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80062c6:	f7fe ff17 	bl	80050f8 <HAL_RCCEx_GetPeriphCLKFreq>
 80062ca:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4613      	mov	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	461a      	mov	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	025b      	lsls	r3, r3, #9
 80062de:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4a6b      	ldr	r2, [pc, #428]	@ (8006494 <HAL_SAI_Init+0x2d8>)
 80062e8:	fba2 2303 	umull	r2, r3, r2, r3
 80062ec:	08da      	lsrs	r2, r3, #3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80062f2:	68f9      	ldr	r1, [r7, #12]
 80062f4:	4b67      	ldr	r3, [pc, #412]	@ (8006494 <HAL_SAI_Init+0x2d8>)
 80062f6:	fba3 2301 	umull	r2, r3, r3, r1
 80062fa:	08da      	lsrs	r2, r3, #3
 80062fc:	4613      	mov	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	1aca      	subs	r2, r1, r3
 8006306:	2a08      	cmp	r2, #8
 8006308:	d904      	bls.n	8006314 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006318:	2b04      	cmp	r3, #4
 800631a:	d104      	bne.n	8006326 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	085a      	lsrs	r2, r3, #1
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_SAI_Init+0x17a>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d109      	bne.n	800634a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633a:	2b01      	cmp	r3, #1
 800633c:	d101      	bne.n	8006342 <HAL_SAI_Init+0x186>
 800633e:	2300      	movs	r3, #0
 8006340:	e001      	b.n	8006346 <HAL_SAI_Init+0x18a>
 8006342:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006346:	61bb      	str	r3, [r7, #24]
 8006348:	e008      	b.n	800635c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634e:	2b01      	cmp	r3, #1
 8006350:	d102      	bne.n	8006358 <HAL_SAI_Init+0x19c>
 8006352:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006356:	e000      	b.n	800635a <HAL_SAI_Init+0x19e>
 8006358:	2300      	movs	r3, #0
 800635a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6819      	ldr	r1, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4b4c      	ldr	r3, [pc, #304]	@ (8006498 <HAL_SAI_Init+0x2dc>)
 8006368:	400b      	ands	r3, r1
 800636a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6819      	ldr	r1, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006380:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006386:	431a      	orrs	r2, r3
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8006394:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80063a0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	051b      	lsls	r3, r3, #20
 80063a8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6812      	ldr	r2, [r2, #0]
 80063bc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80063c0:	f023 030f 	bic.w	r3, r3, #15
 80063c4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	6859      	ldr	r1, [r3, #4]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	699a      	ldr	r2, [r3, #24]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d4:	431a      	orrs	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063da:	431a      	orrs	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6899      	ldr	r1, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	4b2b      	ldr	r3, [pc, #172]	@ (800649c <HAL_SAI_Init+0x2e0>)
 80063f0:	400b      	ands	r3, r1
 80063f2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6899      	ldr	r1, [r3, #8]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006404:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800640a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8006410:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006416:	3b01      	subs	r3, #1
 8006418:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800641a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	430a      	orrs	r2, r1
 8006422:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68d9      	ldr	r1, [r3, #12]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8006432:	400b      	ands	r3, r1
 8006434:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68d9      	ldr	r1, [r3, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006444:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800644a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800644c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006452:	3b01      	subs	r3, #1
 8006454:	021b      	lsls	r3, r3, #8
 8006456:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	430a      	orrs	r2, r1
 800645e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3720      	adds	r7, #32
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40015404 	.word	0x40015404
 8006488:	40015424 	.word	0x40015424
 800648c:	40015400 	.word	0x40015400
 8006490:	40015800 	.word	0x40015800
 8006494:	cccccccd 	.word	0xcccccccd
 8006498:	ff05c010 	.word	0xff05c010
 800649c:	fff88000 	.word	0xfff88000

080064a0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	4613      	mov	r3, r2
 80064ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80064ae:	f7fc f91b 	bl	80026e8 <HAL_GetTick>
 80064b2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_SAI_Transmit_DMA+0x20>
 80064ba:	88fb      	ldrh	r3, [r7, #6]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e093      	b.n	80065ec <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	f040 808c 	bne.w	80065ea <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d101      	bne.n	80064e0 <HAL_SAI_Transmit_DMA+0x40>
 80064dc:	2302      	movs	r3, #2
 80064de:	e085      	b.n	80065ec <HAL_SAI_Transmit_DMA+0x14c>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	88fa      	ldrh	r2, [r7, #6]
 80064f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	88fa      	ldrh	r2, [r7, #6]
 80064fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2212      	movs	r2, #18
 800650a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006512:	4a38      	ldr	r2, [pc, #224]	@ (80065f4 <HAL_SAI_Transmit_DMA+0x154>)
 8006514:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800651a:	4a37      	ldr	r2, [pc, #220]	@ (80065f8 <HAL_SAI_Transmit_DMA+0x158>)
 800651c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006522:	4a36      	ldr	r2, [pc, #216]	@ (80065fc <HAL_SAI_Transmit_DMA+0x15c>)
 8006524:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800652a:	2200      	movs	r2, #0
 800652c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006536:	4619      	mov	r1, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	331c      	adds	r3, #28
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006546:	f7fc fa99 	bl	8002a7c <HAL_DMA_Start_IT>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d005      	beq.n	800655c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e047      	b.n	80065ec <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800655c:	2100      	movs	r1, #0
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 fa2e 	bl	80069c0 <SAI_InterruptFlag>
 8006564:	4601      	mov	r1, r0
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	430a      	orrs	r2, r1
 8006572:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006582:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006584:	e015      	b.n	80065b2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006586:	f7fc f8af 	bl	80026e8 <HAL_GetTick>
 800658a:	4602      	mov	r2, r0
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	1ad3      	subs	r3, r2, r3
 8006590:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006594:	d90d      	bls.n	80065b2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800659c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e01c      	b.n	80065ec <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0e2      	beq.n	8006586 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d107      	bne.n	80065de <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80065dc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e000      	b.n	80065ec <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
  }
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	08006b03 	.word	0x08006b03
 80065f8:	08006aa5 	.word	0x08006aa5
 80065fc:	08006b99 	.word	0x08006b99

08006600 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	4613      	mov	r3, r2
 800660c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d002      	beq.n	800661a <HAL_SAI_Receive_DMA+0x1a>
 8006614:	88fb      	ldrh	r3, [r7, #6]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e074      	b.n	8006708 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b01      	cmp	r3, #1
 8006628:	d16d      	bne.n	8006706 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_SAI_Receive_DMA+0x38>
 8006634:	2302      	movs	r3, #2
 8006636:	e067      	b.n	8006708 <HAL_SAI_Receive_DMA+0x108>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	88fa      	ldrh	r2, [r7, #6]
 800664a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	88fa      	ldrh	r2, [r7, #6]
 8006652:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2222      	movs	r2, #34	@ 0x22
 8006662:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666a:	4a29      	ldr	r2, [pc, #164]	@ (8006710 <HAL_SAI_Receive_DMA+0x110>)
 800666c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006672:	4a28      	ldr	r2, [pc, #160]	@ (8006714 <HAL_SAI_Receive_DMA+0x114>)
 8006674:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800667a:	4a27      	ldr	r2, [pc, #156]	@ (8006718 <HAL_SAI_Receive_DMA+0x118>)
 800667c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006682:	2200      	movs	r2, #0
 8006684:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	331c      	adds	r3, #28
 8006690:	4619      	mov	r1, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006696:	461a      	mov	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800669e:	f7fc f9ed 	bl	8002a7c <HAL_DMA_Start_IT>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d005      	beq.n	80066b4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e029      	b.n	8006708 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80066b4:	2100      	movs	r1, #0
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 f982 	bl	80069c0 <SAI_InterruptFlag>
 80066bc:	4601      	mov	r1, r0
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	691a      	ldr	r2, [r3, #16]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80066da:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d107      	bne.n	80066fa <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80066f8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	e000      	b.n	8006708 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
  }
}
 8006708:	4618      	mov	r0, r3
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	08006b7d 	.word	0x08006b7d
 8006714:	08006b1f 	.word	0x08006b1f
 8006718:	08006b99 	.word	0x08006b99

0800671c <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006758:	b480      	push	{r7}
 800675a:	b087      	sub	sp, #28
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
 8006764:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006766:	2300      	movs	r3, #0
 8006768:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <SAI_InitI2S+0x2e>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	2b02      	cmp	r3, #2
 8006784:	d103      	bne.n	800678e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800678c:	e002      	b.n	8006794 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800679a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80067a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d001      	beq.n	80067be <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e077      	b.n	80068ae <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d107      	bne.n	80067d4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80067d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80067d2:	e006      	b.n	80067e2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80067da:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d84f      	bhi.n	8006888 <SAI_InitI2S+0x130>
 80067e8:	a201      	add	r2, pc, #4	@ (adr r2, 80067f0 <SAI_InitI2S+0x98>)
 80067ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ee:	bf00      	nop
 80067f0:	08006801 	.word	0x08006801
 80067f4:	08006823 	.word	0x08006823
 80067f8:	08006845 	.word	0x08006845
 80067fc:	08006867 	.word	0x08006867
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2280      	movs	r2, #128	@ 0x80
 8006804:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	085b      	lsrs	r3, r3, #1
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	085b      	lsrs	r3, r3, #1
 8006814:	011a      	lsls	r2, r3, #4
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2240      	movs	r2, #64	@ 0x40
 800681e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006820:	e035      	b.n	800688e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2280      	movs	r2, #128	@ 0x80
 8006826:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	085b      	lsrs	r3, r3, #1
 800682c:	019a      	lsls	r2, r3, #6
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	085b      	lsrs	r3, r3, #1
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2280      	movs	r2, #128	@ 0x80
 8006840:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006842:	e024      	b.n	800688e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	22c0      	movs	r2, #192	@ 0xc0
 8006848:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	085b      	lsrs	r3, r3, #1
 800684e:	019a      	lsls	r2, r3, #6
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	085b      	lsrs	r3, r3, #1
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2280      	movs	r2, #128	@ 0x80
 8006862:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006864:	e013      	b.n	800688e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	22e0      	movs	r2, #224	@ 0xe0
 800686a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	085b      	lsrs	r3, r3, #1
 8006870:	019a      	lsls	r2, r3, #6
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	085b      	lsrs	r3, r3, #1
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2280      	movs	r2, #128	@ 0x80
 8006884:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006886:	e002      	b.n	800688e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	75fb      	strb	r3, [r7, #23]
      break;
 800688c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	2b02      	cmp	r3, #2
 8006892:	d10b      	bne.n	80068ac <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d102      	bne.n	80068a0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2210      	movs	r2, #16
 800689e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d102      	bne.n	80068ac <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2208      	movs	r2, #8
 80068aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80068ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	371c      	adds	r7, #28
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop

080068bc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
 80068c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068ca:	2300      	movs	r3, #0
 80068cc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d003      	beq.n	80068ea <SAI_InitPCM+0x2e>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d103      	bne.n	80068f2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2201      	movs	r2, #1
 80068ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80068f0:	e002      	b.n	80068f8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2200      	movs	r2, #0
 80068f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006904:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800690c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006920:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	2b04      	cmp	r3, #4
 8006926:	d103      	bne.n	8006930 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	645a      	str	r2, [r3, #68]	@ 0x44
 800692e:	e002      	b.n	8006936 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	220d      	movs	r2, #13
 8006934:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b03      	cmp	r3, #3
 800693a:	d837      	bhi.n	80069ac <SAI_InitPCM+0xf0>
 800693c:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <SAI_InitPCM+0x88>)
 800693e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006942:	bf00      	nop
 8006944:	08006955 	.word	0x08006955
 8006948:	0800696b 	.word	0x0800696b
 800694c:	08006981 	.word	0x08006981
 8006950:	08006997 	.word	0x08006997
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2280      	movs	r2, #128	@ 0x80
 8006958:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	011a      	lsls	r2, r3, #4
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2240      	movs	r2, #64	@ 0x40
 8006966:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006968:	e023      	b.n	80069b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2280      	movs	r2, #128	@ 0x80
 800696e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2280      	movs	r2, #128	@ 0x80
 800697c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800697e:	e018      	b.n	80069b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	22c0      	movs	r2, #192	@ 0xc0
 8006984:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2280      	movs	r2, #128	@ 0x80
 8006992:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006994:	e00d      	b.n	80069b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	22e0      	movs	r2, #224	@ 0xe0
 800699a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2280      	movs	r2, #128	@ 0x80
 80069a8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80069aa:	e002      	b.n	80069b2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	75fb      	strb	r3, [r7, #23]
      break;
 80069b0:	bf00      	nop
  }

  return status;
 80069b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80069d0:	78fb      	ldrb	r3, [r7, #3]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d103      	bne.n	80069de <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f043 0308 	orr.w	r3, r3, #8
 80069dc:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e2:	2b08      	cmp	r3, #8
 80069e4:	d10b      	bne.n	80069fe <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80069ea:	2b03      	cmp	r3, #3
 80069ec:	d003      	beq.n	80069f6 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d103      	bne.n	80069fe <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f043 0310 	orr.w	r3, r3, #16
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	d003      	beq.n	8006a0e <SAI_InterruptFlag+0x4e>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d104      	bne.n	8006a18 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	e003      	b.n	8006a20 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f043 0304 	orr.w	r3, r3, #4
 8006a1e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006a20:	68fb      	ldr	r3, [r7, #12]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006a38:	4b18      	ldr	r3, [pc, #96]	@ (8006a9c <SAI_Disable+0x6c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a18      	ldr	r2, [pc, #96]	@ (8006aa0 <SAI_Disable+0x70>)
 8006a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a42:	0b1b      	lsrs	r3, r3, #12
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006a5a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	72fb      	strb	r3, [r7, #11]
      break;
 8006a76:	e009      	b.n	8006a8c <SAI_Disable+0x5c>
    }
    count--;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1e7      	bne.n	8006a5c <SAI_Disable+0x2c>

  return status;
 8006a8c:	7afb      	ldrb	r3, [r7, #11]
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3714      	adds	r7, #20
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	2000000c 	.word	0x2000000c
 8006aa0:	95cbec1b 	.word	0x95cbec1b

08006aa4 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	69db      	ldr	r3, [r3, #28]
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d01c      	beq.n	8006af4 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006ad0:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff ff73 	bl	80069c0 <SAI_InterruptFlag>
 8006ada:	4603      	mov	r3, r0
 8006adc:	43d9      	mvns	r1, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	691a      	ldr	r2, [r3, #16]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	400a      	ands	r2, r1
 8006aea:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f7ff fe11 	bl	800671c <HAL_SAI_TxCpltCallback>
#endif
}
 8006afa:	bf00      	nop
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b084      	sub	sp, #16
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f7ff fe0d 	bl	8006730 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006b16:	bf00      	nop
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b084      	sub	sp, #16
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2a:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	2b20      	cmp	r3, #32
 8006b32:	d01c      	beq.n	8006b6e <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006b42:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f7ff ff36 	bl	80069c0 <SAI_InterruptFlag>
 8006b54:	4603      	mov	r3, r0
 8006b56:	43d9      	mvns	r1, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	691a      	ldr	r2, [r3, #16]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	400a      	ands	r2, r1
 8006b64:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f7fa fc60 	bl	8001434 <HAL_SAI_RxCpltCallback>
#endif
}
 8006b74:	bf00      	nop
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b88:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f7fa fc3c 	bl	8001408 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006b90:	bf00      	nop
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006bc4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f7ff ff32 	bl	8006a30 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f7ff fdb1 	bl	8006744 <HAL_SAI_ErrorCallback>
#endif
}
 8006be2:	bf00      	nop
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e095      	b.n	8006d28 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d108      	bne.n	8006c16 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c0c:	d009      	beq.n	8006c22 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	61da      	str	r2, [r3, #28]
 8006c14:	e005      	b.n	8006c22 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d106      	bne.n	8006c42 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7fb fa5b 	bl	80020f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2202      	movs	r2, #2
 8006c46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c58:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c62:	d902      	bls.n	8006c6a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c64:	2300      	movs	r3, #0
 8006c66:	60fb      	str	r3, [r7, #12]
 8006c68:	e002      	b.n	8006c70 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c6e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006c78:	d007      	beq.n	8006c8a <HAL_SPI_Init+0xa0>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c82:	d002      	beq.n	8006c8a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	f003 0302 	and.w	r3, r3, #2
 8006ca4:	431a      	orrs	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	695b      	ldr	r3, [r3, #20]
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	431a      	orrs	r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cb8:	431a      	orrs	r2, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	69db      	ldr	r3, [r3, #28]
 8006cbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cc2:	431a      	orrs	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ccc:	ea42 0103 	orr.w	r1, r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	0c1b      	lsrs	r3, r3, #16
 8006ce6:	f003 0204 	and.w	r2, r3, #4
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cee:	f003 0310 	and.w	r3, r3, #16
 8006cf2:	431a      	orrs	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cf8:	f003 0308 	and.w	r3, r3, #8
 8006cfc:	431a      	orrs	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006d06:	ea42 0103 	orr.w	r1, r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b088      	sub	sp, #32
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	603b      	str	r3, [r7, #0]
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d40:	f7fb fcd2 	bl	80026e8 <HAL_GetTick>
 8006d44:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006d46:	88fb      	ldrh	r3, [r7, #6]
 8006d48:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d001      	beq.n	8006d5a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006d56:	2302      	movs	r3, #2
 8006d58:	e15c      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d002      	beq.n	8006d66 <HAL_SPI_Transmit+0x36>
 8006d60:	88fb      	ldrh	r3, [r7, #6]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e154      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d101      	bne.n	8006d78 <HAL_SPI_Transmit+0x48>
 8006d74:	2302      	movs	r3, #2
 8006d76:	e14d      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2203      	movs	r2, #3
 8006d84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	68ba      	ldr	r2, [r7, #8]
 8006d92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	88fa      	ldrh	r2, [r7, #6]
 8006d98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	88fa      	ldrh	r2, [r7, #6]
 8006d9e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dca:	d10f      	bne.n	8006dec <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dda:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006df6:	2b40      	cmp	r3, #64	@ 0x40
 8006df8:	d007      	beq.n	8006e0a <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e12:	d952      	bls.n	8006eba <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <HAL_SPI_Transmit+0xf2>
 8006e1c:	8b7b      	ldrh	r3, [r7, #26]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d145      	bne.n	8006eae <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e26:	881a      	ldrh	r2, [r3, #0]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e32:	1c9a      	adds	r2, r3, #2
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	b29a      	uxth	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e46:	e032      	b.n	8006eae <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d112      	bne.n	8006e7c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5a:	881a      	ldrh	r2, [r3, #0]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	1c9a      	adds	r2, r3, #2
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	3b01      	subs	r3, #1
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e7a:	e018      	b.n	8006eae <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e7c:	f7fb fc34 	bl	80026e8 <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d803      	bhi.n	8006e94 <HAL_SPI_Transmit+0x164>
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e92:	d102      	bne.n	8006e9a <HAL_SPI_Transmit+0x16a>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d109      	bne.n	8006eae <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e0b2      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1c7      	bne.n	8006e48 <HAL_SPI_Transmit+0x118>
 8006eb8:	e083      	b.n	8006fc2 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <HAL_SPI_Transmit+0x198>
 8006ec2:	8b7b      	ldrh	r3, [r7, #26]
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d177      	bne.n	8006fb8 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d912      	bls.n	8006ef8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed6:	881a      	ldrh	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee2:	1c9a      	adds	r2, r3, #2
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	3b02      	subs	r3, #2
 8006ef0:	b29a      	uxth	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ef6:	e05f      	b.n	8006fb8 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	330c      	adds	r3, #12
 8006f02:	7812      	ldrb	r2, [r2, #0]
 8006f04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006f1e:	e04b      	b.n	8006fb8 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d12b      	bne.n	8006f86 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d912      	bls.n	8006f5e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3c:	881a      	ldrh	r2, [r3, #0]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f48:	1c9a      	adds	r2, r3, #2
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	3b02      	subs	r3, #2
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f5c:	e02c      	b.n	8006fb8 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	330c      	adds	r3, #12
 8006f68:	7812      	ldrb	r2, [r2, #0]
 8006f6a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f84:	e018      	b.n	8006fb8 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f86:	f7fb fbaf 	bl	80026e8 <HAL_GetTick>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d803      	bhi.n	8006f9e <HAL_SPI_Transmit+0x26e>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9c:	d102      	bne.n	8006fa4 <HAL_SPI_Transmit+0x274>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d109      	bne.n	8006fb8 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e02d      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1ae      	bne.n	8006f20 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	6839      	ldr	r1, [r7, #0]
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 fb66 	bl	8007698 <SPI_EndRxTxTransaction>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10a      	bne.n	8006ff6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	617b      	str	r3, [r7, #20]
 8006ff4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800700a:	2b00      	cmp	r3, #0
 800700c:	d001      	beq.n	8007012 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e000      	b.n	8007014 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007012:	2300      	movs	r3, #0
  }
}
 8007014:	4618      	mov	r0, r3
 8007016:	3720      	adds	r7, #32
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b08a      	sub	sp, #40	@ 0x28
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800702a:	2301      	movs	r3, #1
 800702c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800702e:	f7fb fb5b 	bl	80026e8 <HAL_GetTick>
 8007032:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800703a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007042:	887b      	ldrh	r3, [r7, #2]
 8007044:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007046:	887b      	ldrh	r3, [r7, #2]
 8007048:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800704a:	7ffb      	ldrb	r3, [r7, #31]
 800704c:	2b01      	cmp	r3, #1
 800704e:	d00c      	beq.n	800706a <HAL_SPI_TransmitReceive+0x4e>
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007056:	d106      	bne.n	8007066 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d102      	bne.n	8007066 <HAL_SPI_TransmitReceive+0x4a>
 8007060:	7ffb      	ldrb	r3, [r7, #31]
 8007062:	2b04      	cmp	r3, #4
 8007064:	d001      	beq.n	800706a <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007066:	2302      	movs	r3, #2
 8007068:	e1f3      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d005      	beq.n	800707c <HAL_SPI_TransmitReceive+0x60>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d002      	beq.n	800707c <HAL_SPI_TransmitReceive+0x60>
 8007076:	887b      	ldrh	r3, [r7, #2]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e1e8      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007086:	2b01      	cmp	r3, #1
 8007088:	d101      	bne.n	800708e <HAL_SPI_TransmitReceive+0x72>
 800708a:	2302      	movs	r3, #2
 800708c:	e1e1      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b04      	cmp	r3, #4
 80070a0:	d003      	beq.n	80070aa <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2205      	movs	r2, #5
 80070a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	887a      	ldrh	r2, [r7, #2]
 80070ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	887a      	ldrh	r2, [r7, #2]
 80070c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	887a      	ldrh	r2, [r7, #2]
 80070d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	887a      	ldrh	r2, [r7, #2]
 80070d6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2200      	movs	r2, #0
 80070e2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070ec:	d802      	bhi.n	80070f4 <HAL_SPI_TransmitReceive+0xd8>
 80070ee:	8abb      	ldrh	r3, [r7, #20]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d908      	bls.n	8007106 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685a      	ldr	r2, [r3, #4]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007102:	605a      	str	r2, [r3, #4]
 8007104:	e007      	b.n	8007116 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007114:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007120:	2b40      	cmp	r3, #64	@ 0x40
 8007122:	d007      	beq.n	8007134 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800713c:	f240 8083 	bls.w	8007246 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d002      	beq.n	800714e <HAL_SPI_TransmitReceive+0x132>
 8007148:	8afb      	ldrh	r3, [r7, #22]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d16f      	bne.n	800722e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007152:	881a      	ldrh	r2, [r3, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	1c9a      	adds	r2, r3, #2
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007168:	b29b      	uxth	r3, r3
 800716a:	3b01      	subs	r3, #1
 800716c:	b29a      	uxth	r2, r3
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007172:	e05c      	b.n	800722e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b02      	cmp	r3, #2
 8007180:	d11b      	bne.n	80071ba <HAL_SPI_TransmitReceive+0x19e>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007186:	b29b      	uxth	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d016      	beq.n	80071ba <HAL_SPI_TransmitReceive+0x19e>
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	2b01      	cmp	r3, #1
 8007190:	d113      	bne.n	80071ba <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007196:	881a      	ldrh	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a2:	1c9a      	adds	r2, r3, #2
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	3b01      	subs	r3, #1
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f003 0301 	and.w	r3, r3, #1
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d11c      	bne.n	8007202 <HAL_SPI_TransmitReceive+0x1e6>
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d016      	beq.n	8007202 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68da      	ldr	r2, [r3, #12]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	b292      	uxth	r2, r2
 80071e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e6:	1c9a      	adds	r2, r3, #2
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	3b01      	subs	r3, #1
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071fe:	2301      	movs	r3, #1
 8007200:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007202:	f7fb fa71 	bl	80026e8 <HAL_GetTick>
 8007206:	4602      	mov	r2, r0
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	1ad3      	subs	r3, r2, r3
 800720c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800720e:	429a      	cmp	r2, r3
 8007210:	d80d      	bhi.n	800722e <HAL_SPI_TransmitReceive+0x212>
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007218:	d009      	beq.n	800722e <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e111      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007232:	b29b      	uxth	r3, r3
 8007234:	2b00      	cmp	r3, #0
 8007236:	d19d      	bne.n	8007174 <HAL_SPI_TransmitReceive+0x158>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800723e:	b29b      	uxth	r3, r3
 8007240:	2b00      	cmp	r3, #0
 8007242:	d197      	bne.n	8007174 <HAL_SPI_TransmitReceive+0x158>
 8007244:	e0e5      	b.n	8007412 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <HAL_SPI_TransmitReceive+0x23a>
 800724e:	8afb      	ldrh	r3, [r7, #22]
 8007250:	2b01      	cmp	r3, #1
 8007252:	f040 80d1 	bne.w	80073f8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800725a:	b29b      	uxth	r3, r3
 800725c:	2b01      	cmp	r3, #1
 800725e:	d912      	bls.n	8007286 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007264:	881a      	ldrh	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007270:	1c9a      	adds	r2, r3, #2
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800727a:	b29b      	uxth	r3, r3
 800727c:	3b02      	subs	r3, #2
 800727e:	b29a      	uxth	r2, r3
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007284:	e0b8      	b.n	80073f8 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	330c      	adds	r3, #12
 8007290:	7812      	ldrb	r2, [r2, #0]
 8007292:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	1c5a      	adds	r2, r3, #1
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	3b01      	subs	r3, #1
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072ac:	e0a4      	b.n	80073f8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 0302 	and.w	r3, r3, #2
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d134      	bne.n	8007326 <HAL_SPI_TransmitReceive+0x30a>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d02f      	beq.n	8007326 <HAL_SPI_TransmitReceive+0x30a>
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d12c      	bne.n	8007326 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d912      	bls.n	80072fc <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	881a      	ldrh	r2, [r3, #0]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e6:	1c9a      	adds	r2, r3, #2
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	3b02      	subs	r3, #2
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072fa:	e012      	b.n	8007322 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	330c      	adds	r3, #12
 8007306:	7812      	ldrb	r2, [r2, #0]
 8007308:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800730e:	1c5a      	adds	r2, r3, #1
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007318:	b29b      	uxth	r3, r3
 800731a:	3b01      	subs	r3, #1
 800731c:	b29a      	uxth	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007322:	2300      	movs	r3, #0
 8007324:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 0301 	and.w	r3, r3, #1
 8007330:	2b01      	cmp	r3, #1
 8007332:	d148      	bne.n	80073c6 <HAL_SPI_TransmitReceive+0x3aa>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800733a:	b29b      	uxth	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	d042      	beq.n	80073c6 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007346:	b29b      	uxth	r3, r3
 8007348:	2b01      	cmp	r3, #1
 800734a:	d923      	bls.n	8007394 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68da      	ldr	r2, [r3, #12]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007356:	b292      	uxth	r2, r2
 8007358:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735e:	1c9a      	adds	r2, r3, #2
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800736a:	b29b      	uxth	r3, r3
 800736c:	3b02      	subs	r3, #2
 800736e:	b29a      	uxth	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800737c:	b29b      	uxth	r3, r3
 800737e:	2b01      	cmp	r3, #1
 8007380:	d81f      	bhi.n	80073c2 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007390:	605a      	str	r2, [r3, #4]
 8007392:	e016      	b.n	80073c2 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f103 020c 	add.w	r2, r3, #12
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a0:	7812      	ldrb	r2, [r2, #0]
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	1c5a      	adds	r2, r3, #1
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	3b01      	subs	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073c2:	2301      	movs	r3, #1
 80073c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80073c6:	f7fb f98f 	bl	80026e8 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	6a3b      	ldr	r3, [r7, #32]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d803      	bhi.n	80073de <HAL_SPI_TransmitReceive+0x3c2>
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073dc:	d102      	bne.n	80073e4 <HAL_SPI_TransmitReceive+0x3c8>
 80073de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d109      	bne.n	80073f8 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e02c      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f47f af55 	bne.w	80072ae <HAL_SPI_TransmitReceive+0x292>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b00      	cmp	r3, #0
 800740e:	f47f af4e 	bne.w	80072ae <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007412:	6a3a      	ldr	r2, [r7, #32]
 8007414:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f000 f93e 	bl	8007698 <SPI_EndRxTxTransaction>
 800741c:	4603      	mov	r3, r0
 800741e:	2b00      	cmp	r3, #0
 8007420:	d008      	beq.n	8007434 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2220      	movs	r2, #32
 8007426:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e00e      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007448:	2b00      	cmp	r3, #0
 800744a:	d001      	beq.n	8007450 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007450:	2300      	movs	r3, #0
  }
}
 8007452:	4618      	mov	r0, r3
 8007454:	3728      	adds	r7, #40	@ 0x28
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
	...

0800745c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b088      	sub	sp, #32
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	603b      	str	r3, [r7, #0]
 8007468:	4613      	mov	r3, r2
 800746a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800746c:	f7fb f93c 	bl	80026e8 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	1a9b      	subs	r3, r3, r2
 8007476:	683a      	ldr	r2, [r7, #0]
 8007478:	4413      	add	r3, r2
 800747a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800747c:	f7fb f934 	bl	80026e8 <HAL_GetTick>
 8007480:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007482:	4b39      	ldr	r3, [pc, #228]	@ (8007568 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	015b      	lsls	r3, r3, #5
 8007488:	0d1b      	lsrs	r3, r3, #20
 800748a:	69fa      	ldr	r2, [r7, #28]
 800748c:	fb02 f303 	mul.w	r3, r2, r3
 8007490:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007492:	e054      	b.n	800753e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749a:	d050      	beq.n	800753e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800749c:	f7fb f924 	bl	80026e8 <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	69fa      	ldr	r2, [r7, #28]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d902      	bls.n	80074b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d13d      	bne.n	800752e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80074c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074ca:	d111      	bne.n	80074f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074d4:	d004      	beq.n	80074e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074de:	d107      	bne.n	80074f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f8:	d10f      	bne.n	800751a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007508:	601a      	str	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007518:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e017      	b.n	800755e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	3b01      	subs	r3, #1
 800753c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	689a      	ldr	r2, [r3, #8]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	4013      	ands	r3, r2
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	429a      	cmp	r2, r3
 800754c:	bf0c      	ite	eq
 800754e:	2301      	moveq	r3, #1
 8007550:	2300      	movne	r3, #0
 8007552:	b2db      	uxtb	r3, r3
 8007554:	461a      	mov	r2, r3
 8007556:	79fb      	ldrb	r3, [r7, #7]
 8007558:	429a      	cmp	r2, r3
 800755a:	d19b      	bne.n	8007494 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3720      	adds	r7, #32
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	2000000c 	.word	0x2000000c

0800756c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08a      	sub	sp, #40	@ 0x28
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
 8007578:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800757a:	2300      	movs	r3, #0
 800757c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800757e:	f7fb f8b3 	bl	80026e8 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007586:	1a9b      	subs	r3, r3, r2
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	4413      	add	r3, r2
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800758e:	f7fb f8ab 	bl	80026e8 <HAL_GetTick>
 8007592:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	330c      	adds	r3, #12
 800759a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800759c:	4b3d      	ldr	r3, [pc, #244]	@ (8007694 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	4613      	mov	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	00da      	lsls	r2, r3, #3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	0d1b      	lsrs	r3, r3, #20
 80075ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ae:	fb02 f303 	mul.w	r3, r2, r3
 80075b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80075b4:	e060      	b.n	8007678 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80075bc:	d107      	bne.n	80075ce <SPI_WaitFifoStateUntilTimeout+0x62>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d104      	bne.n	80075ce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80075cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d4:	d050      	beq.n	8007678 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075d6:	f7fb f887 	bl	80026e8 <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	6a3b      	ldr	r3, [r7, #32]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d902      	bls.n	80075ec <SPI_WaitFifoStateUntilTimeout+0x80>
 80075e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d13d      	bne.n	8007668 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685a      	ldr	r2, [r3, #4]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007604:	d111      	bne.n	800762a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800760e:	d004      	beq.n	800761a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007618:	d107      	bne.n	800762a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007628:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007632:	d10f      	bne.n	8007654 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007652:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	e010      	b.n	800768a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800766e:	2300      	movs	r3, #0
 8007670:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	3b01      	subs	r3, #1
 8007676:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689a      	ldr	r2, [r3, #8]
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	4013      	ands	r3, r2
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	429a      	cmp	r2, r3
 8007686:	d196      	bne.n	80075b6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	3728      	adds	r7, #40	@ 0x28
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	2000000c 	.word	0x2000000c

08007698 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f7ff ff5b 	bl	800756c <SPI_WaitFifoStateUntilTimeout>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d007      	beq.n	80076cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c0:	f043 0220 	orr.w	r2, r3, #32
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	e027      	b.n	800771c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	2200      	movs	r2, #0
 80076d4:	2180      	movs	r1, #128	@ 0x80
 80076d6:	68f8      	ldr	r0, [r7, #12]
 80076d8:	f7ff fec0 	bl	800745c <SPI_WaitFlagStateUntilTimeout>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d007      	beq.n	80076f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076e6:	f043 0220 	orr.w	r2, r3, #32
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e014      	b.n	800771c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	2200      	movs	r2, #0
 80076fa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f7ff ff34 	bl	800756c <SPI_WaitFifoStateUntilTimeout>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d007      	beq.n	800771a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800770e:	f043 0220 	orr.w	r2, r3, #32
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e000      	b.n	800771c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e049      	b.n	80077ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b00      	cmp	r3, #0
 8007740:	d106      	bne.n	8007750 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f841 	bl	80077d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2202      	movs	r2, #2
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3304      	adds	r3, #4
 8007760:	4619      	mov	r1, r3
 8007762:	4610      	mov	r0, r2
 8007764:	f000 f9e0 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3708      	adds	r7, #8
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80077d2:	b480      	push	{r7}
 80077d4:	b083      	sub	sp, #12
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80077da:	bf00      	nop
 80077dc:	370c      	adds	r7, #12
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr
	...

080077e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d001      	beq.n	8007800 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e04f      	b.n	80078a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f042 0201 	orr.w	r2, r2, #1
 8007816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a23      	ldr	r2, [pc, #140]	@ (80078ac <HAL_TIM_Base_Start_IT+0xc4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d01d      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800782a:	d018      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a1f      	ldr	r2, [pc, #124]	@ (80078b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d013      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a1e      	ldr	r2, [pc, #120]	@ (80078b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d00e      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a1c      	ldr	r2, [pc, #112]	@ (80078b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d009      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a1b      	ldr	r2, [pc, #108]	@ (80078bc <HAL_TIM_Base_Start_IT+0xd4>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d004      	beq.n	800785e <HAL_TIM_Base_Start_IT+0x76>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a19      	ldr	r2, [pc, #100]	@ (80078c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d115      	bne.n	800788a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	689a      	ldr	r2, [r3, #8]
 8007864:	4b17      	ldr	r3, [pc, #92]	@ (80078c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007866:	4013      	ands	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b06      	cmp	r3, #6
 800786e:	d015      	beq.n	800789c <HAL_TIM_Base_Start_IT+0xb4>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007876:	d011      	beq.n	800789c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f042 0201 	orr.w	r2, r2, #1
 8007886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007888:	e008      	b.n	800789c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f042 0201 	orr.w	r2, r2, #1
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	e000      	b.n	800789e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	40012c00 	.word	0x40012c00
 80078b0:	40000400 	.word	0x40000400
 80078b4:	40000800 	.word	0x40000800
 80078b8:	40000c00 	.word	0x40000c00
 80078bc:	40013400 	.word	0x40013400
 80078c0:	40014000 	.word	0x40014000
 80078c4:	00010007 	.word	0x00010007

080078c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	f003 0302 	and.w	r3, r3, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d020      	beq.n	800792c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f003 0302 	and.w	r3, r3, #2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d01b      	beq.n	800792c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f06f 0202 	mvn.w	r2, #2
 80078fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	f003 0303 	and.w	r3, r3, #3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d003      	beq.n	800791a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f8e9 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 8007918:	e005      	b.n	8007926 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f8db 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f8ec 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f003 0304 	and.w	r3, r3, #4
 8007932:	2b00      	cmp	r3, #0
 8007934:	d020      	beq.n	8007978 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f003 0304 	and.w	r3, r3, #4
 800793c:	2b00      	cmp	r3, #0
 800793e:	d01b      	beq.n	8007978 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f06f 0204 	mvn.w	r2, #4
 8007948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2202      	movs	r2, #2
 800794e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800795a:	2b00      	cmp	r3, #0
 800795c:	d003      	beq.n	8007966 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f8c3 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 8007964:	e005      	b.n	8007972 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f8b5 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 f8c6 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	2b00      	cmp	r3, #0
 8007980:	d020      	beq.n	80079c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f003 0308 	and.w	r3, r3, #8
 8007988:	2b00      	cmp	r3, #0
 800798a:	d01b      	beq.n	80079c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f06f 0208 	mvn.w	r2, #8
 8007994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2204      	movs	r2, #4
 800799a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	f003 0303 	and.w	r3, r3, #3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d003      	beq.n	80079b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f89d 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 80079b0:	e005      	b.n	80079be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f88f 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f8a0 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f003 0310 	and.w	r3, r3, #16
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d020      	beq.n	8007a10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f003 0310 	and.w	r3, r3, #16
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d01b      	beq.n	8007a10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0210 	mvn.w	r2, #16
 80079e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2208      	movs	r2, #8
 80079e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f877 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 80079fc:	e005      	b.n	8007a0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f869 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f87a 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00c      	beq.n	8007a34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d007      	beq.n	8007a34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f06f 0201 	mvn.w	r2, #1
 8007a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7f9 fdf4 	bl	800161c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d104      	bne.n	8007a48 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00c      	beq.n	8007a62 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d007      	beq.n	8007a62 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 f913 	bl	8007c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00c      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d007      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 f90b 	bl	8007c9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00c      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d007      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f834 	bl	8007b12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f003 0320 	and.w	r3, r3, #32
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00c      	beq.n	8007ace <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f003 0320 	and.w	r3, r3, #32
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d007      	beq.n	8007ace <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f06f 0220 	mvn.w	r2, #32
 8007ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f8d3 	bl	8007c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ace:	bf00      	nop
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b083      	sub	sp, #12
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ade:	bf00      	nop
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b06:	bf00      	nop
 8007b08:	370c      	adds	r7, #12
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
	...

08007b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a46      	ldr	r2, [pc, #280]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d013      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b46:	d00f      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a43      	ldr	r2, [pc, #268]	@ (8007c58 <TIM_Base_SetConfig+0x130>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00b      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a42      	ldr	r2, [pc, #264]	@ (8007c5c <TIM_Base_SetConfig+0x134>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d007      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a41      	ldr	r2, [pc, #260]	@ (8007c60 <TIM_Base_SetConfig+0x138>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d003      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a40      	ldr	r2, [pc, #256]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d108      	bne.n	8007b7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a35      	ldr	r2, [pc, #212]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d01f      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b88:	d01b      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a32      	ldr	r2, [pc, #200]	@ (8007c58 <TIM_Base_SetConfig+0x130>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d017      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a31      	ldr	r2, [pc, #196]	@ (8007c5c <TIM_Base_SetConfig+0x134>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d013      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a30      	ldr	r2, [pc, #192]	@ (8007c60 <TIM_Base_SetConfig+0x138>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d00f      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00b      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a2e      	ldr	r2, [pc, #184]	@ (8007c68 <TIM_Base_SetConfig+0x140>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d007      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8007c6c <TIM_Base_SetConfig+0x144>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d003      	beq.n	8007bc2 <TIM_Base_SetConfig+0x9a>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8007c70 <TIM_Base_SetConfig+0x148>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d108      	bne.n	8007bd4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a16      	ldr	r2, [pc, #88]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d00f      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a18      	ldr	r2, [pc, #96]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d00b      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a17      	ldr	r2, [pc, #92]	@ (8007c68 <TIM_Base_SetConfig+0x140>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d007      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a16      	ldr	r2, [pc, #88]	@ (8007c6c <TIM_Base_SetConfig+0x144>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d003      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a15      	ldr	r2, [pc, #84]	@ (8007c70 <TIM_Base_SetConfig+0x148>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d103      	bne.n	8007c28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	691a      	ldr	r2, [r3, #16]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d105      	bne.n	8007c46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	f023 0201 	bic.w	r2, r3, #1
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	611a      	str	r2, [r3, #16]
  }
}
 8007c46:	bf00      	nop
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40000400 	.word	0x40000400
 8007c5c:	40000800 	.word	0x40000800
 8007c60:	40000c00 	.word	0x40000c00
 8007c64:	40013400 	.word	0x40013400
 8007c68:	40014000 	.word	0x40014000
 8007c6c:	40014400 	.word	0x40014400
 8007c70:	40014800 	.word	0x40014800

08007c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ca4:	bf00      	nop
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d101      	bne.n	8007cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e040      	b.n	8007d44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d106      	bne.n	8007cd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7fa fc32 	bl	800253c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2224      	movs	r2, #36	@ 0x24
 8007cdc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f022 0201 	bic.w	r2, r2, #1
 8007cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 fedc 	bl	8008ab4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fc21 	bl	8008544 <UART_SetConfig>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d101      	bne.n	8007d0c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e01b      	b.n	8007d44 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f042 0201 	orr.w	r2, r2, #1
 8007d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 ff5b 	bl	8008bf8 <UART_CheckIdleState>
 8007d42:	4603      	mov	r3, r0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3708      	adds	r7, #8
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b08a      	sub	sp, #40	@ 0x28
 8007d50:	af02      	add	r7, sp, #8
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	603b      	str	r3, [r7, #0]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d60:	2b20      	cmp	r3, #32
 8007d62:	d177      	bne.n	8007e54 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d002      	beq.n	8007d70 <HAL_UART_Transmit+0x24>
 8007d6a:	88fb      	ldrh	r3, [r7, #6]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e070      	b.n	8007e56 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2221      	movs	r2, #33	@ 0x21
 8007d80:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d82:	f7fa fcb1 	bl	80026e8 <HAL_GetTick>
 8007d86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	88fa      	ldrh	r2, [r7, #6]
 8007d8c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	88fa      	ldrh	r2, [r7, #6]
 8007d94:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da0:	d108      	bne.n	8007db4 <HAL_UART_Transmit+0x68>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d104      	bne.n	8007db4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007daa:	2300      	movs	r3, #0
 8007dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	61bb      	str	r3, [r7, #24]
 8007db2:	e003      	b.n	8007dbc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007db8:	2300      	movs	r3, #0
 8007dba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007dbc:	e02f      	b.n	8007e1e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	2180      	movs	r1, #128	@ 0x80
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f000 ffbd 	bl	8008d48 <UART_WaitOnFlagUntilTimeout>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d004      	beq.n	8007dde <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e03b      	b.n	8007e56 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10b      	bne.n	8007dfc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	881a      	ldrh	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007df0:	b292      	uxth	r2, r2
 8007df2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	3302      	adds	r3, #2
 8007df8:	61bb      	str	r3, [r7, #24]
 8007dfa:	e007      	b.n	8007e0c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	781a      	ldrb	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007e06:	69fb      	ldr	r3, [r7, #28]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	3b01      	subs	r3, #1
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d1c9      	bne.n	8007dbe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	9300      	str	r3, [sp, #0]
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2200      	movs	r2, #0
 8007e32:	2140      	movs	r1, #64	@ 0x40
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f000 ff87 	bl	8008d48 <UART_WaitOnFlagUntilTimeout>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d004      	beq.n	8007e4a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2220      	movs	r2, #32
 8007e44:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e005      	b.n	8007e56 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	e000      	b.n	8007e56 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007e54:	2302      	movs	r3, #2
  }
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3720      	adds	r7, #32
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
	...

08007e60 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b08a      	sub	sp, #40	@ 0x28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e74:	2b20      	cmp	r3, #32
 8007e76:	d137      	bne.n	8007ee8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_UART_Receive_IT+0x24>
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e030      	b.n	8007eea <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a18      	ldr	r2, [pc, #96]	@ (8007ef4 <HAL_UART_Receive_IT+0x94>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d01f      	beq.n	8007ed8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d018      	beq.n	8007ed8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	e853 3f00 	ldrex	r3, [r3]
 8007eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec4:	623b      	str	r3, [r7, #32]
 8007ec6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec8:	69f9      	ldr	r1, [r7, #28]
 8007eca:	6a3a      	ldr	r2, [r7, #32]
 8007ecc:	e841 2300 	strex	r3, r2, [r1]
 8007ed0:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1e6      	bne.n	8007ea6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007ed8:	88fb      	ldrh	r3, [r7, #6]
 8007eda:	461a      	mov	r2, r3
 8007edc:	68b9      	ldr	r1, [r7, #8]
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f000 ffa0 	bl	8008e24 <UART_Start_Receive_IT>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	e000      	b.n	8007eea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ee8:	2302      	movs	r3, #2
  }
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3728      	adds	r7, #40	@ 0x28
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	40008000 	.word	0x40008000

08007ef8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b0ba      	sub	sp, #232	@ 0xe8
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007f22:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007f26:	4013      	ands	r3, r2
 8007f28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007f2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d115      	bne.n	8007f60 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f38:	f003 0320 	and.w	r3, r3, #32
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00f      	beq.n	8007f60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f44:	f003 0320 	and.w	r3, r3, #32
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d009      	beq.n	8007f60 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 82ca 	beq.w	80084ea <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	4798      	blx	r3
      }
      return;
 8007f5e:	e2c4      	b.n	80084ea <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007f60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8117 	beq.w	8008198 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d106      	bne.n	8007f84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007f76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007f7a:	4b85      	ldr	r3, [pc, #532]	@ (8008190 <HAL_UART_IRQHandler+0x298>)
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 810a 	beq.w	8008198 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d011      	beq.n	8007fb4 <HAL_UART_IRQHandler+0xbc>
 8007f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00b      	beq.n	8007fb4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007faa:	f043 0201 	orr.w	r2, r3, #1
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb8:	f003 0302 	and.w	r3, r3, #2
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d011      	beq.n	8007fe4 <HAL_UART_IRQHandler+0xec>
 8007fc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00b      	beq.n	8007fe4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fda:	f043 0204 	orr.w	r2, r3, #4
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fe8:	f003 0304 	and.w	r3, r3, #4
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d011      	beq.n	8008014 <HAL_UART_IRQHandler+0x11c>
 8007ff0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ff4:	f003 0301 	and.w	r3, r3, #1
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00b      	beq.n	8008014 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2204      	movs	r2, #4
 8008002:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800800a:	f043 0202 	orr.w	r2, r3, #2
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008018:	f003 0308 	and.w	r3, r3, #8
 800801c:	2b00      	cmp	r3, #0
 800801e:	d017      	beq.n	8008050 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008024:	f003 0320 	and.w	r3, r3, #32
 8008028:	2b00      	cmp	r3, #0
 800802a:	d105      	bne.n	8008038 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800802c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008030:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00b      	beq.n	8008050 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2208      	movs	r2, #8
 800803e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008046:	f043 0208 	orr.w	r2, r3, #8
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008054:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008058:	2b00      	cmp	r3, #0
 800805a:	d012      	beq.n	8008082 <HAL_UART_IRQHandler+0x18a>
 800805c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008060:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008064:	2b00      	cmp	r3, #0
 8008066:	d00c      	beq.n	8008082 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008070:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008078:	f043 0220 	orr.w	r2, r3, #32
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 8230 	beq.w	80084ee <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800808e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00d      	beq.n	80080b6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800809a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800809e:	f003 0320 	and.w	r3, r3, #32
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d007      	beq.n	80080b6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d003      	beq.n	80080b6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ca:	2b40      	cmp	r3, #64	@ 0x40
 80080cc:	d005      	beq.n	80080da <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80080ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d04f      	beq.n	800817a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 ff68 	bl	8008fb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ea:	2b40      	cmp	r3, #64	@ 0x40
 80080ec:	d141      	bne.n	8008172 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3308      	adds	r3, #8
 80080f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80080fc:	e853 3f00 	ldrex	r3, [r3]
 8008100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008104:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800810c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3308      	adds	r3, #8
 8008116:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800811a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800811e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008126:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800812a:	e841 2300 	strex	r3, r2, [r1]
 800812e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1d9      	bne.n	80080ee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800813e:	2b00      	cmp	r3, #0
 8008140:	d013      	beq.n	800816a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008146:	4a13      	ldr	r2, [pc, #76]	@ (8008194 <HAL_UART_IRQHandler+0x29c>)
 8008148:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800814e:	4618      	mov	r0, r3
 8008150:	f7fa fd32 	bl	8002bb8 <HAL_DMA_Abort_IT>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d017      	beq.n	800818a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800815e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008164:	4610      	mov	r0, r2
 8008166:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008168:	e00f      	b.n	800818a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f9d4 	bl	8008518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008170:	e00b      	b.n	800818a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 f9d0 	bl	8008518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008178:	e007      	b.n	800818a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f9cc 	bl	8008518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008188:	e1b1      	b.n	80084ee <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800818a:	bf00      	nop
    return;
 800818c:	e1af      	b.n	80084ee <HAL_UART_IRQHandler+0x5f6>
 800818e:	bf00      	nop
 8008190:	04000120 	.word	0x04000120
 8008194:	08009079 	.word	0x08009079

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800819c:	2b01      	cmp	r3, #1
 800819e:	f040 816a 	bne.w	8008476 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80081a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081a6:	f003 0310 	and.w	r3, r3, #16
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f000 8163 	beq.w	8008476 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80081b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081b4:	f003 0310 	and.w	r3, r3, #16
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f000 815c 	beq.w	8008476 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2210      	movs	r2, #16
 80081c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d0:	2b40      	cmp	r3, #64	@ 0x40
 80081d2:	f040 80d4 	bne.w	800837e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80081e2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 80ad 	beq.w	8008346 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80081f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80081f6:	429a      	cmp	r2, r3
 80081f8:	f080 80a5 	bcs.w	8008346 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008202:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0320 	and.w	r3, r3, #32
 8008212:	2b00      	cmp	r3, #0
 8008214:	f040 8086 	bne.w	8008324 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008224:	e853 3f00 	ldrex	r3, [r3]
 8008228:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800822c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008230:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008234:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	461a      	mov	r2, r3
 800823e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008242:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008246:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800824e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800825a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1da      	bne.n	8008218 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3308      	adds	r3, #8
 8008268:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800826c:	e853 3f00 	ldrex	r3, [r3]
 8008270:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008272:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008274:	f023 0301 	bic.w	r3, r3, #1
 8008278:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3308      	adds	r3, #8
 8008282:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008286:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800828a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800828e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e1      	bne.n	8008262 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3308      	adds	r3, #8
 80082a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	3308      	adds	r3, #8
 80082be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082ca:	e841 2300 	strex	r3, r2, [r1]
 80082ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80082d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1e3      	bne.n	800829e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082ec:	e853 3f00 	ldrex	r3, [r3]
 80082f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80082f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082f4:	f023 0310 	bic.w	r3, r3, #16
 80082f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	461a      	mov	r2, r3
 8008302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008306:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008308:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800830c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1e4      	bne.n	80082e4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800831e:	4618      	mov	r0, r3
 8008320:	f7fa fc0c 	bl	8002b3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2202      	movs	r2, #2
 8008328:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008336:	b29b      	uxth	r3, r3
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	b29b      	uxth	r3, r3
 800833c:	4619      	mov	r1, r3
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f8f4 	bl	800852c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008344:	e0d5      	b.n	80084f2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800834c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008350:	429a      	cmp	r2, r3
 8008352:	f040 80ce 	bne.w	80084f2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f003 0320 	and.w	r3, r3, #32
 8008362:	2b20      	cmp	r3, #32
 8008364:	f040 80c5 	bne.w	80084f2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2202      	movs	r2, #2
 800836c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008374:	4619      	mov	r1, r3
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f8d8 	bl	800852c <HAL_UARTEx_RxEventCallback>
      return;
 800837c:	e0b9      	b.n	80084f2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800838a:	b29b      	uxth	r3, r3
 800838c:	1ad3      	subs	r3, r2, r3
 800838e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008398:	b29b      	uxth	r3, r3
 800839a:	2b00      	cmp	r3, #0
 800839c:	f000 80ab 	beq.w	80084f6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80083a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f000 80a6 	beq.w	80084f6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b2:	e853 3f00 	ldrex	r3, [r3]
 80083b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	461a      	mov	r2, r3
 80083c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80083cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083d4:	e841 2300 	strex	r3, r2, [r1]
 80083d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e4      	bne.n	80083aa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3308      	adds	r3, #8
 80083e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ea:	e853 3f00 	ldrex	r3, [r3]
 80083ee:	623b      	str	r3, [r7, #32]
   return(result);
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	f023 0301 	bic.w	r3, r3, #1
 80083f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3308      	adds	r3, #8
 8008400:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008404:	633a      	str	r2, [r7, #48]	@ 0x30
 8008406:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008408:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800840a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800840c:	e841 2300 	strex	r3, r2, [r1]
 8008410:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008414:	2b00      	cmp	r3, #0
 8008416:	d1e3      	bne.n	80083e0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2220      	movs	r2, #32
 800841c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	60fb      	str	r3, [r7, #12]
   return(result);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f023 0310 	bic.w	r3, r3, #16
 8008440:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	461a      	mov	r2, r3
 800844a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800844e:	61fb      	str	r3, [r7, #28]
 8008450:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	69b9      	ldr	r1, [r7, #24]
 8008454:	69fa      	ldr	r2, [r7, #28]
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	617b      	str	r3, [r7, #20]
   return(result);
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e4      	bne.n	800842c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2202      	movs	r2, #2
 8008466:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008468:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800846c:	4619      	mov	r1, r3
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f85c 	bl	800852c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008474:	e03f      	b.n	80084f6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800847a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00e      	beq.n	80084a0 <HAL_UART_IRQHandler+0x5a8>
 8008482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800848a:	2b00      	cmp	r3, #0
 800848c:	d008      	beq.n	80084a0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008496:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 ffe9 	bl	8009470 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800849e:	e02d      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80084a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00e      	beq.n	80084ca <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80084ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d008      	beq.n	80084ca <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d01c      	beq.n	80084fa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	4798      	blx	r3
    }
    return;
 80084c8:	e017      	b.n	80084fa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80084ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d012      	beq.n	80084fc <HAL_UART_IRQHandler+0x604>
 80084d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00c      	beq.n	80084fc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 fdde 	bl	80090a4 <UART_EndTransmit_IT>
    return;
 80084e8:	e008      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
      return;
 80084ea:	bf00      	nop
 80084ec:	e006      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
    return;
 80084ee:	bf00      	nop
 80084f0:	e004      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
      return;
 80084f2:	bf00      	nop
 80084f4:	e002      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
      return;
 80084f6:	bf00      	nop
 80084f8:	e000      	b.n	80084fc <HAL_UART_IRQHandler+0x604>
    return;
 80084fa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80084fc:	37e8      	adds	r7, #232	@ 0xe8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop

08008504 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	460b      	mov	r3, r1
 8008536:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008548:	b08a      	sub	sp, #40	@ 0x28
 800854a:	af00      	add	r7, sp, #0
 800854c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	689a      	ldr	r2, [r3, #8]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	431a      	orrs	r2, r3
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	431a      	orrs	r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	69db      	ldr	r3, [r3, #28]
 8008568:	4313      	orrs	r3, r2
 800856a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	4ba4      	ldr	r3, [pc, #656]	@ (8008804 <UART_SetConfig+0x2c0>)
 8008574:	4013      	ands	r3, r2
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	6812      	ldr	r2, [r2, #0]
 800857a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800857c:	430b      	orrs	r3, r1
 800857e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	430a      	orrs	r2, r1
 8008594:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a99      	ldr	r2, [pc, #612]	@ (8008808 <UART_SetConfig+0x2c4>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d004      	beq.n	80085b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085ac:	4313      	orrs	r3, r2
 80085ae:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085c0:	430a      	orrs	r2, r1
 80085c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a90      	ldr	r2, [pc, #576]	@ (800880c <UART_SetConfig+0x2c8>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d126      	bne.n	800861c <UART_SetConfig+0xd8>
 80085ce:	4b90      	ldr	r3, [pc, #576]	@ (8008810 <UART_SetConfig+0x2cc>)
 80085d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d4:	f003 0303 	and.w	r3, r3, #3
 80085d8:	2b03      	cmp	r3, #3
 80085da:	d81b      	bhi.n	8008614 <UART_SetConfig+0xd0>
 80085dc:	a201      	add	r2, pc, #4	@ (adr r2, 80085e4 <UART_SetConfig+0xa0>)
 80085de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e2:	bf00      	nop
 80085e4:	080085f5 	.word	0x080085f5
 80085e8:	08008605 	.word	0x08008605
 80085ec:	080085fd 	.word	0x080085fd
 80085f0:	0800860d 	.word	0x0800860d
 80085f4:	2301      	movs	r3, #1
 80085f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085fa:	e116      	b.n	800882a <UART_SetConfig+0x2e6>
 80085fc:	2302      	movs	r3, #2
 80085fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008602:	e112      	b.n	800882a <UART_SetConfig+0x2e6>
 8008604:	2304      	movs	r3, #4
 8008606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800860a:	e10e      	b.n	800882a <UART_SetConfig+0x2e6>
 800860c:	2308      	movs	r3, #8
 800860e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008612:	e10a      	b.n	800882a <UART_SetConfig+0x2e6>
 8008614:	2310      	movs	r3, #16
 8008616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800861a:	e106      	b.n	800882a <UART_SetConfig+0x2e6>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a7c      	ldr	r2, [pc, #496]	@ (8008814 <UART_SetConfig+0x2d0>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d138      	bne.n	8008698 <UART_SetConfig+0x154>
 8008626:	4b7a      	ldr	r3, [pc, #488]	@ (8008810 <UART_SetConfig+0x2cc>)
 8008628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862c:	f003 030c 	and.w	r3, r3, #12
 8008630:	2b0c      	cmp	r3, #12
 8008632:	d82d      	bhi.n	8008690 <UART_SetConfig+0x14c>
 8008634:	a201      	add	r2, pc, #4	@ (adr r2, 800863c <UART_SetConfig+0xf8>)
 8008636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863a:	bf00      	nop
 800863c:	08008671 	.word	0x08008671
 8008640:	08008691 	.word	0x08008691
 8008644:	08008691 	.word	0x08008691
 8008648:	08008691 	.word	0x08008691
 800864c:	08008681 	.word	0x08008681
 8008650:	08008691 	.word	0x08008691
 8008654:	08008691 	.word	0x08008691
 8008658:	08008691 	.word	0x08008691
 800865c:	08008679 	.word	0x08008679
 8008660:	08008691 	.word	0x08008691
 8008664:	08008691 	.word	0x08008691
 8008668:	08008691 	.word	0x08008691
 800866c:	08008689 	.word	0x08008689
 8008670:	2300      	movs	r3, #0
 8008672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008676:	e0d8      	b.n	800882a <UART_SetConfig+0x2e6>
 8008678:	2302      	movs	r3, #2
 800867a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800867e:	e0d4      	b.n	800882a <UART_SetConfig+0x2e6>
 8008680:	2304      	movs	r3, #4
 8008682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008686:	e0d0      	b.n	800882a <UART_SetConfig+0x2e6>
 8008688:	2308      	movs	r3, #8
 800868a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800868e:	e0cc      	b.n	800882a <UART_SetConfig+0x2e6>
 8008690:	2310      	movs	r3, #16
 8008692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008696:	e0c8      	b.n	800882a <UART_SetConfig+0x2e6>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a5e      	ldr	r2, [pc, #376]	@ (8008818 <UART_SetConfig+0x2d4>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d125      	bne.n	80086ee <UART_SetConfig+0x1aa>
 80086a2:	4b5b      	ldr	r3, [pc, #364]	@ (8008810 <UART_SetConfig+0x2cc>)
 80086a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80086ac:	2b30      	cmp	r3, #48	@ 0x30
 80086ae:	d016      	beq.n	80086de <UART_SetConfig+0x19a>
 80086b0:	2b30      	cmp	r3, #48	@ 0x30
 80086b2:	d818      	bhi.n	80086e6 <UART_SetConfig+0x1a2>
 80086b4:	2b20      	cmp	r3, #32
 80086b6:	d00a      	beq.n	80086ce <UART_SetConfig+0x18a>
 80086b8:	2b20      	cmp	r3, #32
 80086ba:	d814      	bhi.n	80086e6 <UART_SetConfig+0x1a2>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <UART_SetConfig+0x182>
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d008      	beq.n	80086d6 <UART_SetConfig+0x192>
 80086c4:	e00f      	b.n	80086e6 <UART_SetConfig+0x1a2>
 80086c6:	2300      	movs	r3, #0
 80086c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80086cc:	e0ad      	b.n	800882a <UART_SetConfig+0x2e6>
 80086ce:	2302      	movs	r3, #2
 80086d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80086d4:	e0a9      	b.n	800882a <UART_SetConfig+0x2e6>
 80086d6:	2304      	movs	r3, #4
 80086d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80086dc:	e0a5      	b.n	800882a <UART_SetConfig+0x2e6>
 80086de:	2308      	movs	r3, #8
 80086e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80086e4:	e0a1      	b.n	800882a <UART_SetConfig+0x2e6>
 80086e6:	2310      	movs	r3, #16
 80086e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80086ec:	e09d      	b.n	800882a <UART_SetConfig+0x2e6>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a4a      	ldr	r2, [pc, #296]	@ (800881c <UART_SetConfig+0x2d8>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d125      	bne.n	8008744 <UART_SetConfig+0x200>
 80086f8:	4b45      	ldr	r3, [pc, #276]	@ (8008810 <UART_SetConfig+0x2cc>)
 80086fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008702:	2bc0      	cmp	r3, #192	@ 0xc0
 8008704:	d016      	beq.n	8008734 <UART_SetConfig+0x1f0>
 8008706:	2bc0      	cmp	r3, #192	@ 0xc0
 8008708:	d818      	bhi.n	800873c <UART_SetConfig+0x1f8>
 800870a:	2b80      	cmp	r3, #128	@ 0x80
 800870c:	d00a      	beq.n	8008724 <UART_SetConfig+0x1e0>
 800870e:	2b80      	cmp	r3, #128	@ 0x80
 8008710:	d814      	bhi.n	800873c <UART_SetConfig+0x1f8>
 8008712:	2b00      	cmp	r3, #0
 8008714:	d002      	beq.n	800871c <UART_SetConfig+0x1d8>
 8008716:	2b40      	cmp	r3, #64	@ 0x40
 8008718:	d008      	beq.n	800872c <UART_SetConfig+0x1e8>
 800871a:	e00f      	b.n	800873c <UART_SetConfig+0x1f8>
 800871c:	2300      	movs	r3, #0
 800871e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008722:	e082      	b.n	800882a <UART_SetConfig+0x2e6>
 8008724:	2302      	movs	r3, #2
 8008726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800872a:	e07e      	b.n	800882a <UART_SetConfig+0x2e6>
 800872c:	2304      	movs	r3, #4
 800872e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008732:	e07a      	b.n	800882a <UART_SetConfig+0x2e6>
 8008734:	2308      	movs	r3, #8
 8008736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800873a:	e076      	b.n	800882a <UART_SetConfig+0x2e6>
 800873c:	2310      	movs	r3, #16
 800873e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008742:	e072      	b.n	800882a <UART_SetConfig+0x2e6>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a35      	ldr	r2, [pc, #212]	@ (8008820 <UART_SetConfig+0x2dc>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d12a      	bne.n	80087a4 <UART_SetConfig+0x260>
 800874e:	4b30      	ldr	r3, [pc, #192]	@ (8008810 <UART_SetConfig+0x2cc>)
 8008750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008754:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008758:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800875c:	d01a      	beq.n	8008794 <UART_SetConfig+0x250>
 800875e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008762:	d81b      	bhi.n	800879c <UART_SetConfig+0x258>
 8008764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008768:	d00c      	beq.n	8008784 <UART_SetConfig+0x240>
 800876a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800876e:	d815      	bhi.n	800879c <UART_SetConfig+0x258>
 8008770:	2b00      	cmp	r3, #0
 8008772:	d003      	beq.n	800877c <UART_SetConfig+0x238>
 8008774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008778:	d008      	beq.n	800878c <UART_SetConfig+0x248>
 800877a:	e00f      	b.n	800879c <UART_SetConfig+0x258>
 800877c:	2300      	movs	r3, #0
 800877e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008782:	e052      	b.n	800882a <UART_SetConfig+0x2e6>
 8008784:	2302      	movs	r3, #2
 8008786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800878a:	e04e      	b.n	800882a <UART_SetConfig+0x2e6>
 800878c:	2304      	movs	r3, #4
 800878e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008792:	e04a      	b.n	800882a <UART_SetConfig+0x2e6>
 8008794:	2308      	movs	r3, #8
 8008796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800879a:	e046      	b.n	800882a <UART_SetConfig+0x2e6>
 800879c:	2310      	movs	r3, #16
 800879e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087a2:	e042      	b.n	800882a <UART_SetConfig+0x2e6>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a17      	ldr	r2, [pc, #92]	@ (8008808 <UART_SetConfig+0x2c4>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d13a      	bne.n	8008824 <UART_SetConfig+0x2e0>
 80087ae:	4b18      	ldr	r3, [pc, #96]	@ (8008810 <UART_SetConfig+0x2cc>)
 80087b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80087b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087bc:	d01a      	beq.n	80087f4 <UART_SetConfig+0x2b0>
 80087be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087c2:	d81b      	bhi.n	80087fc <UART_SetConfig+0x2b8>
 80087c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087c8:	d00c      	beq.n	80087e4 <UART_SetConfig+0x2a0>
 80087ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087ce:	d815      	bhi.n	80087fc <UART_SetConfig+0x2b8>
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d003      	beq.n	80087dc <UART_SetConfig+0x298>
 80087d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087d8:	d008      	beq.n	80087ec <UART_SetConfig+0x2a8>
 80087da:	e00f      	b.n	80087fc <UART_SetConfig+0x2b8>
 80087dc:	2300      	movs	r3, #0
 80087de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087e2:	e022      	b.n	800882a <UART_SetConfig+0x2e6>
 80087e4:	2302      	movs	r3, #2
 80087e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087ea:	e01e      	b.n	800882a <UART_SetConfig+0x2e6>
 80087ec:	2304      	movs	r3, #4
 80087ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087f2:	e01a      	b.n	800882a <UART_SetConfig+0x2e6>
 80087f4:	2308      	movs	r3, #8
 80087f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087fa:	e016      	b.n	800882a <UART_SetConfig+0x2e6>
 80087fc:	2310      	movs	r3, #16
 80087fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008802:	e012      	b.n	800882a <UART_SetConfig+0x2e6>
 8008804:	efff69f3 	.word	0xefff69f3
 8008808:	40008000 	.word	0x40008000
 800880c:	40013800 	.word	0x40013800
 8008810:	40021000 	.word	0x40021000
 8008814:	40004400 	.word	0x40004400
 8008818:	40004800 	.word	0x40004800
 800881c:	40004c00 	.word	0x40004c00
 8008820:	40005000 	.word	0x40005000
 8008824:	2310      	movs	r3, #16
 8008826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a9f      	ldr	r2, [pc, #636]	@ (8008aac <UART_SetConfig+0x568>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d17a      	bne.n	800892a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008834:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008838:	2b08      	cmp	r3, #8
 800883a:	d824      	bhi.n	8008886 <UART_SetConfig+0x342>
 800883c:	a201      	add	r2, pc, #4	@ (adr r2, 8008844 <UART_SetConfig+0x300>)
 800883e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008842:	bf00      	nop
 8008844:	08008869 	.word	0x08008869
 8008848:	08008887 	.word	0x08008887
 800884c:	08008871 	.word	0x08008871
 8008850:	08008887 	.word	0x08008887
 8008854:	08008877 	.word	0x08008877
 8008858:	08008887 	.word	0x08008887
 800885c:	08008887 	.word	0x08008887
 8008860:	08008887 	.word	0x08008887
 8008864:	0800887f 	.word	0x0800887f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008868:	f7fc f89e 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 800886c:	61f8      	str	r0, [r7, #28]
        break;
 800886e:	e010      	b.n	8008892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008870:	4b8f      	ldr	r3, [pc, #572]	@ (8008ab0 <UART_SetConfig+0x56c>)
 8008872:	61fb      	str	r3, [r7, #28]
        break;
 8008874:	e00d      	b.n	8008892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008876:	f7fb ffff 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 800887a:	61f8      	str	r0, [r7, #28]
        break;
 800887c:	e009      	b.n	8008892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800887e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008882:	61fb      	str	r3, [r7, #28]
        break;
 8008884:	e005      	b.n	8008892 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008886:	2300      	movs	r3, #0
 8008888:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008890:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 80fb 	beq.w	8008a90 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	4613      	mov	r3, r2
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	4413      	add	r3, r2
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d305      	bcc.n	80088b6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d903      	bls.n	80088be <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80088bc:	e0e8      	b.n	8008a90 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	2200      	movs	r2, #0
 80088c2:	461c      	mov	r4, r3
 80088c4:	4615      	mov	r5, r2
 80088c6:	f04f 0200 	mov.w	r2, #0
 80088ca:	f04f 0300 	mov.w	r3, #0
 80088ce:	022b      	lsls	r3, r5, #8
 80088d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80088d4:	0222      	lsls	r2, r4, #8
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	6849      	ldr	r1, [r1, #4]
 80088da:	0849      	lsrs	r1, r1, #1
 80088dc:	2000      	movs	r0, #0
 80088de:	4688      	mov	r8, r1
 80088e0:	4681      	mov	r9, r0
 80088e2:	eb12 0a08 	adds.w	sl, r2, r8
 80088e6:	eb43 0b09 	adc.w	fp, r3, r9
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	603b      	str	r3, [r7, #0]
 80088f2:	607a      	str	r2, [r7, #4]
 80088f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088f8:	4650      	mov	r0, sl
 80088fa:	4659      	mov	r1, fp
 80088fc:	f7f7 fdc6 	bl	800048c <__aeabi_uldivmod>
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4613      	mov	r3, r2
 8008906:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008908:	69bb      	ldr	r3, [r7, #24]
 800890a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800890e:	d308      	bcc.n	8008922 <UART_SetConfig+0x3de>
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008916:	d204      	bcs.n	8008922 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	60da      	str	r2, [r3, #12]
 8008920:	e0b6      	b.n	8008a90 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008928:	e0b2      	b.n	8008a90 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008932:	d15e      	bne.n	80089f2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008934:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008938:	2b08      	cmp	r3, #8
 800893a:	d828      	bhi.n	800898e <UART_SetConfig+0x44a>
 800893c:	a201      	add	r2, pc, #4	@ (adr r2, 8008944 <UART_SetConfig+0x400>)
 800893e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008942:	bf00      	nop
 8008944:	08008969 	.word	0x08008969
 8008948:	08008971 	.word	0x08008971
 800894c:	08008979 	.word	0x08008979
 8008950:	0800898f 	.word	0x0800898f
 8008954:	0800897f 	.word	0x0800897f
 8008958:	0800898f 	.word	0x0800898f
 800895c:	0800898f 	.word	0x0800898f
 8008960:	0800898f 	.word	0x0800898f
 8008964:	08008987 	.word	0x08008987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008968:	f7fc f81e 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 800896c:	61f8      	str	r0, [r7, #28]
        break;
 800896e:	e014      	b.n	800899a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008970:	f7fc f830 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 8008974:	61f8      	str	r0, [r7, #28]
        break;
 8008976:	e010      	b.n	800899a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008978:	4b4d      	ldr	r3, [pc, #308]	@ (8008ab0 <UART_SetConfig+0x56c>)
 800897a:	61fb      	str	r3, [r7, #28]
        break;
 800897c:	e00d      	b.n	800899a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800897e:	f7fb ff7b 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8008982:	61f8      	str	r0, [r7, #28]
        break;
 8008984:	e009      	b.n	800899a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800898a:	61fb      	str	r3, [r7, #28]
        break;
 800898c:	e005      	b.n	800899a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800898e:	2300      	movs	r3, #0
 8008990:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008998:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d077      	beq.n	8008a90 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80089a0:	69fb      	ldr	r3, [r7, #28]
 80089a2:	005a      	lsls	r2, r3, #1
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	085b      	lsrs	r3, r3, #1
 80089aa:	441a      	add	r2, r3
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	2b0f      	cmp	r3, #15
 80089ba:	d916      	bls.n	80089ea <UART_SetConfig+0x4a6>
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089c2:	d212      	bcs.n	80089ea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	f023 030f 	bic.w	r3, r3, #15
 80089cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	085b      	lsrs	r3, r3, #1
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	f003 0307 	and.w	r3, r3, #7
 80089d8:	b29a      	uxth	r2, r3
 80089da:	8afb      	ldrh	r3, [r7, #22]
 80089dc:	4313      	orrs	r3, r2
 80089de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	8afa      	ldrh	r2, [r7, #22]
 80089e6:	60da      	str	r2, [r3, #12]
 80089e8:	e052      	b.n	8008a90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80089f0:	e04e      	b.n	8008a90 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80089f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80089f6:	2b08      	cmp	r3, #8
 80089f8:	d827      	bhi.n	8008a4a <UART_SetConfig+0x506>
 80089fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008a00 <UART_SetConfig+0x4bc>)
 80089fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a00:	08008a25 	.word	0x08008a25
 8008a04:	08008a2d 	.word	0x08008a2d
 8008a08:	08008a35 	.word	0x08008a35
 8008a0c:	08008a4b 	.word	0x08008a4b
 8008a10:	08008a3b 	.word	0x08008a3b
 8008a14:	08008a4b 	.word	0x08008a4b
 8008a18:	08008a4b 	.word	0x08008a4b
 8008a1c:	08008a4b 	.word	0x08008a4b
 8008a20:	08008a43 	.word	0x08008a43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a24:	f7fb ffc0 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8008a28:	61f8      	str	r0, [r7, #28]
        break;
 8008a2a:	e014      	b.n	8008a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a2c:	f7fb ffd2 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 8008a30:	61f8      	str	r0, [r7, #28]
        break;
 8008a32:	e010      	b.n	8008a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a34:	4b1e      	ldr	r3, [pc, #120]	@ (8008ab0 <UART_SetConfig+0x56c>)
 8008a36:	61fb      	str	r3, [r7, #28]
        break;
 8008a38:	e00d      	b.n	8008a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a3a:	f7fb ff1d 	bl	8004878 <HAL_RCC_GetSysClockFreq>
 8008a3e:	61f8      	str	r0, [r7, #28]
        break;
 8008a40:	e009      	b.n	8008a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a46:	61fb      	str	r3, [r7, #28]
        break;
 8008a48:	e005      	b.n	8008a56 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008a54:	bf00      	nop
    }

    if (pclk != 0U)
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d019      	beq.n	8008a90 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	085a      	lsrs	r2, r3, #1
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	441a      	add	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	2b0f      	cmp	r3, #15
 8008a74:	d909      	bls.n	8008a8a <UART_SetConfig+0x546>
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a7c:	d205      	bcs.n	8008a8a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	b29a      	uxth	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	60da      	str	r2, [r3, #12]
 8008a88:	e002      	b.n	8008a90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008a9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3728      	adds	r7, #40	@ 0x28
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008aaa:	bf00      	nop
 8008aac:	40008000 	.word	0x40008000
 8008ab0:	00f42400 	.word	0x00f42400

08008ab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac0:	f003 0308 	and.w	r3, r3, #8
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d00a      	beq.n	8008ade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	430a      	orrs	r2, r1
 8008adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00a      	beq.n	8008b00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b04:	f003 0302 	and.w	r3, r3, #2
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00a      	beq.n	8008b22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	430a      	orrs	r2, r1
 8008b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b26:	f003 0304 	and.w	r3, r3, #4
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00a      	beq.n	8008b44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	430a      	orrs	r2, r1
 8008b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b48:	f003 0310 	and.w	r3, r3, #16
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00a      	beq.n	8008b66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	430a      	orrs	r2, r1
 8008b64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b6a:	f003 0320 	and.w	r3, r3, #32
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00a      	beq.n	8008b88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	430a      	orrs	r2, r1
 8008b86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d01a      	beq.n	8008bca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bb2:	d10a      	bne.n	8008bca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00a      	beq.n	8008bec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	430a      	orrs	r2, r1
 8008bea:	605a      	str	r2, [r3, #4]
  }
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b098      	sub	sp, #96	@ 0x60
 8008bfc:	af02      	add	r7, sp, #8
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c08:	f7f9 fd6e 	bl	80026e8 <HAL_GetTick>
 8008c0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0308 	and.w	r3, r3, #8
 8008c18:	2b08      	cmp	r3, #8
 8008c1a:	d12e      	bne.n	8008c7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c24:	2200      	movs	r2, #0
 8008c26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f88c 	bl	8008d48 <UART_WaitOnFlagUntilTimeout>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d021      	beq.n	8008c7a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3e:	e853 3f00 	ldrex	r3, [r3]
 8008c42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	461a      	mov	r2, r3
 8008c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e6      	bne.n	8008c36 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2220      	movs	r2, #32
 8008c6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e062      	b.n	8008d40 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f003 0304 	and.w	r3, r3, #4
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d149      	bne.n	8008d1c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c90:	2200      	movs	r2, #0
 8008c92:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f856 	bl	8008d48 <UART_WaitOnFlagUntilTimeout>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d03c      	beq.n	8008d1c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008caa:	e853 3f00 	ldrex	r3, [r3]
 8008cae:	623b      	str	r3, [r7, #32]
   return(result);
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cc8:	e841 2300 	strex	r3, r2, [r1]
 8008ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1e6      	bne.n	8008ca2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3308      	adds	r3, #8
 8008cda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	e853 3f00 	ldrex	r3, [r3]
 8008ce2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f023 0301 	bic.w	r3, r3, #1
 8008cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3308      	adds	r3, #8
 8008cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cf4:	61fa      	str	r2, [r7, #28]
 8008cf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf8:	69b9      	ldr	r1, [r7, #24]
 8008cfa:	69fa      	ldr	r2, [r7, #28]
 8008cfc:	e841 2300 	strex	r3, r2, [r1]
 8008d00:	617b      	str	r3, [r7, #20]
   return(result);
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1e5      	bne.n	8008cd4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e011      	b.n	8008d40 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2220      	movs	r2, #32
 8008d20:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3758      	adds	r7, #88	@ 0x58
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	603b      	str	r3, [r7, #0]
 8008d54:	4613      	mov	r3, r2
 8008d56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d58:	e04f      	b.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d60:	d04b      	beq.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d62:	f7f9 fcc1 	bl	80026e8 <HAL_GetTick>
 8008d66:	4602      	mov	r2, r0
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	1ad3      	subs	r3, r2, r3
 8008d6c:	69ba      	ldr	r2, [r7, #24]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d302      	bcc.n	8008d78 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d101      	bne.n	8008d7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	e04e      	b.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0304 	and.w	r3, r3, #4
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d037      	beq.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	2b80      	cmp	r3, #128	@ 0x80
 8008d8e:	d034      	beq.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2b40      	cmp	r3, #64	@ 0x40
 8008d94:	d031      	beq.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	69db      	ldr	r3, [r3, #28]
 8008d9c:	f003 0308 	and.w	r3, r3, #8
 8008da0:	2b08      	cmp	r3, #8
 8008da2:	d110      	bne.n	8008dc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2208      	movs	r2, #8
 8008daa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f000 f8ff 	bl	8008fb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2208      	movs	r2, #8
 8008db6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e029      	b.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	69db      	ldr	r3, [r3, #28]
 8008dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dd4:	d111      	bne.n	8008dfa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008dde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f000 f8e5 	bl	8008fb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e00f      	b.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	69da      	ldr	r2, [r3, #28]
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	4013      	ands	r3, r2
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	bf0c      	ite	eq
 8008e0a:	2301      	moveq	r3, #1
 8008e0c:	2300      	movne	r3, #0
 8008e0e:	b2db      	uxtb	r3, r3
 8008e10:	461a      	mov	r2, r3
 8008e12:	79fb      	ldrb	r3, [r7, #7]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d0a0      	beq.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
	...

08008e24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b097      	sub	sp, #92	@ 0x5c
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	88fa      	ldrh	r2, [r7, #6]
 8008e3c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	88fa      	ldrh	r2, [r7, #6]
 8008e44:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e56:	d10e      	bne.n	8008e76 <UART_Start_Receive_IT+0x52>
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d105      	bne.n	8008e6c <UART_Start_Receive_IT+0x48>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008e66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e6a:	e02d      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	22ff      	movs	r2, #255	@ 0xff
 8008e70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e74:	e028      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d10d      	bne.n	8008e9a <UART_Start_Receive_IT+0x76>
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d104      	bne.n	8008e90 <UART_Start_Receive_IT+0x6c>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	22ff      	movs	r2, #255	@ 0xff
 8008e8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e8e:	e01b      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	227f      	movs	r2, #127	@ 0x7f
 8008e94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e98:	e016      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ea2:	d10d      	bne.n	8008ec0 <UART_Start_Receive_IT+0x9c>
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d104      	bne.n	8008eb6 <UART_Start_Receive_IT+0x92>
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	227f      	movs	r2, #127	@ 0x7f
 8008eb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008eb4:	e008      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	223f      	movs	r2, #63	@ 0x3f
 8008eba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ebe:	e003      	b.n	8008ec8 <UART_Start_Receive_IT+0xa4>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2222      	movs	r2, #34	@ 0x22
 8008ed4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	3308      	adds	r3, #8
 8008ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ee2:	e853 3f00 	ldrex	r3, [r3]
 8008ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eea:	f043 0301 	orr.w	r3, r3, #1
 8008eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	3308      	adds	r3, #8
 8008ef6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ef8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008efa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008efe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f00:	e841 2300 	strex	r3, r2, [r1]
 8008f04:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e5      	bne.n	8008ed8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	689b      	ldr	r3, [r3, #8]
 8008f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f14:	d107      	bne.n	8008f26 <UART_Start_Receive_IT+0x102>
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d103      	bne.n	8008f26 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	4a21      	ldr	r2, [pc, #132]	@ (8008fa8 <UART_Start_Receive_IT+0x184>)
 8008f22:	669a      	str	r2, [r3, #104]	@ 0x68
 8008f24:	e002      	b.n	8008f2c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	4a20      	ldr	r2, [pc, #128]	@ (8008fac <UART_Start_Receive_IT+0x188>)
 8008f2a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d019      	beq.n	8008f68 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3c:	e853 3f00 	ldrex	r3, [r3]
 8008f40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f44:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008f48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	461a      	mov	r2, r3
 8008f50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f54:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f5a:	e841 2300 	strex	r3, r2, [r1]
 8008f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1e6      	bne.n	8008f34 <UART_Start_Receive_IT+0x110>
 8008f66:	e018      	b.n	8008f9a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	613b      	str	r3, [r7, #16]
   return(result);
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f043 0320 	orr.w	r3, r3, #32
 8008f7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f86:	623b      	str	r3, [r7, #32]
 8008f88:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	69f9      	ldr	r1, [r7, #28]
 8008f8c:	6a3a      	ldr	r2, [r7, #32]
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e6      	bne.n	8008f68 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	375c      	adds	r7, #92	@ 0x5c
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr
 8008fa8:	080092b5 	.word	0x080092b5
 8008fac:	080090f9 	.word	0x080090f9

08008fb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b095      	sub	sp, #84	@ 0x54
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fc0:	e853 3f00 	ldrex	r3, [r3]
 8008fc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008fdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008fde:	e841 2300 	strex	r3, r2, [r1]
 8008fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1e6      	bne.n	8008fb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	3308      	adds	r3, #8
 8008ff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff2:	6a3b      	ldr	r3, [r7, #32]
 8008ff4:	e853 3f00 	ldrex	r3, [r3]
 8008ff8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	f023 0301 	bic.w	r3, r3, #1
 8009000:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	3308      	adds	r3, #8
 8009008:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800900a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800900c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009010:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009012:	e841 2300 	strex	r3, r2, [r1]
 8009016:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1e5      	bne.n	8008fea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009022:	2b01      	cmp	r3, #1
 8009024:	d118      	bne.n	8009058 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	60bb      	str	r3, [r7, #8]
   return(result);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f023 0310 	bic.w	r3, r3, #16
 800903a:	647b      	str	r3, [r7, #68]	@ 0x44
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	461a      	mov	r2, r3
 8009042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009044:	61bb      	str	r3, [r7, #24]
 8009046:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	6979      	ldr	r1, [r7, #20]
 800904a:	69ba      	ldr	r2, [r7, #24]
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	613b      	str	r3, [r7, #16]
   return(result);
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e6      	bne.n	8009026 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2220      	movs	r2, #32
 800905c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800906c:	bf00      	nop
 800906e:	3754      	adds	r7, #84	@ 0x54
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2200      	movs	r2, #0
 800908a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f7ff fa3e 	bl	8008518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800909c:	bf00      	nop
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b088      	sub	sp, #32
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	e853 3f00 	ldrex	r3, [r3]
 80090b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090c0:	61fb      	str	r3, [r7, #28]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	461a      	mov	r2, r3
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	61bb      	str	r3, [r7, #24]
 80090cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ce:	6979      	ldr	r1, [r7, #20]
 80090d0:	69ba      	ldr	r2, [r7, #24]
 80090d2:	e841 2300 	strex	r3, r2, [r1]
 80090d6:	613b      	str	r3, [r7, #16]
   return(result);
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1e6      	bne.n	80090ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f7ff fa0a 	bl	8008504 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090f0:	bf00      	nop
 80090f2:	3720      	adds	r7, #32
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b09c      	sub	sp, #112	@ 0x70
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009106:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009110:	2b22      	cmp	r3, #34	@ 0x22
 8009112:	f040 80be 	bne.w	8009292 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800911c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009120:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009124:	b2d9      	uxtb	r1, r3
 8009126:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800912a:	b2da      	uxtb	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009130:	400a      	ands	r2, r1
 8009132:	b2d2      	uxtb	r2, r2
 8009134:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800913a:	1c5a      	adds	r2, r3, #1
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009146:	b29b      	uxth	r3, r3
 8009148:	3b01      	subs	r3, #1
 800914a:	b29a      	uxth	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009158:	b29b      	uxth	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	f040 80a3 	bne.w	80092a6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800916e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009170:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009174:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	461a      	mov	r2, r3
 800917c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800917e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009180:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009184:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009186:	e841 2300 	strex	r3, r2, [r1]
 800918a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800918c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1e6      	bne.n	8009160 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3308      	adds	r3, #8
 8009198:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800919a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800919c:	e853 3f00 	ldrex	r3, [r3]
 80091a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a4:	f023 0301 	bic.w	r3, r3, #1
 80091a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3308      	adds	r3, #8
 80091b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80091b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80091b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091ba:	e841 2300 	strex	r3, r2, [r1]
 80091be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e5      	bne.n	8009192 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a34      	ldr	r2, [pc, #208]	@ (80092b0 <UART_RxISR_8BIT+0x1b8>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d01f      	beq.n	8009224 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d018      	beq.n	8009224 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fa:	e853 3f00 	ldrex	r3, [r3]
 80091fe:	623b      	str	r3, [r7, #32]
   return(result);
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009206:	663b      	str	r3, [r7, #96]	@ 0x60
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	461a      	mov	r2, r3
 800920e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009210:	633b      	str	r3, [r7, #48]	@ 0x30
 8009212:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009214:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009218:	e841 2300 	strex	r3, r2, [r1]
 800921c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800921e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009220:	2b00      	cmp	r3, #0
 8009222:	d1e6      	bne.n	80091f2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009228:	2b01      	cmp	r3, #1
 800922a:	d12e      	bne.n	800928a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	e853 3f00 	ldrex	r3, [r3]
 800923e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0310 	bic.w	r3, r3, #16
 8009246:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	461a      	mov	r2, r3
 800924e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009250:	61fb      	str	r3, [r7, #28]
 8009252:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009254:	69b9      	ldr	r1, [r7, #24]
 8009256:	69fa      	ldr	r2, [r7, #28]
 8009258:	e841 2300 	strex	r3, r2, [r1]
 800925c:	617b      	str	r3, [r7, #20]
   return(result);
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1e6      	bne.n	8009232 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	69db      	ldr	r3, [r3, #28]
 800926a:	f003 0310 	and.w	r3, r3, #16
 800926e:	2b10      	cmp	r3, #16
 8009270:	d103      	bne.n	800927a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2210      	movs	r2, #16
 8009278:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff f952 	bl	800852c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009288:	e00d      	b.n	80092a6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7f9 f9ba 	bl	8002604 <HAL_UART_RxCpltCallback>
}
 8009290:	e009      	b.n	80092a6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	8b1b      	ldrh	r3, [r3, #24]
 8009298:	b29a      	uxth	r2, r3
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f042 0208 	orr.w	r2, r2, #8
 80092a2:	b292      	uxth	r2, r2
 80092a4:	831a      	strh	r2, [r3, #24]
}
 80092a6:	bf00      	nop
 80092a8:	3770      	adds	r7, #112	@ 0x70
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	40008000 	.word	0x40008000

080092b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b09c      	sub	sp, #112	@ 0x70
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092c2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092cc:	2b22      	cmp	r3, #34	@ 0x22
 80092ce:	f040 80be 	bne.w	800944e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80092d8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80092e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80092e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80092ea:	4013      	ands	r3, r2
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092f0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092f6:	1c9a      	adds	r2, r3, #2
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009302:	b29b      	uxth	r3, r3
 8009304:	3b01      	subs	r3, #1
 8009306:	b29a      	uxth	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009314:	b29b      	uxth	r3, r3
 8009316:	2b00      	cmp	r3, #0
 8009318:	f040 80a3 	bne.w	8009462 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009324:	e853 3f00 	ldrex	r3, [r3]
 8009328:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800932a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800932c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009330:	667b      	str	r3, [r7, #100]	@ 0x64
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	461a      	mov	r2, r3
 8009338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800933a:	657b      	str	r3, [r7, #84]	@ 0x54
 800933c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009340:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009342:	e841 2300 	strex	r3, r2, [r1]
 8009346:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1e6      	bne.n	800931c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	3308      	adds	r3, #8
 8009354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009358:	e853 3f00 	ldrex	r3, [r3]
 800935c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800935e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009360:	f023 0301 	bic.w	r3, r3, #1
 8009364:	663b      	str	r3, [r7, #96]	@ 0x60
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3308      	adds	r3, #8
 800936c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800936e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009372:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800937c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1e5      	bne.n	800934e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2220      	movs	r2, #32
 8009386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a34      	ldr	r2, [pc, #208]	@ (800946c <UART_RxISR_16BIT+0x1b8>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d01f      	beq.n	80093e0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d018      	beq.n	80093e0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b4:	6a3b      	ldr	r3, [r7, #32]
 80093b6:	e853 3f00 	ldrex	r3, [r3]
 80093ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80093c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	461a      	mov	r2, r3
 80093ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80093ce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093d4:	e841 2300 	strex	r3, r2, [r1]
 80093d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1e6      	bne.n	80093ae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d12e      	bne.n	8009446 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	e853 3f00 	ldrex	r3, [r3]
 80093fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	f023 0310 	bic.w	r3, r3, #16
 8009402:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	461a      	mov	r2, r3
 800940a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800940c:	61bb      	str	r3, [r7, #24]
 800940e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009410:	6979      	ldr	r1, [r7, #20]
 8009412:	69ba      	ldr	r2, [r7, #24]
 8009414:	e841 2300 	strex	r3, r2, [r1]
 8009418:	613b      	str	r3, [r7, #16]
   return(result);
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1e6      	bne.n	80093ee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	69db      	ldr	r3, [r3, #28]
 8009426:	f003 0310 	and.w	r3, r3, #16
 800942a:	2b10      	cmp	r3, #16
 800942c:	d103      	bne.n	8009436 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2210      	movs	r2, #16
 8009434:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800943c:	4619      	mov	r1, r3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7ff f874 	bl	800852c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009444:	e00d      	b.n	8009462 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7f9 f8dc 	bl	8002604 <HAL_UART_RxCpltCallback>
}
 800944c:	e009      	b.n	8009462 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	8b1b      	ldrh	r3, [r3, #24]
 8009454:	b29a      	uxth	r2, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f042 0208 	orr.w	r2, r2, #8
 800945e:	b292      	uxth	r2, r2
 8009460:	831a      	strh	r2, [r3, #24]
}
 8009462:	bf00      	nop
 8009464:	3770      	adds	r7, #112	@ 0x70
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	40008000 	.word	0x40008000

08009470 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009478:	bf00      	nop
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
 800948a:	4603      	mov	r3, r0
 800948c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800948e:	2300      	movs	r3, #0
 8009490:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009496:	2b84      	cmp	r3, #132	@ 0x84
 8009498:	d005      	beq.n	80094a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800949a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	4413      	add	r3, r2
 80094a2:	3303      	adds	r3, #3
 80094a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80094a6:	68fb      	ldr	r3, [r7, #12]
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3714      	adds	r7, #20
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80094b8:	f000 fe3a 	bl	800a130 <vTaskStartScheduler>
  
  return osOK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80094c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094c4:	b089      	sub	sp, #36	@ 0x24
 80094c6:	af04      	add	r7, sp, #16
 80094c8:	6078      	str	r0, [r7, #4]
 80094ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	695b      	ldr	r3, [r3, #20]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d020      	beq.n	8009516 <osThreadCreate+0x54>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	699b      	ldr	r3, [r3, #24]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d01c      	beq.n	8009516 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	685c      	ldr	r4, [r3, #4]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	691e      	ldr	r6, [r3, #16]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7ff ffc8 	bl	8009484 <makeFreeRtosPriority>
 80094f4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	695b      	ldr	r3, [r3, #20]
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80094fe:	9202      	str	r2, [sp, #8]
 8009500:	9301      	str	r3, [sp, #4]
 8009502:	9100      	str	r1, [sp, #0]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	4632      	mov	r2, r6
 8009508:	4629      	mov	r1, r5
 800950a:	4620      	mov	r0, r4
 800950c:	f000 fc2a 	bl	8009d64 <xTaskCreateStatic>
 8009510:	4603      	mov	r3, r0
 8009512:	60fb      	str	r3, [r7, #12]
 8009514:	e01c      	b.n	8009550 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	685c      	ldr	r4, [r3, #4]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009522:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800952a:	4618      	mov	r0, r3
 800952c:	f7ff ffaa 	bl	8009484 <makeFreeRtosPriority>
 8009530:	4602      	mov	r2, r0
 8009532:	f107 030c 	add.w	r3, r7, #12
 8009536:	9301      	str	r3, [sp, #4]
 8009538:	9200      	str	r2, [sp, #0]
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	4632      	mov	r2, r6
 800953e:	4629      	mov	r1, r5
 8009540:	4620      	mov	r0, r4
 8009542:	f000 fc6f 	bl	8009e24 <xTaskCreate>
 8009546:	4603      	mov	r3, r0
 8009548:	2b01      	cmp	r3, #1
 800954a:	d001      	beq.n	8009550 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800954c:	2300      	movs	r3, #0
 800954e:	e000      	b.n	8009552 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009550:	68fb      	ldr	r3, [r7, #12]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3714      	adds	r7, #20
 8009556:	46bd      	mov	sp, r7
 8009558:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800955a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b084      	sub	sp, #16
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d001      	beq.n	8009570 <osDelay+0x16>
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	e000      	b.n	8009572 <osDelay+0x18>
 8009570:	2301      	movs	r3, #1
 8009572:	4618      	mov	r0, r3
 8009574:	f000 fda6 	bl	800a0c4 <vTaskDelay>
  
  return osOK;
 8009578:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}

08009582 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009582:	b480      	push	{r7}
 8009584:	b083      	sub	sp, #12
 8009586:	af00      	add	r7, sp, #0
 8009588:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f103 0208 	add.w	r2, r3, #8
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f04f 32ff 	mov.w	r2, #4294967295
 800959a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f103 0208 	add.w	r2, r3, #8
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f103 0208 	add.w	r2, r3, #8
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80095dc:	b480      	push	{r7}
 80095de:	b085      	sub	sp, #20
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	689a      	ldr	r2, [r3, #8]
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	683a      	ldr	r2, [r7, #0]
 8009606:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	1c5a      	adds	r2, r3, #1
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	601a      	str	r2, [r3, #0]
}
 8009618:	bf00      	nop
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009624:	b480      	push	{r7}
 8009626:	b085      	sub	sp, #20
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800963a:	d103      	bne.n	8009644 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	60fb      	str	r3, [r7, #12]
 8009642:	e00c      	b.n	800965e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	3308      	adds	r3, #8
 8009648:	60fb      	str	r3, [r7, #12]
 800964a:	e002      	b.n	8009652 <vListInsert+0x2e>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	60fb      	str	r3, [r7, #12]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68ba      	ldr	r2, [r7, #8]
 800965a:	429a      	cmp	r2, r3
 800965c:	d2f6      	bcs.n	800964c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	685a      	ldr	r2, [r3, #4]
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	683a      	ldr	r2, [r7, #0]
 800966c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	1c5a      	adds	r2, r3, #1
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	601a      	str	r2, [r3, #0]
}
 800968a:	bf00      	nop
 800968c:	3714      	adds	r7, #20
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr

08009696 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009696:	b480      	push	{r7}
 8009698:	b085      	sub	sp, #20
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	6892      	ldr	r2, [r2, #8]
 80096ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	6852      	ldr	r2, [r2, #4]
 80096b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d103      	bne.n	80096ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	689a      	ldr	r2, [r3, #8]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	1e5a      	subs	r2, r3, #1
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3714      	adds	r7, #20
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
	...

080096ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d10b      	bne.n	8009718 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009704:	f383 8811 	msr	BASEPRI, r3
 8009708:	f3bf 8f6f 	isb	sy
 800970c:	f3bf 8f4f 	dsb	sy
 8009710:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009712:	bf00      	nop
 8009714:	bf00      	nop
 8009716:	e7fd      	b.n	8009714 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009718:	f001 fb66 	bl	800ade8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009724:	68f9      	ldr	r1, [r7, #12]
 8009726:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009728:	fb01 f303 	mul.w	r3, r1, r3
 800972c:	441a      	add	r2, r3
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009748:	3b01      	subs	r3, #1
 800974a:	68f9      	ldr	r1, [r7, #12]
 800974c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800974e:	fb01 f303 	mul.w	r3, r1, r3
 8009752:	441a      	add	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	22ff      	movs	r2, #255	@ 0xff
 800975c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	22ff      	movs	r2, #255	@ 0xff
 8009764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d114      	bne.n	8009798 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d01a      	beq.n	80097ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	3310      	adds	r3, #16
 800977a:	4618      	mov	r0, r3
 800977c:	f000 ff32 	bl	800a5e4 <xTaskRemoveFromEventList>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d012      	beq.n	80097ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009786:	4b0d      	ldr	r3, [pc, #52]	@ (80097bc <xQueueGenericReset+0xd0>)
 8009788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	f3bf 8f4f 	dsb	sy
 8009792:	f3bf 8f6f 	isb	sy
 8009796:	e009      	b.n	80097ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3310      	adds	r3, #16
 800979c:	4618      	mov	r0, r3
 800979e:	f7ff fef0 	bl	8009582 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	3324      	adds	r3, #36	@ 0x24
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7ff feeb 	bl	8009582 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80097ac:	f001 fb4e 	bl	800ae4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80097b0:	2301      	movs	r3, #1
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	e000ed04 	.word	0xe000ed04

080097c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08a      	sub	sp, #40	@ 0x28
 80097c4:	af02      	add	r7, sp, #8
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	4613      	mov	r3, r2
 80097cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d10b      	bne.n	80097ec <xQueueGenericCreate+0x2c>
	__asm volatile
 80097d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d8:	f383 8811 	msr	BASEPRI, r3
 80097dc:	f3bf 8f6f 	isb	sy
 80097e0:	f3bf 8f4f 	dsb	sy
 80097e4:	613b      	str	r3, [r7, #16]
}
 80097e6:	bf00      	nop
 80097e8:	bf00      	nop
 80097ea:	e7fd      	b.n	80097e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	fb02 f303 	mul.w	r3, r2, r3
 80097f4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	3348      	adds	r3, #72	@ 0x48
 80097fa:	4618      	mov	r0, r3
 80097fc:	f001 fc16 	bl	800b02c <pvPortMalloc>
 8009800:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d011      	beq.n	800982c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009808:	69bb      	ldr	r3, [r7, #24]
 800980a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	3348      	adds	r3, #72	@ 0x48
 8009810:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800981a:	79fa      	ldrb	r2, [r7, #7]
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	9300      	str	r3, [sp, #0]
 8009820:	4613      	mov	r3, r2
 8009822:	697a      	ldr	r2, [r7, #20]
 8009824:	68b9      	ldr	r1, [r7, #8]
 8009826:	68f8      	ldr	r0, [r7, #12]
 8009828:	f000 f805 	bl	8009836 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800982c:	69bb      	ldr	r3, [r7, #24]
	}
 800982e:	4618      	mov	r0, r3
 8009830:	3720      	adds	r7, #32
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b084      	sub	sp, #16
 800983a:	af00      	add	r7, sp, #0
 800983c:	60f8      	str	r0, [r7, #12]
 800983e:	60b9      	str	r1, [r7, #8]
 8009840:	607a      	str	r2, [r7, #4]
 8009842:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d103      	bne.n	8009852 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	69ba      	ldr	r2, [r7, #24]
 800984e:	601a      	str	r2, [r3, #0]
 8009850:	e002      	b.n	8009858 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009852:	69bb      	ldr	r3, [r7, #24]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	68fa      	ldr	r2, [r7, #12]
 800985c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	68ba      	ldr	r2, [r7, #8]
 8009862:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009864:	2101      	movs	r1, #1
 8009866:	69b8      	ldr	r0, [r7, #24]
 8009868:	f7ff ff40 	bl	80096ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800986c:	bf00      	nop
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b090      	sub	sp, #64	@ 0x40
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
 8009880:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009888:	2b00      	cmp	r3, #0
 800988a:	d10b      	bne.n	80098a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800988c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009890:	f383 8811 	msr	BASEPRI, r3
 8009894:	f3bf 8f6f 	isb	sy
 8009898:	f3bf 8f4f 	dsb	sy
 800989c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800989e:	bf00      	nop
 80098a0:	bf00      	nop
 80098a2:	e7fd      	b.n	80098a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <xQueueGenericSendFromISR+0x3e>
 80098aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <xQueueGenericSendFromISR+0x42>
 80098b2:	2301      	movs	r3, #1
 80098b4:	e000      	b.n	80098b8 <xQueueGenericSendFromISR+0x44>
 80098b6:	2300      	movs	r3, #0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10b      	bne.n	80098d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80098bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c0:	f383 8811 	msr	BASEPRI, r3
 80098c4:	f3bf 8f6f 	isb	sy
 80098c8:	f3bf 8f4f 	dsb	sy
 80098cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80098ce:	bf00      	nop
 80098d0:	bf00      	nop
 80098d2:	e7fd      	b.n	80098d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	2b02      	cmp	r3, #2
 80098d8:	d103      	bne.n	80098e2 <xQueueGenericSendFromISR+0x6e>
 80098da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d101      	bne.n	80098e6 <xQueueGenericSendFromISR+0x72>
 80098e2:	2301      	movs	r3, #1
 80098e4:	e000      	b.n	80098e8 <xQueueGenericSendFromISR+0x74>
 80098e6:	2300      	movs	r3, #0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10b      	bne.n	8009904 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	623b      	str	r3, [r7, #32]
}
 80098fe:	bf00      	nop
 8009900:	bf00      	nop
 8009902:	e7fd      	b.n	8009900 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009904:	f001 fb50 	bl	800afa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009908:	f3ef 8211 	mrs	r2, BASEPRI
 800990c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009910:	f383 8811 	msr	BASEPRI, r3
 8009914:	f3bf 8f6f 	isb	sy
 8009918:	f3bf 8f4f 	dsb	sy
 800991c:	61fa      	str	r2, [r7, #28]
 800991e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009920:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009922:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009926:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800992c:	429a      	cmp	r2, r3
 800992e:	d302      	bcc.n	8009936 <xQueueGenericSendFromISR+0xc2>
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	2b02      	cmp	r3, #2
 8009934:	d12f      	bne.n	8009996 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009938:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800993c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009944:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	68b9      	ldr	r1, [r7, #8]
 800994a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800994c:	f000 f912 	bl	8009b74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009950:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009958:	d112      	bne.n	8009980 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800995a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995e:	2b00      	cmp	r3, #0
 8009960:	d016      	beq.n	8009990 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009964:	3324      	adds	r3, #36	@ 0x24
 8009966:	4618      	mov	r0, r3
 8009968:	f000 fe3c 	bl	800a5e4 <xTaskRemoveFromEventList>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00e      	beq.n	8009990 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00b      	beq.n	8009990 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	e007      	b.n	8009990 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009980:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009984:	3301      	adds	r3, #1
 8009986:	b2db      	uxtb	r3, r3
 8009988:	b25a      	sxtb	r2, r3
 800998a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800998c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009990:	2301      	movs	r3, #1
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009994:	e001      	b.n	800999a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009996:	2300      	movs	r3, #0
 8009998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800999a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800999c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80099a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3740      	adds	r7, #64	@ 0x40
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b08c      	sub	sp, #48	@ 0x30
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80099bc:	2300      	movs	r3, #0
 80099be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d10b      	bne.n	80099e2 <xQueueReceive+0x32>
	__asm volatile
 80099ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ce:	f383 8811 	msr	BASEPRI, r3
 80099d2:	f3bf 8f6f 	isb	sy
 80099d6:	f3bf 8f4f 	dsb	sy
 80099da:	623b      	str	r3, [r7, #32]
}
 80099dc:	bf00      	nop
 80099de:	bf00      	nop
 80099e0:	e7fd      	b.n	80099de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d103      	bne.n	80099f0 <xQueueReceive+0x40>
 80099e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <xQueueReceive+0x44>
 80099f0:	2301      	movs	r3, #1
 80099f2:	e000      	b.n	80099f6 <xQueueReceive+0x46>
 80099f4:	2300      	movs	r3, #0
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d10b      	bne.n	8009a12 <xQueueReceive+0x62>
	__asm volatile
 80099fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099fe:	f383 8811 	msr	BASEPRI, r3
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	f3bf 8f4f 	dsb	sy
 8009a0a:	61fb      	str	r3, [r7, #28]
}
 8009a0c:	bf00      	nop
 8009a0e:	bf00      	nop
 8009a10:	e7fd      	b.n	8009a0e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a12:	f000 ffad 	bl	800a970 <xTaskGetSchedulerState>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d102      	bne.n	8009a22 <xQueueReceive+0x72>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d101      	bne.n	8009a26 <xQueueReceive+0x76>
 8009a22:	2301      	movs	r3, #1
 8009a24:	e000      	b.n	8009a28 <xQueueReceive+0x78>
 8009a26:	2300      	movs	r3, #0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10b      	bne.n	8009a44 <xQueueReceive+0x94>
	__asm volatile
 8009a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a30:	f383 8811 	msr	BASEPRI, r3
 8009a34:	f3bf 8f6f 	isb	sy
 8009a38:	f3bf 8f4f 	dsb	sy
 8009a3c:	61bb      	str	r3, [r7, #24]
}
 8009a3e:	bf00      	nop
 8009a40:	bf00      	nop
 8009a42:	e7fd      	b.n	8009a40 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a44:	f001 f9d0 	bl	800ade8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a4c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d01f      	beq.n	8009a94 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a58:	f000 f8f6 	bl	8009c48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a5e:	1e5a      	subs	r2, r3, #1
 8009a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a62:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00f      	beq.n	8009a8c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6e:	3310      	adds	r3, #16
 8009a70:	4618      	mov	r0, r3
 8009a72:	f000 fdb7 	bl	800a5e4 <xTaskRemoveFromEventList>
 8009a76:	4603      	mov	r3, r0
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d007      	beq.n	8009a8c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a7c:	4b3c      	ldr	r3, [pc, #240]	@ (8009b70 <xQueueReceive+0x1c0>)
 8009a7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a82:	601a      	str	r2, [r3, #0]
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a8c:	f001 f9de 	bl	800ae4c <vPortExitCritical>
				return pdPASS;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e069      	b.n	8009b68 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d103      	bne.n	8009aa2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a9a:	f001 f9d7 	bl	800ae4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	e062      	b.n	8009b68 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d106      	bne.n	8009ab6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009aa8:	f107 0310 	add.w	r3, r7, #16
 8009aac:	4618      	mov	r0, r3
 8009aae:	f000 fdfd 	bl	800a6ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ab6:	f001 f9c9 	bl	800ae4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009aba:	f000 fba3 	bl	800a204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009abe:	f001 f993 	bl	800ade8 <vPortEnterCritical>
 8009ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ac8:	b25b      	sxtb	r3, r3
 8009aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ace:	d103      	bne.n	8009ad8 <xQueueReceive+0x128>
 8009ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ada:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ade:	b25b      	sxtb	r3, r3
 8009ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae4:	d103      	bne.n	8009aee <xQueueReceive+0x13e>
 8009ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009aee:	f001 f9ad 	bl	800ae4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009af2:	1d3a      	adds	r2, r7, #4
 8009af4:	f107 0310 	add.w	r3, r7, #16
 8009af8:	4611      	mov	r1, r2
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 fdec 	bl	800a6d8 <xTaskCheckForTimeOut>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d123      	bne.n	8009b4e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b08:	f000 f916 	bl	8009d38 <prvIsQueueEmpty>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d017      	beq.n	8009b42 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b14:	3324      	adds	r3, #36	@ 0x24
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	4611      	mov	r1, r2
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f000 fd3c 	bl	800a598 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b22:	f000 f8b7 	bl	8009c94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b26:	f000 fb7b 	bl	800a220 <xTaskResumeAll>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d189      	bne.n	8009a44 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009b30:	4b0f      	ldr	r3, [pc, #60]	@ (8009b70 <xQueueReceive+0x1c0>)
 8009b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	e780      	b.n	8009a44 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b44:	f000 f8a6 	bl	8009c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b48:	f000 fb6a 	bl	800a220 <xTaskResumeAll>
 8009b4c:	e77a      	b.n	8009a44 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b50:	f000 f8a0 	bl	8009c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b54:	f000 fb64 	bl	800a220 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b5a:	f000 f8ed 	bl	8009d38 <prvIsQueueEmpty>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	f43f af6f 	beq.w	8009a44 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b66:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3730      	adds	r7, #48	@ 0x30
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	e000ed04 	.word	0xe000ed04

08009b74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b086      	sub	sp, #24
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009b80:	2300      	movs	r3, #0
 8009b82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10d      	bne.n	8009bae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d14d      	bne.n	8009c36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f000 ff04 	bl	800a9ac <xTaskPriorityDisinherit>
 8009ba4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	609a      	str	r2, [r3, #8]
 8009bac:	e043      	b.n	8009c36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d119      	bne.n	8009be8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6858      	ldr	r0, [r3, #4]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	68b9      	ldr	r1, [r7, #8]
 8009bc0:	f001 fed1 	bl	800b966 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	685a      	ldr	r2, [r3, #4]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bcc:	441a      	add	r2, r3
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	685a      	ldr	r2, [r3, #4]
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d32b      	bcc.n	8009c36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	605a      	str	r2, [r3, #4]
 8009be6:	e026      	b.n	8009c36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	68d8      	ldr	r0, [r3, #12]
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	68b9      	ldr	r1, [r7, #8]
 8009bf4:	f001 feb7 	bl	800b966 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	68da      	ldr	r2, [r3, #12]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c00:	425b      	negs	r3, r3
 8009c02:	441a      	add	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	68da      	ldr	r2, [r3, #12]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d207      	bcs.n	8009c24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	689a      	ldr	r2, [r3, #8]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c1c:	425b      	negs	r3, r3
 8009c1e:	441a      	add	r2, r3
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2b02      	cmp	r3, #2
 8009c28:	d105      	bne.n	8009c36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d002      	beq.n	8009c36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	3b01      	subs	r3, #1
 8009c34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	1c5a      	adds	r2, r3, #1
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009c3e:	697b      	ldr	r3, [r7, #20]
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3718      	adds	r7, #24
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d018      	beq.n	8009c8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	68da      	ldr	r2, [r3, #12]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c62:	441a      	add	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	68da      	ldr	r2, [r3, #12]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d303      	bcc.n	8009c7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	68d9      	ldr	r1, [r3, #12]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c84:	461a      	mov	r2, r3
 8009c86:	6838      	ldr	r0, [r7, #0]
 8009c88:	f001 fe6d 	bl	800b966 <memcpy>
	}
}
 8009c8c:	bf00      	nop
 8009c8e:	3708      	adds	r7, #8
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009c9c:	f001 f8a4 	bl	800ade8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ca6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ca8:	e011      	b.n	8009cce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d012      	beq.n	8009cd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	3324      	adds	r3, #36	@ 0x24
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f000 fc94 	bl	800a5e4 <xTaskRemoveFromEventList>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d001      	beq.n	8009cc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cc2:	f000 fd6d 	bl	800a7a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cc6:	7bfb      	ldrb	r3, [r7, #15]
 8009cc8:	3b01      	subs	r3, #1
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	dce9      	bgt.n	8009caa <prvUnlockQueue+0x16>
 8009cd6:	e000      	b.n	8009cda <prvUnlockQueue+0x46>
					break;
 8009cd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	22ff      	movs	r2, #255	@ 0xff
 8009cde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009ce2:	f001 f8b3 	bl	800ae4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009ce6:	f001 f87f 	bl	800ade8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cf0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cf2:	e011      	b.n	8009d18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d012      	beq.n	8009d22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	3310      	adds	r3, #16
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fc6f 	bl	800a5e4 <xTaskRemoveFromEventList>
 8009d06:	4603      	mov	r3, r0
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d001      	beq.n	8009d10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d0c:	f000 fd48 	bl	800a7a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d10:	7bbb      	ldrb	r3, [r7, #14]
 8009d12:	3b01      	subs	r3, #1
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	dce9      	bgt.n	8009cf4 <prvUnlockQueue+0x60>
 8009d20:	e000      	b.n	8009d24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	22ff      	movs	r2, #255	@ 0xff
 8009d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009d2c:	f001 f88e 	bl	800ae4c <vPortExitCritical>
}
 8009d30:	bf00      	nop
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d40:	f001 f852 	bl	800ade8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d102      	bne.n	8009d52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	60fb      	str	r3, [r7, #12]
 8009d50:	e001      	b.n	8009d56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d52:	2300      	movs	r3, #0
 8009d54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d56:	f001 f879 	bl	800ae4c <vPortExitCritical>

	return xReturn;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3710      	adds	r7, #16
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b08e      	sub	sp, #56	@ 0x38
 8009d68:	af04      	add	r7, sp, #16
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	607a      	str	r2, [r7, #4]
 8009d70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d10b      	bne.n	8009d90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	623b      	str	r3, [r7, #32]
}
 8009d8a:	bf00      	nop
 8009d8c:	bf00      	nop
 8009d8e:	e7fd      	b.n	8009d8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d10b      	bne.n	8009dae <xTaskCreateStatic+0x4a>
	__asm volatile
 8009d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9a:	f383 8811 	msr	BASEPRI, r3
 8009d9e:	f3bf 8f6f 	isb	sy
 8009da2:	f3bf 8f4f 	dsb	sy
 8009da6:	61fb      	str	r3, [r7, #28]
}
 8009da8:	bf00      	nop
 8009daa:	bf00      	nop
 8009dac:	e7fd      	b.n	8009daa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009dae:	23a0      	movs	r3, #160	@ 0xa0
 8009db0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	2ba0      	cmp	r3, #160	@ 0xa0
 8009db6:	d00b      	beq.n	8009dd0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbc:	f383 8811 	msr	BASEPRI, r3
 8009dc0:	f3bf 8f6f 	isb	sy
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	61bb      	str	r3, [r7, #24]
}
 8009dca:	bf00      	nop
 8009dcc:	bf00      	nop
 8009dce:	e7fd      	b.n	8009dcc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009dd0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d01e      	beq.n	8009e16 <xTaskCreateStatic+0xb2>
 8009dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d01b      	beq.n	8009e16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009de6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dea:	2202      	movs	r2, #2
 8009dec:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009df0:	2300      	movs	r3, #0
 8009df2:	9303      	str	r3, [sp, #12]
 8009df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df6:	9302      	str	r3, [sp, #8]
 8009df8:	f107 0314 	add.w	r3, r7, #20
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	687a      	ldr	r2, [r7, #4]
 8009e06:	68b9      	ldr	r1, [r7, #8]
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f000 f851 	bl	8009eb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009e10:	f000 f8ee 	bl	8009ff0 <prvAddNewTaskToReadyList>
 8009e14:	e001      	b.n	8009e1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009e16:	2300      	movs	r3, #0
 8009e18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009e1a:	697b      	ldr	r3, [r7, #20]
	}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3728      	adds	r7, #40	@ 0x28
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b08c      	sub	sp, #48	@ 0x30
 8009e28:	af04      	add	r7, sp, #16
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	603b      	str	r3, [r7, #0]
 8009e30:	4613      	mov	r3, r2
 8009e32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009e34:	88fb      	ldrh	r3, [r7, #6]
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f001 f8f7 	bl	800b02c <pvPortMalloc>
 8009e3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d00e      	beq.n	8009e64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009e46:	20a0      	movs	r0, #160	@ 0xa0
 8009e48:	f001 f8f0 	bl	800b02c <pvPortMalloc>
 8009e4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d003      	beq.n	8009e5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009e54:	69fb      	ldr	r3, [r7, #28]
 8009e56:	697a      	ldr	r2, [r7, #20]
 8009e58:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e5a:	e005      	b.n	8009e68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009e5c:	6978      	ldr	r0, [r7, #20]
 8009e5e:	f001 f9b3 	bl	800b1c8 <vPortFree>
 8009e62:	e001      	b.n	8009e68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009e64:	2300      	movs	r3, #0
 8009e66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d017      	beq.n	8009e9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	2200      	movs	r2, #0
 8009e72:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009e76:	88fa      	ldrh	r2, [r7, #6]
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9303      	str	r3, [sp, #12]
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	9302      	str	r3, [sp, #8]
 8009e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e82:	9301      	str	r3, [sp, #4]
 8009e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e86:	9300      	str	r3, [sp, #0]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	68b9      	ldr	r1, [r7, #8]
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 f80f 	bl	8009eb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e92:	69f8      	ldr	r0, [r7, #28]
 8009e94:	f000 f8ac 	bl	8009ff0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	61bb      	str	r3, [r7, #24]
 8009e9c:	e002      	b.n	8009ea4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ea4:	69bb      	ldr	r3, [r7, #24]
	}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3720      	adds	r7, #32
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
	...

08009eb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
 8009ebc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	4413      	add	r3, r2
 8009ece:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	f023 0307 	bic.w	r3, r3, #7
 8009ed6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ed8:	69bb      	ldr	r3, [r7, #24]
 8009eda:	f003 0307 	and.w	r3, r3, #7
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00b      	beq.n	8009efa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee6:	f383 8811 	msr	BASEPRI, r3
 8009eea:	f3bf 8f6f 	isb	sy
 8009eee:	f3bf 8f4f 	dsb	sy
 8009ef2:	617b      	str	r3, [r7, #20]
}
 8009ef4:	bf00      	nop
 8009ef6:	bf00      	nop
 8009ef8:	e7fd      	b.n	8009ef6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d01f      	beq.n	8009f40 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f00:	2300      	movs	r3, #0
 8009f02:	61fb      	str	r3, [r7, #28]
 8009f04:	e012      	b.n	8009f2c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	4413      	add	r3, r2
 8009f0c:	7819      	ldrb	r1, [r3, #0]
 8009f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f10:	69fb      	ldr	r3, [r7, #28]
 8009f12:	4413      	add	r3, r2
 8009f14:	3334      	adds	r3, #52	@ 0x34
 8009f16:	460a      	mov	r2, r1
 8009f18:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009f1a:	68ba      	ldr	r2, [r7, #8]
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	4413      	add	r3, r2
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d006      	beq.n	8009f34 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f26:	69fb      	ldr	r3, [r7, #28]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	61fb      	str	r3, [r7, #28]
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	2b0f      	cmp	r3, #15
 8009f30:	d9e9      	bls.n	8009f06 <prvInitialiseNewTask+0x56>
 8009f32:	e000      	b.n	8009f36 <prvInitialiseNewTask+0x86>
			{
				break;
 8009f34:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009f3e:	e003      	b.n	8009f48 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f42:	2200      	movs	r2, #0
 8009f44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4a:	2b06      	cmp	r3, #6
 8009f4c:	d901      	bls.n	8009f52 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009f4e:	2306      	movs	r3, #6
 8009f50:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f56:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f5c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f60:	2200      	movs	r2, #0
 8009f62:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f66:	3304      	adds	r3, #4
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7ff fb2a 	bl	80095c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f70:	3318      	adds	r3, #24
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff fb25 	bl	80095c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f7c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f80:	f1c3 0207 	rsb	r2, r3, #7
 8009f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f86:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f8c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f90:	2200      	movs	r2, #0
 8009f92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa0:	334c      	adds	r3, #76	@ 0x4c
 8009fa2:	224c      	movs	r2, #76	@ 0x4c
 8009fa4:	2100      	movs	r1, #0
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f001 fc03 	bl	800b7b2 <memset>
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	4a0d      	ldr	r2, [pc, #52]	@ (8009fe4 <prvInitialiseNewTask+0x134>)
 8009fb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8009fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8009fe8 <prvInitialiseNewTask+0x138>)
 8009fb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8009fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fba:	4a0c      	ldr	r2, [pc, #48]	@ (8009fec <prvInitialiseNewTask+0x13c>)
 8009fbc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009fbe:	683a      	ldr	r2, [r7, #0]
 8009fc0:	68f9      	ldr	r1, [r7, #12]
 8009fc2:	69b8      	ldr	r0, [r7, #24]
 8009fc4:	f000 fde0 	bl	800ab88 <pxPortInitialiseStack>
 8009fc8:	4602      	mov	r2, r0
 8009fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fcc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fda:	bf00      	nop
 8009fdc:	3720      	adds	r7, #32
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	200033dc 	.word	0x200033dc
 8009fe8:	20003444 	.word	0x20003444
 8009fec:	200034ac 	.word	0x200034ac

08009ff0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ff8:	f000 fef6 	bl	800ade8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ffc:	4b2a      	ldr	r3, [pc, #168]	@ (800a0a8 <prvAddNewTaskToReadyList+0xb8>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	3301      	adds	r3, #1
 800a002:	4a29      	ldr	r2, [pc, #164]	@ (800a0a8 <prvAddNewTaskToReadyList+0xb8>)
 800a004:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a006:	4b29      	ldr	r3, [pc, #164]	@ (800a0ac <prvAddNewTaskToReadyList+0xbc>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d109      	bne.n	800a022 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a00e:	4a27      	ldr	r2, [pc, #156]	@ (800a0ac <prvAddNewTaskToReadyList+0xbc>)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a014:	4b24      	ldr	r3, [pc, #144]	@ (800a0a8 <prvAddNewTaskToReadyList+0xb8>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d110      	bne.n	800a03e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a01c:	f000 fbe4 	bl	800a7e8 <prvInitialiseTaskLists>
 800a020:	e00d      	b.n	800a03e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a022:	4b23      	ldr	r3, [pc, #140]	@ (800a0b0 <prvAddNewTaskToReadyList+0xc0>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d109      	bne.n	800a03e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a02a:	4b20      	ldr	r3, [pc, #128]	@ (800a0ac <prvAddNewTaskToReadyList+0xbc>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a034:	429a      	cmp	r2, r3
 800a036:	d802      	bhi.n	800a03e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a038:	4a1c      	ldr	r2, [pc, #112]	@ (800a0ac <prvAddNewTaskToReadyList+0xbc>)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a03e:	4b1d      	ldr	r3, [pc, #116]	@ (800a0b4 <prvAddNewTaskToReadyList+0xc4>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	3301      	adds	r3, #1
 800a044:	4a1b      	ldr	r2, [pc, #108]	@ (800a0b4 <prvAddNewTaskToReadyList+0xc4>)
 800a046:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04c:	2201      	movs	r2, #1
 800a04e:	409a      	lsls	r2, r3
 800a050:	4b19      	ldr	r3, [pc, #100]	@ (800a0b8 <prvAddNewTaskToReadyList+0xc8>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4313      	orrs	r3, r2
 800a056:	4a18      	ldr	r2, [pc, #96]	@ (800a0b8 <prvAddNewTaskToReadyList+0xc8>)
 800a058:	6013      	str	r3, [r2, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a05e:	4613      	mov	r3, r2
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	4413      	add	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4a15      	ldr	r2, [pc, #84]	@ (800a0bc <prvAddNewTaskToReadyList+0xcc>)
 800a068:	441a      	add	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	3304      	adds	r3, #4
 800a06e:	4619      	mov	r1, r3
 800a070:	4610      	mov	r0, r2
 800a072:	f7ff fab3 	bl	80095dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a076:	f000 fee9 	bl	800ae4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a07a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b0 <prvAddNewTaskToReadyList+0xc0>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00e      	beq.n	800a0a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a082:	4b0a      	ldr	r3, [pc, #40]	@ (800a0ac <prvAddNewTaskToReadyList+0xbc>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d207      	bcs.n	800a0a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a090:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c0 <prvAddNewTaskToReadyList+0xd0>)
 800a092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a096:	601a      	str	r2, [r3, #0]
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0a0:	bf00      	nop
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	20000c78 	.word	0x20000c78
 800a0ac:	20000b78 	.word	0x20000b78
 800a0b0:	20000c84 	.word	0x20000c84
 800a0b4:	20000c94 	.word	0x20000c94
 800a0b8:	20000c80 	.word	0x20000c80
 800a0bc:	20000b7c 	.word	0x20000b7c
 800a0c0:	e000ed04 	.word	0xe000ed04

0800a0c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d018      	beq.n	800a108 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a0d6:	4b14      	ldr	r3, [pc, #80]	@ (800a128 <vTaskDelay+0x64>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d00b      	beq.n	800a0f6 <vTaskDelay+0x32>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	60bb      	str	r3, [r7, #8]
}
 800a0f0:	bf00      	nop
 800a0f2:	bf00      	nop
 800a0f4:	e7fd      	b.n	800a0f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a0f6:	f000 f885 	bl	800a204 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a0fa:	2100      	movs	r1, #0
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 fcdd 	bl	800aabc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a102:	f000 f88d 	bl	800a220 <xTaskResumeAll>
 800a106:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d107      	bne.n	800a11e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a10e:	4b07      	ldr	r3, [pc, #28]	@ (800a12c <vTaskDelay+0x68>)
 800a110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a11e:	bf00      	nop
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	20000ca0 	.word	0x20000ca0
 800a12c:	e000ed04 	.word	0xe000ed04

0800a130 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b08a      	sub	sp, #40	@ 0x28
 800a134:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a136:	2300      	movs	r3, #0
 800a138:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a13a:	2300      	movs	r3, #0
 800a13c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a13e:	463a      	mov	r2, r7
 800a140:	1d39      	adds	r1, r7, #4
 800a142:	f107 0308 	add.w	r3, r7, #8
 800a146:	4618      	mov	r0, r3
 800a148:	f7f6 fe80 	bl	8000e4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a14c:	6839      	ldr	r1, [r7, #0]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	68ba      	ldr	r2, [r7, #8]
 800a152:	9202      	str	r2, [sp, #8]
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	2300      	movs	r3, #0
 800a158:	9300      	str	r3, [sp, #0]
 800a15a:	2300      	movs	r3, #0
 800a15c:	460a      	mov	r2, r1
 800a15e:	4921      	ldr	r1, [pc, #132]	@ (800a1e4 <vTaskStartScheduler+0xb4>)
 800a160:	4821      	ldr	r0, [pc, #132]	@ (800a1e8 <vTaskStartScheduler+0xb8>)
 800a162:	f7ff fdff 	bl	8009d64 <xTaskCreateStatic>
 800a166:	4603      	mov	r3, r0
 800a168:	4a20      	ldr	r2, [pc, #128]	@ (800a1ec <vTaskStartScheduler+0xbc>)
 800a16a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a16c:	4b1f      	ldr	r3, [pc, #124]	@ (800a1ec <vTaskStartScheduler+0xbc>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a174:	2301      	movs	r3, #1
 800a176:	617b      	str	r3, [r7, #20]
 800a178:	e001      	b.n	800a17e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a17a:	2300      	movs	r3, #0
 800a17c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	2b01      	cmp	r3, #1
 800a182:	d11b      	bne.n	800a1bc <vTaskStartScheduler+0x8c>
	__asm volatile
 800a184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	613b      	str	r3, [r7, #16]
}
 800a196:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a198:	4b15      	ldr	r3, [pc, #84]	@ (800a1f0 <vTaskStartScheduler+0xc0>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	334c      	adds	r3, #76	@ 0x4c
 800a19e:	4a15      	ldr	r2, [pc, #84]	@ (800a1f4 <vTaskStartScheduler+0xc4>)
 800a1a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a1a2:	4b15      	ldr	r3, [pc, #84]	@ (800a1f8 <vTaskStartScheduler+0xc8>)
 800a1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a1aa:	4b14      	ldr	r3, [pc, #80]	@ (800a1fc <vTaskStartScheduler+0xcc>)
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a1b0:	4b13      	ldr	r3, [pc, #76]	@ (800a200 <vTaskStartScheduler+0xd0>)
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a1b6:	f000 fd73 	bl	800aca0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a1ba:	e00f      	b.n	800a1dc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1c2:	d10b      	bne.n	800a1dc <vTaskStartScheduler+0xac>
	__asm volatile
 800a1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c8:	f383 8811 	msr	BASEPRI, r3
 800a1cc:	f3bf 8f6f 	isb	sy
 800a1d0:	f3bf 8f4f 	dsb	sy
 800a1d4:	60fb      	str	r3, [r7, #12]
}
 800a1d6:	bf00      	nop
 800a1d8:	bf00      	nop
 800a1da:	e7fd      	b.n	800a1d8 <vTaskStartScheduler+0xa8>
}
 800a1dc:	bf00      	nop
 800a1de:	3718      	adds	r7, #24
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	0800ca38 	.word	0x0800ca38
 800a1e8:	0800a7b9 	.word	0x0800a7b9
 800a1ec:	20000c9c 	.word	0x20000c9c
 800a1f0:	20000b78 	.word	0x20000b78
 800a1f4:	20000028 	.word	0x20000028
 800a1f8:	20000c98 	.word	0x20000c98
 800a1fc:	20000c84 	.word	0x20000c84
 800a200:	20000c7c 	.word	0x20000c7c

0800a204 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a204:	b480      	push	{r7}
 800a206:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a208:	4b04      	ldr	r3, [pc, #16]	@ (800a21c <vTaskSuspendAll+0x18>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	3301      	adds	r3, #1
 800a20e:	4a03      	ldr	r2, [pc, #12]	@ (800a21c <vTaskSuspendAll+0x18>)
 800a210:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a212:	bf00      	nop
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr
 800a21c:	20000ca0 	.word	0x20000ca0

0800a220 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a226:	2300      	movs	r3, #0
 800a228:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a22a:	2300      	movs	r3, #0
 800a22c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a22e:	4b42      	ldr	r3, [pc, #264]	@ (800a338 <xTaskResumeAll+0x118>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <xTaskResumeAll+0x2e>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	603b      	str	r3, [r7, #0]
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	e7fd      	b.n	800a24a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a24e:	f000 fdcb 	bl	800ade8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a252:	4b39      	ldr	r3, [pc, #228]	@ (800a338 <xTaskResumeAll+0x118>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	3b01      	subs	r3, #1
 800a258:	4a37      	ldr	r2, [pc, #220]	@ (800a338 <xTaskResumeAll+0x118>)
 800a25a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a25c:	4b36      	ldr	r3, [pc, #216]	@ (800a338 <xTaskResumeAll+0x118>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d161      	bne.n	800a328 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a264:	4b35      	ldr	r3, [pc, #212]	@ (800a33c <xTaskResumeAll+0x11c>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d05d      	beq.n	800a328 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a26c:	e02e      	b.n	800a2cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a26e:	4b34      	ldr	r3, [pc, #208]	@ (800a340 <xTaskResumeAll+0x120>)
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	3318      	adds	r3, #24
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7ff fa0b 	bl	8009696 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	3304      	adds	r3, #4
 800a284:	4618      	mov	r0, r3
 800a286:	f7ff fa06 	bl	8009696 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a28e:	2201      	movs	r2, #1
 800a290:	409a      	lsls	r2, r3
 800a292:	4b2c      	ldr	r3, [pc, #176]	@ (800a344 <xTaskResumeAll+0x124>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4313      	orrs	r3, r2
 800a298:	4a2a      	ldr	r2, [pc, #168]	@ (800a344 <xTaskResumeAll+0x124>)
 800a29a:	6013      	str	r3, [r2, #0]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2a0:	4613      	mov	r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	4413      	add	r3, r2
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	4a27      	ldr	r2, [pc, #156]	@ (800a348 <xTaskResumeAll+0x128>)
 800a2aa:	441a      	add	r2, r3
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	3304      	adds	r3, #4
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	4610      	mov	r0, r2
 800a2b4:	f7ff f992 	bl	80095dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2bc:	4b23      	ldr	r3, [pc, #140]	@ (800a34c <xTaskResumeAll+0x12c>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d302      	bcc.n	800a2cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a2c6:	4b22      	ldr	r3, [pc, #136]	@ (800a350 <xTaskResumeAll+0x130>)
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a2cc:	4b1c      	ldr	r3, [pc, #112]	@ (800a340 <xTaskResumeAll+0x120>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d1cc      	bne.n	800a26e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d001      	beq.n	800a2de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a2da:	f000 fb29 	bl	800a930 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a2de:	4b1d      	ldr	r3, [pc, #116]	@ (800a354 <xTaskResumeAll+0x134>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d010      	beq.n	800a30c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a2ea:	f000 f837 	bl	800a35c <xTaskIncrementTick>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d002      	beq.n	800a2fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a2f4:	4b16      	ldr	r3, [pc, #88]	@ (800a350 <xTaskResumeAll+0x130>)
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	3b01      	subs	r3, #1
 800a2fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d1f1      	bne.n	800a2ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a306:	4b13      	ldr	r3, [pc, #76]	@ (800a354 <xTaskResumeAll+0x134>)
 800a308:	2200      	movs	r2, #0
 800a30a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a30c:	4b10      	ldr	r3, [pc, #64]	@ (800a350 <xTaskResumeAll+0x130>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d009      	beq.n	800a328 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a314:	2301      	movs	r3, #1
 800a316:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a318:	4b0f      	ldr	r3, [pc, #60]	@ (800a358 <xTaskResumeAll+0x138>)
 800a31a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a31e:	601a      	str	r2, [r3, #0]
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a328:	f000 fd90 	bl	800ae4c <vPortExitCritical>

	return xAlreadyYielded;
 800a32c:	68bb      	ldr	r3, [r7, #8]
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	20000ca0 	.word	0x20000ca0
 800a33c:	20000c78 	.word	0x20000c78
 800a340:	20000c38 	.word	0x20000c38
 800a344:	20000c80 	.word	0x20000c80
 800a348:	20000b7c 	.word	0x20000b7c
 800a34c:	20000b78 	.word	0x20000b78
 800a350:	20000c8c 	.word	0x20000c8c
 800a354:	20000c88 	.word	0x20000c88
 800a358:	e000ed04 	.word	0xe000ed04

0800a35c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b086      	sub	sp, #24
 800a360:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a362:	2300      	movs	r3, #0
 800a364:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a366:	4b4f      	ldr	r3, [pc, #316]	@ (800a4a4 <xTaskIncrementTick+0x148>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f040 808f 	bne.w	800a48e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a370:	4b4d      	ldr	r3, [pc, #308]	@ (800a4a8 <xTaskIncrementTick+0x14c>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	3301      	adds	r3, #1
 800a376:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a378:	4a4b      	ldr	r2, [pc, #300]	@ (800a4a8 <xTaskIncrementTick+0x14c>)
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d121      	bne.n	800a3c8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a384:	4b49      	ldr	r3, [pc, #292]	@ (800a4ac <xTaskIncrementTick+0x150>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00b      	beq.n	800a3a6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a38e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	603b      	str	r3, [r7, #0]
}
 800a3a0:	bf00      	nop
 800a3a2:	bf00      	nop
 800a3a4:	e7fd      	b.n	800a3a2 <xTaskIncrementTick+0x46>
 800a3a6:	4b41      	ldr	r3, [pc, #260]	@ (800a4ac <xTaskIncrementTick+0x150>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	60fb      	str	r3, [r7, #12]
 800a3ac:	4b40      	ldr	r3, [pc, #256]	@ (800a4b0 <xTaskIncrementTick+0x154>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a3e      	ldr	r2, [pc, #248]	@ (800a4ac <xTaskIncrementTick+0x150>)
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	4a3e      	ldr	r2, [pc, #248]	@ (800a4b0 <xTaskIncrementTick+0x154>)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	4b3e      	ldr	r3, [pc, #248]	@ (800a4b4 <xTaskIncrementTick+0x158>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	4a3c      	ldr	r2, [pc, #240]	@ (800a4b4 <xTaskIncrementTick+0x158>)
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	f000 fab4 	bl	800a930 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a3c8:	4b3b      	ldr	r3, [pc, #236]	@ (800a4b8 <xTaskIncrementTick+0x15c>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	693a      	ldr	r2, [r7, #16]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d348      	bcc.n	800a464 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3d2:	4b36      	ldr	r3, [pc, #216]	@ (800a4ac <xTaskIncrementTick+0x150>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d104      	bne.n	800a3e6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3dc:	4b36      	ldr	r3, [pc, #216]	@ (800a4b8 <xTaskIncrementTick+0x15c>)
 800a3de:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e2:	601a      	str	r2, [r3, #0]
					break;
 800a3e4:	e03e      	b.n	800a464 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e6:	4b31      	ldr	r3, [pc, #196]	@ (800a4ac <xTaskIncrementTick+0x150>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d203      	bcs.n	800a406 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a3fe:	4a2e      	ldr	r2, [pc, #184]	@ (800a4b8 <xTaskIncrementTick+0x15c>)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a404:	e02e      	b.n	800a464 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	3304      	adds	r3, #4
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7ff f943 	bl	8009696 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a414:	2b00      	cmp	r3, #0
 800a416:	d004      	beq.n	800a422 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	3318      	adds	r3, #24
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7ff f93a 	bl	8009696 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a426:	2201      	movs	r2, #1
 800a428:	409a      	lsls	r2, r3
 800a42a:	4b24      	ldr	r3, [pc, #144]	@ (800a4bc <xTaskIncrementTick+0x160>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4313      	orrs	r3, r2
 800a430:	4a22      	ldr	r2, [pc, #136]	@ (800a4bc <xTaskIncrementTick+0x160>)
 800a432:	6013      	str	r3, [r2, #0]
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a438:	4613      	mov	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4a1f      	ldr	r2, [pc, #124]	@ (800a4c0 <xTaskIncrementTick+0x164>)
 800a442:	441a      	add	r2, r3
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	3304      	adds	r3, #4
 800a448:	4619      	mov	r1, r3
 800a44a:	4610      	mov	r0, r2
 800a44c:	f7ff f8c6 	bl	80095dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a454:	4b1b      	ldr	r3, [pc, #108]	@ (800a4c4 <xTaskIncrementTick+0x168>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d3b9      	bcc.n	800a3d2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a45e:	2301      	movs	r3, #1
 800a460:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a462:	e7b6      	b.n	800a3d2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a464:	4b17      	ldr	r3, [pc, #92]	@ (800a4c4 <xTaskIncrementTick+0x168>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46a:	4915      	ldr	r1, [pc, #84]	@ (800a4c0 <xTaskIncrementTick+0x164>)
 800a46c:	4613      	mov	r3, r2
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	4413      	add	r3, r2
 800a472:	009b      	lsls	r3, r3, #2
 800a474:	440b      	add	r3, r1
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d901      	bls.n	800a480 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a47c:	2301      	movs	r3, #1
 800a47e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a480:	4b11      	ldr	r3, [pc, #68]	@ (800a4c8 <xTaskIncrementTick+0x16c>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d007      	beq.n	800a498 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a488:	2301      	movs	r3, #1
 800a48a:	617b      	str	r3, [r7, #20]
 800a48c:	e004      	b.n	800a498 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a48e:	4b0f      	ldr	r3, [pc, #60]	@ (800a4cc <xTaskIncrementTick+0x170>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	3301      	adds	r3, #1
 800a494:	4a0d      	ldr	r2, [pc, #52]	@ (800a4cc <xTaskIncrementTick+0x170>)
 800a496:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a498:	697b      	ldr	r3, [r7, #20]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3718      	adds	r7, #24
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	20000ca0 	.word	0x20000ca0
 800a4a8:	20000c7c 	.word	0x20000c7c
 800a4ac:	20000c30 	.word	0x20000c30
 800a4b0:	20000c34 	.word	0x20000c34
 800a4b4:	20000c90 	.word	0x20000c90
 800a4b8:	20000c98 	.word	0x20000c98
 800a4bc:	20000c80 	.word	0x20000c80
 800a4c0:	20000b7c 	.word	0x20000b7c
 800a4c4:	20000b78 	.word	0x20000b78
 800a4c8:	20000c8c 	.word	0x20000c8c
 800a4cc:	20000c88 	.word	0x20000c88

0800a4d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b087      	sub	sp, #28
 800a4d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a4d6:	4b2a      	ldr	r3, [pc, #168]	@ (800a580 <vTaskSwitchContext+0xb0>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d003      	beq.n	800a4e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a4de:	4b29      	ldr	r3, [pc, #164]	@ (800a584 <vTaskSwitchContext+0xb4>)
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a4e4:	e045      	b.n	800a572 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a4e6:	4b27      	ldr	r3, [pc, #156]	@ (800a584 <vTaskSwitchContext+0xb4>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ec:	4b26      	ldr	r3, [pc, #152]	@ (800a588 <vTaskSwitchContext+0xb8>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	fab3 f383 	clz	r3, r3
 800a4f8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a4fa:	7afb      	ldrb	r3, [r7, #11]
 800a4fc:	f1c3 031f 	rsb	r3, r3, #31
 800a500:	617b      	str	r3, [r7, #20]
 800a502:	4922      	ldr	r1, [pc, #136]	@ (800a58c <vTaskSwitchContext+0xbc>)
 800a504:	697a      	ldr	r2, [r7, #20]
 800a506:	4613      	mov	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	4413      	add	r3, r2
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	440b      	add	r3, r1
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d10b      	bne.n	800a52e <vTaskSwitchContext+0x5e>
	__asm volatile
 800a516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51a:	f383 8811 	msr	BASEPRI, r3
 800a51e:	f3bf 8f6f 	isb	sy
 800a522:	f3bf 8f4f 	dsb	sy
 800a526:	607b      	str	r3, [r7, #4]
}
 800a528:	bf00      	nop
 800a52a:	bf00      	nop
 800a52c:	e7fd      	b.n	800a52a <vTaskSwitchContext+0x5a>
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	4613      	mov	r3, r2
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	4413      	add	r3, r2
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	4a14      	ldr	r2, [pc, #80]	@ (800a58c <vTaskSwitchContext+0xbc>)
 800a53a:	4413      	add	r3, r2
 800a53c:	613b      	str	r3, [r7, #16]
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	685a      	ldr	r2, [r3, #4]
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	605a      	str	r2, [r3, #4]
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	685a      	ldr	r2, [r3, #4]
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	3308      	adds	r3, #8
 800a550:	429a      	cmp	r2, r3
 800a552:	d104      	bne.n	800a55e <vTaskSwitchContext+0x8e>
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	685a      	ldr	r2, [r3, #4]
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	605a      	str	r2, [r3, #4]
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	685b      	ldr	r3, [r3, #4]
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	4a0a      	ldr	r2, [pc, #40]	@ (800a590 <vTaskSwitchContext+0xc0>)
 800a566:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a568:	4b09      	ldr	r3, [pc, #36]	@ (800a590 <vTaskSwitchContext+0xc0>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	334c      	adds	r3, #76	@ 0x4c
 800a56e:	4a09      	ldr	r2, [pc, #36]	@ (800a594 <vTaskSwitchContext+0xc4>)
 800a570:	6013      	str	r3, [r2, #0]
}
 800a572:	bf00      	nop
 800a574:	371c      	adds	r7, #28
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	20000ca0 	.word	0x20000ca0
 800a584:	20000c8c 	.word	0x20000c8c
 800a588:	20000c80 	.word	0x20000c80
 800a58c:	20000b7c 	.word	0x20000b7c
 800a590:	20000b78 	.word	0x20000b78
 800a594:	20000028 	.word	0x20000028

0800a598 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10b      	bne.n	800a5c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ac:	f383 8811 	msr	BASEPRI, r3
 800a5b0:	f3bf 8f6f 	isb	sy
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	60fb      	str	r3, [r7, #12]
}
 800a5ba:	bf00      	nop
 800a5bc:	bf00      	nop
 800a5be:	e7fd      	b.n	800a5bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a5c0:	4b07      	ldr	r3, [pc, #28]	@ (800a5e0 <vTaskPlaceOnEventList+0x48>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	3318      	adds	r3, #24
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7ff f82b 	bl	8009624 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a5ce:	2101      	movs	r1, #1
 800a5d0:	6838      	ldr	r0, [r7, #0]
 800a5d2:	f000 fa73 	bl	800aabc <prvAddCurrentTaskToDelayedList>
}
 800a5d6:	bf00      	nop
 800a5d8:	3710      	adds	r7, #16
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	20000b78 	.word	0x20000b78

0800a5e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d10b      	bne.n	800a612 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5fe:	f383 8811 	msr	BASEPRI, r3
 800a602:	f3bf 8f6f 	isb	sy
 800a606:	f3bf 8f4f 	dsb	sy
 800a60a:	60fb      	str	r3, [r7, #12]
}
 800a60c:	bf00      	nop
 800a60e:	bf00      	nop
 800a610:	e7fd      	b.n	800a60e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	3318      	adds	r3, #24
 800a616:	4618      	mov	r0, r3
 800a618:	f7ff f83d 	bl	8009696 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a61c:	4b1d      	ldr	r3, [pc, #116]	@ (800a694 <xTaskRemoveFromEventList+0xb0>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d11c      	bne.n	800a65e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	3304      	adds	r3, #4
 800a628:	4618      	mov	r0, r3
 800a62a:	f7ff f834 	bl	8009696 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a632:	2201      	movs	r2, #1
 800a634:	409a      	lsls	r2, r3
 800a636:	4b18      	ldr	r3, [pc, #96]	@ (800a698 <xTaskRemoveFromEventList+0xb4>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4313      	orrs	r3, r2
 800a63c:	4a16      	ldr	r2, [pc, #88]	@ (800a698 <xTaskRemoveFromEventList+0xb4>)
 800a63e:	6013      	str	r3, [r2, #0]
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a644:	4613      	mov	r3, r2
 800a646:	009b      	lsls	r3, r3, #2
 800a648:	4413      	add	r3, r2
 800a64a:	009b      	lsls	r3, r3, #2
 800a64c:	4a13      	ldr	r2, [pc, #76]	@ (800a69c <xTaskRemoveFromEventList+0xb8>)
 800a64e:	441a      	add	r2, r3
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	3304      	adds	r3, #4
 800a654:	4619      	mov	r1, r3
 800a656:	4610      	mov	r0, r2
 800a658:	f7fe ffc0 	bl	80095dc <vListInsertEnd>
 800a65c:	e005      	b.n	800a66a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	3318      	adds	r3, #24
 800a662:	4619      	mov	r1, r3
 800a664:	480e      	ldr	r0, [pc, #56]	@ (800a6a0 <xTaskRemoveFromEventList+0xbc>)
 800a666:	f7fe ffb9 	bl	80095dc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a66e:	4b0d      	ldr	r3, [pc, #52]	@ (800a6a4 <xTaskRemoveFromEventList+0xc0>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a674:	429a      	cmp	r2, r3
 800a676:	d905      	bls.n	800a684 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a678:	2301      	movs	r3, #1
 800a67a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a67c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6a8 <xTaskRemoveFromEventList+0xc4>)
 800a67e:	2201      	movs	r2, #1
 800a680:	601a      	str	r2, [r3, #0]
 800a682:	e001      	b.n	800a688 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a684:	2300      	movs	r3, #0
 800a686:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a688:	697b      	ldr	r3, [r7, #20]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3718      	adds	r7, #24
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	20000ca0 	.word	0x20000ca0
 800a698:	20000c80 	.word	0x20000c80
 800a69c:	20000b7c 	.word	0x20000b7c
 800a6a0:	20000c38 	.word	0x20000c38
 800a6a4:	20000b78 	.word	0x20000b78
 800a6a8:	20000c8c 	.word	0x20000c8c

0800a6ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a6b4:	4b06      	ldr	r3, [pc, #24]	@ (800a6d0 <vTaskInternalSetTimeOutState+0x24>)
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a6bc:	4b05      	ldr	r3, [pc, #20]	@ (800a6d4 <vTaskInternalSetTimeOutState+0x28>)
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	605a      	str	r2, [r3, #4]
}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr
 800a6d0:	20000c90 	.word	0x20000c90
 800a6d4:	20000c7c 	.word	0x20000c7c

0800a6d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b088      	sub	sp, #32
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10b      	bne.n	800a700 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	613b      	str	r3, [r7, #16]
}
 800a6fa:	bf00      	nop
 800a6fc:	bf00      	nop
 800a6fe:	e7fd      	b.n	800a6fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10b      	bne.n	800a71e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	60fb      	str	r3, [r7, #12]
}
 800a718:	bf00      	nop
 800a71a:	bf00      	nop
 800a71c:	e7fd      	b.n	800a71a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a71e:	f000 fb63 	bl	800ade8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a722:	4b1d      	ldr	r3, [pc, #116]	@ (800a798 <xTaskCheckForTimeOut+0xc0>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	69ba      	ldr	r2, [r7, #24]
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a73a:	d102      	bne.n	800a742 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a73c:	2300      	movs	r3, #0
 800a73e:	61fb      	str	r3, [r7, #28]
 800a740:	e023      	b.n	800a78a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	4b15      	ldr	r3, [pc, #84]	@ (800a79c <xTaskCheckForTimeOut+0xc4>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d007      	beq.n	800a75e <xTaskCheckForTimeOut+0x86>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	69ba      	ldr	r2, [r7, #24]
 800a754:	429a      	cmp	r2, r3
 800a756:	d302      	bcc.n	800a75e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a758:	2301      	movs	r3, #1
 800a75a:	61fb      	str	r3, [r7, #28]
 800a75c:	e015      	b.n	800a78a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	697a      	ldr	r2, [r7, #20]
 800a764:	429a      	cmp	r2, r3
 800a766:	d20b      	bcs.n	800a780 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	1ad2      	subs	r2, r2, r3
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff ff99 	bl	800a6ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a77a:	2300      	movs	r3, #0
 800a77c:	61fb      	str	r3, [r7, #28]
 800a77e:	e004      	b.n	800a78a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	2200      	movs	r2, #0
 800a784:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a786:	2301      	movs	r3, #1
 800a788:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a78a:	f000 fb5f 	bl	800ae4c <vPortExitCritical>

	return xReturn;
 800a78e:	69fb      	ldr	r3, [r7, #28]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3720      	adds	r7, #32
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	20000c7c 	.word	0x20000c7c
 800a79c:	20000c90 	.word	0x20000c90

0800a7a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a7a4:	4b03      	ldr	r3, [pc, #12]	@ (800a7b4 <vTaskMissedYield+0x14>)
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	601a      	str	r2, [r3, #0]
}
 800a7aa:	bf00      	nop
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr
 800a7b4:	20000c8c 	.word	0x20000c8c

0800a7b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a7c0:	f000 f852 	bl	800a868 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a7c4:	4b06      	ldr	r3, [pc, #24]	@ (800a7e0 <prvIdleTask+0x28>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d9f9      	bls.n	800a7c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a7cc:	4b05      	ldr	r3, [pc, #20]	@ (800a7e4 <prvIdleTask+0x2c>)
 800a7ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	f3bf 8f4f 	dsb	sy
 800a7d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a7dc:	e7f0      	b.n	800a7c0 <prvIdleTask+0x8>
 800a7de:	bf00      	nop
 800a7e0:	20000b7c 	.word	0x20000b7c
 800a7e4:	e000ed04 	.word	0xe000ed04

0800a7e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b082      	sub	sp, #8
 800a7ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	607b      	str	r3, [r7, #4]
 800a7f2:	e00c      	b.n	800a80e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	4613      	mov	r3, r2
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	4413      	add	r3, r2
 800a7fc:	009b      	lsls	r3, r3, #2
 800a7fe:	4a12      	ldr	r2, [pc, #72]	@ (800a848 <prvInitialiseTaskLists+0x60>)
 800a800:	4413      	add	r3, r2
 800a802:	4618      	mov	r0, r3
 800a804:	f7fe febd 	bl	8009582 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	3301      	adds	r3, #1
 800a80c:	607b      	str	r3, [r7, #4]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2b06      	cmp	r3, #6
 800a812:	d9ef      	bls.n	800a7f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a814:	480d      	ldr	r0, [pc, #52]	@ (800a84c <prvInitialiseTaskLists+0x64>)
 800a816:	f7fe feb4 	bl	8009582 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a81a:	480d      	ldr	r0, [pc, #52]	@ (800a850 <prvInitialiseTaskLists+0x68>)
 800a81c:	f7fe feb1 	bl	8009582 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a820:	480c      	ldr	r0, [pc, #48]	@ (800a854 <prvInitialiseTaskLists+0x6c>)
 800a822:	f7fe feae 	bl	8009582 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a826:	480c      	ldr	r0, [pc, #48]	@ (800a858 <prvInitialiseTaskLists+0x70>)
 800a828:	f7fe feab 	bl	8009582 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a82c:	480b      	ldr	r0, [pc, #44]	@ (800a85c <prvInitialiseTaskLists+0x74>)
 800a82e:	f7fe fea8 	bl	8009582 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a832:	4b0b      	ldr	r3, [pc, #44]	@ (800a860 <prvInitialiseTaskLists+0x78>)
 800a834:	4a05      	ldr	r2, [pc, #20]	@ (800a84c <prvInitialiseTaskLists+0x64>)
 800a836:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a838:	4b0a      	ldr	r3, [pc, #40]	@ (800a864 <prvInitialiseTaskLists+0x7c>)
 800a83a:	4a05      	ldr	r2, [pc, #20]	@ (800a850 <prvInitialiseTaskLists+0x68>)
 800a83c:	601a      	str	r2, [r3, #0]
}
 800a83e:	bf00      	nop
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	20000b7c 	.word	0x20000b7c
 800a84c:	20000c08 	.word	0x20000c08
 800a850:	20000c1c 	.word	0x20000c1c
 800a854:	20000c38 	.word	0x20000c38
 800a858:	20000c4c 	.word	0x20000c4c
 800a85c:	20000c64 	.word	0x20000c64
 800a860:	20000c30 	.word	0x20000c30
 800a864:	20000c34 	.word	0x20000c34

0800a868 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a86e:	e019      	b.n	800a8a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a870:	f000 faba 	bl	800ade8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a874:	4b10      	ldr	r3, [pc, #64]	@ (800a8b8 <prvCheckTasksWaitingTermination+0x50>)
 800a876:	68db      	ldr	r3, [r3, #12]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	3304      	adds	r3, #4
 800a880:	4618      	mov	r0, r3
 800a882:	f7fe ff08 	bl	8009696 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a886:	4b0d      	ldr	r3, [pc, #52]	@ (800a8bc <prvCheckTasksWaitingTermination+0x54>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	3b01      	subs	r3, #1
 800a88c:	4a0b      	ldr	r2, [pc, #44]	@ (800a8bc <prvCheckTasksWaitingTermination+0x54>)
 800a88e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a890:	4b0b      	ldr	r3, [pc, #44]	@ (800a8c0 <prvCheckTasksWaitingTermination+0x58>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	3b01      	subs	r3, #1
 800a896:	4a0a      	ldr	r2, [pc, #40]	@ (800a8c0 <prvCheckTasksWaitingTermination+0x58>)
 800a898:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a89a:	f000 fad7 	bl	800ae4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 f810 	bl	800a8c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8a4:	4b06      	ldr	r3, [pc, #24]	@ (800a8c0 <prvCheckTasksWaitingTermination+0x58>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e1      	bne.n	800a870 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a8ac:	bf00      	nop
 800a8ae:	bf00      	nop
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	20000c4c 	.word	0x20000c4c
 800a8bc:	20000c78 	.word	0x20000c78
 800a8c0:	20000c60 	.word	0x20000c60

0800a8c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	334c      	adds	r3, #76	@ 0x4c
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 ff87 	bl	800b7e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d108      	bne.n	800a8f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f000 fc6f 	bl	800b1c8 <vPortFree>
				vPortFree( pxTCB );
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 fc6c 	bl	800b1c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a8f0:	e019      	b.n	800a926 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d103      	bne.n	800a904 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fc63 	bl	800b1c8 <vPortFree>
	}
 800a902:	e010      	b.n	800a926 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d00b      	beq.n	800a926 <prvDeleteTCB+0x62>
	__asm volatile
 800a90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	60fb      	str	r3, [r7, #12]
}
 800a920:	bf00      	nop
 800a922:	bf00      	nop
 800a924:	e7fd      	b.n	800a922 <prvDeleteTCB+0x5e>
	}
 800a926:	bf00      	nop
 800a928:	3710      	adds	r7, #16
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
	...

0800a930 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a930:	b480      	push	{r7}
 800a932:	b083      	sub	sp, #12
 800a934:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a936:	4b0c      	ldr	r3, [pc, #48]	@ (800a968 <prvResetNextTaskUnblockTime+0x38>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d104      	bne.n	800a94a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a940:	4b0a      	ldr	r3, [pc, #40]	@ (800a96c <prvResetNextTaskUnblockTime+0x3c>)
 800a942:	f04f 32ff 	mov.w	r2, #4294967295
 800a946:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a948:	e008      	b.n	800a95c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a94a:	4b07      	ldr	r3, [pc, #28]	@ (800a968 <prvResetNextTaskUnblockTime+0x38>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	4a04      	ldr	r2, [pc, #16]	@ (800a96c <prvResetNextTaskUnblockTime+0x3c>)
 800a95a:	6013      	str	r3, [r2, #0]
}
 800a95c:	bf00      	nop
 800a95e:	370c      	adds	r7, #12
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr
 800a968:	20000c30 	.word	0x20000c30
 800a96c:	20000c98 	.word	0x20000c98

0800a970 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a970:	b480      	push	{r7}
 800a972:	b083      	sub	sp, #12
 800a974:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a976:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a4 <xTaskGetSchedulerState+0x34>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d102      	bne.n	800a984 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a97e:	2301      	movs	r3, #1
 800a980:	607b      	str	r3, [r7, #4]
 800a982:	e008      	b.n	800a996 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a984:	4b08      	ldr	r3, [pc, #32]	@ (800a9a8 <xTaskGetSchedulerState+0x38>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d102      	bne.n	800a992 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a98c:	2302      	movs	r3, #2
 800a98e:	607b      	str	r3, [r7, #4]
 800a990:	e001      	b.n	800a996 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a992:	2300      	movs	r3, #0
 800a994:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a996:	687b      	ldr	r3, [r7, #4]
	}
 800a998:	4618      	mov	r0, r3
 800a99a:	370c      	adds	r7, #12
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	20000c84 	.word	0x20000c84
 800a9a8:	20000ca0 	.word	0x20000ca0

0800a9ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d070      	beq.n	800aaa4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a9c2:	4b3b      	ldr	r3, [pc, #236]	@ (800aab0 <xTaskPriorityDisinherit+0x104>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	693a      	ldr	r2, [r7, #16]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d00b      	beq.n	800a9e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d0:	f383 8811 	msr	BASEPRI, r3
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	60fb      	str	r3, [r7, #12]
}
 800a9de:	bf00      	nop
 800a9e0:	bf00      	nop
 800a9e2:	e7fd      	b.n	800a9e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10b      	bne.n	800aa04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f0:	f383 8811 	msr	BASEPRI, r3
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	60bb      	str	r3, [r7, #8]
}
 800a9fe:	bf00      	nop
 800aa00:	bf00      	nop
 800aa02:	e7fd      	b.n	800aa00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa08:	1e5a      	subs	r2, r3, #1
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa12:	693b      	ldr	r3, [r7, #16]
 800aa14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d044      	beq.n	800aaa4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d140      	bne.n	800aaa4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	3304      	adds	r3, #4
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7fe fe35 	bl	8009696 <uxListRemove>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d115      	bne.n	800aa5e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa36:	491f      	ldr	r1, [pc, #124]	@ (800aab4 <xTaskPriorityDisinherit+0x108>)
 800aa38:	4613      	mov	r3, r2
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	4413      	add	r3, r2
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	440b      	add	r3, r1
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10a      	bne.n	800aa5e <xTaskPriorityDisinherit+0xb2>
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa52:	43da      	mvns	r2, r3
 800aa54:	4b18      	ldr	r3, [pc, #96]	@ (800aab8 <xTaskPriorityDisinherit+0x10c>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4013      	ands	r3, r2
 800aa5a:	4a17      	ldr	r2, [pc, #92]	@ (800aab8 <xTaskPriorityDisinherit+0x10c>)
 800aa5c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa6a:	f1c3 0207 	rsb	r2, r3, #7
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa76:	2201      	movs	r2, #1
 800aa78:	409a      	lsls	r2, r3
 800aa7a:	4b0f      	ldr	r3, [pc, #60]	@ (800aab8 <xTaskPriorityDisinherit+0x10c>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	4a0d      	ldr	r2, [pc, #52]	@ (800aab8 <xTaskPriorityDisinherit+0x10c>)
 800aa82:	6013      	str	r3, [r2, #0]
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa88:	4613      	mov	r3, r2
 800aa8a:	009b      	lsls	r3, r3, #2
 800aa8c:	4413      	add	r3, r2
 800aa8e:	009b      	lsls	r3, r3, #2
 800aa90:	4a08      	ldr	r2, [pc, #32]	@ (800aab4 <xTaskPriorityDisinherit+0x108>)
 800aa92:	441a      	add	r2, r3
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	3304      	adds	r3, #4
 800aa98:	4619      	mov	r1, r3
 800aa9a:	4610      	mov	r0, r2
 800aa9c:	f7fe fd9e 	bl	80095dc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aaa4:	697b      	ldr	r3, [r7, #20]
	}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3718      	adds	r7, #24
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	20000b78 	.word	0x20000b78
 800aab4:	20000b7c 	.word	0x20000b7c
 800aab8:	20000c80 	.word	0x20000c80

0800aabc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aac6:	4b29      	ldr	r3, [pc, #164]	@ (800ab6c <prvAddCurrentTaskToDelayedList+0xb0>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aacc:	4b28      	ldr	r3, [pc, #160]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	3304      	adds	r3, #4
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7fe fddf 	bl	8009696 <uxListRemove>
 800aad8:	4603      	mov	r3, r0
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10b      	bne.n	800aaf6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800aade:	4b24      	ldr	r3, [pc, #144]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae4:	2201      	movs	r2, #1
 800aae6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaea:	43da      	mvns	r2, r3
 800aaec:	4b21      	ldr	r3, [pc, #132]	@ (800ab74 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	4a20      	ldr	r2, [pc, #128]	@ (800ab74 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aaf4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aafc:	d10a      	bne.n	800ab14 <prvAddCurrentTaskToDelayedList+0x58>
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d007      	beq.n	800ab14 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab04:	4b1a      	ldr	r3, [pc, #104]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3304      	adds	r3, #4
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	481a      	ldr	r0, [pc, #104]	@ (800ab78 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ab0e:	f7fe fd65 	bl	80095dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ab12:	e026      	b.n	800ab62 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ab14:	68fa      	ldr	r2, [r7, #12]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	4413      	add	r3, r2
 800ab1a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ab1c:	4b14      	ldr	r3, [pc, #80]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68ba      	ldr	r2, [r7, #8]
 800ab22:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ab24:	68ba      	ldr	r2, [r7, #8]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d209      	bcs.n	800ab40 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab2c:	4b13      	ldr	r3, [pc, #76]	@ (800ab7c <prvAddCurrentTaskToDelayedList+0xc0>)
 800ab2e:	681a      	ldr	r2, [r3, #0]
 800ab30:	4b0f      	ldr	r3, [pc, #60]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	3304      	adds	r3, #4
 800ab36:	4619      	mov	r1, r3
 800ab38:	4610      	mov	r0, r2
 800ab3a:	f7fe fd73 	bl	8009624 <vListInsert>
}
 800ab3e:	e010      	b.n	800ab62 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab40:	4b0f      	ldr	r3, [pc, #60]	@ (800ab80 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	4b0a      	ldr	r3, [pc, #40]	@ (800ab70 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	3304      	adds	r3, #4
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	f7fe fd69 	bl	8009624 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ab52:	4b0c      	ldr	r3, [pc, #48]	@ (800ab84 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	68ba      	ldr	r2, [r7, #8]
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d202      	bcs.n	800ab62 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ab5c:	4a09      	ldr	r2, [pc, #36]	@ (800ab84 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	6013      	str	r3, [r2, #0]
}
 800ab62:	bf00      	nop
 800ab64:	3710      	adds	r7, #16
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	20000c7c 	.word	0x20000c7c
 800ab70:	20000b78 	.word	0x20000b78
 800ab74:	20000c80 	.word	0x20000c80
 800ab78:	20000c64 	.word	0x20000c64
 800ab7c:	20000c34 	.word	0x20000c34
 800ab80:	20000c30 	.word	0x20000c30
 800ab84:	20000c98 	.word	0x20000c98

0800ab88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	60b9      	str	r1, [r7, #8]
 800ab92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	3b04      	subs	r3, #4
 800ab98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800aba0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3b04      	subs	r3, #4
 800aba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	f023 0201 	bic.w	r2, r3, #1
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	3b04      	subs	r3, #4
 800abb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800abb8:	4a0c      	ldr	r2, [pc, #48]	@ (800abec <pxPortInitialiseStack+0x64>)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3b14      	subs	r3, #20
 800abc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	3b04      	subs	r3, #4
 800abce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f06f 0202 	mvn.w	r2, #2
 800abd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	3b20      	subs	r3, #32
 800abdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800abde:	68fb      	ldr	r3, [r7, #12]
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3714      	adds	r7, #20
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	0800abf1 	.word	0x0800abf1

0800abf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800abf0:	b480      	push	{r7}
 800abf2:	b085      	sub	sp, #20
 800abf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800abf6:	2300      	movs	r3, #0
 800abf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800abfa:	4b13      	ldr	r3, [pc, #76]	@ (800ac48 <prvTaskExitError+0x58>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac02:	d00b      	beq.n	800ac1c <prvTaskExitError+0x2c>
	__asm volatile
 800ac04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac08:	f383 8811 	msr	BASEPRI, r3
 800ac0c:	f3bf 8f6f 	isb	sy
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	60fb      	str	r3, [r7, #12]
}
 800ac16:	bf00      	nop
 800ac18:	bf00      	nop
 800ac1a:	e7fd      	b.n	800ac18 <prvTaskExitError+0x28>
	__asm volatile
 800ac1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac20:	f383 8811 	msr	BASEPRI, r3
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	f3bf 8f4f 	dsb	sy
 800ac2c:	60bb      	str	r3, [r7, #8]
}
 800ac2e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac30:	bf00      	nop
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d0fc      	beq.n	800ac32 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac38:	bf00      	nop
 800ac3a:	bf00      	nop
 800ac3c:	3714      	adds	r7, #20
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	20000018 	.word	0x20000018
 800ac4c:	00000000 	.word	0x00000000

0800ac50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ac50:	4b07      	ldr	r3, [pc, #28]	@ (800ac70 <pxCurrentTCBConst2>)
 800ac52:	6819      	ldr	r1, [r3, #0]
 800ac54:	6808      	ldr	r0, [r1, #0]
 800ac56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac5a:	f380 8809 	msr	PSP, r0
 800ac5e:	f3bf 8f6f 	isb	sy
 800ac62:	f04f 0000 	mov.w	r0, #0
 800ac66:	f380 8811 	msr	BASEPRI, r0
 800ac6a:	4770      	bx	lr
 800ac6c:	f3af 8000 	nop.w

0800ac70 <pxCurrentTCBConst2>:
 800ac70:	20000b78 	.word	0x20000b78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ac74:	bf00      	nop
 800ac76:	bf00      	nop

0800ac78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ac78:	4808      	ldr	r0, [pc, #32]	@ (800ac9c <prvPortStartFirstTask+0x24>)
 800ac7a:	6800      	ldr	r0, [r0, #0]
 800ac7c:	6800      	ldr	r0, [r0, #0]
 800ac7e:	f380 8808 	msr	MSP, r0
 800ac82:	f04f 0000 	mov.w	r0, #0
 800ac86:	f380 8814 	msr	CONTROL, r0
 800ac8a:	b662      	cpsie	i
 800ac8c:	b661      	cpsie	f
 800ac8e:	f3bf 8f4f 	dsb	sy
 800ac92:	f3bf 8f6f 	isb	sy
 800ac96:	df00      	svc	0
 800ac98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ac9a:	bf00      	nop
 800ac9c:	e000ed08 	.word	0xe000ed08

0800aca0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aca6:	4b47      	ldr	r3, [pc, #284]	@ (800adc4 <xPortStartScheduler+0x124>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a47      	ldr	r2, [pc, #284]	@ (800adc8 <xPortStartScheduler+0x128>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d10b      	bne.n	800acc8 <xPortStartScheduler+0x28>
	__asm volatile
 800acb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb4:	f383 8811 	msr	BASEPRI, r3
 800acb8:	f3bf 8f6f 	isb	sy
 800acbc:	f3bf 8f4f 	dsb	sy
 800acc0:	60fb      	str	r3, [r7, #12]
}
 800acc2:	bf00      	nop
 800acc4:	bf00      	nop
 800acc6:	e7fd      	b.n	800acc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800acc8:	4b3e      	ldr	r3, [pc, #248]	@ (800adc4 <xPortStartScheduler+0x124>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a3f      	ldr	r2, [pc, #252]	@ (800adcc <xPortStartScheduler+0x12c>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d10b      	bne.n	800acea <xPortStartScheduler+0x4a>
	__asm volatile
 800acd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd6:	f383 8811 	msr	BASEPRI, r3
 800acda:	f3bf 8f6f 	isb	sy
 800acde:	f3bf 8f4f 	dsb	sy
 800ace2:	613b      	str	r3, [r7, #16]
}
 800ace4:	bf00      	nop
 800ace6:	bf00      	nop
 800ace8:	e7fd      	b.n	800ace6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acea:	4b39      	ldr	r3, [pc, #228]	@ (800add0 <xPortStartScheduler+0x130>)
 800acec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	22ff      	movs	r2, #255	@ 0xff
 800acfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad04:	78fb      	ldrb	r3, [r7, #3]
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ad0c:	b2da      	uxtb	r2, r3
 800ad0e:	4b31      	ldr	r3, [pc, #196]	@ (800add4 <xPortStartScheduler+0x134>)
 800ad10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad12:	4b31      	ldr	r3, [pc, #196]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad14:	2207      	movs	r2, #7
 800ad16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad18:	e009      	b.n	800ad2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ad1a:	4b2f      	ldr	r3, [pc, #188]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	4a2d      	ldr	r2, [pc, #180]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad24:	78fb      	ldrb	r3, [r7, #3]
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	005b      	lsls	r3, r3, #1
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad2e:	78fb      	ldrb	r3, [r7, #3]
 800ad30:	b2db      	uxtb	r3, r3
 800ad32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad36:	2b80      	cmp	r3, #128	@ 0x80
 800ad38:	d0ef      	beq.n	800ad1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad3a:	4b27      	ldr	r3, [pc, #156]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f1c3 0307 	rsb	r3, r3, #7
 800ad42:	2b04      	cmp	r3, #4
 800ad44:	d00b      	beq.n	800ad5e <xPortStartScheduler+0xbe>
	__asm volatile
 800ad46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4a:	f383 8811 	msr	BASEPRI, r3
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f3bf 8f4f 	dsb	sy
 800ad56:	60bb      	str	r3, [r7, #8]
}
 800ad58:	bf00      	nop
 800ad5a:	bf00      	nop
 800ad5c:	e7fd      	b.n	800ad5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad5e:	4b1e      	ldr	r3, [pc, #120]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	021b      	lsls	r3, r3, #8
 800ad64:	4a1c      	ldr	r2, [pc, #112]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad68:	4b1b      	ldr	r3, [pc, #108]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad70:	4a19      	ldr	r2, [pc, #100]	@ (800add8 <xPortStartScheduler+0x138>)
 800ad72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad7c:	4b17      	ldr	r3, [pc, #92]	@ (800addc <xPortStartScheduler+0x13c>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a16      	ldr	r2, [pc, #88]	@ (800addc <xPortStartScheduler+0x13c>)
 800ad82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ad86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad88:	4b14      	ldr	r3, [pc, #80]	@ (800addc <xPortStartScheduler+0x13c>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a13      	ldr	r2, [pc, #76]	@ (800addc <xPortStartScheduler+0x13c>)
 800ad8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ad92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad94:	f000 f8da 	bl	800af4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad98:	4b11      	ldr	r3, [pc, #68]	@ (800ade0 <xPortStartScheduler+0x140>)
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ad9e:	f000 f8f9 	bl	800af94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ada2:	4b10      	ldr	r3, [pc, #64]	@ (800ade4 <xPortStartScheduler+0x144>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	4a0f      	ldr	r2, [pc, #60]	@ (800ade4 <xPortStartScheduler+0x144>)
 800ada8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800adac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800adae:	f7ff ff63 	bl	800ac78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800adb2:	f7ff fb8d 	bl	800a4d0 <vTaskSwitchContext>
	prvTaskExitError();
 800adb6:	f7ff ff1b 	bl	800abf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3718      	adds	r7, #24
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	e000ed00 	.word	0xe000ed00
 800adc8:	410fc271 	.word	0x410fc271
 800adcc:	410fc270 	.word	0x410fc270
 800add0:	e000e400 	.word	0xe000e400
 800add4:	20000ca4 	.word	0x20000ca4
 800add8:	20000ca8 	.word	0x20000ca8
 800addc:	e000ed20 	.word	0xe000ed20
 800ade0:	20000018 	.word	0x20000018
 800ade4:	e000ef34 	.word	0xe000ef34

0800ade8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
	__asm volatile
 800adee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	607b      	str	r3, [r7, #4]
}
 800ae00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ae02:	4b10      	ldr	r3, [pc, #64]	@ (800ae44 <vPortEnterCritical+0x5c>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	3301      	adds	r3, #1
 800ae08:	4a0e      	ldr	r2, [pc, #56]	@ (800ae44 <vPortEnterCritical+0x5c>)
 800ae0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ae0c:	4b0d      	ldr	r3, [pc, #52]	@ (800ae44 <vPortEnterCritical+0x5c>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d110      	bne.n	800ae36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae14:	4b0c      	ldr	r3, [pc, #48]	@ (800ae48 <vPortEnterCritical+0x60>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	b2db      	uxtb	r3, r3
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00b      	beq.n	800ae36 <vPortEnterCritical+0x4e>
	__asm volatile
 800ae1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae22:	f383 8811 	msr	BASEPRI, r3
 800ae26:	f3bf 8f6f 	isb	sy
 800ae2a:	f3bf 8f4f 	dsb	sy
 800ae2e:	603b      	str	r3, [r7, #0]
}
 800ae30:	bf00      	nop
 800ae32:	bf00      	nop
 800ae34:	e7fd      	b.n	800ae32 <vPortEnterCritical+0x4a>
	}
}
 800ae36:	bf00      	nop
 800ae38:	370c      	adds	r7, #12
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	20000018 	.word	0x20000018
 800ae48:	e000ed04 	.word	0xe000ed04

0800ae4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae52:	4b12      	ldr	r3, [pc, #72]	@ (800ae9c <vPortExitCritical+0x50>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10b      	bne.n	800ae72 <vPortExitCritical+0x26>
	__asm volatile
 800ae5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae5e:	f383 8811 	msr	BASEPRI, r3
 800ae62:	f3bf 8f6f 	isb	sy
 800ae66:	f3bf 8f4f 	dsb	sy
 800ae6a:	607b      	str	r3, [r7, #4]
}
 800ae6c:	bf00      	nop
 800ae6e:	bf00      	nop
 800ae70:	e7fd      	b.n	800ae6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae72:	4b0a      	ldr	r3, [pc, #40]	@ (800ae9c <vPortExitCritical+0x50>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	4a08      	ldr	r2, [pc, #32]	@ (800ae9c <vPortExitCritical+0x50>)
 800ae7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae7c:	4b07      	ldr	r3, [pc, #28]	@ (800ae9c <vPortExitCritical+0x50>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d105      	bne.n	800ae90 <vPortExitCritical+0x44>
 800ae84:	2300      	movs	r3, #0
 800ae86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	f383 8811 	msr	BASEPRI, r3
}
 800ae8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae90:	bf00      	nop
 800ae92:	370c      	adds	r7, #12
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	20000018 	.word	0x20000018

0800aea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aea0:	f3ef 8009 	mrs	r0, PSP
 800aea4:	f3bf 8f6f 	isb	sy
 800aea8:	4b15      	ldr	r3, [pc, #84]	@ (800af00 <pxCurrentTCBConst>)
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	f01e 0f10 	tst.w	lr, #16
 800aeb0:	bf08      	it	eq
 800aeb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aeb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeba:	6010      	str	r0, [r2, #0]
 800aebc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aec0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aec4:	f380 8811 	msr	BASEPRI, r0
 800aec8:	f3bf 8f4f 	dsb	sy
 800aecc:	f3bf 8f6f 	isb	sy
 800aed0:	f7ff fafe 	bl	800a4d0 <vTaskSwitchContext>
 800aed4:	f04f 0000 	mov.w	r0, #0
 800aed8:	f380 8811 	msr	BASEPRI, r0
 800aedc:	bc09      	pop	{r0, r3}
 800aede:	6819      	ldr	r1, [r3, #0]
 800aee0:	6808      	ldr	r0, [r1, #0]
 800aee2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee6:	f01e 0f10 	tst.w	lr, #16
 800aeea:	bf08      	it	eq
 800aeec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aef0:	f380 8809 	msr	PSP, r0
 800aef4:	f3bf 8f6f 	isb	sy
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop
 800aefc:	f3af 8000 	nop.w

0800af00 <pxCurrentTCBConst>:
 800af00:	20000b78 	.word	0x20000b78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800af04:	bf00      	nop
 800af06:	bf00      	nop

0800af08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b082      	sub	sp, #8
 800af0c:	af00      	add	r7, sp, #0
	__asm volatile
 800af0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af12:	f383 8811 	msr	BASEPRI, r3
 800af16:	f3bf 8f6f 	isb	sy
 800af1a:	f3bf 8f4f 	dsb	sy
 800af1e:	607b      	str	r3, [r7, #4]
}
 800af20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af22:	f7ff fa1b 	bl	800a35c <xTaskIncrementTick>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d003      	beq.n	800af34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af2c:	4b06      	ldr	r3, [pc, #24]	@ (800af48 <SysTick_Handler+0x40>)
 800af2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af32:	601a      	str	r2, [r3, #0]
 800af34:	2300      	movs	r3, #0
 800af36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	f383 8811 	msr	BASEPRI, r3
}
 800af3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af40:	bf00      	nop
 800af42:	3708      	adds	r7, #8
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	e000ed04 	.word	0xe000ed04

0800af4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af4c:	b480      	push	{r7}
 800af4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af50:	4b0b      	ldr	r3, [pc, #44]	@ (800af80 <vPortSetupTimerInterrupt+0x34>)
 800af52:	2200      	movs	r2, #0
 800af54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af56:	4b0b      	ldr	r3, [pc, #44]	@ (800af84 <vPortSetupTimerInterrupt+0x38>)
 800af58:	2200      	movs	r2, #0
 800af5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af5c:	4b0a      	ldr	r3, [pc, #40]	@ (800af88 <vPortSetupTimerInterrupt+0x3c>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4a0a      	ldr	r2, [pc, #40]	@ (800af8c <vPortSetupTimerInterrupt+0x40>)
 800af62:	fba2 2303 	umull	r2, r3, r2, r3
 800af66:	099b      	lsrs	r3, r3, #6
 800af68:	4a09      	ldr	r2, [pc, #36]	@ (800af90 <vPortSetupTimerInterrupt+0x44>)
 800af6a:	3b01      	subs	r3, #1
 800af6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af6e:	4b04      	ldr	r3, [pc, #16]	@ (800af80 <vPortSetupTimerInterrupt+0x34>)
 800af70:	2207      	movs	r2, #7
 800af72:	601a      	str	r2, [r3, #0]
}
 800af74:	bf00      	nop
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	e000e010 	.word	0xe000e010
 800af84:	e000e018 	.word	0xe000e018
 800af88:	2000000c 	.word	0x2000000c
 800af8c:	10624dd3 	.word	0x10624dd3
 800af90:	e000e014 	.word	0xe000e014

0800af94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800afa4 <vPortEnableVFP+0x10>
 800af98:	6801      	ldr	r1, [r0, #0]
 800af9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800af9e:	6001      	str	r1, [r0, #0]
 800afa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800afa2:	bf00      	nop
 800afa4:	e000ed88 	.word	0xe000ed88

0800afa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800afae:	f3ef 8305 	mrs	r3, IPSR
 800afb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2b0f      	cmp	r3, #15
 800afb8:	d915      	bls.n	800afe6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800afba:	4a18      	ldr	r2, [pc, #96]	@ (800b01c <vPortValidateInterruptPriority+0x74>)
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	4413      	add	r3, r2
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800afc4:	4b16      	ldr	r3, [pc, #88]	@ (800b020 <vPortValidateInterruptPriority+0x78>)
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	7afa      	ldrb	r2, [r7, #11]
 800afca:	429a      	cmp	r2, r3
 800afcc:	d20b      	bcs.n	800afe6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800afce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	607b      	str	r3, [r7, #4]
}
 800afe0:	bf00      	nop
 800afe2:	bf00      	nop
 800afe4:	e7fd      	b.n	800afe2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800afe6:	4b0f      	ldr	r3, [pc, #60]	@ (800b024 <vPortValidateInterruptPriority+0x7c>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800afee:	4b0e      	ldr	r3, [pc, #56]	@ (800b028 <vPortValidateInterruptPriority+0x80>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d90b      	bls.n	800b00e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800affa:	f383 8811 	msr	BASEPRI, r3
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	f3bf 8f4f 	dsb	sy
 800b006:	603b      	str	r3, [r7, #0]
}
 800b008:	bf00      	nop
 800b00a:	bf00      	nop
 800b00c:	e7fd      	b.n	800b00a <vPortValidateInterruptPriority+0x62>
	}
 800b00e:	bf00      	nop
 800b010:	3714      	adds	r7, #20
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr
 800b01a:	bf00      	nop
 800b01c:	e000e3f0 	.word	0xe000e3f0
 800b020:	20000ca4 	.word	0x20000ca4
 800b024:	e000ed0c 	.word	0xe000ed0c
 800b028:	20000ca8 	.word	0x20000ca8

0800b02c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b08a      	sub	sp, #40	@ 0x28
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b034:	2300      	movs	r3, #0
 800b036:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b038:	f7ff f8e4 	bl	800a204 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b03c:	4b5c      	ldr	r3, [pc, #368]	@ (800b1b0 <pvPortMalloc+0x184>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d101      	bne.n	800b048 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b044:	f000 f924 	bl	800b290 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b048:	4b5a      	ldr	r3, [pc, #360]	@ (800b1b4 <pvPortMalloc+0x188>)
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4013      	ands	r3, r2
 800b050:	2b00      	cmp	r3, #0
 800b052:	f040 8095 	bne.w	800b180 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d01e      	beq.n	800b09a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b05c:	2208      	movs	r2, #8
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	4413      	add	r3, r2
 800b062:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f003 0307 	and.w	r3, r3, #7
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d015      	beq.n	800b09a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f023 0307 	bic.w	r3, r3, #7
 800b074:	3308      	adds	r3, #8
 800b076:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f003 0307 	and.w	r3, r3, #7
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00b      	beq.n	800b09a <pvPortMalloc+0x6e>
	__asm volatile
 800b082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b086:	f383 8811 	msr	BASEPRI, r3
 800b08a:	f3bf 8f6f 	isb	sy
 800b08e:	f3bf 8f4f 	dsb	sy
 800b092:	617b      	str	r3, [r7, #20]
}
 800b094:	bf00      	nop
 800b096:	bf00      	nop
 800b098:	e7fd      	b.n	800b096 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d06f      	beq.n	800b180 <pvPortMalloc+0x154>
 800b0a0:	4b45      	ldr	r3, [pc, #276]	@ (800b1b8 <pvPortMalloc+0x18c>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d86a      	bhi.n	800b180 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b0aa:	4b44      	ldr	r3, [pc, #272]	@ (800b1bc <pvPortMalloc+0x190>)
 800b0ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b0ae:	4b43      	ldr	r3, [pc, #268]	@ (800b1bc <pvPortMalloc+0x190>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0b4:	e004      	b.n	800b0c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d903      	bls.n	800b0d2 <pvPortMalloc+0xa6>
 800b0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d1f1      	bne.n	800b0b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0d2:	4b37      	ldr	r3, [pc, #220]	@ (800b1b0 <pvPortMalloc+0x184>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d051      	beq.n	800b180 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0dc:	6a3b      	ldr	r3, [r7, #32]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2208      	movs	r2, #8
 800b0e2:	4413      	add	r3, r2
 800b0e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e8:	681a      	ldr	r2, [r3, #0]
 800b0ea:	6a3b      	ldr	r3, [r7, #32]
 800b0ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f0:	685a      	ldr	r2, [r3, #4]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	1ad2      	subs	r2, r2, r3
 800b0f6:	2308      	movs	r3, #8
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d920      	bls.n	800b140 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4413      	add	r3, r2
 800b104:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	f003 0307 	and.w	r3, r3, #7
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d00b      	beq.n	800b128 <pvPortMalloc+0xfc>
	__asm volatile
 800b110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b114:	f383 8811 	msr	BASEPRI, r3
 800b118:	f3bf 8f6f 	isb	sy
 800b11c:	f3bf 8f4f 	dsb	sy
 800b120:	613b      	str	r3, [r7, #16]
}
 800b122:	bf00      	nop
 800b124:	bf00      	nop
 800b126:	e7fd      	b.n	800b124 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b12a:	685a      	ldr	r2, [r3, #4]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	1ad2      	subs	r2, r2, r3
 800b130:	69bb      	ldr	r3, [r7, #24]
 800b132:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b13a:	69b8      	ldr	r0, [r7, #24]
 800b13c:	f000 f90a 	bl	800b354 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b140:	4b1d      	ldr	r3, [pc, #116]	@ (800b1b8 <pvPortMalloc+0x18c>)
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	4a1b      	ldr	r2, [pc, #108]	@ (800b1b8 <pvPortMalloc+0x18c>)
 800b14c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b14e:	4b1a      	ldr	r3, [pc, #104]	@ (800b1b8 <pvPortMalloc+0x18c>)
 800b150:	681a      	ldr	r2, [r3, #0]
 800b152:	4b1b      	ldr	r3, [pc, #108]	@ (800b1c0 <pvPortMalloc+0x194>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	429a      	cmp	r2, r3
 800b158:	d203      	bcs.n	800b162 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b15a:	4b17      	ldr	r3, [pc, #92]	@ (800b1b8 <pvPortMalloc+0x18c>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4a18      	ldr	r2, [pc, #96]	@ (800b1c0 <pvPortMalloc+0x194>)
 800b160:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b164:	685a      	ldr	r2, [r3, #4]
 800b166:	4b13      	ldr	r3, [pc, #76]	@ (800b1b4 <pvPortMalloc+0x188>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	431a      	orrs	r2, r3
 800b16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b172:	2200      	movs	r2, #0
 800b174:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b176:	4b13      	ldr	r3, [pc, #76]	@ (800b1c4 <pvPortMalloc+0x198>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	3301      	adds	r3, #1
 800b17c:	4a11      	ldr	r2, [pc, #68]	@ (800b1c4 <pvPortMalloc+0x198>)
 800b17e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b180:	f7ff f84e 	bl	800a220 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	f003 0307 	and.w	r3, r3, #7
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00b      	beq.n	800b1a6 <pvPortMalloc+0x17a>
	__asm volatile
 800b18e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b192:	f383 8811 	msr	BASEPRI, r3
 800b196:	f3bf 8f6f 	isb	sy
 800b19a:	f3bf 8f4f 	dsb	sy
 800b19e:	60fb      	str	r3, [r7, #12]
}
 800b1a0:	bf00      	nop
 800b1a2:	bf00      	nop
 800b1a4:	e7fd      	b.n	800b1a2 <pvPortMalloc+0x176>
	return pvReturn;
 800b1a6:	69fb      	ldr	r3, [r7, #28]
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3728      	adds	r7, #40	@ 0x28
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	200033c4 	.word	0x200033c4
 800b1b4:	200033d8 	.word	0x200033d8
 800b1b8:	200033c8 	.word	0x200033c8
 800b1bc:	200033bc 	.word	0x200033bc
 800b1c0:	200033cc 	.word	0x200033cc
 800b1c4:	200033d0 	.word	0x200033d0

0800b1c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b086      	sub	sp, #24
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d04f      	beq.n	800b27a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1da:	2308      	movs	r3, #8
 800b1dc:	425b      	negs	r3, r3
 800b1de:	697a      	ldr	r2, [r7, #20]
 800b1e0:	4413      	add	r3, r2
 800b1e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	4b25      	ldr	r3, [pc, #148]	@ (800b284 <vPortFree+0xbc>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	4013      	ands	r3, r2
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d10b      	bne.n	800b20e <vPortFree+0x46>
	__asm volatile
 800b1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fa:	f383 8811 	msr	BASEPRI, r3
 800b1fe:	f3bf 8f6f 	isb	sy
 800b202:	f3bf 8f4f 	dsb	sy
 800b206:	60fb      	str	r3, [r7, #12]
}
 800b208:	bf00      	nop
 800b20a:	bf00      	nop
 800b20c:	e7fd      	b.n	800b20a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00b      	beq.n	800b22e <vPortFree+0x66>
	__asm volatile
 800b216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b21a:	f383 8811 	msr	BASEPRI, r3
 800b21e:	f3bf 8f6f 	isb	sy
 800b222:	f3bf 8f4f 	dsb	sy
 800b226:	60bb      	str	r3, [r7, #8]
}
 800b228:	bf00      	nop
 800b22a:	bf00      	nop
 800b22c:	e7fd      	b.n	800b22a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	685a      	ldr	r2, [r3, #4]
 800b232:	4b14      	ldr	r3, [pc, #80]	@ (800b284 <vPortFree+0xbc>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	4013      	ands	r3, r2
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d01e      	beq.n	800b27a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d11a      	bne.n	800b27a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	4b0e      	ldr	r3, [pc, #56]	@ (800b284 <vPortFree+0xbc>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	43db      	mvns	r3, r3
 800b24e:	401a      	ands	r2, r3
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b254:	f7fe ffd6 	bl	800a204 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	685a      	ldr	r2, [r3, #4]
 800b25c:	4b0a      	ldr	r3, [pc, #40]	@ (800b288 <vPortFree+0xc0>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	4413      	add	r3, r2
 800b262:	4a09      	ldr	r2, [pc, #36]	@ (800b288 <vPortFree+0xc0>)
 800b264:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b266:	6938      	ldr	r0, [r7, #16]
 800b268:	f000 f874 	bl	800b354 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b26c:	4b07      	ldr	r3, [pc, #28]	@ (800b28c <vPortFree+0xc4>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	3301      	adds	r3, #1
 800b272:	4a06      	ldr	r2, [pc, #24]	@ (800b28c <vPortFree+0xc4>)
 800b274:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b276:	f7fe ffd3 	bl	800a220 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b27a:	bf00      	nop
 800b27c:	3718      	adds	r7, #24
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop
 800b284:	200033d8 	.word	0x200033d8
 800b288:	200033c8 	.word	0x200033c8
 800b28c:	200033d4 	.word	0x200033d4

0800b290 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b296:	f242 7310 	movw	r3, #10000	@ 0x2710
 800b29a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b29c:	4b27      	ldr	r3, [pc, #156]	@ (800b33c <prvHeapInit+0xac>)
 800b29e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f003 0307 	and.w	r3, r3, #7
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d00c      	beq.n	800b2c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	3307      	adds	r3, #7
 800b2ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f023 0307 	bic.w	r3, r3, #7
 800b2b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	1ad3      	subs	r3, r2, r3
 800b2be:	4a1f      	ldr	r2, [pc, #124]	@ (800b33c <prvHeapInit+0xac>)
 800b2c0:	4413      	add	r3, r2
 800b2c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b2c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b340 <prvHeapInit+0xb0>)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b2ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b340 <prvHeapInit+0xb0>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	68ba      	ldr	r2, [r7, #8]
 800b2d8:	4413      	add	r3, r2
 800b2da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2dc:	2208      	movs	r2, #8
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	1a9b      	subs	r3, r3, r2
 800b2e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f023 0307 	bic.w	r3, r3, #7
 800b2ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	4a15      	ldr	r2, [pc, #84]	@ (800b344 <prvHeapInit+0xb4>)
 800b2f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2f2:	4b14      	ldr	r3, [pc, #80]	@ (800b344 <prvHeapInit+0xb4>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2fa:	4b12      	ldr	r3, [pc, #72]	@ (800b344 <prvHeapInit+0xb4>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2200      	movs	r2, #0
 800b300:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	1ad2      	subs	r2, r2, r3
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b310:	4b0c      	ldr	r3, [pc, #48]	@ (800b344 <prvHeapInit+0xb4>)
 800b312:	681a      	ldr	r2, [r3, #0]
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	4a0a      	ldr	r2, [pc, #40]	@ (800b348 <prvHeapInit+0xb8>)
 800b31e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	4a09      	ldr	r2, [pc, #36]	@ (800b34c <prvHeapInit+0xbc>)
 800b326:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b328:	4b09      	ldr	r3, [pc, #36]	@ (800b350 <prvHeapInit+0xc0>)
 800b32a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b32e:	601a      	str	r2, [r3, #0]
}
 800b330:	bf00      	nop
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr
 800b33c:	20000cac 	.word	0x20000cac
 800b340:	200033bc 	.word	0x200033bc
 800b344:	200033c4 	.word	0x200033c4
 800b348:	200033cc 	.word	0x200033cc
 800b34c:	200033c8 	.word	0x200033c8
 800b350:	200033d8 	.word	0x200033d8

0800b354 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b354:	b480      	push	{r7}
 800b356:	b085      	sub	sp, #20
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b35c:	4b28      	ldr	r3, [pc, #160]	@ (800b400 <prvInsertBlockIntoFreeList+0xac>)
 800b35e:	60fb      	str	r3, [r7, #12]
 800b360:	e002      	b.n	800b368 <prvInsertBlockIntoFreeList+0x14>
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	60fb      	str	r3, [r7, #12]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d8f7      	bhi.n	800b362 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	68ba      	ldr	r2, [r7, #8]
 800b37c:	4413      	add	r3, r2
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	429a      	cmp	r2, r3
 800b382:	d108      	bne.n	800b396 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	685a      	ldr	r2, [r3, #4]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	441a      	add	r2, r3
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	68ba      	ldr	r2, [r7, #8]
 800b3a0:	441a      	add	r2, r3
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d118      	bne.n	800b3dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	4b15      	ldr	r3, [pc, #84]	@ (800b404 <prvInsertBlockIntoFreeList+0xb0>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d00d      	beq.n	800b3d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	685a      	ldr	r2, [r3, #4]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	685b      	ldr	r3, [r3, #4]
 800b3c0:	441a      	add	r2, r3
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	601a      	str	r2, [r3, #0]
 800b3d0:	e008      	b.n	800b3e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b404 <prvInsertBlockIntoFreeList+0xb0>)
 800b3d4:	681a      	ldr	r2, [r3, #0]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	601a      	str	r2, [r3, #0]
 800b3da:	e003      	b.n	800b3e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3e4:	68fa      	ldr	r2, [r7, #12]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d002      	beq.n	800b3f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3f2:	bf00      	nop
 800b3f4:	3714      	adds	r7, #20
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop
 800b400:	200033bc 	.word	0x200033bc
 800b404:	200033c4 	.word	0x200033c4

0800b408 <atoi>:
 800b408:	220a      	movs	r2, #10
 800b40a:	2100      	movs	r1, #0
 800b40c:	f000 b87a 	b.w	800b504 <strtol>

0800b410 <_strtol_l.isra.0>:
 800b410:	2b24      	cmp	r3, #36	@ 0x24
 800b412:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b416:	4686      	mov	lr, r0
 800b418:	4690      	mov	r8, r2
 800b41a:	d801      	bhi.n	800b420 <_strtol_l.isra.0+0x10>
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d106      	bne.n	800b42e <_strtol_l.isra.0+0x1e>
 800b420:	f000 fa74 	bl	800b90c <__errno>
 800b424:	2316      	movs	r3, #22
 800b426:	6003      	str	r3, [r0, #0]
 800b428:	2000      	movs	r0, #0
 800b42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b42e:	4834      	ldr	r0, [pc, #208]	@ (800b500 <_strtol_l.isra.0+0xf0>)
 800b430:	460d      	mov	r5, r1
 800b432:	462a      	mov	r2, r5
 800b434:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b438:	5d06      	ldrb	r6, [r0, r4]
 800b43a:	f016 0608 	ands.w	r6, r6, #8
 800b43e:	d1f8      	bne.n	800b432 <_strtol_l.isra.0+0x22>
 800b440:	2c2d      	cmp	r4, #45	@ 0x2d
 800b442:	d110      	bne.n	800b466 <_strtol_l.isra.0+0x56>
 800b444:	782c      	ldrb	r4, [r5, #0]
 800b446:	2601      	movs	r6, #1
 800b448:	1c95      	adds	r5, r2, #2
 800b44a:	f033 0210 	bics.w	r2, r3, #16
 800b44e:	d115      	bne.n	800b47c <_strtol_l.isra.0+0x6c>
 800b450:	2c30      	cmp	r4, #48	@ 0x30
 800b452:	d10d      	bne.n	800b470 <_strtol_l.isra.0+0x60>
 800b454:	782a      	ldrb	r2, [r5, #0]
 800b456:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b45a:	2a58      	cmp	r2, #88	@ 0x58
 800b45c:	d108      	bne.n	800b470 <_strtol_l.isra.0+0x60>
 800b45e:	786c      	ldrb	r4, [r5, #1]
 800b460:	3502      	adds	r5, #2
 800b462:	2310      	movs	r3, #16
 800b464:	e00a      	b.n	800b47c <_strtol_l.isra.0+0x6c>
 800b466:	2c2b      	cmp	r4, #43	@ 0x2b
 800b468:	bf04      	itt	eq
 800b46a:	782c      	ldrbeq	r4, [r5, #0]
 800b46c:	1c95      	addeq	r5, r2, #2
 800b46e:	e7ec      	b.n	800b44a <_strtol_l.isra.0+0x3a>
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1f6      	bne.n	800b462 <_strtol_l.isra.0+0x52>
 800b474:	2c30      	cmp	r4, #48	@ 0x30
 800b476:	bf14      	ite	ne
 800b478:	230a      	movne	r3, #10
 800b47a:	2308      	moveq	r3, #8
 800b47c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b480:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b484:	2200      	movs	r2, #0
 800b486:	fbbc f9f3 	udiv	r9, ip, r3
 800b48a:	4610      	mov	r0, r2
 800b48c:	fb03 ca19 	mls	sl, r3, r9, ip
 800b490:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b494:	2f09      	cmp	r7, #9
 800b496:	d80f      	bhi.n	800b4b8 <_strtol_l.isra.0+0xa8>
 800b498:	463c      	mov	r4, r7
 800b49a:	42a3      	cmp	r3, r4
 800b49c:	dd1b      	ble.n	800b4d6 <_strtol_l.isra.0+0xc6>
 800b49e:	1c57      	adds	r7, r2, #1
 800b4a0:	d007      	beq.n	800b4b2 <_strtol_l.isra.0+0xa2>
 800b4a2:	4581      	cmp	r9, r0
 800b4a4:	d314      	bcc.n	800b4d0 <_strtol_l.isra.0+0xc0>
 800b4a6:	d101      	bne.n	800b4ac <_strtol_l.isra.0+0x9c>
 800b4a8:	45a2      	cmp	sl, r4
 800b4aa:	db11      	blt.n	800b4d0 <_strtol_l.isra.0+0xc0>
 800b4ac:	fb00 4003 	mla	r0, r0, r3, r4
 800b4b0:	2201      	movs	r2, #1
 800b4b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4b6:	e7eb      	b.n	800b490 <_strtol_l.isra.0+0x80>
 800b4b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b4bc:	2f19      	cmp	r7, #25
 800b4be:	d801      	bhi.n	800b4c4 <_strtol_l.isra.0+0xb4>
 800b4c0:	3c37      	subs	r4, #55	@ 0x37
 800b4c2:	e7ea      	b.n	800b49a <_strtol_l.isra.0+0x8a>
 800b4c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b4c8:	2f19      	cmp	r7, #25
 800b4ca:	d804      	bhi.n	800b4d6 <_strtol_l.isra.0+0xc6>
 800b4cc:	3c57      	subs	r4, #87	@ 0x57
 800b4ce:	e7e4      	b.n	800b49a <_strtol_l.isra.0+0x8a>
 800b4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d4:	e7ed      	b.n	800b4b2 <_strtol_l.isra.0+0xa2>
 800b4d6:	1c53      	adds	r3, r2, #1
 800b4d8:	d108      	bne.n	800b4ec <_strtol_l.isra.0+0xdc>
 800b4da:	2322      	movs	r3, #34	@ 0x22
 800b4dc:	f8ce 3000 	str.w	r3, [lr]
 800b4e0:	4660      	mov	r0, ip
 800b4e2:	f1b8 0f00 	cmp.w	r8, #0
 800b4e6:	d0a0      	beq.n	800b42a <_strtol_l.isra.0+0x1a>
 800b4e8:	1e69      	subs	r1, r5, #1
 800b4ea:	e006      	b.n	800b4fa <_strtol_l.isra.0+0xea>
 800b4ec:	b106      	cbz	r6, 800b4f0 <_strtol_l.isra.0+0xe0>
 800b4ee:	4240      	negs	r0, r0
 800b4f0:	f1b8 0f00 	cmp.w	r8, #0
 800b4f4:	d099      	beq.n	800b42a <_strtol_l.isra.0+0x1a>
 800b4f6:	2a00      	cmp	r2, #0
 800b4f8:	d1f6      	bne.n	800b4e8 <_strtol_l.isra.0+0xd8>
 800b4fa:	f8c8 1000 	str.w	r1, [r8]
 800b4fe:	e794      	b.n	800b42a <_strtol_l.isra.0+0x1a>
 800b500:	0800ca91 	.word	0x0800ca91

0800b504 <strtol>:
 800b504:	4613      	mov	r3, r2
 800b506:	460a      	mov	r2, r1
 800b508:	4601      	mov	r1, r0
 800b50a:	4802      	ldr	r0, [pc, #8]	@ (800b514 <strtol+0x10>)
 800b50c:	6800      	ldr	r0, [r0, #0]
 800b50e:	f7ff bf7f 	b.w	800b410 <_strtol_l.isra.0>
 800b512:	bf00      	nop
 800b514:	20000028 	.word	0x20000028

0800b518 <std>:
 800b518:	2300      	movs	r3, #0
 800b51a:	b510      	push	{r4, lr}
 800b51c:	4604      	mov	r4, r0
 800b51e:	e9c0 3300 	strd	r3, r3, [r0]
 800b522:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b526:	6083      	str	r3, [r0, #8]
 800b528:	8181      	strh	r1, [r0, #12]
 800b52a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b52c:	81c2      	strh	r2, [r0, #14]
 800b52e:	6183      	str	r3, [r0, #24]
 800b530:	4619      	mov	r1, r3
 800b532:	2208      	movs	r2, #8
 800b534:	305c      	adds	r0, #92	@ 0x5c
 800b536:	f000 f93c 	bl	800b7b2 <memset>
 800b53a:	4b0d      	ldr	r3, [pc, #52]	@ (800b570 <std+0x58>)
 800b53c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b53e:	4b0d      	ldr	r3, [pc, #52]	@ (800b574 <std+0x5c>)
 800b540:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b542:	4b0d      	ldr	r3, [pc, #52]	@ (800b578 <std+0x60>)
 800b544:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b546:	4b0d      	ldr	r3, [pc, #52]	@ (800b57c <std+0x64>)
 800b548:	6323      	str	r3, [r4, #48]	@ 0x30
 800b54a:	4b0d      	ldr	r3, [pc, #52]	@ (800b580 <std+0x68>)
 800b54c:	6224      	str	r4, [r4, #32]
 800b54e:	429c      	cmp	r4, r3
 800b550:	d006      	beq.n	800b560 <std+0x48>
 800b552:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b556:	4294      	cmp	r4, r2
 800b558:	d002      	beq.n	800b560 <std+0x48>
 800b55a:	33d0      	adds	r3, #208	@ 0xd0
 800b55c:	429c      	cmp	r4, r3
 800b55e:	d105      	bne.n	800b56c <std+0x54>
 800b560:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b568:	f000 b9fa 	b.w	800b960 <__retarget_lock_init_recursive>
 800b56c:	bd10      	pop	{r4, pc}
 800b56e:	bf00      	nop
 800b570:	0800b72d 	.word	0x0800b72d
 800b574:	0800b74f 	.word	0x0800b74f
 800b578:	0800b787 	.word	0x0800b787
 800b57c:	0800b7ab 	.word	0x0800b7ab
 800b580:	200033dc 	.word	0x200033dc

0800b584 <stdio_exit_handler>:
 800b584:	4a02      	ldr	r2, [pc, #8]	@ (800b590 <stdio_exit_handler+0xc>)
 800b586:	4903      	ldr	r1, [pc, #12]	@ (800b594 <stdio_exit_handler+0x10>)
 800b588:	4803      	ldr	r0, [pc, #12]	@ (800b598 <stdio_exit_handler+0x14>)
 800b58a:	f000 b869 	b.w	800b660 <_fwalk_sglue>
 800b58e:	bf00      	nop
 800b590:	2000001c 	.word	0x2000001c
 800b594:	0800c4c9 	.word	0x0800c4c9
 800b598:	2000002c 	.word	0x2000002c

0800b59c <cleanup_stdio>:
 800b59c:	6841      	ldr	r1, [r0, #4]
 800b59e:	4b0c      	ldr	r3, [pc, #48]	@ (800b5d0 <cleanup_stdio+0x34>)
 800b5a0:	4299      	cmp	r1, r3
 800b5a2:	b510      	push	{r4, lr}
 800b5a4:	4604      	mov	r4, r0
 800b5a6:	d001      	beq.n	800b5ac <cleanup_stdio+0x10>
 800b5a8:	f000 ff8e 	bl	800c4c8 <_fflush_r>
 800b5ac:	68a1      	ldr	r1, [r4, #8]
 800b5ae:	4b09      	ldr	r3, [pc, #36]	@ (800b5d4 <cleanup_stdio+0x38>)
 800b5b0:	4299      	cmp	r1, r3
 800b5b2:	d002      	beq.n	800b5ba <cleanup_stdio+0x1e>
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	f000 ff87 	bl	800c4c8 <_fflush_r>
 800b5ba:	68e1      	ldr	r1, [r4, #12]
 800b5bc:	4b06      	ldr	r3, [pc, #24]	@ (800b5d8 <cleanup_stdio+0x3c>)
 800b5be:	4299      	cmp	r1, r3
 800b5c0:	d004      	beq.n	800b5cc <cleanup_stdio+0x30>
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5c8:	f000 bf7e 	b.w	800c4c8 <_fflush_r>
 800b5cc:	bd10      	pop	{r4, pc}
 800b5ce:	bf00      	nop
 800b5d0:	200033dc 	.word	0x200033dc
 800b5d4:	20003444 	.word	0x20003444
 800b5d8:	200034ac 	.word	0x200034ac

0800b5dc <global_stdio_init.part.0>:
 800b5dc:	b510      	push	{r4, lr}
 800b5de:	4b0b      	ldr	r3, [pc, #44]	@ (800b60c <global_stdio_init.part.0+0x30>)
 800b5e0:	4c0b      	ldr	r4, [pc, #44]	@ (800b610 <global_stdio_init.part.0+0x34>)
 800b5e2:	4a0c      	ldr	r2, [pc, #48]	@ (800b614 <global_stdio_init.part.0+0x38>)
 800b5e4:	601a      	str	r2, [r3, #0]
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	2104      	movs	r1, #4
 800b5ec:	f7ff ff94 	bl	800b518 <std>
 800b5f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	2109      	movs	r1, #9
 800b5f8:	f7ff ff8e 	bl	800b518 <std>
 800b5fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b600:	2202      	movs	r2, #2
 800b602:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b606:	2112      	movs	r1, #18
 800b608:	f7ff bf86 	b.w	800b518 <std>
 800b60c:	20003514 	.word	0x20003514
 800b610:	200033dc 	.word	0x200033dc
 800b614:	0800b585 	.word	0x0800b585

0800b618 <__sfp_lock_acquire>:
 800b618:	4801      	ldr	r0, [pc, #4]	@ (800b620 <__sfp_lock_acquire+0x8>)
 800b61a:	f000 b9a2 	b.w	800b962 <__retarget_lock_acquire_recursive>
 800b61e:	bf00      	nop
 800b620:	2000351d 	.word	0x2000351d

0800b624 <__sfp_lock_release>:
 800b624:	4801      	ldr	r0, [pc, #4]	@ (800b62c <__sfp_lock_release+0x8>)
 800b626:	f000 b99d 	b.w	800b964 <__retarget_lock_release_recursive>
 800b62a:	bf00      	nop
 800b62c:	2000351d 	.word	0x2000351d

0800b630 <__sinit>:
 800b630:	b510      	push	{r4, lr}
 800b632:	4604      	mov	r4, r0
 800b634:	f7ff fff0 	bl	800b618 <__sfp_lock_acquire>
 800b638:	6a23      	ldr	r3, [r4, #32]
 800b63a:	b11b      	cbz	r3, 800b644 <__sinit+0x14>
 800b63c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b640:	f7ff bff0 	b.w	800b624 <__sfp_lock_release>
 800b644:	4b04      	ldr	r3, [pc, #16]	@ (800b658 <__sinit+0x28>)
 800b646:	6223      	str	r3, [r4, #32]
 800b648:	4b04      	ldr	r3, [pc, #16]	@ (800b65c <__sinit+0x2c>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d1f5      	bne.n	800b63c <__sinit+0xc>
 800b650:	f7ff ffc4 	bl	800b5dc <global_stdio_init.part.0>
 800b654:	e7f2      	b.n	800b63c <__sinit+0xc>
 800b656:	bf00      	nop
 800b658:	0800b59d 	.word	0x0800b59d
 800b65c:	20003514 	.word	0x20003514

0800b660 <_fwalk_sglue>:
 800b660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b664:	4607      	mov	r7, r0
 800b666:	4688      	mov	r8, r1
 800b668:	4614      	mov	r4, r2
 800b66a:	2600      	movs	r6, #0
 800b66c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b670:	f1b9 0901 	subs.w	r9, r9, #1
 800b674:	d505      	bpl.n	800b682 <_fwalk_sglue+0x22>
 800b676:	6824      	ldr	r4, [r4, #0]
 800b678:	2c00      	cmp	r4, #0
 800b67a:	d1f7      	bne.n	800b66c <_fwalk_sglue+0xc>
 800b67c:	4630      	mov	r0, r6
 800b67e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b682:	89ab      	ldrh	r3, [r5, #12]
 800b684:	2b01      	cmp	r3, #1
 800b686:	d907      	bls.n	800b698 <_fwalk_sglue+0x38>
 800b688:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b68c:	3301      	adds	r3, #1
 800b68e:	d003      	beq.n	800b698 <_fwalk_sglue+0x38>
 800b690:	4629      	mov	r1, r5
 800b692:	4638      	mov	r0, r7
 800b694:	47c0      	blx	r8
 800b696:	4306      	orrs	r6, r0
 800b698:	3568      	adds	r5, #104	@ 0x68
 800b69a:	e7e9      	b.n	800b670 <_fwalk_sglue+0x10>

0800b69c <iprintf>:
 800b69c:	b40f      	push	{r0, r1, r2, r3}
 800b69e:	b507      	push	{r0, r1, r2, lr}
 800b6a0:	4906      	ldr	r1, [pc, #24]	@ (800b6bc <iprintf+0x20>)
 800b6a2:	ab04      	add	r3, sp, #16
 800b6a4:	6808      	ldr	r0, [r1, #0]
 800b6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6aa:	6881      	ldr	r1, [r0, #8]
 800b6ac:	9301      	str	r3, [sp, #4]
 800b6ae:	f000 fbe3 	bl	800be78 <_vfiprintf_r>
 800b6b2:	b003      	add	sp, #12
 800b6b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6b8:	b004      	add	sp, #16
 800b6ba:	4770      	bx	lr
 800b6bc:	20000028 	.word	0x20000028

0800b6c0 <sniprintf>:
 800b6c0:	b40c      	push	{r2, r3}
 800b6c2:	b530      	push	{r4, r5, lr}
 800b6c4:	4b18      	ldr	r3, [pc, #96]	@ (800b728 <sniprintf+0x68>)
 800b6c6:	1e0c      	subs	r4, r1, #0
 800b6c8:	681d      	ldr	r5, [r3, #0]
 800b6ca:	b09d      	sub	sp, #116	@ 0x74
 800b6cc:	da08      	bge.n	800b6e0 <sniprintf+0x20>
 800b6ce:	238b      	movs	r3, #139	@ 0x8b
 800b6d0:	602b      	str	r3, [r5, #0]
 800b6d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d6:	b01d      	add	sp, #116	@ 0x74
 800b6d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6dc:	b002      	add	sp, #8
 800b6de:	4770      	bx	lr
 800b6e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b6e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b6e8:	f04f 0300 	mov.w	r3, #0
 800b6ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b6ee:	bf14      	ite	ne
 800b6f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b6f4:	4623      	moveq	r3, r4
 800b6f6:	9304      	str	r3, [sp, #16]
 800b6f8:	9307      	str	r3, [sp, #28]
 800b6fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b6fe:	9002      	str	r0, [sp, #8]
 800b700:	9006      	str	r0, [sp, #24]
 800b702:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b706:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b708:	ab21      	add	r3, sp, #132	@ 0x84
 800b70a:	a902      	add	r1, sp, #8
 800b70c:	4628      	mov	r0, r5
 800b70e:	9301      	str	r3, [sp, #4]
 800b710:	f000 fa8c 	bl	800bc2c <_svfiprintf_r>
 800b714:	1c43      	adds	r3, r0, #1
 800b716:	bfbc      	itt	lt
 800b718:	238b      	movlt	r3, #139	@ 0x8b
 800b71a:	602b      	strlt	r3, [r5, #0]
 800b71c:	2c00      	cmp	r4, #0
 800b71e:	d0da      	beq.n	800b6d6 <sniprintf+0x16>
 800b720:	9b02      	ldr	r3, [sp, #8]
 800b722:	2200      	movs	r2, #0
 800b724:	701a      	strb	r2, [r3, #0]
 800b726:	e7d6      	b.n	800b6d6 <sniprintf+0x16>
 800b728:	20000028 	.word	0x20000028

0800b72c <__sread>:
 800b72c:	b510      	push	{r4, lr}
 800b72e:	460c      	mov	r4, r1
 800b730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b734:	f000 f8c6 	bl	800b8c4 <_read_r>
 800b738:	2800      	cmp	r0, #0
 800b73a:	bfab      	itete	ge
 800b73c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b73e:	89a3      	ldrhlt	r3, [r4, #12]
 800b740:	181b      	addge	r3, r3, r0
 800b742:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b746:	bfac      	ite	ge
 800b748:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b74a:	81a3      	strhlt	r3, [r4, #12]
 800b74c:	bd10      	pop	{r4, pc}

0800b74e <__swrite>:
 800b74e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b752:	461f      	mov	r7, r3
 800b754:	898b      	ldrh	r3, [r1, #12]
 800b756:	05db      	lsls	r3, r3, #23
 800b758:	4605      	mov	r5, r0
 800b75a:	460c      	mov	r4, r1
 800b75c:	4616      	mov	r6, r2
 800b75e:	d505      	bpl.n	800b76c <__swrite+0x1e>
 800b760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b764:	2302      	movs	r3, #2
 800b766:	2200      	movs	r2, #0
 800b768:	f000 f89a 	bl	800b8a0 <_lseek_r>
 800b76c:	89a3      	ldrh	r3, [r4, #12]
 800b76e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b772:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b776:	81a3      	strh	r3, [r4, #12]
 800b778:	4632      	mov	r2, r6
 800b77a:	463b      	mov	r3, r7
 800b77c:	4628      	mov	r0, r5
 800b77e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b782:	f000 b8b1 	b.w	800b8e8 <_write_r>

0800b786 <__sseek>:
 800b786:	b510      	push	{r4, lr}
 800b788:	460c      	mov	r4, r1
 800b78a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b78e:	f000 f887 	bl	800b8a0 <_lseek_r>
 800b792:	1c43      	adds	r3, r0, #1
 800b794:	89a3      	ldrh	r3, [r4, #12]
 800b796:	bf15      	itete	ne
 800b798:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b79a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b79e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b7a2:	81a3      	strheq	r3, [r4, #12]
 800b7a4:	bf18      	it	ne
 800b7a6:	81a3      	strhne	r3, [r4, #12]
 800b7a8:	bd10      	pop	{r4, pc}

0800b7aa <__sclose>:
 800b7aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ae:	f000 b809 	b.w	800b7c4 <_close_r>

0800b7b2 <memset>:
 800b7b2:	4402      	add	r2, r0
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d100      	bne.n	800b7bc <memset+0xa>
 800b7ba:	4770      	bx	lr
 800b7bc:	f803 1b01 	strb.w	r1, [r3], #1
 800b7c0:	e7f9      	b.n	800b7b6 <memset+0x4>
	...

0800b7c4 <_close_r>:
 800b7c4:	b538      	push	{r3, r4, r5, lr}
 800b7c6:	4d06      	ldr	r5, [pc, #24]	@ (800b7e0 <_close_r+0x1c>)
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	4608      	mov	r0, r1
 800b7ce:	602b      	str	r3, [r5, #0]
 800b7d0:	f7f6 fe07 	bl	80023e2 <_close>
 800b7d4:	1c43      	adds	r3, r0, #1
 800b7d6:	d102      	bne.n	800b7de <_close_r+0x1a>
 800b7d8:	682b      	ldr	r3, [r5, #0]
 800b7da:	b103      	cbz	r3, 800b7de <_close_r+0x1a>
 800b7dc:	6023      	str	r3, [r4, #0]
 800b7de:	bd38      	pop	{r3, r4, r5, pc}
 800b7e0:	20003518 	.word	0x20003518

0800b7e4 <_reclaim_reent>:
 800b7e4:	4b2d      	ldr	r3, [pc, #180]	@ (800b89c <_reclaim_reent+0xb8>)
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4283      	cmp	r3, r0
 800b7ea:	b570      	push	{r4, r5, r6, lr}
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	d053      	beq.n	800b898 <_reclaim_reent+0xb4>
 800b7f0:	69c3      	ldr	r3, [r0, #28]
 800b7f2:	b31b      	cbz	r3, 800b83c <_reclaim_reent+0x58>
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	b163      	cbz	r3, 800b812 <_reclaim_reent+0x2e>
 800b7f8:	2500      	movs	r5, #0
 800b7fa:	69e3      	ldr	r3, [r4, #28]
 800b7fc:	68db      	ldr	r3, [r3, #12]
 800b7fe:	5959      	ldr	r1, [r3, r5]
 800b800:	b9b1      	cbnz	r1, 800b830 <_reclaim_reent+0x4c>
 800b802:	3504      	adds	r5, #4
 800b804:	2d80      	cmp	r5, #128	@ 0x80
 800b806:	d1f8      	bne.n	800b7fa <_reclaim_reent+0x16>
 800b808:	69e3      	ldr	r3, [r4, #28]
 800b80a:	4620      	mov	r0, r4
 800b80c:	68d9      	ldr	r1, [r3, #12]
 800b80e:	f000 f8b9 	bl	800b984 <_free_r>
 800b812:	69e3      	ldr	r3, [r4, #28]
 800b814:	6819      	ldr	r1, [r3, #0]
 800b816:	b111      	cbz	r1, 800b81e <_reclaim_reent+0x3a>
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 f8b3 	bl	800b984 <_free_r>
 800b81e:	69e3      	ldr	r3, [r4, #28]
 800b820:	689d      	ldr	r5, [r3, #8]
 800b822:	b15d      	cbz	r5, 800b83c <_reclaim_reent+0x58>
 800b824:	4629      	mov	r1, r5
 800b826:	4620      	mov	r0, r4
 800b828:	682d      	ldr	r5, [r5, #0]
 800b82a:	f000 f8ab 	bl	800b984 <_free_r>
 800b82e:	e7f8      	b.n	800b822 <_reclaim_reent+0x3e>
 800b830:	680e      	ldr	r6, [r1, #0]
 800b832:	4620      	mov	r0, r4
 800b834:	f000 f8a6 	bl	800b984 <_free_r>
 800b838:	4631      	mov	r1, r6
 800b83a:	e7e1      	b.n	800b800 <_reclaim_reent+0x1c>
 800b83c:	6961      	ldr	r1, [r4, #20]
 800b83e:	b111      	cbz	r1, 800b846 <_reclaim_reent+0x62>
 800b840:	4620      	mov	r0, r4
 800b842:	f000 f89f 	bl	800b984 <_free_r>
 800b846:	69e1      	ldr	r1, [r4, #28]
 800b848:	b111      	cbz	r1, 800b850 <_reclaim_reent+0x6c>
 800b84a:	4620      	mov	r0, r4
 800b84c:	f000 f89a 	bl	800b984 <_free_r>
 800b850:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b852:	b111      	cbz	r1, 800b85a <_reclaim_reent+0x76>
 800b854:	4620      	mov	r0, r4
 800b856:	f000 f895 	bl	800b984 <_free_r>
 800b85a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b85c:	b111      	cbz	r1, 800b864 <_reclaim_reent+0x80>
 800b85e:	4620      	mov	r0, r4
 800b860:	f000 f890 	bl	800b984 <_free_r>
 800b864:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b866:	b111      	cbz	r1, 800b86e <_reclaim_reent+0x8a>
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 f88b 	bl	800b984 <_free_r>
 800b86e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b870:	b111      	cbz	r1, 800b878 <_reclaim_reent+0x94>
 800b872:	4620      	mov	r0, r4
 800b874:	f000 f886 	bl	800b984 <_free_r>
 800b878:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b87a:	b111      	cbz	r1, 800b882 <_reclaim_reent+0x9e>
 800b87c:	4620      	mov	r0, r4
 800b87e:	f000 f881 	bl	800b984 <_free_r>
 800b882:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b884:	b111      	cbz	r1, 800b88c <_reclaim_reent+0xa8>
 800b886:	4620      	mov	r0, r4
 800b888:	f000 f87c 	bl	800b984 <_free_r>
 800b88c:	6a23      	ldr	r3, [r4, #32]
 800b88e:	b11b      	cbz	r3, 800b898 <_reclaim_reent+0xb4>
 800b890:	4620      	mov	r0, r4
 800b892:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b896:	4718      	bx	r3
 800b898:	bd70      	pop	{r4, r5, r6, pc}
 800b89a:	bf00      	nop
 800b89c:	20000028 	.word	0x20000028

0800b8a0 <_lseek_r>:
 800b8a0:	b538      	push	{r3, r4, r5, lr}
 800b8a2:	4d07      	ldr	r5, [pc, #28]	@ (800b8c0 <_lseek_r+0x20>)
 800b8a4:	4604      	mov	r4, r0
 800b8a6:	4608      	mov	r0, r1
 800b8a8:	4611      	mov	r1, r2
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	602a      	str	r2, [r5, #0]
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	f7f6 fdbe 	bl	8002430 <_lseek>
 800b8b4:	1c43      	adds	r3, r0, #1
 800b8b6:	d102      	bne.n	800b8be <_lseek_r+0x1e>
 800b8b8:	682b      	ldr	r3, [r5, #0]
 800b8ba:	b103      	cbz	r3, 800b8be <_lseek_r+0x1e>
 800b8bc:	6023      	str	r3, [r4, #0]
 800b8be:	bd38      	pop	{r3, r4, r5, pc}
 800b8c0:	20003518 	.word	0x20003518

0800b8c4 <_read_r>:
 800b8c4:	b538      	push	{r3, r4, r5, lr}
 800b8c6:	4d07      	ldr	r5, [pc, #28]	@ (800b8e4 <_read_r+0x20>)
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	4608      	mov	r0, r1
 800b8cc:	4611      	mov	r1, r2
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	602a      	str	r2, [r5, #0]
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	f7f6 fd4c 	bl	8002370 <_read>
 800b8d8:	1c43      	adds	r3, r0, #1
 800b8da:	d102      	bne.n	800b8e2 <_read_r+0x1e>
 800b8dc:	682b      	ldr	r3, [r5, #0]
 800b8de:	b103      	cbz	r3, 800b8e2 <_read_r+0x1e>
 800b8e0:	6023      	str	r3, [r4, #0]
 800b8e2:	bd38      	pop	{r3, r4, r5, pc}
 800b8e4:	20003518 	.word	0x20003518

0800b8e8 <_write_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	4d07      	ldr	r5, [pc, #28]	@ (800b908 <_write_r+0x20>)
 800b8ec:	4604      	mov	r4, r0
 800b8ee:	4608      	mov	r0, r1
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	602a      	str	r2, [r5, #0]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	f7f6 fd57 	bl	80023aa <_write>
 800b8fc:	1c43      	adds	r3, r0, #1
 800b8fe:	d102      	bne.n	800b906 <_write_r+0x1e>
 800b900:	682b      	ldr	r3, [r5, #0]
 800b902:	b103      	cbz	r3, 800b906 <_write_r+0x1e>
 800b904:	6023      	str	r3, [r4, #0]
 800b906:	bd38      	pop	{r3, r4, r5, pc}
 800b908:	20003518 	.word	0x20003518

0800b90c <__errno>:
 800b90c:	4b01      	ldr	r3, [pc, #4]	@ (800b914 <__errno+0x8>)
 800b90e:	6818      	ldr	r0, [r3, #0]
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop
 800b914:	20000028 	.word	0x20000028

0800b918 <__libc_init_array>:
 800b918:	b570      	push	{r4, r5, r6, lr}
 800b91a:	4d0d      	ldr	r5, [pc, #52]	@ (800b950 <__libc_init_array+0x38>)
 800b91c:	4c0d      	ldr	r4, [pc, #52]	@ (800b954 <__libc_init_array+0x3c>)
 800b91e:	1b64      	subs	r4, r4, r5
 800b920:	10a4      	asrs	r4, r4, #2
 800b922:	2600      	movs	r6, #0
 800b924:	42a6      	cmp	r6, r4
 800b926:	d109      	bne.n	800b93c <__libc_init_array+0x24>
 800b928:	4d0b      	ldr	r5, [pc, #44]	@ (800b958 <__libc_init_array+0x40>)
 800b92a:	4c0c      	ldr	r4, [pc, #48]	@ (800b95c <__libc_init_array+0x44>)
 800b92c:	f000 ff8e 	bl	800c84c <_init>
 800b930:	1b64      	subs	r4, r4, r5
 800b932:	10a4      	asrs	r4, r4, #2
 800b934:	2600      	movs	r6, #0
 800b936:	42a6      	cmp	r6, r4
 800b938:	d105      	bne.n	800b946 <__libc_init_array+0x2e>
 800b93a:	bd70      	pop	{r4, r5, r6, pc}
 800b93c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b940:	4798      	blx	r3
 800b942:	3601      	adds	r6, #1
 800b944:	e7ee      	b.n	800b924 <__libc_init_array+0xc>
 800b946:	f855 3b04 	ldr.w	r3, [r5], #4
 800b94a:	4798      	blx	r3
 800b94c:	3601      	adds	r6, #1
 800b94e:	e7f2      	b.n	800b936 <__libc_init_array+0x1e>
 800b950:	0800cbcc 	.word	0x0800cbcc
 800b954:	0800cbcc 	.word	0x0800cbcc
 800b958:	0800cbcc 	.word	0x0800cbcc
 800b95c:	0800cbd0 	.word	0x0800cbd0

0800b960 <__retarget_lock_init_recursive>:
 800b960:	4770      	bx	lr

0800b962 <__retarget_lock_acquire_recursive>:
 800b962:	4770      	bx	lr

0800b964 <__retarget_lock_release_recursive>:
 800b964:	4770      	bx	lr

0800b966 <memcpy>:
 800b966:	440a      	add	r2, r1
 800b968:	4291      	cmp	r1, r2
 800b96a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b96e:	d100      	bne.n	800b972 <memcpy+0xc>
 800b970:	4770      	bx	lr
 800b972:	b510      	push	{r4, lr}
 800b974:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b978:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b97c:	4291      	cmp	r1, r2
 800b97e:	d1f9      	bne.n	800b974 <memcpy+0xe>
 800b980:	bd10      	pop	{r4, pc}
	...

0800b984 <_free_r>:
 800b984:	b538      	push	{r3, r4, r5, lr}
 800b986:	4605      	mov	r5, r0
 800b988:	2900      	cmp	r1, #0
 800b98a:	d041      	beq.n	800ba10 <_free_r+0x8c>
 800b98c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b990:	1f0c      	subs	r4, r1, #4
 800b992:	2b00      	cmp	r3, #0
 800b994:	bfb8      	it	lt
 800b996:	18e4      	addlt	r4, r4, r3
 800b998:	f000 f8e0 	bl	800bb5c <__malloc_lock>
 800b99c:	4a1d      	ldr	r2, [pc, #116]	@ (800ba14 <_free_r+0x90>)
 800b99e:	6813      	ldr	r3, [r2, #0]
 800b9a0:	b933      	cbnz	r3, 800b9b0 <_free_r+0x2c>
 800b9a2:	6063      	str	r3, [r4, #4]
 800b9a4:	6014      	str	r4, [r2, #0]
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9ac:	f000 b8dc 	b.w	800bb68 <__malloc_unlock>
 800b9b0:	42a3      	cmp	r3, r4
 800b9b2:	d908      	bls.n	800b9c6 <_free_r+0x42>
 800b9b4:	6820      	ldr	r0, [r4, #0]
 800b9b6:	1821      	adds	r1, r4, r0
 800b9b8:	428b      	cmp	r3, r1
 800b9ba:	bf01      	itttt	eq
 800b9bc:	6819      	ldreq	r1, [r3, #0]
 800b9be:	685b      	ldreq	r3, [r3, #4]
 800b9c0:	1809      	addeq	r1, r1, r0
 800b9c2:	6021      	streq	r1, [r4, #0]
 800b9c4:	e7ed      	b.n	800b9a2 <_free_r+0x1e>
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	b10b      	cbz	r3, 800b9d0 <_free_r+0x4c>
 800b9cc:	42a3      	cmp	r3, r4
 800b9ce:	d9fa      	bls.n	800b9c6 <_free_r+0x42>
 800b9d0:	6811      	ldr	r1, [r2, #0]
 800b9d2:	1850      	adds	r0, r2, r1
 800b9d4:	42a0      	cmp	r0, r4
 800b9d6:	d10b      	bne.n	800b9f0 <_free_r+0x6c>
 800b9d8:	6820      	ldr	r0, [r4, #0]
 800b9da:	4401      	add	r1, r0
 800b9dc:	1850      	adds	r0, r2, r1
 800b9de:	4283      	cmp	r3, r0
 800b9e0:	6011      	str	r1, [r2, #0]
 800b9e2:	d1e0      	bne.n	800b9a6 <_free_r+0x22>
 800b9e4:	6818      	ldr	r0, [r3, #0]
 800b9e6:	685b      	ldr	r3, [r3, #4]
 800b9e8:	6053      	str	r3, [r2, #4]
 800b9ea:	4408      	add	r0, r1
 800b9ec:	6010      	str	r0, [r2, #0]
 800b9ee:	e7da      	b.n	800b9a6 <_free_r+0x22>
 800b9f0:	d902      	bls.n	800b9f8 <_free_r+0x74>
 800b9f2:	230c      	movs	r3, #12
 800b9f4:	602b      	str	r3, [r5, #0]
 800b9f6:	e7d6      	b.n	800b9a6 <_free_r+0x22>
 800b9f8:	6820      	ldr	r0, [r4, #0]
 800b9fa:	1821      	adds	r1, r4, r0
 800b9fc:	428b      	cmp	r3, r1
 800b9fe:	bf04      	itt	eq
 800ba00:	6819      	ldreq	r1, [r3, #0]
 800ba02:	685b      	ldreq	r3, [r3, #4]
 800ba04:	6063      	str	r3, [r4, #4]
 800ba06:	bf04      	itt	eq
 800ba08:	1809      	addeq	r1, r1, r0
 800ba0a:	6021      	streq	r1, [r4, #0]
 800ba0c:	6054      	str	r4, [r2, #4]
 800ba0e:	e7ca      	b.n	800b9a6 <_free_r+0x22>
 800ba10:	bd38      	pop	{r3, r4, r5, pc}
 800ba12:	bf00      	nop
 800ba14:	20003524 	.word	0x20003524

0800ba18 <sbrk_aligned>:
 800ba18:	b570      	push	{r4, r5, r6, lr}
 800ba1a:	4e0f      	ldr	r6, [pc, #60]	@ (800ba58 <sbrk_aligned+0x40>)
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	6831      	ldr	r1, [r6, #0]
 800ba20:	4605      	mov	r5, r0
 800ba22:	b911      	cbnz	r1, 800ba2a <sbrk_aligned+0x12>
 800ba24:	f000 fe26 	bl	800c674 <_sbrk_r>
 800ba28:	6030      	str	r0, [r6, #0]
 800ba2a:	4621      	mov	r1, r4
 800ba2c:	4628      	mov	r0, r5
 800ba2e:	f000 fe21 	bl	800c674 <_sbrk_r>
 800ba32:	1c43      	adds	r3, r0, #1
 800ba34:	d103      	bne.n	800ba3e <sbrk_aligned+0x26>
 800ba36:	f04f 34ff 	mov.w	r4, #4294967295
 800ba3a:	4620      	mov	r0, r4
 800ba3c:	bd70      	pop	{r4, r5, r6, pc}
 800ba3e:	1cc4      	adds	r4, r0, #3
 800ba40:	f024 0403 	bic.w	r4, r4, #3
 800ba44:	42a0      	cmp	r0, r4
 800ba46:	d0f8      	beq.n	800ba3a <sbrk_aligned+0x22>
 800ba48:	1a21      	subs	r1, r4, r0
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	f000 fe12 	bl	800c674 <_sbrk_r>
 800ba50:	3001      	adds	r0, #1
 800ba52:	d1f2      	bne.n	800ba3a <sbrk_aligned+0x22>
 800ba54:	e7ef      	b.n	800ba36 <sbrk_aligned+0x1e>
 800ba56:	bf00      	nop
 800ba58:	20003520 	.word	0x20003520

0800ba5c <_malloc_r>:
 800ba5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba60:	1ccd      	adds	r5, r1, #3
 800ba62:	f025 0503 	bic.w	r5, r5, #3
 800ba66:	3508      	adds	r5, #8
 800ba68:	2d0c      	cmp	r5, #12
 800ba6a:	bf38      	it	cc
 800ba6c:	250c      	movcc	r5, #12
 800ba6e:	2d00      	cmp	r5, #0
 800ba70:	4606      	mov	r6, r0
 800ba72:	db01      	blt.n	800ba78 <_malloc_r+0x1c>
 800ba74:	42a9      	cmp	r1, r5
 800ba76:	d904      	bls.n	800ba82 <_malloc_r+0x26>
 800ba78:	230c      	movs	r3, #12
 800ba7a:	6033      	str	r3, [r6, #0]
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb58 <_malloc_r+0xfc>
 800ba86:	f000 f869 	bl	800bb5c <__malloc_lock>
 800ba8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ba8e:	461c      	mov	r4, r3
 800ba90:	bb44      	cbnz	r4, 800bae4 <_malloc_r+0x88>
 800ba92:	4629      	mov	r1, r5
 800ba94:	4630      	mov	r0, r6
 800ba96:	f7ff ffbf 	bl	800ba18 <sbrk_aligned>
 800ba9a:	1c43      	adds	r3, r0, #1
 800ba9c:	4604      	mov	r4, r0
 800ba9e:	d158      	bne.n	800bb52 <_malloc_r+0xf6>
 800baa0:	f8d8 4000 	ldr.w	r4, [r8]
 800baa4:	4627      	mov	r7, r4
 800baa6:	2f00      	cmp	r7, #0
 800baa8:	d143      	bne.n	800bb32 <_malloc_r+0xd6>
 800baaa:	2c00      	cmp	r4, #0
 800baac:	d04b      	beq.n	800bb46 <_malloc_r+0xea>
 800baae:	6823      	ldr	r3, [r4, #0]
 800bab0:	4639      	mov	r1, r7
 800bab2:	4630      	mov	r0, r6
 800bab4:	eb04 0903 	add.w	r9, r4, r3
 800bab8:	f000 fddc 	bl	800c674 <_sbrk_r>
 800babc:	4581      	cmp	r9, r0
 800babe:	d142      	bne.n	800bb46 <_malloc_r+0xea>
 800bac0:	6821      	ldr	r1, [r4, #0]
 800bac2:	1a6d      	subs	r5, r5, r1
 800bac4:	4629      	mov	r1, r5
 800bac6:	4630      	mov	r0, r6
 800bac8:	f7ff ffa6 	bl	800ba18 <sbrk_aligned>
 800bacc:	3001      	adds	r0, #1
 800bace:	d03a      	beq.n	800bb46 <_malloc_r+0xea>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	442b      	add	r3, r5
 800bad4:	6023      	str	r3, [r4, #0]
 800bad6:	f8d8 3000 	ldr.w	r3, [r8]
 800bada:	685a      	ldr	r2, [r3, #4]
 800badc:	bb62      	cbnz	r2, 800bb38 <_malloc_r+0xdc>
 800bade:	f8c8 7000 	str.w	r7, [r8]
 800bae2:	e00f      	b.n	800bb04 <_malloc_r+0xa8>
 800bae4:	6822      	ldr	r2, [r4, #0]
 800bae6:	1b52      	subs	r2, r2, r5
 800bae8:	d420      	bmi.n	800bb2c <_malloc_r+0xd0>
 800baea:	2a0b      	cmp	r2, #11
 800baec:	d917      	bls.n	800bb1e <_malloc_r+0xc2>
 800baee:	1961      	adds	r1, r4, r5
 800baf0:	42a3      	cmp	r3, r4
 800baf2:	6025      	str	r5, [r4, #0]
 800baf4:	bf18      	it	ne
 800baf6:	6059      	strne	r1, [r3, #4]
 800baf8:	6863      	ldr	r3, [r4, #4]
 800bafa:	bf08      	it	eq
 800bafc:	f8c8 1000 	streq.w	r1, [r8]
 800bb00:	5162      	str	r2, [r4, r5]
 800bb02:	604b      	str	r3, [r1, #4]
 800bb04:	4630      	mov	r0, r6
 800bb06:	f000 f82f 	bl	800bb68 <__malloc_unlock>
 800bb0a:	f104 000b 	add.w	r0, r4, #11
 800bb0e:	1d23      	adds	r3, r4, #4
 800bb10:	f020 0007 	bic.w	r0, r0, #7
 800bb14:	1ac2      	subs	r2, r0, r3
 800bb16:	bf1c      	itt	ne
 800bb18:	1a1b      	subne	r3, r3, r0
 800bb1a:	50a3      	strne	r3, [r4, r2]
 800bb1c:	e7af      	b.n	800ba7e <_malloc_r+0x22>
 800bb1e:	6862      	ldr	r2, [r4, #4]
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	bf0c      	ite	eq
 800bb24:	f8c8 2000 	streq.w	r2, [r8]
 800bb28:	605a      	strne	r2, [r3, #4]
 800bb2a:	e7eb      	b.n	800bb04 <_malloc_r+0xa8>
 800bb2c:	4623      	mov	r3, r4
 800bb2e:	6864      	ldr	r4, [r4, #4]
 800bb30:	e7ae      	b.n	800ba90 <_malloc_r+0x34>
 800bb32:	463c      	mov	r4, r7
 800bb34:	687f      	ldr	r7, [r7, #4]
 800bb36:	e7b6      	b.n	800baa6 <_malloc_r+0x4a>
 800bb38:	461a      	mov	r2, r3
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	d1fb      	bne.n	800bb38 <_malloc_r+0xdc>
 800bb40:	2300      	movs	r3, #0
 800bb42:	6053      	str	r3, [r2, #4]
 800bb44:	e7de      	b.n	800bb04 <_malloc_r+0xa8>
 800bb46:	230c      	movs	r3, #12
 800bb48:	6033      	str	r3, [r6, #0]
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f000 f80c 	bl	800bb68 <__malloc_unlock>
 800bb50:	e794      	b.n	800ba7c <_malloc_r+0x20>
 800bb52:	6005      	str	r5, [r0, #0]
 800bb54:	e7d6      	b.n	800bb04 <_malloc_r+0xa8>
 800bb56:	bf00      	nop
 800bb58:	20003524 	.word	0x20003524

0800bb5c <__malloc_lock>:
 800bb5c:	4801      	ldr	r0, [pc, #4]	@ (800bb64 <__malloc_lock+0x8>)
 800bb5e:	f7ff bf00 	b.w	800b962 <__retarget_lock_acquire_recursive>
 800bb62:	bf00      	nop
 800bb64:	2000351c 	.word	0x2000351c

0800bb68 <__malloc_unlock>:
 800bb68:	4801      	ldr	r0, [pc, #4]	@ (800bb70 <__malloc_unlock+0x8>)
 800bb6a:	f7ff befb 	b.w	800b964 <__retarget_lock_release_recursive>
 800bb6e:	bf00      	nop
 800bb70:	2000351c 	.word	0x2000351c

0800bb74 <__ssputs_r>:
 800bb74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb78:	688e      	ldr	r6, [r1, #8]
 800bb7a:	461f      	mov	r7, r3
 800bb7c:	42be      	cmp	r6, r7
 800bb7e:	680b      	ldr	r3, [r1, #0]
 800bb80:	4682      	mov	sl, r0
 800bb82:	460c      	mov	r4, r1
 800bb84:	4690      	mov	r8, r2
 800bb86:	d82d      	bhi.n	800bbe4 <__ssputs_r+0x70>
 800bb88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb90:	d026      	beq.n	800bbe0 <__ssputs_r+0x6c>
 800bb92:	6965      	ldr	r5, [r4, #20]
 800bb94:	6909      	ldr	r1, [r1, #16]
 800bb96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb9a:	eba3 0901 	sub.w	r9, r3, r1
 800bb9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bba2:	1c7b      	adds	r3, r7, #1
 800bba4:	444b      	add	r3, r9
 800bba6:	106d      	asrs	r5, r5, #1
 800bba8:	429d      	cmp	r5, r3
 800bbaa:	bf38      	it	cc
 800bbac:	461d      	movcc	r5, r3
 800bbae:	0553      	lsls	r3, r2, #21
 800bbb0:	d527      	bpl.n	800bc02 <__ssputs_r+0x8e>
 800bbb2:	4629      	mov	r1, r5
 800bbb4:	f7ff ff52 	bl	800ba5c <_malloc_r>
 800bbb8:	4606      	mov	r6, r0
 800bbba:	b360      	cbz	r0, 800bc16 <__ssputs_r+0xa2>
 800bbbc:	6921      	ldr	r1, [r4, #16]
 800bbbe:	464a      	mov	r2, r9
 800bbc0:	f7ff fed1 	bl	800b966 <memcpy>
 800bbc4:	89a3      	ldrh	r3, [r4, #12]
 800bbc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bbca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbce:	81a3      	strh	r3, [r4, #12]
 800bbd0:	6126      	str	r6, [r4, #16]
 800bbd2:	6165      	str	r5, [r4, #20]
 800bbd4:	444e      	add	r6, r9
 800bbd6:	eba5 0509 	sub.w	r5, r5, r9
 800bbda:	6026      	str	r6, [r4, #0]
 800bbdc:	60a5      	str	r5, [r4, #8]
 800bbde:	463e      	mov	r6, r7
 800bbe0:	42be      	cmp	r6, r7
 800bbe2:	d900      	bls.n	800bbe6 <__ssputs_r+0x72>
 800bbe4:	463e      	mov	r6, r7
 800bbe6:	6820      	ldr	r0, [r4, #0]
 800bbe8:	4632      	mov	r2, r6
 800bbea:	4641      	mov	r1, r8
 800bbec:	f000 fd28 	bl	800c640 <memmove>
 800bbf0:	68a3      	ldr	r3, [r4, #8]
 800bbf2:	1b9b      	subs	r3, r3, r6
 800bbf4:	60a3      	str	r3, [r4, #8]
 800bbf6:	6823      	ldr	r3, [r4, #0]
 800bbf8:	4433      	add	r3, r6
 800bbfa:	6023      	str	r3, [r4, #0]
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc02:	462a      	mov	r2, r5
 800bc04:	f000 fd46 	bl	800c694 <_realloc_r>
 800bc08:	4606      	mov	r6, r0
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	d1e0      	bne.n	800bbd0 <__ssputs_r+0x5c>
 800bc0e:	6921      	ldr	r1, [r4, #16]
 800bc10:	4650      	mov	r0, sl
 800bc12:	f7ff feb7 	bl	800b984 <_free_r>
 800bc16:	230c      	movs	r3, #12
 800bc18:	f8ca 3000 	str.w	r3, [sl]
 800bc1c:	89a3      	ldrh	r3, [r4, #12]
 800bc1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	f04f 30ff 	mov.w	r0, #4294967295
 800bc28:	e7e9      	b.n	800bbfe <__ssputs_r+0x8a>
	...

0800bc2c <_svfiprintf_r>:
 800bc2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc30:	4698      	mov	r8, r3
 800bc32:	898b      	ldrh	r3, [r1, #12]
 800bc34:	061b      	lsls	r3, r3, #24
 800bc36:	b09d      	sub	sp, #116	@ 0x74
 800bc38:	4607      	mov	r7, r0
 800bc3a:	460d      	mov	r5, r1
 800bc3c:	4614      	mov	r4, r2
 800bc3e:	d510      	bpl.n	800bc62 <_svfiprintf_r+0x36>
 800bc40:	690b      	ldr	r3, [r1, #16]
 800bc42:	b973      	cbnz	r3, 800bc62 <_svfiprintf_r+0x36>
 800bc44:	2140      	movs	r1, #64	@ 0x40
 800bc46:	f7ff ff09 	bl	800ba5c <_malloc_r>
 800bc4a:	6028      	str	r0, [r5, #0]
 800bc4c:	6128      	str	r0, [r5, #16]
 800bc4e:	b930      	cbnz	r0, 800bc5e <_svfiprintf_r+0x32>
 800bc50:	230c      	movs	r3, #12
 800bc52:	603b      	str	r3, [r7, #0]
 800bc54:	f04f 30ff 	mov.w	r0, #4294967295
 800bc58:	b01d      	add	sp, #116	@ 0x74
 800bc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc5e:	2340      	movs	r3, #64	@ 0x40
 800bc60:	616b      	str	r3, [r5, #20]
 800bc62:	2300      	movs	r3, #0
 800bc64:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc66:	2320      	movs	r3, #32
 800bc68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc6c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc70:	2330      	movs	r3, #48	@ 0x30
 800bc72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be10 <_svfiprintf_r+0x1e4>
 800bc76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc7a:	f04f 0901 	mov.w	r9, #1
 800bc7e:	4623      	mov	r3, r4
 800bc80:	469a      	mov	sl, r3
 800bc82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc86:	b10a      	cbz	r2, 800bc8c <_svfiprintf_r+0x60>
 800bc88:	2a25      	cmp	r2, #37	@ 0x25
 800bc8a:	d1f9      	bne.n	800bc80 <_svfiprintf_r+0x54>
 800bc8c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc90:	d00b      	beq.n	800bcaa <_svfiprintf_r+0x7e>
 800bc92:	465b      	mov	r3, fp
 800bc94:	4622      	mov	r2, r4
 800bc96:	4629      	mov	r1, r5
 800bc98:	4638      	mov	r0, r7
 800bc9a:	f7ff ff6b 	bl	800bb74 <__ssputs_r>
 800bc9e:	3001      	adds	r0, #1
 800bca0:	f000 80a7 	beq.w	800bdf2 <_svfiprintf_r+0x1c6>
 800bca4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bca6:	445a      	add	r2, fp
 800bca8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcaa:	f89a 3000 	ldrb.w	r3, [sl]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	f000 809f 	beq.w	800bdf2 <_svfiprintf_r+0x1c6>
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcbe:	f10a 0a01 	add.w	sl, sl, #1
 800bcc2:	9304      	str	r3, [sp, #16]
 800bcc4:	9307      	str	r3, [sp, #28]
 800bcc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcca:	931a      	str	r3, [sp, #104]	@ 0x68
 800bccc:	4654      	mov	r4, sl
 800bcce:	2205      	movs	r2, #5
 800bcd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd4:	484e      	ldr	r0, [pc, #312]	@ (800be10 <_svfiprintf_r+0x1e4>)
 800bcd6:	f7f4 fa7b 	bl	80001d0 <memchr>
 800bcda:	9a04      	ldr	r2, [sp, #16]
 800bcdc:	b9d8      	cbnz	r0, 800bd16 <_svfiprintf_r+0xea>
 800bcde:	06d0      	lsls	r0, r2, #27
 800bce0:	bf44      	itt	mi
 800bce2:	2320      	movmi	r3, #32
 800bce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bce8:	0711      	lsls	r1, r2, #28
 800bcea:	bf44      	itt	mi
 800bcec:	232b      	movmi	r3, #43	@ 0x2b
 800bcee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcf2:	f89a 3000 	ldrb.w	r3, [sl]
 800bcf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcf8:	d015      	beq.n	800bd26 <_svfiprintf_r+0xfa>
 800bcfa:	9a07      	ldr	r2, [sp, #28]
 800bcfc:	4654      	mov	r4, sl
 800bcfe:	2000      	movs	r0, #0
 800bd00:	f04f 0c0a 	mov.w	ip, #10
 800bd04:	4621      	mov	r1, r4
 800bd06:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd0a:	3b30      	subs	r3, #48	@ 0x30
 800bd0c:	2b09      	cmp	r3, #9
 800bd0e:	d94b      	bls.n	800bda8 <_svfiprintf_r+0x17c>
 800bd10:	b1b0      	cbz	r0, 800bd40 <_svfiprintf_r+0x114>
 800bd12:	9207      	str	r2, [sp, #28]
 800bd14:	e014      	b.n	800bd40 <_svfiprintf_r+0x114>
 800bd16:	eba0 0308 	sub.w	r3, r0, r8
 800bd1a:	fa09 f303 	lsl.w	r3, r9, r3
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	9304      	str	r3, [sp, #16]
 800bd22:	46a2      	mov	sl, r4
 800bd24:	e7d2      	b.n	800bccc <_svfiprintf_r+0xa0>
 800bd26:	9b03      	ldr	r3, [sp, #12]
 800bd28:	1d19      	adds	r1, r3, #4
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	9103      	str	r1, [sp, #12]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	bfbb      	ittet	lt
 800bd32:	425b      	neglt	r3, r3
 800bd34:	f042 0202 	orrlt.w	r2, r2, #2
 800bd38:	9307      	strge	r3, [sp, #28]
 800bd3a:	9307      	strlt	r3, [sp, #28]
 800bd3c:	bfb8      	it	lt
 800bd3e:	9204      	strlt	r2, [sp, #16]
 800bd40:	7823      	ldrb	r3, [r4, #0]
 800bd42:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd44:	d10a      	bne.n	800bd5c <_svfiprintf_r+0x130>
 800bd46:	7863      	ldrb	r3, [r4, #1]
 800bd48:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd4a:	d132      	bne.n	800bdb2 <_svfiprintf_r+0x186>
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	1d1a      	adds	r2, r3, #4
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	9203      	str	r2, [sp, #12]
 800bd54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd58:	3402      	adds	r4, #2
 800bd5a:	9305      	str	r3, [sp, #20]
 800bd5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be20 <_svfiprintf_r+0x1f4>
 800bd60:	7821      	ldrb	r1, [r4, #0]
 800bd62:	2203      	movs	r2, #3
 800bd64:	4650      	mov	r0, sl
 800bd66:	f7f4 fa33 	bl	80001d0 <memchr>
 800bd6a:	b138      	cbz	r0, 800bd7c <_svfiprintf_r+0x150>
 800bd6c:	9b04      	ldr	r3, [sp, #16]
 800bd6e:	eba0 000a 	sub.w	r0, r0, sl
 800bd72:	2240      	movs	r2, #64	@ 0x40
 800bd74:	4082      	lsls	r2, r0
 800bd76:	4313      	orrs	r3, r2
 800bd78:	3401      	adds	r4, #1
 800bd7a:	9304      	str	r3, [sp, #16]
 800bd7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd80:	4824      	ldr	r0, [pc, #144]	@ (800be14 <_svfiprintf_r+0x1e8>)
 800bd82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd86:	2206      	movs	r2, #6
 800bd88:	f7f4 fa22 	bl	80001d0 <memchr>
 800bd8c:	2800      	cmp	r0, #0
 800bd8e:	d036      	beq.n	800bdfe <_svfiprintf_r+0x1d2>
 800bd90:	4b21      	ldr	r3, [pc, #132]	@ (800be18 <_svfiprintf_r+0x1ec>)
 800bd92:	bb1b      	cbnz	r3, 800bddc <_svfiprintf_r+0x1b0>
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	3307      	adds	r3, #7
 800bd98:	f023 0307 	bic.w	r3, r3, #7
 800bd9c:	3308      	adds	r3, #8
 800bd9e:	9303      	str	r3, [sp, #12]
 800bda0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bda2:	4433      	add	r3, r6
 800bda4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bda6:	e76a      	b.n	800bc7e <_svfiprintf_r+0x52>
 800bda8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdac:	460c      	mov	r4, r1
 800bdae:	2001      	movs	r0, #1
 800bdb0:	e7a8      	b.n	800bd04 <_svfiprintf_r+0xd8>
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	3401      	adds	r4, #1
 800bdb6:	9305      	str	r3, [sp, #20]
 800bdb8:	4619      	mov	r1, r3
 800bdba:	f04f 0c0a 	mov.w	ip, #10
 800bdbe:	4620      	mov	r0, r4
 800bdc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdc4:	3a30      	subs	r2, #48	@ 0x30
 800bdc6:	2a09      	cmp	r2, #9
 800bdc8:	d903      	bls.n	800bdd2 <_svfiprintf_r+0x1a6>
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d0c6      	beq.n	800bd5c <_svfiprintf_r+0x130>
 800bdce:	9105      	str	r1, [sp, #20]
 800bdd0:	e7c4      	b.n	800bd5c <_svfiprintf_r+0x130>
 800bdd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	2301      	movs	r3, #1
 800bdda:	e7f0      	b.n	800bdbe <_svfiprintf_r+0x192>
 800bddc:	ab03      	add	r3, sp, #12
 800bdde:	9300      	str	r3, [sp, #0]
 800bde0:	462a      	mov	r2, r5
 800bde2:	4b0e      	ldr	r3, [pc, #56]	@ (800be1c <_svfiprintf_r+0x1f0>)
 800bde4:	a904      	add	r1, sp, #16
 800bde6:	4638      	mov	r0, r7
 800bde8:	f3af 8000 	nop.w
 800bdec:	1c42      	adds	r2, r0, #1
 800bdee:	4606      	mov	r6, r0
 800bdf0:	d1d6      	bne.n	800bda0 <_svfiprintf_r+0x174>
 800bdf2:	89ab      	ldrh	r3, [r5, #12]
 800bdf4:	065b      	lsls	r3, r3, #25
 800bdf6:	f53f af2d 	bmi.w	800bc54 <_svfiprintf_r+0x28>
 800bdfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdfc:	e72c      	b.n	800bc58 <_svfiprintf_r+0x2c>
 800bdfe:	ab03      	add	r3, sp, #12
 800be00:	9300      	str	r3, [sp, #0]
 800be02:	462a      	mov	r2, r5
 800be04:	4b05      	ldr	r3, [pc, #20]	@ (800be1c <_svfiprintf_r+0x1f0>)
 800be06:	a904      	add	r1, sp, #16
 800be08:	4638      	mov	r0, r7
 800be0a:	f000 f9bb 	bl	800c184 <_printf_i>
 800be0e:	e7ed      	b.n	800bdec <_svfiprintf_r+0x1c0>
 800be10:	0800cb91 	.word	0x0800cb91
 800be14:	0800cb9b 	.word	0x0800cb9b
 800be18:	00000000 	.word	0x00000000
 800be1c:	0800bb75 	.word	0x0800bb75
 800be20:	0800cb97 	.word	0x0800cb97

0800be24 <__sfputc_r>:
 800be24:	6893      	ldr	r3, [r2, #8]
 800be26:	3b01      	subs	r3, #1
 800be28:	2b00      	cmp	r3, #0
 800be2a:	b410      	push	{r4}
 800be2c:	6093      	str	r3, [r2, #8]
 800be2e:	da08      	bge.n	800be42 <__sfputc_r+0x1e>
 800be30:	6994      	ldr	r4, [r2, #24]
 800be32:	42a3      	cmp	r3, r4
 800be34:	db01      	blt.n	800be3a <__sfputc_r+0x16>
 800be36:	290a      	cmp	r1, #10
 800be38:	d103      	bne.n	800be42 <__sfputc_r+0x1e>
 800be3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be3e:	f000 bb6b 	b.w	800c518 <__swbuf_r>
 800be42:	6813      	ldr	r3, [r2, #0]
 800be44:	1c58      	adds	r0, r3, #1
 800be46:	6010      	str	r0, [r2, #0]
 800be48:	7019      	strb	r1, [r3, #0]
 800be4a:	4608      	mov	r0, r1
 800be4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be50:	4770      	bx	lr

0800be52 <__sfputs_r>:
 800be52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be54:	4606      	mov	r6, r0
 800be56:	460f      	mov	r7, r1
 800be58:	4614      	mov	r4, r2
 800be5a:	18d5      	adds	r5, r2, r3
 800be5c:	42ac      	cmp	r4, r5
 800be5e:	d101      	bne.n	800be64 <__sfputs_r+0x12>
 800be60:	2000      	movs	r0, #0
 800be62:	e007      	b.n	800be74 <__sfputs_r+0x22>
 800be64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be68:	463a      	mov	r2, r7
 800be6a:	4630      	mov	r0, r6
 800be6c:	f7ff ffda 	bl	800be24 <__sfputc_r>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d1f3      	bne.n	800be5c <__sfputs_r+0xa>
 800be74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be78 <_vfiprintf_r>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	460d      	mov	r5, r1
 800be7e:	b09d      	sub	sp, #116	@ 0x74
 800be80:	4614      	mov	r4, r2
 800be82:	4698      	mov	r8, r3
 800be84:	4606      	mov	r6, r0
 800be86:	b118      	cbz	r0, 800be90 <_vfiprintf_r+0x18>
 800be88:	6a03      	ldr	r3, [r0, #32]
 800be8a:	b90b      	cbnz	r3, 800be90 <_vfiprintf_r+0x18>
 800be8c:	f7ff fbd0 	bl	800b630 <__sinit>
 800be90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be92:	07d9      	lsls	r1, r3, #31
 800be94:	d405      	bmi.n	800bea2 <_vfiprintf_r+0x2a>
 800be96:	89ab      	ldrh	r3, [r5, #12]
 800be98:	059a      	lsls	r2, r3, #22
 800be9a:	d402      	bmi.n	800bea2 <_vfiprintf_r+0x2a>
 800be9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be9e:	f7ff fd60 	bl	800b962 <__retarget_lock_acquire_recursive>
 800bea2:	89ab      	ldrh	r3, [r5, #12]
 800bea4:	071b      	lsls	r3, r3, #28
 800bea6:	d501      	bpl.n	800beac <_vfiprintf_r+0x34>
 800bea8:	692b      	ldr	r3, [r5, #16]
 800beaa:	b99b      	cbnz	r3, 800bed4 <_vfiprintf_r+0x5c>
 800beac:	4629      	mov	r1, r5
 800beae:	4630      	mov	r0, r6
 800beb0:	f000 fb70 	bl	800c594 <__swsetup_r>
 800beb4:	b170      	cbz	r0, 800bed4 <_vfiprintf_r+0x5c>
 800beb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beb8:	07dc      	lsls	r4, r3, #31
 800beba:	d504      	bpl.n	800bec6 <_vfiprintf_r+0x4e>
 800bebc:	f04f 30ff 	mov.w	r0, #4294967295
 800bec0:	b01d      	add	sp, #116	@ 0x74
 800bec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec6:	89ab      	ldrh	r3, [r5, #12]
 800bec8:	0598      	lsls	r0, r3, #22
 800beca:	d4f7      	bmi.n	800bebc <_vfiprintf_r+0x44>
 800becc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bece:	f7ff fd49 	bl	800b964 <__retarget_lock_release_recursive>
 800bed2:	e7f3      	b.n	800bebc <_vfiprintf_r+0x44>
 800bed4:	2300      	movs	r3, #0
 800bed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bed8:	2320      	movs	r3, #32
 800beda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bede:	f8cd 800c 	str.w	r8, [sp, #12]
 800bee2:	2330      	movs	r3, #48	@ 0x30
 800bee4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c094 <_vfiprintf_r+0x21c>
 800bee8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800beec:	f04f 0901 	mov.w	r9, #1
 800bef0:	4623      	mov	r3, r4
 800bef2:	469a      	mov	sl, r3
 800bef4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bef8:	b10a      	cbz	r2, 800befe <_vfiprintf_r+0x86>
 800befa:	2a25      	cmp	r2, #37	@ 0x25
 800befc:	d1f9      	bne.n	800bef2 <_vfiprintf_r+0x7a>
 800befe:	ebba 0b04 	subs.w	fp, sl, r4
 800bf02:	d00b      	beq.n	800bf1c <_vfiprintf_r+0xa4>
 800bf04:	465b      	mov	r3, fp
 800bf06:	4622      	mov	r2, r4
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f7ff ffa1 	bl	800be52 <__sfputs_r>
 800bf10:	3001      	adds	r0, #1
 800bf12:	f000 80a7 	beq.w	800c064 <_vfiprintf_r+0x1ec>
 800bf16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf18:	445a      	add	r2, fp
 800bf1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf1c:	f89a 3000 	ldrb.w	r3, [sl]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	f000 809f 	beq.w	800c064 <_vfiprintf_r+0x1ec>
 800bf26:	2300      	movs	r3, #0
 800bf28:	f04f 32ff 	mov.w	r2, #4294967295
 800bf2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf30:	f10a 0a01 	add.w	sl, sl, #1
 800bf34:	9304      	str	r3, [sp, #16]
 800bf36:	9307      	str	r3, [sp, #28]
 800bf38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf3e:	4654      	mov	r4, sl
 800bf40:	2205      	movs	r2, #5
 800bf42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf46:	4853      	ldr	r0, [pc, #332]	@ (800c094 <_vfiprintf_r+0x21c>)
 800bf48:	f7f4 f942 	bl	80001d0 <memchr>
 800bf4c:	9a04      	ldr	r2, [sp, #16]
 800bf4e:	b9d8      	cbnz	r0, 800bf88 <_vfiprintf_r+0x110>
 800bf50:	06d1      	lsls	r1, r2, #27
 800bf52:	bf44      	itt	mi
 800bf54:	2320      	movmi	r3, #32
 800bf56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf5a:	0713      	lsls	r3, r2, #28
 800bf5c:	bf44      	itt	mi
 800bf5e:	232b      	movmi	r3, #43	@ 0x2b
 800bf60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf64:	f89a 3000 	ldrb.w	r3, [sl]
 800bf68:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf6a:	d015      	beq.n	800bf98 <_vfiprintf_r+0x120>
 800bf6c:	9a07      	ldr	r2, [sp, #28]
 800bf6e:	4654      	mov	r4, sl
 800bf70:	2000      	movs	r0, #0
 800bf72:	f04f 0c0a 	mov.w	ip, #10
 800bf76:	4621      	mov	r1, r4
 800bf78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf7c:	3b30      	subs	r3, #48	@ 0x30
 800bf7e:	2b09      	cmp	r3, #9
 800bf80:	d94b      	bls.n	800c01a <_vfiprintf_r+0x1a2>
 800bf82:	b1b0      	cbz	r0, 800bfb2 <_vfiprintf_r+0x13a>
 800bf84:	9207      	str	r2, [sp, #28]
 800bf86:	e014      	b.n	800bfb2 <_vfiprintf_r+0x13a>
 800bf88:	eba0 0308 	sub.w	r3, r0, r8
 800bf8c:	fa09 f303 	lsl.w	r3, r9, r3
 800bf90:	4313      	orrs	r3, r2
 800bf92:	9304      	str	r3, [sp, #16]
 800bf94:	46a2      	mov	sl, r4
 800bf96:	e7d2      	b.n	800bf3e <_vfiprintf_r+0xc6>
 800bf98:	9b03      	ldr	r3, [sp, #12]
 800bf9a:	1d19      	adds	r1, r3, #4
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	9103      	str	r1, [sp, #12]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	bfbb      	ittet	lt
 800bfa4:	425b      	neglt	r3, r3
 800bfa6:	f042 0202 	orrlt.w	r2, r2, #2
 800bfaa:	9307      	strge	r3, [sp, #28]
 800bfac:	9307      	strlt	r3, [sp, #28]
 800bfae:	bfb8      	it	lt
 800bfb0:	9204      	strlt	r2, [sp, #16]
 800bfb2:	7823      	ldrb	r3, [r4, #0]
 800bfb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfb6:	d10a      	bne.n	800bfce <_vfiprintf_r+0x156>
 800bfb8:	7863      	ldrb	r3, [r4, #1]
 800bfba:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfbc:	d132      	bne.n	800c024 <_vfiprintf_r+0x1ac>
 800bfbe:	9b03      	ldr	r3, [sp, #12]
 800bfc0:	1d1a      	adds	r2, r3, #4
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	9203      	str	r2, [sp, #12]
 800bfc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfca:	3402      	adds	r4, #2
 800bfcc:	9305      	str	r3, [sp, #20]
 800bfce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c0a4 <_vfiprintf_r+0x22c>
 800bfd2:	7821      	ldrb	r1, [r4, #0]
 800bfd4:	2203      	movs	r2, #3
 800bfd6:	4650      	mov	r0, sl
 800bfd8:	f7f4 f8fa 	bl	80001d0 <memchr>
 800bfdc:	b138      	cbz	r0, 800bfee <_vfiprintf_r+0x176>
 800bfde:	9b04      	ldr	r3, [sp, #16]
 800bfe0:	eba0 000a 	sub.w	r0, r0, sl
 800bfe4:	2240      	movs	r2, #64	@ 0x40
 800bfe6:	4082      	lsls	r2, r0
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	3401      	adds	r4, #1
 800bfec:	9304      	str	r3, [sp, #16]
 800bfee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bff2:	4829      	ldr	r0, [pc, #164]	@ (800c098 <_vfiprintf_r+0x220>)
 800bff4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bff8:	2206      	movs	r2, #6
 800bffa:	f7f4 f8e9 	bl	80001d0 <memchr>
 800bffe:	2800      	cmp	r0, #0
 800c000:	d03f      	beq.n	800c082 <_vfiprintf_r+0x20a>
 800c002:	4b26      	ldr	r3, [pc, #152]	@ (800c09c <_vfiprintf_r+0x224>)
 800c004:	bb1b      	cbnz	r3, 800c04e <_vfiprintf_r+0x1d6>
 800c006:	9b03      	ldr	r3, [sp, #12]
 800c008:	3307      	adds	r3, #7
 800c00a:	f023 0307 	bic.w	r3, r3, #7
 800c00e:	3308      	adds	r3, #8
 800c010:	9303      	str	r3, [sp, #12]
 800c012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c014:	443b      	add	r3, r7
 800c016:	9309      	str	r3, [sp, #36]	@ 0x24
 800c018:	e76a      	b.n	800bef0 <_vfiprintf_r+0x78>
 800c01a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c01e:	460c      	mov	r4, r1
 800c020:	2001      	movs	r0, #1
 800c022:	e7a8      	b.n	800bf76 <_vfiprintf_r+0xfe>
 800c024:	2300      	movs	r3, #0
 800c026:	3401      	adds	r4, #1
 800c028:	9305      	str	r3, [sp, #20]
 800c02a:	4619      	mov	r1, r3
 800c02c:	f04f 0c0a 	mov.w	ip, #10
 800c030:	4620      	mov	r0, r4
 800c032:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c036:	3a30      	subs	r2, #48	@ 0x30
 800c038:	2a09      	cmp	r2, #9
 800c03a:	d903      	bls.n	800c044 <_vfiprintf_r+0x1cc>
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d0c6      	beq.n	800bfce <_vfiprintf_r+0x156>
 800c040:	9105      	str	r1, [sp, #20]
 800c042:	e7c4      	b.n	800bfce <_vfiprintf_r+0x156>
 800c044:	fb0c 2101 	mla	r1, ip, r1, r2
 800c048:	4604      	mov	r4, r0
 800c04a:	2301      	movs	r3, #1
 800c04c:	e7f0      	b.n	800c030 <_vfiprintf_r+0x1b8>
 800c04e:	ab03      	add	r3, sp, #12
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	462a      	mov	r2, r5
 800c054:	4b12      	ldr	r3, [pc, #72]	@ (800c0a0 <_vfiprintf_r+0x228>)
 800c056:	a904      	add	r1, sp, #16
 800c058:	4630      	mov	r0, r6
 800c05a:	f3af 8000 	nop.w
 800c05e:	4607      	mov	r7, r0
 800c060:	1c78      	adds	r0, r7, #1
 800c062:	d1d6      	bne.n	800c012 <_vfiprintf_r+0x19a>
 800c064:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c066:	07d9      	lsls	r1, r3, #31
 800c068:	d405      	bmi.n	800c076 <_vfiprintf_r+0x1fe>
 800c06a:	89ab      	ldrh	r3, [r5, #12]
 800c06c:	059a      	lsls	r2, r3, #22
 800c06e:	d402      	bmi.n	800c076 <_vfiprintf_r+0x1fe>
 800c070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c072:	f7ff fc77 	bl	800b964 <__retarget_lock_release_recursive>
 800c076:	89ab      	ldrh	r3, [r5, #12]
 800c078:	065b      	lsls	r3, r3, #25
 800c07a:	f53f af1f 	bmi.w	800bebc <_vfiprintf_r+0x44>
 800c07e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c080:	e71e      	b.n	800bec0 <_vfiprintf_r+0x48>
 800c082:	ab03      	add	r3, sp, #12
 800c084:	9300      	str	r3, [sp, #0]
 800c086:	462a      	mov	r2, r5
 800c088:	4b05      	ldr	r3, [pc, #20]	@ (800c0a0 <_vfiprintf_r+0x228>)
 800c08a:	a904      	add	r1, sp, #16
 800c08c:	4630      	mov	r0, r6
 800c08e:	f000 f879 	bl	800c184 <_printf_i>
 800c092:	e7e4      	b.n	800c05e <_vfiprintf_r+0x1e6>
 800c094:	0800cb91 	.word	0x0800cb91
 800c098:	0800cb9b 	.word	0x0800cb9b
 800c09c:	00000000 	.word	0x00000000
 800c0a0:	0800be53 	.word	0x0800be53
 800c0a4:	0800cb97 	.word	0x0800cb97

0800c0a8 <_printf_common>:
 800c0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0ac:	4616      	mov	r6, r2
 800c0ae:	4698      	mov	r8, r3
 800c0b0:	688a      	ldr	r2, [r1, #8]
 800c0b2:	690b      	ldr	r3, [r1, #16]
 800c0b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	bfb8      	it	lt
 800c0bc:	4613      	movlt	r3, r2
 800c0be:	6033      	str	r3, [r6, #0]
 800c0c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c0c4:	4607      	mov	r7, r0
 800c0c6:	460c      	mov	r4, r1
 800c0c8:	b10a      	cbz	r2, 800c0ce <_printf_common+0x26>
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	6033      	str	r3, [r6, #0]
 800c0ce:	6823      	ldr	r3, [r4, #0]
 800c0d0:	0699      	lsls	r1, r3, #26
 800c0d2:	bf42      	ittt	mi
 800c0d4:	6833      	ldrmi	r3, [r6, #0]
 800c0d6:	3302      	addmi	r3, #2
 800c0d8:	6033      	strmi	r3, [r6, #0]
 800c0da:	6825      	ldr	r5, [r4, #0]
 800c0dc:	f015 0506 	ands.w	r5, r5, #6
 800c0e0:	d106      	bne.n	800c0f0 <_printf_common+0x48>
 800c0e2:	f104 0a19 	add.w	sl, r4, #25
 800c0e6:	68e3      	ldr	r3, [r4, #12]
 800c0e8:	6832      	ldr	r2, [r6, #0]
 800c0ea:	1a9b      	subs	r3, r3, r2
 800c0ec:	42ab      	cmp	r3, r5
 800c0ee:	dc26      	bgt.n	800c13e <_printf_common+0x96>
 800c0f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c0f4:	6822      	ldr	r2, [r4, #0]
 800c0f6:	3b00      	subs	r3, #0
 800c0f8:	bf18      	it	ne
 800c0fa:	2301      	movne	r3, #1
 800c0fc:	0692      	lsls	r2, r2, #26
 800c0fe:	d42b      	bmi.n	800c158 <_printf_common+0xb0>
 800c100:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c104:	4641      	mov	r1, r8
 800c106:	4638      	mov	r0, r7
 800c108:	47c8      	blx	r9
 800c10a:	3001      	adds	r0, #1
 800c10c:	d01e      	beq.n	800c14c <_printf_common+0xa4>
 800c10e:	6823      	ldr	r3, [r4, #0]
 800c110:	6922      	ldr	r2, [r4, #16]
 800c112:	f003 0306 	and.w	r3, r3, #6
 800c116:	2b04      	cmp	r3, #4
 800c118:	bf02      	ittt	eq
 800c11a:	68e5      	ldreq	r5, [r4, #12]
 800c11c:	6833      	ldreq	r3, [r6, #0]
 800c11e:	1aed      	subeq	r5, r5, r3
 800c120:	68a3      	ldr	r3, [r4, #8]
 800c122:	bf0c      	ite	eq
 800c124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c128:	2500      	movne	r5, #0
 800c12a:	4293      	cmp	r3, r2
 800c12c:	bfc4      	itt	gt
 800c12e:	1a9b      	subgt	r3, r3, r2
 800c130:	18ed      	addgt	r5, r5, r3
 800c132:	2600      	movs	r6, #0
 800c134:	341a      	adds	r4, #26
 800c136:	42b5      	cmp	r5, r6
 800c138:	d11a      	bne.n	800c170 <_printf_common+0xc8>
 800c13a:	2000      	movs	r0, #0
 800c13c:	e008      	b.n	800c150 <_printf_common+0xa8>
 800c13e:	2301      	movs	r3, #1
 800c140:	4652      	mov	r2, sl
 800c142:	4641      	mov	r1, r8
 800c144:	4638      	mov	r0, r7
 800c146:	47c8      	blx	r9
 800c148:	3001      	adds	r0, #1
 800c14a:	d103      	bne.n	800c154 <_printf_common+0xac>
 800c14c:	f04f 30ff 	mov.w	r0, #4294967295
 800c150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c154:	3501      	adds	r5, #1
 800c156:	e7c6      	b.n	800c0e6 <_printf_common+0x3e>
 800c158:	18e1      	adds	r1, r4, r3
 800c15a:	1c5a      	adds	r2, r3, #1
 800c15c:	2030      	movs	r0, #48	@ 0x30
 800c15e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c162:	4422      	add	r2, r4
 800c164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c168:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c16c:	3302      	adds	r3, #2
 800c16e:	e7c7      	b.n	800c100 <_printf_common+0x58>
 800c170:	2301      	movs	r3, #1
 800c172:	4622      	mov	r2, r4
 800c174:	4641      	mov	r1, r8
 800c176:	4638      	mov	r0, r7
 800c178:	47c8      	blx	r9
 800c17a:	3001      	adds	r0, #1
 800c17c:	d0e6      	beq.n	800c14c <_printf_common+0xa4>
 800c17e:	3601      	adds	r6, #1
 800c180:	e7d9      	b.n	800c136 <_printf_common+0x8e>
	...

0800c184 <_printf_i>:
 800c184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c188:	7e0f      	ldrb	r7, [r1, #24]
 800c18a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c18c:	2f78      	cmp	r7, #120	@ 0x78
 800c18e:	4691      	mov	r9, r2
 800c190:	4680      	mov	r8, r0
 800c192:	460c      	mov	r4, r1
 800c194:	469a      	mov	sl, r3
 800c196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c19a:	d807      	bhi.n	800c1ac <_printf_i+0x28>
 800c19c:	2f62      	cmp	r7, #98	@ 0x62
 800c19e:	d80a      	bhi.n	800c1b6 <_printf_i+0x32>
 800c1a0:	2f00      	cmp	r7, #0
 800c1a2:	f000 80d1 	beq.w	800c348 <_printf_i+0x1c4>
 800c1a6:	2f58      	cmp	r7, #88	@ 0x58
 800c1a8:	f000 80b8 	beq.w	800c31c <_printf_i+0x198>
 800c1ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c1b4:	e03a      	b.n	800c22c <_printf_i+0xa8>
 800c1b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c1ba:	2b15      	cmp	r3, #21
 800c1bc:	d8f6      	bhi.n	800c1ac <_printf_i+0x28>
 800c1be:	a101      	add	r1, pc, #4	@ (adr r1, 800c1c4 <_printf_i+0x40>)
 800c1c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c1c4:	0800c21d 	.word	0x0800c21d
 800c1c8:	0800c231 	.word	0x0800c231
 800c1cc:	0800c1ad 	.word	0x0800c1ad
 800c1d0:	0800c1ad 	.word	0x0800c1ad
 800c1d4:	0800c1ad 	.word	0x0800c1ad
 800c1d8:	0800c1ad 	.word	0x0800c1ad
 800c1dc:	0800c231 	.word	0x0800c231
 800c1e0:	0800c1ad 	.word	0x0800c1ad
 800c1e4:	0800c1ad 	.word	0x0800c1ad
 800c1e8:	0800c1ad 	.word	0x0800c1ad
 800c1ec:	0800c1ad 	.word	0x0800c1ad
 800c1f0:	0800c32f 	.word	0x0800c32f
 800c1f4:	0800c25b 	.word	0x0800c25b
 800c1f8:	0800c2e9 	.word	0x0800c2e9
 800c1fc:	0800c1ad 	.word	0x0800c1ad
 800c200:	0800c1ad 	.word	0x0800c1ad
 800c204:	0800c351 	.word	0x0800c351
 800c208:	0800c1ad 	.word	0x0800c1ad
 800c20c:	0800c25b 	.word	0x0800c25b
 800c210:	0800c1ad 	.word	0x0800c1ad
 800c214:	0800c1ad 	.word	0x0800c1ad
 800c218:	0800c2f1 	.word	0x0800c2f1
 800c21c:	6833      	ldr	r3, [r6, #0]
 800c21e:	1d1a      	adds	r2, r3, #4
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	6032      	str	r2, [r6, #0]
 800c224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c22c:	2301      	movs	r3, #1
 800c22e:	e09c      	b.n	800c36a <_printf_i+0x1e6>
 800c230:	6833      	ldr	r3, [r6, #0]
 800c232:	6820      	ldr	r0, [r4, #0]
 800c234:	1d19      	adds	r1, r3, #4
 800c236:	6031      	str	r1, [r6, #0]
 800c238:	0606      	lsls	r6, r0, #24
 800c23a:	d501      	bpl.n	800c240 <_printf_i+0xbc>
 800c23c:	681d      	ldr	r5, [r3, #0]
 800c23e:	e003      	b.n	800c248 <_printf_i+0xc4>
 800c240:	0645      	lsls	r5, r0, #25
 800c242:	d5fb      	bpl.n	800c23c <_printf_i+0xb8>
 800c244:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c248:	2d00      	cmp	r5, #0
 800c24a:	da03      	bge.n	800c254 <_printf_i+0xd0>
 800c24c:	232d      	movs	r3, #45	@ 0x2d
 800c24e:	426d      	negs	r5, r5
 800c250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c254:	4858      	ldr	r0, [pc, #352]	@ (800c3b8 <_printf_i+0x234>)
 800c256:	230a      	movs	r3, #10
 800c258:	e011      	b.n	800c27e <_printf_i+0xfa>
 800c25a:	6821      	ldr	r1, [r4, #0]
 800c25c:	6833      	ldr	r3, [r6, #0]
 800c25e:	0608      	lsls	r0, r1, #24
 800c260:	f853 5b04 	ldr.w	r5, [r3], #4
 800c264:	d402      	bmi.n	800c26c <_printf_i+0xe8>
 800c266:	0649      	lsls	r1, r1, #25
 800c268:	bf48      	it	mi
 800c26a:	b2ad      	uxthmi	r5, r5
 800c26c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c26e:	4852      	ldr	r0, [pc, #328]	@ (800c3b8 <_printf_i+0x234>)
 800c270:	6033      	str	r3, [r6, #0]
 800c272:	bf14      	ite	ne
 800c274:	230a      	movne	r3, #10
 800c276:	2308      	moveq	r3, #8
 800c278:	2100      	movs	r1, #0
 800c27a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c27e:	6866      	ldr	r6, [r4, #4]
 800c280:	60a6      	str	r6, [r4, #8]
 800c282:	2e00      	cmp	r6, #0
 800c284:	db05      	blt.n	800c292 <_printf_i+0x10e>
 800c286:	6821      	ldr	r1, [r4, #0]
 800c288:	432e      	orrs	r6, r5
 800c28a:	f021 0104 	bic.w	r1, r1, #4
 800c28e:	6021      	str	r1, [r4, #0]
 800c290:	d04b      	beq.n	800c32a <_printf_i+0x1a6>
 800c292:	4616      	mov	r6, r2
 800c294:	fbb5 f1f3 	udiv	r1, r5, r3
 800c298:	fb03 5711 	mls	r7, r3, r1, r5
 800c29c:	5dc7      	ldrb	r7, [r0, r7]
 800c29e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c2a2:	462f      	mov	r7, r5
 800c2a4:	42bb      	cmp	r3, r7
 800c2a6:	460d      	mov	r5, r1
 800c2a8:	d9f4      	bls.n	800c294 <_printf_i+0x110>
 800c2aa:	2b08      	cmp	r3, #8
 800c2ac:	d10b      	bne.n	800c2c6 <_printf_i+0x142>
 800c2ae:	6823      	ldr	r3, [r4, #0]
 800c2b0:	07df      	lsls	r7, r3, #31
 800c2b2:	d508      	bpl.n	800c2c6 <_printf_i+0x142>
 800c2b4:	6923      	ldr	r3, [r4, #16]
 800c2b6:	6861      	ldr	r1, [r4, #4]
 800c2b8:	4299      	cmp	r1, r3
 800c2ba:	bfde      	ittt	le
 800c2bc:	2330      	movle	r3, #48	@ 0x30
 800c2be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c2c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c2c6:	1b92      	subs	r2, r2, r6
 800c2c8:	6122      	str	r2, [r4, #16]
 800c2ca:	f8cd a000 	str.w	sl, [sp]
 800c2ce:	464b      	mov	r3, r9
 800c2d0:	aa03      	add	r2, sp, #12
 800c2d2:	4621      	mov	r1, r4
 800c2d4:	4640      	mov	r0, r8
 800c2d6:	f7ff fee7 	bl	800c0a8 <_printf_common>
 800c2da:	3001      	adds	r0, #1
 800c2dc:	d14a      	bne.n	800c374 <_printf_i+0x1f0>
 800c2de:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e2:	b004      	add	sp, #16
 800c2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2e8:	6823      	ldr	r3, [r4, #0]
 800c2ea:	f043 0320 	orr.w	r3, r3, #32
 800c2ee:	6023      	str	r3, [r4, #0]
 800c2f0:	4832      	ldr	r0, [pc, #200]	@ (800c3bc <_printf_i+0x238>)
 800c2f2:	2778      	movs	r7, #120	@ 0x78
 800c2f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c2f8:	6823      	ldr	r3, [r4, #0]
 800c2fa:	6831      	ldr	r1, [r6, #0]
 800c2fc:	061f      	lsls	r7, r3, #24
 800c2fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800c302:	d402      	bmi.n	800c30a <_printf_i+0x186>
 800c304:	065f      	lsls	r7, r3, #25
 800c306:	bf48      	it	mi
 800c308:	b2ad      	uxthmi	r5, r5
 800c30a:	6031      	str	r1, [r6, #0]
 800c30c:	07d9      	lsls	r1, r3, #31
 800c30e:	bf44      	itt	mi
 800c310:	f043 0320 	orrmi.w	r3, r3, #32
 800c314:	6023      	strmi	r3, [r4, #0]
 800c316:	b11d      	cbz	r5, 800c320 <_printf_i+0x19c>
 800c318:	2310      	movs	r3, #16
 800c31a:	e7ad      	b.n	800c278 <_printf_i+0xf4>
 800c31c:	4826      	ldr	r0, [pc, #152]	@ (800c3b8 <_printf_i+0x234>)
 800c31e:	e7e9      	b.n	800c2f4 <_printf_i+0x170>
 800c320:	6823      	ldr	r3, [r4, #0]
 800c322:	f023 0320 	bic.w	r3, r3, #32
 800c326:	6023      	str	r3, [r4, #0]
 800c328:	e7f6      	b.n	800c318 <_printf_i+0x194>
 800c32a:	4616      	mov	r6, r2
 800c32c:	e7bd      	b.n	800c2aa <_printf_i+0x126>
 800c32e:	6833      	ldr	r3, [r6, #0]
 800c330:	6825      	ldr	r5, [r4, #0]
 800c332:	6961      	ldr	r1, [r4, #20]
 800c334:	1d18      	adds	r0, r3, #4
 800c336:	6030      	str	r0, [r6, #0]
 800c338:	062e      	lsls	r6, r5, #24
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	d501      	bpl.n	800c342 <_printf_i+0x1be>
 800c33e:	6019      	str	r1, [r3, #0]
 800c340:	e002      	b.n	800c348 <_printf_i+0x1c4>
 800c342:	0668      	lsls	r0, r5, #25
 800c344:	d5fb      	bpl.n	800c33e <_printf_i+0x1ba>
 800c346:	8019      	strh	r1, [r3, #0]
 800c348:	2300      	movs	r3, #0
 800c34a:	6123      	str	r3, [r4, #16]
 800c34c:	4616      	mov	r6, r2
 800c34e:	e7bc      	b.n	800c2ca <_printf_i+0x146>
 800c350:	6833      	ldr	r3, [r6, #0]
 800c352:	1d1a      	adds	r2, r3, #4
 800c354:	6032      	str	r2, [r6, #0]
 800c356:	681e      	ldr	r6, [r3, #0]
 800c358:	6862      	ldr	r2, [r4, #4]
 800c35a:	2100      	movs	r1, #0
 800c35c:	4630      	mov	r0, r6
 800c35e:	f7f3 ff37 	bl	80001d0 <memchr>
 800c362:	b108      	cbz	r0, 800c368 <_printf_i+0x1e4>
 800c364:	1b80      	subs	r0, r0, r6
 800c366:	6060      	str	r0, [r4, #4]
 800c368:	6863      	ldr	r3, [r4, #4]
 800c36a:	6123      	str	r3, [r4, #16]
 800c36c:	2300      	movs	r3, #0
 800c36e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c372:	e7aa      	b.n	800c2ca <_printf_i+0x146>
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	4632      	mov	r2, r6
 800c378:	4649      	mov	r1, r9
 800c37a:	4640      	mov	r0, r8
 800c37c:	47d0      	blx	sl
 800c37e:	3001      	adds	r0, #1
 800c380:	d0ad      	beq.n	800c2de <_printf_i+0x15a>
 800c382:	6823      	ldr	r3, [r4, #0]
 800c384:	079b      	lsls	r3, r3, #30
 800c386:	d413      	bmi.n	800c3b0 <_printf_i+0x22c>
 800c388:	68e0      	ldr	r0, [r4, #12]
 800c38a:	9b03      	ldr	r3, [sp, #12]
 800c38c:	4298      	cmp	r0, r3
 800c38e:	bfb8      	it	lt
 800c390:	4618      	movlt	r0, r3
 800c392:	e7a6      	b.n	800c2e2 <_printf_i+0x15e>
 800c394:	2301      	movs	r3, #1
 800c396:	4632      	mov	r2, r6
 800c398:	4649      	mov	r1, r9
 800c39a:	4640      	mov	r0, r8
 800c39c:	47d0      	blx	sl
 800c39e:	3001      	adds	r0, #1
 800c3a0:	d09d      	beq.n	800c2de <_printf_i+0x15a>
 800c3a2:	3501      	adds	r5, #1
 800c3a4:	68e3      	ldr	r3, [r4, #12]
 800c3a6:	9903      	ldr	r1, [sp, #12]
 800c3a8:	1a5b      	subs	r3, r3, r1
 800c3aa:	42ab      	cmp	r3, r5
 800c3ac:	dcf2      	bgt.n	800c394 <_printf_i+0x210>
 800c3ae:	e7eb      	b.n	800c388 <_printf_i+0x204>
 800c3b0:	2500      	movs	r5, #0
 800c3b2:	f104 0619 	add.w	r6, r4, #25
 800c3b6:	e7f5      	b.n	800c3a4 <_printf_i+0x220>
 800c3b8:	0800cba2 	.word	0x0800cba2
 800c3bc:	0800cbb3 	.word	0x0800cbb3

0800c3c0 <__sflush_r>:
 800c3c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3c8:	0716      	lsls	r6, r2, #28
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	460c      	mov	r4, r1
 800c3ce:	d454      	bmi.n	800c47a <__sflush_r+0xba>
 800c3d0:	684b      	ldr	r3, [r1, #4]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	dc02      	bgt.n	800c3dc <__sflush_r+0x1c>
 800c3d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	dd48      	ble.n	800c46e <__sflush_r+0xae>
 800c3dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3de:	2e00      	cmp	r6, #0
 800c3e0:	d045      	beq.n	800c46e <__sflush_r+0xae>
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c3e8:	682f      	ldr	r7, [r5, #0]
 800c3ea:	6a21      	ldr	r1, [r4, #32]
 800c3ec:	602b      	str	r3, [r5, #0]
 800c3ee:	d030      	beq.n	800c452 <__sflush_r+0x92>
 800c3f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c3f2:	89a3      	ldrh	r3, [r4, #12]
 800c3f4:	0759      	lsls	r1, r3, #29
 800c3f6:	d505      	bpl.n	800c404 <__sflush_r+0x44>
 800c3f8:	6863      	ldr	r3, [r4, #4]
 800c3fa:	1ad2      	subs	r2, r2, r3
 800c3fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c3fe:	b10b      	cbz	r3, 800c404 <__sflush_r+0x44>
 800c400:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c402:	1ad2      	subs	r2, r2, r3
 800c404:	2300      	movs	r3, #0
 800c406:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c408:	6a21      	ldr	r1, [r4, #32]
 800c40a:	4628      	mov	r0, r5
 800c40c:	47b0      	blx	r6
 800c40e:	1c43      	adds	r3, r0, #1
 800c410:	89a3      	ldrh	r3, [r4, #12]
 800c412:	d106      	bne.n	800c422 <__sflush_r+0x62>
 800c414:	6829      	ldr	r1, [r5, #0]
 800c416:	291d      	cmp	r1, #29
 800c418:	d82b      	bhi.n	800c472 <__sflush_r+0xb2>
 800c41a:	4a2a      	ldr	r2, [pc, #168]	@ (800c4c4 <__sflush_r+0x104>)
 800c41c:	40ca      	lsrs	r2, r1
 800c41e:	07d6      	lsls	r6, r2, #31
 800c420:	d527      	bpl.n	800c472 <__sflush_r+0xb2>
 800c422:	2200      	movs	r2, #0
 800c424:	6062      	str	r2, [r4, #4]
 800c426:	04d9      	lsls	r1, r3, #19
 800c428:	6922      	ldr	r2, [r4, #16]
 800c42a:	6022      	str	r2, [r4, #0]
 800c42c:	d504      	bpl.n	800c438 <__sflush_r+0x78>
 800c42e:	1c42      	adds	r2, r0, #1
 800c430:	d101      	bne.n	800c436 <__sflush_r+0x76>
 800c432:	682b      	ldr	r3, [r5, #0]
 800c434:	b903      	cbnz	r3, 800c438 <__sflush_r+0x78>
 800c436:	6560      	str	r0, [r4, #84]	@ 0x54
 800c438:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c43a:	602f      	str	r7, [r5, #0]
 800c43c:	b1b9      	cbz	r1, 800c46e <__sflush_r+0xae>
 800c43e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c442:	4299      	cmp	r1, r3
 800c444:	d002      	beq.n	800c44c <__sflush_r+0x8c>
 800c446:	4628      	mov	r0, r5
 800c448:	f7ff fa9c 	bl	800b984 <_free_r>
 800c44c:	2300      	movs	r3, #0
 800c44e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c450:	e00d      	b.n	800c46e <__sflush_r+0xae>
 800c452:	2301      	movs	r3, #1
 800c454:	4628      	mov	r0, r5
 800c456:	47b0      	blx	r6
 800c458:	4602      	mov	r2, r0
 800c45a:	1c50      	adds	r0, r2, #1
 800c45c:	d1c9      	bne.n	800c3f2 <__sflush_r+0x32>
 800c45e:	682b      	ldr	r3, [r5, #0]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d0c6      	beq.n	800c3f2 <__sflush_r+0x32>
 800c464:	2b1d      	cmp	r3, #29
 800c466:	d001      	beq.n	800c46c <__sflush_r+0xac>
 800c468:	2b16      	cmp	r3, #22
 800c46a:	d11e      	bne.n	800c4aa <__sflush_r+0xea>
 800c46c:	602f      	str	r7, [r5, #0]
 800c46e:	2000      	movs	r0, #0
 800c470:	e022      	b.n	800c4b8 <__sflush_r+0xf8>
 800c472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c476:	b21b      	sxth	r3, r3
 800c478:	e01b      	b.n	800c4b2 <__sflush_r+0xf2>
 800c47a:	690f      	ldr	r7, [r1, #16]
 800c47c:	2f00      	cmp	r7, #0
 800c47e:	d0f6      	beq.n	800c46e <__sflush_r+0xae>
 800c480:	0793      	lsls	r3, r2, #30
 800c482:	680e      	ldr	r6, [r1, #0]
 800c484:	bf08      	it	eq
 800c486:	694b      	ldreq	r3, [r1, #20]
 800c488:	600f      	str	r7, [r1, #0]
 800c48a:	bf18      	it	ne
 800c48c:	2300      	movne	r3, #0
 800c48e:	eba6 0807 	sub.w	r8, r6, r7
 800c492:	608b      	str	r3, [r1, #8]
 800c494:	f1b8 0f00 	cmp.w	r8, #0
 800c498:	dde9      	ble.n	800c46e <__sflush_r+0xae>
 800c49a:	6a21      	ldr	r1, [r4, #32]
 800c49c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c49e:	4643      	mov	r3, r8
 800c4a0:	463a      	mov	r2, r7
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	47b0      	blx	r6
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	dc08      	bgt.n	800c4bc <__sflush_r+0xfc>
 800c4aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4b2:	81a3      	strh	r3, [r4, #12]
 800c4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4bc:	4407      	add	r7, r0
 800c4be:	eba8 0800 	sub.w	r8, r8, r0
 800c4c2:	e7e7      	b.n	800c494 <__sflush_r+0xd4>
 800c4c4:	20400001 	.word	0x20400001

0800c4c8 <_fflush_r>:
 800c4c8:	b538      	push	{r3, r4, r5, lr}
 800c4ca:	690b      	ldr	r3, [r1, #16]
 800c4cc:	4605      	mov	r5, r0
 800c4ce:	460c      	mov	r4, r1
 800c4d0:	b913      	cbnz	r3, 800c4d8 <_fflush_r+0x10>
 800c4d2:	2500      	movs	r5, #0
 800c4d4:	4628      	mov	r0, r5
 800c4d6:	bd38      	pop	{r3, r4, r5, pc}
 800c4d8:	b118      	cbz	r0, 800c4e2 <_fflush_r+0x1a>
 800c4da:	6a03      	ldr	r3, [r0, #32]
 800c4dc:	b90b      	cbnz	r3, 800c4e2 <_fflush_r+0x1a>
 800c4de:	f7ff f8a7 	bl	800b630 <__sinit>
 800c4e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d0f3      	beq.n	800c4d2 <_fflush_r+0xa>
 800c4ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c4ec:	07d0      	lsls	r0, r2, #31
 800c4ee:	d404      	bmi.n	800c4fa <_fflush_r+0x32>
 800c4f0:	0599      	lsls	r1, r3, #22
 800c4f2:	d402      	bmi.n	800c4fa <_fflush_r+0x32>
 800c4f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4f6:	f7ff fa34 	bl	800b962 <__retarget_lock_acquire_recursive>
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	4621      	mov	r1, r4
 800c4fe:	f7ff ff5f 	bl	800c3c0 <__sflush_r>
 800c502:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c504:	07da      	lsls	r2, r3, #31
 800c506:	4605      	mov	r5, r0
 800c508:	d4e4      	bmi.n	800c4d4 <_fflush_r+0xc>
 800c50a:	89a3      	ldrh	r3, [r4, #12]
 800c50c:	059b      	lsls	r3, r3, #22
 800c50e:	d4e1      	bmi.n	800c4d4 <_fflush_r+0xc>
 800c510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c512:	f7ff fa27 	bl	800b964 <__retarget_lock_release_recursive>
 800c516:	e7dd      	b.n	800c4d4 <_fflush_r+0xc>

0800c518 <__swbuf_r>:
 800c518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51a:	460e      	mov	r6, r1
 800c51c:	4614      	mov	r4, r2
 800c51e:	4605      	mov	r5, r0
 800c520:	b118      	cbz	r0, 800c52a <__swbuf_r+0x12>
 800c522:	6a03      	ldr	r3, [r0, #32]
 800c524:	b90b      	cbnz	r3, 800c52a <__swbuf_r+0x12>
 800c526:	f7ff f883 	bl	800b630 <__sinit>
 800c52a:	69a3      	ldr	r3, [r4, #24]
 800c52c:	60a3      	str	r3, [r4, #8]
 800c52e:	89a3      	ldrh	r3, [r4, #12]
 800c530:	071a      	lsls	r2, r3, #28
 800c532:	d501      	bpl.n	800c538 <__swbuf_r+0x20>
 800c534:	6923      	ldr	r3, [r4, #16]
 800c536:	b943      	cbnz	r3, 800c54a <__swbuf_r+0x32>
 800c538:	4621      	mov	r1, r4
 800c53a:	4628      	mov	r0, r5
 800c53c:	f000 f82a 	bl	800c594 <__swsetup_r>
 800c540:	b118      	cbz	r0, 800c54a <__swbuf_r+0x32>
 800c542:	f04f 37ff 	mov.w	r7, #4294967295
 800c546:	4638      	mov	r0, r7
 800c548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c54a:	6823      	ldr	r3, [r4, #0]
 800c54c:	6922      	ldr	r2, [r4, #16]
 800c54e:	1a98      	subs	r0, r3, r2
 800c550:	6963      	ldr	r3, [r4, #20]
 800c552:	b2f6      	uxtb	r6, r6
 800c554:	4283      	cmp	r3, r0
 800c556:	4637      	mov	r7, r6
 800c558:	dc05      	bgt.n	800c566 <__swbuf_r+0x4e>
 800c55a:	4621      	mov	r1, r4
 800c55c:	4628      	mov	r0, r5
 800c55e:	f7ff ffb3 	bl	800c4c8 <_fflush_r>
 800c562:	2800      	cmp	r0, #0
 800c564:	d1ed      	bne.n	800c542 <__swbuf_r+0x2a>
 800c566:	68a3      	ldr	r3, [r4, #8]
 800c568:	3b01      	subs	r3, #1
 800c56a:	60a3      	str	r3, [r4, #8]
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	1c5a      	adds	r2, r3, #1
 800c570:	6022      	str	r2, [r4, #0]
 800c572:	701e      	strb	r6, [r3, #0]
 800c574:	6962      	ldr	r2, [r4, #20]
 800c576:	1c43      	adds	r3, r0, #1
 800c578:	429a      	cmp	r2, r3
 800c57a:	d004      	beq.n	800c586 <__swbuf_r+0x6e>
 800c57c:	89a3      	ldrh	r3, [r4, #12]
 800c57e:	07db      	lsls	r3, r3, #31
 800c580:	d5e1      	bpl.n	800c546 <__swbuf_r+0x2e>
 800c582:	2e0a      	cmp	r6, #10
 800c584:	d1df      	bne.n	800c546 <__swbuf_r+0x2e>
 800c586:	4621      	mov	r1, r4
 800c588:	4628      	mov	r0, r5
 800c58a:	f7ff ff9d 	bl	800c4c8 <_fflush_r>
 800c58e:	2800      	cmp	r0, #0
 800c590:	d0d9      	beq.n	800c546 <__swbuf_r+0x2e>
 800c592:	e7d6      	b.n	800c542 <__swbuf_r+0x2a>

0800c594 <__swsetup_r>:
 800c594:	b538      	push	{r3, r4, r5, lr}
 800c596:	4b29      	ldr	r3, [pc, #164]	@ (800c63c <__swsetup_r+0xa8>)
 800c598:	4605      	mov	r5, r0
 800c59a:	6818      	ldr	r0, [r3, #0]
 800c59c:	460c      	mov	r4, r1
 800c59e:	b118      	cbz	r0, 800c5a8 <__swsetup_r+0x14>
 800c5a0:	6a03      	ldr	r3, [r0, #32]
 800c5a2:	b90b      	cbnz	r3, 800c5a8 <__swsetup_r+0x14>
 800c5a4:	f7ff f844 	bl	800b630 <__sinit>
 800c5a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ac:	0719      	lsls	r1, r3, #28
 800c5ae:	d422      	bmi.n	800c5f6 <__swsetup_r+0x62>
 800c5b0:	06da      	lsls	r2, r3, #27
 800c5b2:	d407      	bmi.n	800c5c4 <__swsetup_r+0x30>
 800c5b4:	2209      	movs	r2, #9
 800c5b6:	602a      	str	r2, [r5, #0]
 800c5b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5bc:	81a3      	strh	r3, [r4, #12]
 800c5be:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c2:	e033      	b.n	800c62c <__swsetup_r+0x98>
 800c5c4:	0758      	lsls	r0, r3, #29
 800c5c6:	d512      	bpl.n	800c5ee <__swsetup_r+0x5a>
 800c5c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ca:	b141      	cbz	r1, 800c5de <__swsetup_r+0x4a>
 800c5cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5d0:	4299      	cmp	r1, r3
 800c5d2:	d002      	beq.n	800c5da <__swsetup_r+0x46>
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	f7ff f9d5 	bl	800b984 <_free_r>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c5e4:	81a3      	strh	r3, [r4, #12]
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	6063      	str	r3, [r4, #4]
 800c5ea:	6923      	ldr	r3, [r4, #16]
 800c5ec:	6023      	str	r3, [r4, #0]
 800c5ee:	89a3      	ldrh	r3, [r4, #12]
 800c5f0:	f043 0308 	orr.w	r3, r3, #8
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	6923      	ldr	r3, [r4, #16]
 800c5f8:	b94b      	cbnz	r3, 800c60e <__swsetup_r+0x7a>
 800c5fa:	89a3      	ldrh	r3, [r4, #12]
 800c5fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c604:	d003      	beq.n	800c60e <__swsetup_r+0x7a>
 800c606:	4621      	mov	r1, r4
 800c608:	4628      	mov	r0, r5
 800c60a:	f000 f897 	bl	800c73c <__smakebuf_r>
 800c60e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c612:	f013 0201 	ands.w	r2, r3, #1
 800c616:	d00a      	beq.n	800c62e <__swsetup_r+0x9a>
 800c618:	2200      	movs	r2, #0
 800c61a:	60a2      	str	r2, [r4, #8]
 800c61c:	6962      	ldr	r2, [r4, #20]
 800c61e:	4252      	negs	r2, r2
 800c620:	61a2      	str	r2, [r4, #24]
 800c622:	6922      	ldr	r2, [r4, #16]
 800c624:	b942      	cbnz	r2, 800c638 <__swsetup_r+0xa4>
 800c626:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c62a:	d1c5      	bne.n	800c5b8 <__swsetup_r+0x24>
 800c62c:	bd38      	pop	{r3, r4, r5, pc}
 800c62e:	0799      	lsls	r1, r3, #30
 800c630:	bf58      	it	pl
 800c632:	6962      	ldrpl	r2, [r4, #20]
 800c634:	60a2      	str	r2, [r4, #8]
 800c636:	e7f4      	b.n	800c622 <__swsetup_r+0x8e>
 800c638:	2000      	movs	r0, #0
 800c63a:	e7f7      	b.n	800c62c <__swsetup_r+0x98>
 800c63c:	20000028 	.word	0x20000028

0800c640 <memmove>:
 800c640:	4288      	cmp	r0, r1
 800c642:	b510      	push	{r4, lr}
 800c644:	eb01 0402 	add.w	r4, r1, r2
 800c648:	d902      	bls.n	800c650 <memmove+0x10>
 800c64a:	4284      	cmp	r4, r0
 800c64c:	4623      	mov	r3, r4
 800c64e:	d807      	bhi.n	800c660 <memmove+0x20>
 800c650:	1e43      	subs	r3, r0, #1
 800c652:	42a1      	cmp	r1, r4
 800c654:	d008      	beq.n	800c668 <memmove+0x28>
 800c656:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c65a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c65e:	e7f8      	b.n	800c652 <memmove+0x12>
 800c660:	4402      	add	r2, r0
 800c662:	4601      	mov	r1, r0
 800c664:	428a      	cmp	r2, r1
 800c666:	d100      	bne.n	800c66a <memmove+0x2a>
 800c668:	bd10      	pop	{r4, pc}
 800c66a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c66e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c672:	e7f7      	b.n	800c664 <memmove+0x24>

0800c674 <_sbrk_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4d06      	ldr	r5, [pc, #24]	@ (800c690 <_sbrk_r+0x1c>)
 800c678:	2300      	movs	r3, #0
 800c67a:	4604      	mov	r4, r0
 800c67c:	4608      	mov	r0, r1
 800c67e:	602b      	str	r3, [r5, #0]
 800c680:	f7f5 fee4 	bl	800244c <_sbrk>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d102      	bne.n	800c68e <_sbrk_r+0x1a>
 800c688:	682b      	ldr	r3, [r5, #0]
 800c68a:	b103      	cbz	r3, 800c68e <_sbrk_r+0x1a>
 800c68c:	6023      	str	r3, [r4, #0]
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
 800c690:	20003518 	.word	0x20003518

0800c694 <_realloc_r>:
 800c694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c698:	4607      	mov	r7, r0
 800c69a:	4614      	mov	r4, r2
 800c69c:	460d      	mov	r5, r1
 800c69e:	b921      	cbnz	r1, 800c6aa <_realloc_r+0x16>
 800c6a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	f7ff b9d9 	b.w	800ba5c <_malloc_r>
 800c6aa:	b92a      	cbnz	r2, 800c6b8 <_realloc_r+0x24>
 800c6ac:	f7ff f96a 	bl	800b984 <_free_r>
 800c6b0:	4625      	mov	r5, r4
 800c6b2:	4628      	mov	r0, r5
 800c6b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b8:	f000 f89e 	bl	800c7f8 <_malloc_usable_size_r>
 800c6bc:	4284      	cmp	r4, r0
 800c6be:	4606      	mov	r6, r0
 800c6c0:	d802      	bhi.n	800c6c8 <_realloc_r+0x34>
 800c6c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6c6:	d8f4      	bhi.n	800c6b2 <_realloc_r+0x1e>
 800c6c8:	4621      	mov	r1, r4
 800c6ca:	4638      	mov	r0, r7
 800c6cc:	f7ff f9c6 	bl	800ba5c <_malloc_r>
 800c6d0:	4680      	mov	r8, r0
 800c6d2:	b908      	cbnz	r0, 800c6d8 <_realloc_r+0x44>
 800c6d4:	4645      	mov	r5, r8
 800c6d6:	e7ec      	b.n	800c6b2 <_realloc_r+0x1e>
 800c6d8:	42b4      	cmp	r4, r6
 800c6da:	4622      	mov	r2, r4
 800c6dc:	4629      	mov	r1, r5
 800c6de:	bf28      	it	cs
 800c6e0:	4632      	movcs	r2, r6
 800c6e2:	f7ff f940 	bl	800b966 <memcpy>
 800c6e6:	4629      	mov	r1, r5
 800c6e8:	4638      	mov	r0, r7
 800c6ea:	f7ff f94b 	bl	800b984 <_free_r>
 800c6ee:	e7f1      	b.n	800c6d4 <_realloc_r+0x40>

0800c6f0 <__swhatbuf_r>:
 800c6f0:	b570      	push	{r4, r5, r6, lr}
 800c6f2:	460c      	mov	r4, r1
 800c6f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6f8:	2900      	cmp	r1, #0
 800c6fa:	b096      	sub	sp, #88	@ 0x58
 800c6fc:	4615      	mov	r5, r2
 800c6fe:	461e      	mov	r6, r3
 800c700:	da0d      	bge.n	800c71e <__swhatbuf_r+0x2e>
 800c702:	89a3      	ldrh	r3, [r4, #12]
 800c704:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c708:	f04f 0100 	mov.w	r1, #0
 800c70c:	bf14      	ite	ne
 800c70e:	2340      	movne	r3, #64	@ 0x40
 800c710:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c714:	2000      	movs	r0, #0
 800c716:	6031      	str	r1, [r6, #0]
 800c718:	602b      	str	r3, [r5, #0]
 800c71a:	b016      	add	sp, #88	@ 0x58
 800c71c:	bd70      	pop	{r4, r5, r6, pc}
 800c71e:	466a      	mov	r2, sp
 800c720:	f000 f848 	bl	800c7b4 <_fstat_r>
 800c724:	2800      	cmp	r0, #0
 800c726:	dbec      	blt.n	800c702 <__swhatbuf_r+0x12>
 800c728:	9901      	ldr	r1, [sp, #4]
 800c72a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c72e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c732:	4259      	negs	r1, r3
 800c734:	4159      	adcs	r1, r3
 800c736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c73a:	e7eb      	b.n	800c714 <__swhatbuf_r+0x24>

0800c73c <__smakebuf_r>:
 800c73c:	898b      	ldrh	r3, [r1, #12]
 800c73e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c740:	079d      	lsls	r5, r3, #30
 800c742:	4606      	mov	r6, r0
 800c744:	460c      	mov	r4, r1
 800c746:	d507      	bpl.n	800c758 <__smakebuf_r+0x1c>
 800c748:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c74c:	6023      	str	r3, [r4, #0]
 800c74e:	6123      	str	r3, [r4, #16]
 800c750:	2301      	movs	r3, #1
 800c752:	6163      	str	r3, [r4, #20]
 800c754:	b003      	add	sp, #12
 800c756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c758:	ab01      	add	r3, sp, #4
 800c75a:	466a      	mov	r2, sp
 800c75c:	f7ff ffc8 	bl	800c6f0 <__swhatbuf_r>
 800c760:	9f00      	ldr	r7, [sp, #0]
 800c762:	4605      	mov	r5, r0
 800c764:	4639      	mov	r1, r7
 800c766:	4630      	mov	r0, r6
 800c768:	f7ff f978 	bl	800ba5c <_malloc_r>
 800c76c:	b948      	cbnz	r0, 800c782 <__smakebuf_r+0x46>
 800c76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c772:	059a      	lsls	r2, r3, #22
 800c774:	d4ee      	bmi.n	800c754 <__smakebuf_r+0x18>
 800c776:	f023 0303 	bic.w	r3, r3, #3
 800c77a:	f043 0302 	orr.w	r3, r3, #2
 800c77e:	81a3      	strh	r3, [r4, #12]
 800c780:	e7e2      	b.n	800c748 <__smakebuf_r+0xc>
 800c782:	89a3      	ldrh	r3, [r4, #12]
 800c784:	6020      	str	r0, [r4, #0]
 800c786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c78a:	81a3      	strh	r3, [r4, #12]
 800c78c:	9b01      	ldr	r3, [sp, #4]
 800c78e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c792:	b15b      	cbz	r3, 800c7ac <__smakebuf_r+0x70>
 800c794:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c798:	4630      	mov	r0, r6
 800c79a:	f000 f81d 	bl	800c7d8 <_isatty_r>
 800c79e:	b128      	cbz	r0, 800c7ac <__smakebuf_r+0x70>
 800c7a0:	89a3      	ldrh	r3, [r4, #12]
 800c7a2:	f023 0303 	bic.w	r3, r3, #3
 800c7a6:	f043 0301 	orr.w	r3, r3, #1
 800c7aa:	81a3      	strh	r3, [r4, #12]
 800c7ac:	89a3      	ldrh	r3, [r4, #12]
 800c7ae:	431d      	orrs	r5, r3
 800c7b0:	81a5      	strh	r5, [r4, #12]
 800c7b2:	e7cf      	b.n	800c754 <__smakebuf_r+0x18>

0800c7b4 <_fstat_r>:
 800c7b4:	b538      	push	{r3, r4, r5, lr}
 800c7b6:	4d07      	ldr	r5, [pc, #28]	@ (800c7d4 <_fstat_r+0x20>)
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	4608      	mov	r0, r1
 800c7be:	4611      	mov	r1, r2
 800c7c0:	602b      	str	r3, [r5, #0]
 800c7c2:	f7f5 fe1a 	bl	80023fa <_fstat>
 800c7c6:	1c43      	adds	r3, r0, #1
 800c7c8:	d102      	bne.n	800c7d0 <_fstat_r+0x1c>
 800c7ca:	682b      	ldr	r3, [r5, #0]
 800c7cc:	b103      	cbz	r3, 800c7d0 <_fstat_r+0x1c>
 800c7ce:	6023      	str	r3, [r4, #0]
 800c7d0:	bd38      	pop	{r3, r4, r5, pc}
 800c7d2:	bf00      	nop
 800c7d4:	20003518 	.word	0x20003518

0800c7d8 <_isatty_r>:
 800c7d8:	b538      	push	{r3, r4, r5, lr}
 800c7da:	4d06      	ldr	r5, [pc, #24]	@ (800c7f4 <_isatty_r+0x1c>)
 800c7dc:	2300      	movs	r3, #0
 800c7de:	4604      	mov	r4, r0
 800c7e0:	4608      	mov	r0, r1
 800c7e2:	602b      	str	r3, [r5, #0]
 800c7e4:	f7f5 fe19 	bl	800241a <_isatty>
 800c7e8:	1c43      	adds	r3, r0, #1
 800c7ea:	d102      	bne.n	800c7f2 <_isatty_r+0x1a>
 800c7ec:	682b      	ldr	r3, [r5, #0]
 800c7ee:	b103      	cbz	r3, 800c7f2 <_isatty_r+0x1a>
 800c7f0:	6023      	str	r3, [r4, #0]
 800c7f2:	bd38      	pop	{r3, r4, r5, pc}
 800c7f4:	20003518 	.word	0x20003518

0800c7f8 <_malloc_usable_size_r>:
 800c7f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7fc:	1f18      	subs	r0, r3, #4
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	bfbc      	itt	lt
 800c802:	580b      	ldrlt	r3, [r1, r0]
 800c804:	18c0      	addlt	r0, r0, r3
 800c806:	4770      	bx	lr

0800c808 <sqrtf>:
 800c808:	b508      	push	{r3, lr}
 800c80a:	ed2d 8b02 	vpush	{d8}
 800c80e:	eeb0 8a40 	vmov.f32	s16, s0
 800c812:	f000 f817 	bl	800c844 <__ieee754_sqrtf>
 800c816:	eeb4 8a48 	vcmp.f32	s16, s16
 800c81a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c81e:	d60c      	bvs.n	800c83a <sqrtf+0x32>
 800c820:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c840 <sqrtf+0x38>
 800c824:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c82c:	d505      	bpl.n	800c83a <sqrtf+0x32>
 800c82e:	f7ff f86d 	bl	800b90c <__errno>
 800c832:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c836:	2321      	movs	r3, #33	@ 0x21
 800c838:	6003      	str	r3, [r0, #0]
 800c83a:	ecbd 8b02 	vpop	{d8}
 800c83e:	bd08      	pop	{r3, pc}
 800c840:	00000000 	.word	0x00000000

0800c844 <__ieee754_sqrtf>:
 800c844:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c848:	4770      	bx	lr
	...

0800c84c <_init>:
 800c84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84e:	bf00      	nop
 800c850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c852:	bc08      	pop	{r3}
 800c854:	469e      	mov	lr, r3
 800c856:	4770      	bx	lr

0800c858 <_fini>:
 800c858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c85a:	bf00      	nop
 800c85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c85e:	bc08      	pop	{r3}
 800c860:	469e      	mov	lr, r3
 800c862:	4770      	bx	lr
