###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL3.kletech.ac.in)
#  Generated on:      Thu Apr 10 15:02:17 2025
#  Design:            mcrb
#  Command:           report_timing -max_paths 10 > ${PATH}/reports/${TOP_MODULE}_REPORTS/tempus_timing_path.rpt
###############################################################
Path 1: MET Setup Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.716
- Arrival Time                  1.539
= Slack Time                    3.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------
      Instance               Arc           Cell     Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      skew_addr_cntr_reg[0]  CK ^          -        -      0.000    3.176  
      skew_addr_cntr_reg[0]  CK ^ -> Q v   DFFR_X2  0.639  0.639    3.816  
      g420__2802             B v -> CO v   HA_X1    0.208  0.848    4.024  
      g416__3680             A v -> CO v   HA_X1    0.159  1.007    4.183  
      g409__4319             A v -> CO v   HA_X1    0.151  1.157    4.333  
      g407__5107             A v -> Z v    XOR2_X1  0.220  1.377    4.553  
      g405__2398             A1 v -> ZN v  AND2_X2  0.162  1.539    4.716  
      skew_addr_cntr_reg[4]  D v           DFFR_X2  0.000  1.539    4.716  
      ----------------------------------------------------------------------
Path 2: MET Setup Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 4.719
- Arrival Time                  1.410
= Slack Time                    3.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------
      Instance               Arc           Cell     Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      skew_addr_cntr_reg[0]  CK ^          -        -      0.000    3.309  
      skew_addr_cntr_reg[0]  CK ^ -> Q v   DFFR_X2  0.639  0.639    3.949  
      g420__2802             B v -> CO v   HA_X1    0.208  0.848    4.157  
      g416__3680             A v -> CO v   HA_X1    0.159  1.007    4.316  
      g409__4319             A v -> S v    HA_X1    0.216  1.223    4.532  
      g408__6260             A2 v -> ZN v  AND2_X2  0.187  1.410    4.719  
      skew_addr_cntr_reg[3]  D v           DFFR_X1  0.000  1.410    4.719  
      ----------------------------------------------------------------------
Path 3: MET Setup Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.289
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  1.401
= Slack Time                    3.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------
      Instance               Arc           Cell       Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      skew_addr_cntr_reg[3]  CK ^          -          -      0.000    3.310  
      skew_addr_cntr_reg[3]  CK ^ -> Q v   DFFR_X1    0.602  0.602    3.912  
      g423__8246             A2 v -> ZN v  OR2_X1     0.284  0.886    4.196  
      g419__5122             A1 v -> ZN ^  NOR3_X2    0.151  1.037    4.347  
      g2                     B1 ^ -> ZN v  OAI222_X2  0.170  1.207    4.517  
      g417                   A v -> ZN ^   INV_X1     0.137  1.344    4.654  
      g413__8428             A1 ^ -> ZN v  NOR2_X2    0.056  1.401    4.711  
      skew_addr_cntr_reg[0]  D v           DFFR_X2    0.000  1.401    4.711  
      ------------------------------------------------------------------------
Path 4: MET Setup Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.716
- Arrival Time                  1.388
= Slack Time                    3.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------
      Instance               Arc           Cell       Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      skew_addr_cntr_reg[3]  CK ^          -          -      0.000    3.327  
      skew_addr_cntr_reg[3]  CK ^ -> Q v   DFFR_X1    0.602  0.602    3.929  
      g423__8246             A2 v -> ZN v  OR2_X1     0.284  0.886    4.213  
      g419__5122             A1 v -> ZN ^  NOR3_X2    0.151  1.037    4.364  
      g2                     B1 ^ -> ZN v  OAI222_X2  0.170  1.207    4.534  
      g415__6783             A1 v -> ZN v  AND2_X2    0.181  1.388    4.716  
      skew_addr_cntr_reg[2]  D v           DFFR_X2    0.000  1.388    4.716  
      ------------------------------------------------------------------------
Path 5: MET Setup Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 4.716
- Arrival Time                  1.388
= Slack Time                    3.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------
      Instance               Arc           Cell       Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      skew_addr_cntr_reg[3]  CK ^          -          -      0.000    3.327  
      skew_addr_cntr_reg[3]  CK ^ -> Q v   DFFR_X1    0.602  0.602    3.929  
      g423__8246             A2 v -> ZN v  OR2_X1     0.284  0.886    4.213  
      g419__5122             A1 v -> ZN ^  NOR3_X2    0.151  1.037    4.364  
      g2                     B1 ^ -> ZN v  OAI222_X2  0.170  1.207    4.534  
      g414__5526             A1 v -> ZN v  AND2_X2    0.181  1.388    4.716  
      skew_addr_cntr_reg[1]  D v           DFFR_X2    0.000  1.388    4.716  
      ------------------------------------------------------------------------
Path 6: MET Late External Delay Assertion 
Endpoint:   skew_addr_cntr_o[0]     (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  0.639
= Slack Time                    3.861
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance               Arc                    Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[0]  CK ^                   -        -      0.000    3.861  
      skew_addr_cntr_reg[0]  CK ^ -> Q v            DFFR_X2  0.639  0.639    4.500  
      -                      skew_addr_cntr_o[0] v  -        0.000  0.639    4.500  
      -------------------------------------------------------------------------------
Path 7: MET Late External Delay Assertion 
Endpoint:   skew_addr_cntr_o[1]     (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  0.622
= Slack Time                    3.878
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance               Arc                    Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[1]  CK ^                   -        -      0.000    3.878  
      skew_addr_cntr_reg[1]  CK ^ -> Q v            DFFR_X2  0.622  0.622    4.500  
      -                      skew_addr_cntr_o[1] v  -        0.000  0.622    4.500  
      -------------------------------------------------------------------------------
Path 8: MET Late External Delay Assertion 
Endpoint:   skew_addr_cntr_o[4]     (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  0.617
= Slack Time                    3.883
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance               Arc                    Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[4]  CK ^                   -        -      0.000    3.883  
      skew_addr_cntr_reg[4]  CK ^ -> Q v            DFFR_X2  0.617  0.617    4.500  
      -                      skew_addr_cntr_o[4] v  -        0.000  0.617    4.500  
      -------------------------------------------------------------------------------
Path 9: MET Late External Delay Assertion 
Endpoint:   skew_addr_cntr_o[2]     (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  0.617
= Slack Time                    3.883
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance               Arc                    Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[2]  CK ^                   -        -      0.000    3.883  
      skew_addr_cntr_reg[2]  CK ^ -> Q v            DFFR_X2  0.617  0.617    4.500  
      -                      skew_addr_cntr_o[2] v  -        0.000  0.617    4.500  
      -------------------------------------------------------------------------------
Path 10: MET Late External Delay Assertion 
Endpoint:   skew_addr_cntr_o[3]     (v) checked with  leading edge of 'clk'
Beginpoint: skew_addr_cntr_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  0.602
= Slack Time                    3.898
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance               Arc                    Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[3]  CK ^                   -        -      0.000    3.898  
      skew_addr_cntr_reg[3]  CK ^ -> Q v            DFFR_X1  0.602  0.602    4.500  
      -                      skew_addr_cntr_o[3] v  -        0.000  0.602    4.500  
      -------------------------------------------------------------------------------

