/**
 * @file registers_registers_BGT24ATR22.hpp
 *
 * This file contains register and bit field definition for the BGT24ATR22
 */

/* ===========================================================================
** Copyright (C) 2023 Infineon Technologies AG
**
** Redistribution and use in source and binary forms, with or without
** modification, are permitted provided that the following conditions are met:
**
** 1. Redistributions of source code must retain the above copyright notice,
**    this list of conditions and the following disclaimer.
** 2. Redistributions in binary form must reproduce the above copyright
**    notice, this list of conditions and the following disclaimer in the
**    documentation and/or other materials provided with the distribution.
** 3. Neither the name of the copyright holder nor the names of its
**    contributors may be used to endorse or promote products derived from
**    this software without specific prior written permission.
**
** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
** ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
** INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
** CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
** POSSIBILITY OF SUCH DAMAGE.
** ===========================================================================
*/
/* This file was auto-generated on 31.1.2022 by the following command:
 * gen_register.py --in gen_regmap_from_essence_31_08_21.json --addr_len 16 --val_len 16 --format atr22 -g WINDOWX=WINDOW -g TRIGX_CONF=TRIG[0-9]+_CONF -g CHIPX_UUID=CHIP[_A-Z0-9]+_UID -g TEMPX_CAL=TEMP[_A-Z0-9]+_CAL -g X_TIME=[_A-Z0-9]+_TIME -g FRAMEX_LIST_REP=FRAME[0-9]+_LIST_REP -g FRAMEX_HEATING=FRAME[0-9]+_HEATING -g FRAMEX_LISTX_CONF=FRAME[0-9]+_LIST[0-9]+_CONF -g PC_CONFX_AVG=PC_CONF[0-9]+_AVG -g X_T_BIAS=[A-Z]+_T_BIAS -g X_T_RF=[A-Z]+_T_RF -g T_BOOT_RTXCHAIN=T_BOOT_[RT]XCHAIN -g X_T_RAMP_DN=[A-Z]+_T_RAMP_DN$ -g VCO_PCX_DAC_OFFSET=VCO_PC[0-9]+_DAC_OFFSET -g VCO_AFC_THX=VCO_AFC_TH[0-9]+ -g TXX_PCX_CONF=TX[0-9]+_PC[0-9]+_CONF -g RXX_PCX_CONF=RX[0-9]+_PC[0-9]+_CONF -g RXX_TEST=RX[1-9]+_TEST -g RXABB_PCX_CONF=RXABB_PC[0-9]+_CONF -g DRDP_FNOISEX_CONST=DRDP_FNOISE[0-9]+_CONST -g AGC_TH_X=AGC_TH_[A-Z]+ -g AOC_PCX_OFFSET_IQ=AOC_PC[0-9]+_OFFSET_[IQ] -g FTX_CONF=FT[0-9]+_CONF -g FTX_EXCLUDE=FT[0-9]+_EXCLUDE -g THRESHOLDX_CONF=THRESHOLD[0-9]+_CONF -g THRESHOLDX_MANUAL=THRESHOLD[0-9]+_MANUAL -g THRESHOLDX_ADAPTIVE=THRESHOLD[0-9]+_ADAPTIVE -g THRESHOLDX_RESULT=THRESHOLD[0-9]+_RESULT -g MEM_X=MEM_[A-Z0-9]+ --cpp --namespace BGT24ATR22 /
 * Using source file with date: 31.08.2021
 */

#ifndef REGISTERS_BGT24ATR22_HPP
#define REGISTERS_BGT24ATR22_HPP

/*
==============================================================================
   1. INCLUDE FILES
==============================================================================
*/
#include <array>
#include <components/interfaces/IRegisters.hpp>
#include <cstdint>

namespace BGT24ATR22 {

#pragma pack(push, 1)

/**
 * \defgroup Registers_BGT24ATR22 Registers BGT24ATR22
 *
 * These constants define symbolic names for the register addresses of the
 * BGT24ATR22.
 *
 * For each register we create postfix _ADDR with address and
 * _RST for default and union without any additional posftix.
 * @{
 */

/*
==============================================================================
   2. DEFINITIONS COMMON REGISTERS
==============================================================================
*/
/**
 * \defgroup common
 * @{
 **/

/**
 * Registers that use this structure:
 *   WINDOW0,
 *   WINDOW1,
 *   WINDOW10,
 *   WINDOW11,
 *   WINDOW12,
 *   WINDOW13,
 *   WINDOW14,
 *   WINDOW15,
 *   WINDOW16,
 *   WINDOW17,
 *   WINDOW18,
 *   WINDOW19,
 *   WINDOW2,
 *   WINDOW20,
 *   WINDOW21,
 *   WINDOW22,
 *   WINDOW23,
 *   WINDOW24,
 *   WINDOW25,
 *   WINDOW26,
 *   WINDOW27,
 *   WINDOW28,
 *   WINDOW29,
 *   WINDOW3,
 *   WINDOW30,
 *   WINDOW31,
 *   WINDOW4,
 *   WINDOW5,
 *   WINDOW6,
 *   WINDOW7,
 *   WINDOW8,
 *   WINDOW9
 */
union BGT24ATR22_WINDOWX_REG
{
    uint16_t value;
    struct
    {
        uint16_t WINDOW0 : 8;
        uint16_t WINDOW1 : 8;
    };
};


/**
 * Registers that use this structure:
 *   TRIG0_CONF,
 *   TRIG1_CONF,
 *   TRIG2_CONF,
 *   TRIG3_CONF
 */
union BGT24ATR22_TRIGX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t DIR : 1;
        uint16_t INV : 1;
        uint16_t PRG : 1;
        uint16_t PU_EN : 1;
        uint16_t PD_EN : 1;
        uint16_t FORCE_EN : 1;
        uint16_t FORCE_VAL : 1;
        uint16_t MAP : 3;
        uint16_t STRETCH : 3;
        uint16_t RSVD0 : 2;
    };
};

enum BGT24ATR22_TRIGX_CONF_EN_ENUM
{
    BGT24ATR22_TRIGX_CONF_EN_DISABLES_PAD = 0,
    BGT24ATR22_TRIGX_CONF_EN_ENABLES_PAD = 1
};

enum BGT24ATR22_TRIGX_CONF_DIR_ENUM
{
    BGT24ATR22_TRIGX_CONF_DIR_SET_DIRECTION_INPUT = 0,
    BGT24ATR22_TRIGX_CONF_DIR_SET_DIRECTION_OUTPUT = 1
};

enum BGT24ATR22_TRIGX_CONF_INV_ENUM
{
    BGT24ATR22_TRIGX_CONF_INV_DOES_NOT_INVERTED_SIGNAL = 0,
    BGT24ATR22_TRIGX_CONF_INV_INVERTS_SIGNAL = 1
};

enum BGT24ATR22_TRIGX_CONF_PRG_ENUM
{
    BGT24ATR22_TRIGX_CONF_PRG_STRONG_DRIVER = 0,
    BGT24ATR22_TRIGX_CONF_PRG_NORMAL_DRIVER = 1
};

enum BGT24ATR22_TRIGX_CONF_PU_EN_ENUM
{
    BGT24ATR22_TRIGX_CONF_PU_EN_DISABLES_PULL_UP = 0,
    BGT24ATR22_TRIGX_CONF_PU_EN_ENABLES_PULL_UP = 1
};

enum BGT24ATR22_TRIGX_CONF_PD_EN_ENUM
{
    BGT24ATR22_TRIGX_CONF_PD_EN_DISABLES_PULL_DOWN = 0,
    BGT24ATR22_TRIGX_CONF_PD_EN_ENABLES_PULL_DOWN = 1
};

enum BGT24ATR22_TRIGX_CONF_FORCE_EN_ENUM
{
    BGT24ATR22_TRIGX_CONF_FORCE_EN_DISABLES_FORCING_THE_PIN = 0,
    BGT24ATR22_TRIGX_CONF_FORCE_EN_ENABLES_FORCING_THE_PIN = 1
};

enum BGT24ATR22_TRIGX_CONF_FORCE_VAL_ENUM
{
    BGT24ATR22_TRIGX_CONF_FORCE_VAL_FORCE_PIN_TO_LOW = 0,
    BGT24ATR22_TRIGX_CONF_FORCE_VAL_FORCE_PIN_TO_HIGH = 1
};

enum BGT24ATR22_TRIGX_CONF_MAP_IN_ENUM
{
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_0 = 0,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_1 = 1,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_2 = 2,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_3 = 3,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_4 = 4,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_5 = 5,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_6 = 6,
    BGT24ATR22_TRIGX_CONF_MAP_IN_INPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_TRIGX_CONF_MAP_OUT_ENUM
{
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_TRIGX_CONF_MAP_OUT_OUTPUT_TRIGGER_7 = 7
};


/**
 * Registers that use this structure:
 *   CHIP0_UID,
 *   CHIP1_UID,
 *   CHIP2_UID,
 *   CHIP_FUSING0_UID,
 *   CHIP_FUSING1_UID,
 *   CHIP_FUSING2_UID
 */
union BGT24ATR22_CHIPX_UUID_REG
{
    uint16_t value;
    struct
    {
        uint16_t UID : 16;
    };
};


/**
 * Registers that use this structure:
 *   TEMP_CAL,
 */
union BGT24ATR22_TEMP_CAL_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 6;
        uint16_t RSVD0 : 10;
    };
};


/**
 * Registers that use this structure:
 *   FRAME0_TIME,
 *   FRAME1_TIME,
 *   PC0_CONF_TIME,
 *   PC1_CONF_TIME,
 *   PC2_CONF_TIME,
 *   PC3_CONF_TIME
 */
union BGT24ATR22_X_TIME_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 5;
        uint16_t MUL : 11;
    };
};


/**
 * Registers that use this structure:
 *   FRAME0_LIST_REP,
 *   FRAME1_LIST_REP
 */
union BGT24ATR22_FRAMEX_LIST_REP_REG
{
    uint16_t value;
    struct
    {
        uint16_t FRAME_LIST_REP : 16;
    };
};


/**
 * Registers that use this structure:
 *   FRAME0_HEATING,
 *   FRAME1_HEATING
 */
union BGT24ATR22_FRAMEX_HEATING_REG
{
    uint16_t value;
    struct
    {
        uint16_t NR_HEATING_PULSES : 4;
        uint16_t RSVD0 : 12;
    };
};

/**
 * Registers that use this structure:
 *   FRAME0_SEQ_TRIG_MAP_IRQ,
 *   FRAME1_SEQ_TRIG_MAP_IRQ,
 */
union BGT24ATR22_FRAMEX_SEQ_TRIG_MAP_IRQ_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t TRIG_COUNT : 12;
    };
};

/**
 * Registers that use this structure:
 *   FRAME0_LIST0_CONF,
 *   FRAME0_LIST1_CONF,
 *   FRAME0_LIST2_CONF,
 *   FRAME0_LIST3_CONF,
 *   FRAME1_LIST0_CONF,
 *   FRAME1_LIST1_CONF,
 *   FRAME1_LIST2_CONF,
 *   FRAME1_LIST3_CONF
 */
union BGT24ATR22_FRAMEX_LISTX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t ENTRY_EN : 1;
        uint16_t PC_CONF_NR : 2;
        uint16_t RSVD0 : 13;
    };
};

enum BGT24ATR22_FRAMEX_LISTX_CONF_ENTRY_EN_ENUM
{
    BGT24ATR22_FRAMEX_LISTX_CONF_ENTRY_EN_DISABLES_LIST_ENTRY = 0,
    BGT24ATR22_FRAMEX_LISTX_CONF_ENTRY_EN_ENABLES_LIST_ENTRY = 1
};

enum BGT24ATR22_FRAMEX_LISTX_CONF_PC_CONF_NR_ENUM
{
    BGT24ATR22_FRAMEX_LISTX_CONF_PC_CONF_NR_PC_0 = 0,
    BGT24ATR22_FRAMEX_LISTX_CONF_PC_CONF_NR_PC_1 = 1,
    BGT24ATR22_FRAMEX_LISTX_CONF_PC_CONF_NR_PC_2 = 2,
    BGT24ATR22_FRAMEX_LISTX_CONF_PC_CONF_NR_PC_3 = 3
};


/**
 * Registers that use this structure:
 *   RXABB_T_BIAS,
 *   RX_T_BIAS,
 *   TX_T_BIAS
 */
union BGT24ATR22_X_T_BIAS_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};


/**
 * Registers that use this structure:
 *   RX_T_RF,
 *   TX_T_RF
 */
union BGT24ATR22_X_T_RF_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};


/**
 * Registers that use this structure:
 *   T_BOOT_RXCHAIN,
 *   T_BOOT_TXCHAIN
 */
union BGT24ATR22_T_BOOT_RTXCHAIN_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};


/**
 * Registers that use this structure:
 *   TX_T_RAMP_DN,
 *   VCO_T_RAMP_DN
 */
union BGT24ATR22_X_T_RAMP_DN_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 5;
        uint16_t RSVD0 : 11;
    };
};


/**
 * Registers that use this structure:
 *   VCO_PC0_DAC_OFFSET,
 *   VCO_PC1_DAC_OFFSET,
 *   VCO_PC2_DAC_OFFSET,
 *   VCO_PC3_DAC_OFFSET
 */
union BGT24ATR22_VCO_PCX_DAC_OFFSET_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_DAC_CTRL : 8;
        uint16_t RSVD0 : 8;
    };
};


/**
 * Registers that use this structure:
 *   VCO_AFC_TH0,
 *   VCO_AFC_TH1
 */
union BGT24ATR22_VCO_AFC_THX_REG
{
    uint16_t value;
    struct
    {
        uint16_t THRESHOLD : 8;
        uint16_t DAC_STEP : 8;
    };
};


/**
 * Registers that use this structure:
 *   TX1_PC0_CONF,
 *   TX1_PC1_CONF,
 *   TX1_PC2_CONF,
 *   TX1_PC3_CONF,
 *   TX2_PC0_CONF,
 *   TX2_PC1_CONF,
 *   TX2_PC2_CONF,
 *   TX2_PC3_CONF
 */
union BGT24ATR22_TXX_PCX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t PWR_DAC : 6;
        uint16_t RSVD0 : 9;
    };
};

enum BGT24ATR22_TXX_PCX_CONF_EN_ENUM
{
    BGT24ATR22_TXX_PCX_CONF_EN_DISABLES_TX_CHANNEL = 0,
    BGT24ATR22_TXX_PCX_CONF_EN_ENABLES_TX_CHANNEL = 1
};


/**
 * Registers that use this structure:
 *   RX1_PC0_CONF,
 *   RX1_PC1_CONF,
 *   RX1_PC2_CONF,
 *   RX1_PC3_CONF,
 *   RX2_PC0_CONF,
 *   RX2_PC1_CONF,
 *   RX2_PC2_CONF,
 *   RX2_PC3_CONF
 */
union BGT24ATR22_RXX_PCX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t RSVD0 : 15;
    };
};

enum BGT24ATR22_RXX_PCX_CONF_EN_ENUM
{
    BGT24ATR22_RXX_PCX_CONF_EN_DISABLES_THE_RX_CHANNEL = 0,
    BGT24ATR22_RXX_PCX_CONF_EN_ENABLES_THE_RX_CHANNEL = 1
};

/**
 * AGC configuration register
 * Registers that use this structure:
 * PC0_AGC,
 * PC1_AGC,
 * PC2_AGC,
 * PC3_AGC
 */
union BGT24ATR22_PCX_AGC_REG
{
    uint16_t value;
    struct
    {
        uint16_t AGC_PC_EN : 1;
        uint16_t AGC_ABB_GAIN : 3;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_AGC_PCX_EN_ENUM
{
    BGT24ATR22_AGC_PCX_AGC_PC_EN_DISABLES_THE_AUTOMATIC_GAIN_CONTROL = 0,
    BGT24ATR22_AGC_PCX_AGC_PC_EN_ENABLES_THE_AUTOMATIC_GAIN_CONTROL = 1
};

enum BGT24ATR22_AGC_PCX_ABB_GAIN_ENUM
{
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_3 = 0,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_6 = 1,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_12 = 2,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_24 = 3,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_48 = 4,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_96 = 5,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_192 = 6,
    BGT24ATR22_AGC_PCX_ABB_GAIN_GAIN_384 = 7
};

/**
 * Registers that use this structure:
 *   RX1_TEST,
 *   RX2_TEST
 */
union BGT24ATR22_RXX_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t LNA_BIAS_OW : 1;
        uint16_t LNA_BIAS_OW_EN : 1;
        uint16_t LNA_RF_OW : 1;
        uint16_t LNA_RF_OW_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_RXX_TEST_LNA_BIAS_OW_ENUM
{
    BGT24ATR22_RXX_TEST_LNA_BIAS_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_LNA_BIAS = 0,
    BGT24ATR22_RXX_TEST_LNA_BIAS_OW_SW_CONTROLLED_OVERWRITE_OF_THE_LNA_BIAS = 1
};

enum BGT24ATR22_RXX_TEST_LNA_BIAS_OW_EN_ENUM
{
    BGT24ATR22_RXX_TEST_LNA_BIAS_OW_EN_DISABLES_THE_LNA_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXX_TEST_LNA_BIAS_OW_EN_ENABLES_THE_LNA_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RXX_TEST_LNA_RF_OW_ENUM
{
    BGT24ATR22_RXX_TEST_LNA_RF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_LNA_RF = 0,
    BGT24ATR22_RXX_TEST_LNA_RF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_LNA_RF = 1
};

enum BGT24ATR22_RXX_TEST_LNA_RF_OW_EN_ENUM
{
    BGT24ATR22_RXX_TEST_LNA_RF_OW_EN_DISABLES_THE_LNA_RF_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXX_TEST_LNA_RF_OW_EN_ENABLES_THE_LNA_RF_IN_OVERWRITE_MODE = 1
};


/**
 * Registers that use this structure:
 *   RXABB_CONF,
 */
union BGT24ATR22_RXABB_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t BW : 2;
        uint16_t RSVD0 : 14;
    };
};

enum BGT24ATR22_RXABB_PCX_CONF_BW_ENUM
{
    BGT24ATR22_RXABB_PCX_CONF_BW_SETTLING_TIME_ABOUT_500_NS = 0,
    BGT24ATR22_RXABB_PCX_CONF_BW_SETTLING_TIME_ABOUT_1_US = 1,
    BGT24ATR22_RXABB_PCX_CONF_BW_SETTLING_TIME_ABOUT_5_US = 2,
    BGT24ATR22_RXABB_PCX_CONF_BW_SETTLING_TIME_ABOUT_10_US = 3
};


/**
 * Registers that use this structure:
 *   DRDP_FNOISE0_CONST,
 *   DRDP_FNOISE1_CONST,
 *   DRDP_FNOISE2_CONST,
 *   DRDP_FNOISE3_CONST,
 *   DRDP_FNOISE4_CONST,
 *   DRDP_FNOISE5_CONST,
 *   DRDP_FNOISE6_CONST,
 *   DRDP_FNOISE7_CONST
 */
union BGT24ATR22_DRDP_FNOISEX_CONST_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t EN : 1;
        uint16_t RSVD0 : 7;
    };
};

enum BGT24ATR22_DRDP_FNOISEX_CONST_EN_ENUM
{
    BGT24ATR22_DRDP_FNOISEX_CONST_EN_DISABLES_THE_MULTIPLICATION_OF_THE_FREQUENCY_BIN = 0,
    BGT24ATR22_DRDP_FNOISEX_CONST_EN_ENABLES_THE_MULTIPLICATION_OF_THE_FREQUENCY_BIN = 1
};


/**
 * Registers that use this structure:
 *   AGC_TH_DIFF,
 *   AGC_TH_MAX,
 *   AGC_TH_MIN
 */
union BGT24ATR22_AGC_TH_X_REG
{
    uint16_t value;
    struct
    {
        uint16_t THRESHOLD : 12;
        uint16_t RSVD0 : 4;
    };
};


/**
 * Registers that use this structure:
 *   AOC_PC0_OFFSET_I,
 *   AOC_PC0_OFFSET_Q,
 *   AOC_PC1_OFFSET_I,
 *   AOC_PC1_OFFSET_Q,
 *   AOC_PC2_OFFSET_I,
 *   AOC_PC2_OFFSET_Q,
 *   AOC_PC3_OFFSET_I,
 *   AOC_PC3_OFFSET_Q
 */
union BGT24ATR22_AOC_PCX_OFFSET_IQ_REG
{
    uint16_t value;
    struct
    {
        uint16_t OFFSET : 9;
        uint16_t RSVD0 : 7;
    };
};


/**
 * Registers that use this structure:
 *   FT0_CONF,
 *   FT1_CONF,
 *   FT2_CONF,
 *   FT3_CONF
 */
union BGT24ATR22_FTX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t FT_LEN : 2;
        uint16_t FT_RES_EN : 1;
        uint16_t SPL_LEN : 2;
        uint16_t RSVD0 : 1;
        uint16_t MR_EN : 1;
        uint16_t WIN_EN : 1;
        uint16_t WIN_SYM : 1;
        uint16_t WIN_SEL : 1;
        uint16_t RSVD1 : 1;
        uint16_t MODE : 1;
        uint16_t RSVD2 : 3;
    };
};

enum BGT24ATR22_FTX_CONF_EN_ENUM
{
    BGT24ATR22_FTX_CONF_EN_DISABLES_THE_COMPUTATION_OF_THE_DISCRETE_FOURIER_TRANSFORM = 0,
    BGT24ATR22_FTX_CONF_EN_ENABLES_THE_COMPUTATION_OF_THE_DISCRETE_FOURIER_TRANSFORM = 1
};

enum BGT24ATR22_FTX_CONF_FT_LEN_ENUM
{
    BGT24ATR22_FTX_CONF_FT_LEN_LENGTH_16 = 0,
    BGT24ATR22_FTX_CONF_FT_LEN_LENGTH_32 = 1,
    BGT24ATR22_FTX_CONF_FT_LEN_LENGTH_64 = 2,
    BGT24ATR22_FTX_CONF_FT_LEN_LENGTH_128 = 3
};

enum BGT24ATR22_FTX_CONF_FT_RES_EN_ENUM
{
    BGT24ATR22_FTX_CONF_FT_RES_EN_ONLY_STORES_THE_BIGGEST_RESULTS_AND_DISCARDS_THE_OTHER_RESULTS_OF_THE_FT = 0,
    BGT24ATR22_FTX_CONF_FT_RES_EN_STORES_THE_RESULTS_OF_THE_FT_AND_ITS_BIGGEST_RESULTS = 1
};

enum BGT24ATR22_FTX_CONF_SPL_LEN_ENUM
{
    BGT24ATR22_FTX_CONF_SPL_LEN_ZERO_PADDING_FACTOR_1 = 0,
    BGT24ATR22_FTX_CONF_SPL_LEN_ZERO_PADDING_FACTOR_2 = 1,
    BGT24ATR22_FTX_CONF_SPL_LEN_ZERO_PADDING_FACTOR_4 = 2,
    BGT24ATR22_FTX_CONF_SPL_LEN_ZERO_PADDING_FACTOR_8 = 3
};

enum BGT24ATR22_FTX_CONF_MR_EN_ENUM
{
    BGT24ATR22_FTX_CONF_MR_EN_DISABLES_THE_MEAN_REMOVAL = 0,
    BGT24ATR22_FTX_CONF_MR_EN_ENABLES_THE_MEAN_REMOVAL = 1
};

enum BGT24ATR22_FTX_CONF_WIN_EN_ENUM
{
    BGT24ATR22_FTX_CONF_WIN_EN_DISABLES_THE_WINDOW_FUNCTION = 0,
    BGT24ATR22_FTX_CONF_WIN_EN_ENABLES_THE_WINDOW_FUNCTION = 1
};

enum BGT24ATR22_FTX_CONF_WIN_SYM_ENUM
{
    BGT24ATR22_FTX_CONF_WIN_SYM_UNSYMMETRIC_WINDOW_FUNCTION = 0,
    BGT24ATR22_FTX_CONF_WIN_SYM_SYMMETRIC_WINDOW_FUNCTION_ = 1
};

enum BGT24ATR22_FTX_CONF_WIN_SEL_ENUM
{
    BGT24ATR22_FTX_CONF_WIN_SEL_WINDOW_FUNCTION_0 = 0,
    BGT24ATR22_FTX_CONF_WIN_SEL_WINDOW_FUNCTION_1 = 1
};

enum BGT24ATR22_FTX_CONF_MODE_ENUM
{
    BGT24ATR22_FTX_CONF_MODE_13_BIT_MAGNITUDE_11_BIT_PHASE = 0,
    BGT24ATR22_FTX_CONF_MODE_12_BIT_MAGNITUDE_12_BIT_PHASE = 1
};


/**
 * Registers that use this structure:
 *   FT0_EXCLUDE,
 *   FT1_EXCLUDE,
 *   FT2_EXCLUDE,
 *   FT3_EXCLUDE,
 *   FT4_EXCLUDE,
 *   FT5_EXCLUDE,
 *   FT6_EXCLUDE,
 *   FT7_EXCLUDE
 */
union BGT24ATR22_FTX_EXCLUDE_REG
{
    uint16_t value;
    struct
    {
        uint16_t FEXC_START : 8;
        uint16_t FEXC_END : 8;
    };
};


/**
 * Registers that use this structure:
 *   THRESHOLD0_CONF,
 *   THRESHOLD1_CONF,
 *   THRESHOLD2_CONF,
 *   THRESHOLD3_CONF
 */
union BGT24ATR22_THRESHOLDX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t MODE : 2;
        uint16_t RSVD0 : 2;
        uint16_t NUM_TARGET : 2;
        uint16_t RSVD1 : 2;
        uint16_t AUTO_SUM_EN : 1;
        uint16_t RSVD2 : 7;
    };
};

enum BGT24ATR22_THRESHOLDX_CONF_MODE_ENUM
{
    BGT24ATR22_THRESHOLDX_CONF_MODE_TARGET_DETECTION_DISABLED = 0,
    BGT24ATR22_THRESHOLDX_CONF_MODE_TARGET_DETECTION_BASED_ON_MANUAL_THRESHOLD = 1,
    BGT24ATR22_THRESHOLDX_CONF_MODE_TARGET_DETECTION_BASED_ON_ADAPTIVE_THRESHOLD = 2,
    BGT24ATR22_THRESHOLDX_CONF_MODE_RESERVED = 3
};

enum BGT24ATR22_THRESHOLDX_CONF_NUM_TARGET_ENUM
{
    BGT24ATR22_THRESHOLDX_CONF_NUM_TARGET_STRONGEST_1_TARGET = 0,
    BGT24ATR22_THRESHOLDX_CONF_NUM_TARGET_STRONGEST_2_TARGETS = 1,
    BGT24ATR22_THRESHOLDX_CONF_NUM_TARGET_STRONGEST_4_TARGETS = 2,
    BGT24ATR22_THRESHOLDX_CONF_NUM_TARGET_STRONGEST_8_TARGETS = 3
};

enum BGT24ATR22_THRESHOLDX_CONF_AUTO_SUM_EN_ENUM
{
    BGT24ATR22_THRESHOLDX_CONF_AUTO_SUM_EN_DISABLES_THE_AUTOMATIC_CALCULATION_OF_THE_SUM_OF_THE_STRONGEST_TARGETS_BINS = 0,
    BGT24ATR22_THRESHOLDX_CONF_AUTO_SUM_EN_ENABLES_THE_AUTOMATIC_CALCULATION_OF_THE_SUM_OF_THE_STRONGEST_TARGETS_BINS = 1
};


/**
 * Registers that use this structure:
 *   THRESHOLD0_MANUAL,
 *   THRESHOLD1_MANUAL,
 *   THRESHOLD2_MANUAL,
 *   THRESHOLD3_MANUAL
 */
union BGT24ATR22_THRESHOLDX_MANUAL_REG
{
    uint16_t value;
    struct
    {
        uint16_t THRESHOLD : 13;
        uint16_t RSVD0 : 3;
    };
};


/**
 * Registers that use this structure:
 *   THRESHOLD0_ADAPTIVE,
 *   THRESHOLD1_ADAPTIVE,
 *   THRESHOLD2_ADAPTIVE,
 *   THRESHOLD3_ADAPTIVE
 */
union BGT24ATR22_THRESHOLDX_ADAPTIVE_REG
{
    uint16_t value;
    struct
    {
        uint16_t COEFF : 5;
        uint16_t RSVD0 : 3;
        uint16_t NUM_FRM : 3;
        uint16_t RSVD1 : 5;
    };
};

enum BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_ENUM
{
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_1_FRAME_USED_FOR_AVERAGING_ = 0,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_2_FRAMES_USED_FOR_AVERAGING_ = 1,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_4_FRAMES_USED_FOR_AVERAGING_ = 2,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_8_FRAMES_USED_FOR_AVERAGING_ = 3,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_16_FRAMES_USED_FOR_AVERAGING_ = 4,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_32_FRAMES_USED_FOR_AVERAGING_ = 5,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_64_FRAMES_USED_FOR_AVERAGING_ = 6,
    BGT24ATR22_THRESHOLDX_ADAPTIVE_NUM_FRM_128_FRAMES_USED_FOR_AVERAGING_ = 7
};


/**
 * Registers that use this structure:
 *   THRESHOLD0_RESULT,
 *   THRESHOLD1_RESULT,
 *   THRESHOLD2_RESULT,
 *   THRESHOLD3_RESULT
 */
union BGT24ATR22_THRESHOLDX_RESULT_REG
{
    uint16_t value;
    struct
    {
        uint16_t AUTO_SUM : 10;
        uint16_t RSVD0 : 6;
    };
};


/**
 * Registers that use this structure:
 *   MEM_FT,
 *   MEM_RAW,
 *   MEM_RAW2,
 *   MEM_SENS,
 *   MEM_TRG
 */
union BGT24ATR22_MEM_X_REG
{
    uint16_t value;
    struct
    {
        uint16_t OFFSET : 10;
        uint16_t RSVD0 : 6;
    };
};

/**
 * @}
 **/

/*
==============================================================================
   3. DEFINITIONS REGISTERS
==============================================================================
*/
/* ==================================== */
/**
 * Registers for module IO
 * \defgroup IO
 * @{
 **/

/** Trigger0 configuration register */
#define BGT24ATR22_TRIG0_CONF_REG_ADDR 0x0001u
#define BGT24ATR22_TRIG0_CONF_REG_RST  0x2421u

/** Trigger0 configuration register */
using BGT24ATR22_TRIG0_CONF_REG = BGT24ATR22_TRIGX_CONF_REG;

/** Trigger1 configuration register */
#define BGT24ATR22_TRIG1_CONF_REG_ADDR 0x0002u
#define BGT24ATR22_TRIG1_CONF_REG_RST  0x2d21u

/** Trigger1 configuration register */
using BGT24ATR22_TRIG1_CONF_REG = BGT24ATR22_TRIGX_CONF_REG;

/** Trigger2 configuration register */
#define BGT24ATR22_TRIG2_CONF_REG_ADDR 0x0003u
#define BGT24ATR22_TRIG2_CONF_REG_RST  0x3621u

/** Trigger2 configuration register */
using BGT24ATR22_TRIG2_CONF_REG = BGT24ATR22_TRIGX_CONF_REG;

/** Trigger3 configuration register */
#define BGT24ATR22_TRIG3_CONF_REG_ADDR 0x0004u
#define BGT24ATR22_TRIG3_CONF_REG_RST  0x3f21u

/** Trigger3 configuration register */
using BGT24ATR22_TRIG3_CONF_REG = BGT24ATR22_TRIGX_CONF_REG;

/** Interrupt status register */
#define BGT24ATR22_IR_STATUS_REG_ADDR 0x0010u
#define BGT24ATR22_IR_STATUS_REG_RST  0x0000u

/** Interrupt status register */
union BGT24ATR22_IR_STATUS_REG
{
    uint16_t value;
    struct
    {
        uint16_t STAT0 : 1;
        uint16_t STAT1 : 1;
        uint16_t STAT2 : 1;
        uint16_t STAT3 : 1;
        uint16_t STAT4 : 1;
        uint16_t STAT5 : 1;
        uint16_t STAT6 : 1;
        uint16_t STAT7 : 1;
        uint16_t STAT8 : 1;
        uint16_t STAT9 : 1;
        uint16_t STAT10 : 1;
        uint16_t STAT11 : 1;
        uint16_t STAT12 : 1;
        uint16_t STAT13 : 1;
        uint16_t STAT14 : 1;
        uint16_t STAT15 : 1;
    };
};

enum BGT24ATR22_IR_STATUS_STAT0_ENUM
{
    BGT24ATR22_IR_STATUS_STAT0_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT0_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT1_ENUM
{
    BGT24ATR22_IR_STATUS_STAT1_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT1_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT2_ENUM
{
    BGT24ATR22_IR_STATUS_STAT2_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT2_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT3_ENUM
{
    BGT24ATR22_IR_STATUS_STAT3_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT3_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT4_ENUM
{
    BGT24ATR22_IR_STATUS_STAT4_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT4_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT5_ENUM
{
    BGT24ATR22_IR_STATUS_STAT5_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT5_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT6_ENUM
{
    BGT24ATR22_IR_STATUS_STAT6_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT6_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT7_ENUM
{
    BGT24ATR22_IR_STATUS_STAT7_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT7_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT8_ENUM
{
    BGT24ATR22_IR_STATUS_STAT8_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT8_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT9_ENUM
{
    BGT24ATR22_IR_STATUS_STAT9_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT9_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT10_ENUM
{
    BGT24ATR22_IR_STATUS_STAT10_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT10_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT11_ENUM
{
    BGT24ATR22_IR_STATUS_STAT11_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT11_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT12_ENUM
{
    BGT24ATR22_IR_STATUS_STAT12_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT12_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT13_ENUM
{
    BGT24ATR22_IR_STATUS_STAT13_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT13_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT14_ENUM
{
    BGT24ATR22_IR_STATUS_STAT14_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT14_INTERRUPT_TRIGGERED = 1
};

enum BGT24ATR22_IR_STATUS_STAT15_ENUM
{
    BGT24ATR22_IR_STATUS_STAT15_INTERRUPT_NOT_TRIGGERED = 0,
    BGT24ATR22_IR_STATUS_STAT15_INTERRUPT_TRIGGERED = 1
};

/** Interrupt enable register */
#define BGT24ATR22_IR_EN_REG_ADDR 0x0011u
#define BGT24ATR22_IR_EN_REG_RST  0x0000u

/** Interrupt enable register */
union BGT24ATR22_IR_EN_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN0 : 1;
        uint16_t EN1 : 1;
        uint16_t EN2 : 1;
        uint16_t EN3 : 1;
        uint16_t EN4 : 1;
        uint16_t EN5 : 1;
        uint16_t EN6 : 1;
        uint16_t EN7 : 1;
        uint16_t EN8 : 1;
        uint16_t EN9 : 1;
        uint16_t EN10 : 1;
        uint16_t EN11 : 1;
        uint16_t EN12 : 1;
        uint16_t EN13 : 1;
        uint16_t EN14 : 1;
        uint16_t EN15 : 1;
    };
};

enum BGT24ATR22_IR_EN_EN0_ENUM
{
    BGT24ATR22_IR_EN_EN0_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN0_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN1_ENUM
{
    BGT24ATR22_IR_EN_EN1_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN1_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN2_ENUM
{
    BGT24ATR22_IR_EN_EN2_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN2_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN3_ENUM
{
    BGT24ATR22_IR_EN_EN3_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN3_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN4_ENUM
{
    BGT24ATR22_IR_EN_EN4_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN4_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN5_ENUM
{
    BGT24ATR22_IR_EN_EN5_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN5_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN6_ENUM
{
    BGT24ATR22_IR_EN_EN6_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN6_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN7_ENUM
{
    BGT24ATR22_IR_EN_EN7_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN7_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN8_ENUM
{
    BGT24ATR22_IR_EN_EN8_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN8_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN9_ENUM
{
    BGT24ATR22_IR_EN_EN9_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN9_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN10_ENUM
{
    BGT24ATR22_IR_EN_EN10_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN10_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN11_ENUM
{
    BGT24ATR22_IR_EN_EN11_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN11_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN12_ENUM
{
    BGT24ATR22_IR_EN_EN12_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN12_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN13_ENUM
{
    BGT24ATR22_IR_EN_EN13_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN13_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN14_ENUM
{
    BGT24ATR22_IR_EN_EN14_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN14_ENABLES_INTERRUPT = 1
};

enum BGT24ATR22_IR_EN_EN15_ENUM
{
    BGT24ATR22_IR_EN_EN15_DISABLES_INTERRUPT = 0,
    BGT24ATR22_IR_EN_EN15_ENABLES_INTERRUPT = 1
};

/** Interrupt clear register */
#define BGT24ATR22_IR_CLEAR_REG_ADDR 0x0012u
#define BGT24ATR22_IR_CLEAR_REG_RST  0x0000u

/** Interrupt clear register */
union BGT24ATR22_IR_CLEAR_REG
{
    uint16_t value;
    struct
    {
        uint16_t CLR0 : 1;
        uint16_t CLR1 : 1;
        uint16_t CLR2 : 1;
        uint16_t CLR3 : 1;
        uint16_t CLR4 : 1;
        uint16_t CLR5 : 1;
        uint16_t CLR6 : 1;
        uint16_t CLR7 : 1;
        uint16_t CLR8 : 1;
        uint16_t CLR9 : 1;
        uint16_t CLR10 : 1;
        uint16_t CLR11 : 1;
        uint16_t CLR12 : 1;
        uint16_t CLR13 : 1;
        uint16_t CLR14 : 1;
        uint16_t CLR15 : 1;
    };
};

enum BGT24ATR22_IR_CLEAR_CLR0_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR0_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR0_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR1_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR1_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR1_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR2_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR2_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR2_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR3_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR3_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR3_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR4_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR4_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR4_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR5_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR5_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR5_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR6_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR6_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR6_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR7_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR7_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR7_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR8_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR8_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR8_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR9_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR9_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR9_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR10_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR10_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR10_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR11_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR11_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR11_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR12_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR12_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR12_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR13_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR13_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR13_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR14_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR14_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR14_CLEARS_INTERRUPT_STATE = 1
};

enum BGT24ATR22_IR_CLEAR_CLR15_ENUM
{
    BGT24ATR22_IR_CLEAR_CLR15_KEEPS_INTERRUPT_STATE = 0,
    BGT24ATR22_IR_CLEAR_CLR15_CLEARS_INTERRUPT_STATE = 1
};

/** Interrupt router trigger map register */
#define BGT24ATR22_IR_TRIG_MAP_REG_ADDR 0x0013u
#define BGT24ATR22_IR_TRIG_MAP_REG_RST  0x0000u

/** Interrupt router trigger map register */
union BGT24ATR22_IR_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0_FOR_INTERRUPT_ROUTER = 0,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1_FOR_INTERRUPT_ROUTER = 1,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2_FOR_INTERRUPT_ROUTER = 2,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3_FOR_INTERRUPT_ROUTER = 3,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4_FOR_INTERRUPT_ROUTER = 4,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5_FOR_INTERRUPT_ROUTER = 5,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6_FOR_INTERRUPT_ROUTER = 6,
    BGT24ATR22_IR_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7_FOR_INTERRUPT_ROUTER = 7
};

enum BGT24ATR22_IR_TRIG_MAP_TRIG_EN_ENUM
{
    BGT24ATR22_IR_TRIG_MAP_TRIG_EN_DISABLES_INTERRUPT_TRIGGER_MAP = 0,
    BGT24ATR22_IR_TRIG_MAP_TRIG_EN_ENABLES_INTERRUPT_TRIGGER_MAP = 1
};

/** Clock configuration register */
#define BGT24ATR22_CLK_CONF_REG_ADDR 0x0020u
#define BGT24ATR22_CLK_CONF_REG_RST  0x0044u

/** Clock configuration register */
union BGT24ATR22_CLK_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t RSVD_1_0 : 2;
        uint16_t I2C_CLK_DIV : 2;
        uint16_t SYS_CLK_SEL : 1;
        uint16_t REF_CLK_SEL : 1;
        uint16_t REF_CLK_AUTO : 1;
        uint16_t SYS_CLK_TO_I2C : 1;
        uint16_t SYS_CLK_DIV : 4;
        uint16_t SYS_CLK_DIV_FLEX : 1;
        uint16_t RSVD_15_13 : 3;
    };
};

enum BGT24ATR22_CLK_CONF_I2C_CLK_DIV_ENUM
{
    BGT24ATR22_CLK_CONF_I2C_CLK_DIV_I2C_CLOCK_IS_EQUAL_TO_GLOBAL_CLOCK = 0,
    BGT24ATR22_CLK_CONF_I2C_CLK_DIV_DIVIDES_GLOBAL_CLOCK_BY_2_FOR_I2C_CLOCK = 1,
    BGT24ATR22_CLK_CONF_I2C_CLK_DIV_DIVIDES_GLOBAL_CLOCK_BY_3_FOR_I2C_CLOCK = 2,
    BGT24ATR22_CLK_CONF_I2C_CLK_DIV_DIVIDES_GLOBAL_CLOCK_BY_4_FOR_I2C_CLOCK = 3
};

enum BGT24ATR22_CLK_CONF_SYS_CLK_SEL_ENUM
{
    BGT24ATR22_CLK_CONF_SYS_CLK_SEL_REFERENCE_CLOCK = 0,
    BGT24ATR22_CLK_CONF_SYS_CLK_SEL_INTERNAL_RC_OSCILLATOR_CLOCK = 1
};

enum BGT24ATR22_CLK_CONF_REF_CLK_SEL_ENUM
{
    BGT24ATR22_CLK_CONF_REF_CLK_SEL_QUARTZ_CIRCUIT = 0,
    BGT24ATR22_CLK_CONF_REF_CLK_SEL_TRIG0_PIN = 1
};

enum BGT24ATR22_CLK_CONF_REF_CLK_AUTO_ENUM
{
    BGT24ATR22_CLK_CONF_REF_CLK_AUTO_MANUAL_SELECTION_OF_REFERENCE_CLOCK = 0,
    BGT24ATR22_CLK_CONF_REF_CLK_AUTO_AUTOMATIC_SELECTION_OF_REFERENCE_CLOCK = 1
};

/** XTAL oscillator clock configuration register */
#define BGT24ATR22_XOSC_CLK_CONF_REG_ADDR 0x0022u
#define BGT24ATR22_XOSC_CLK_CONF_REG_RST  0x0000u

/** XTAL oscillator clock configuration register */
union BGT24ATR22_XOSC_CLK_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t XOSC_MODE : 1;
        uint16_t XOSC_FILT_EN : 1;
        uint16_t XOSC_DC_DIS : 1;
        uint16_t XOSC_STABLE : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_XOSC_CLK_CONF_XOSC_MODE_ENUM
{
    BGT24ATR22_XOSC_CLK_CONF_XOSC_MODE_LOWER_AMPLITUDE_WITH_LOWER_POWER_CONSUMPTION_BUT_HIGHER_PHASE_NOISE = 0,
    BGT24ATR22_XOSC_CLK_CONF_XOSC_MODE_HIGHER_AMPLITUDE_WITH_HIGHER_POWER_CONSUMPTION_BUT_LOWER_PHASE_NOISE = 1
};

enum BGT24ATR22_XOSC_CLK_CONF_XOSC_FILT_EN_ENUM
{
    BGT24ATR22_XOSC_CLK_CONF_XOSC_FILT_EN_DISABLES_INTERNAL_FILTER_REQUIRED_FOR_LOW_POWER_BOOT_UP = 0,
    BGT24ATR22_XOSC_CLK_CONF_XOSC_FILT_EN_ENABLES_INTERNAL_FILTER_REQUIRED_FOR_BEST_PHASE_NOISE = 1
};

enum BGT24ATR22_XOSC_CLK_CONF_XOSC_DC_DIS_ENUM
{
    BGT24ATR22_XOSC_CLK_CONF_XOSC_DC_DIS_ACTIVATE_XTAL_DUTY_CYCLING = 0,
    BGT24ATR22_XOSC_CLK_CONF_XOSC_DC_DIS_DEACTIVATE_XTAL_DUTY_CYCLING_ALWAYS_ON = 1
};

enum BGT24ATR22_XOSC_CLK_CONF_XOSC_STABLE_ENUM
{
    BGT24ATR22_XOSC_CLK_CONF_XOSC_STABLE_XTAL_NOT_STABLE = 0,
    BGT24ATR22_XOSC_CLK_CONF_XOSC_STABLE_XTAL_STABLE = 1
};

/** RC clock configuration register */
#define BGT24ATR22_RC_CLK_CONF_REG_ADDR 0x0024u
#define BGT24ATR22_RC_CLK_CONF_REG_RST  0x0000u

/** RC clock configuration register */
union BGT24ATR22_RC_CLK_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t RC_COUNT : 1;
        uint16_t RSVD0 : 2;
        uint16_t TRIM_VAL : 5;
        uint16_t RSVD1 : 7;
    };
};

enum BGT24ATR22_RC_CLK_CONF_EN_ENUM
{
    BGT24ATR22_RC_CLK_CONF_EN_DISABLES_RC_OSCILLATOR = 0,
    BGT24ATR22_RC_CLK_CONF_EN_ENABLES_RC_OSCILLATOR = 1
};

enum BGT24ATR22_RC_CLK_CONF_TRIM_EXECUTE_ENUM
{
    BGT24ATR22_RC_CLK_CONF_TRIM_EXECUTE_NO_ACTION = 0,
    BGT24ATR22_RC_CLK_CONF_TRIM_EXECUTE_EXECUTES_FREQUENCY_TRIMMING_THIS_BIT_IS_AUTO_CLEARED_ = 1
};

/** RC clock trimming register */
#define BGT24ATR22_RC_T_TRIM_REG_ADDR 0x0025u
#define BGT24ATR22_RC_T_TRIM_REG_RST  0x0180u

/** RC clock trimming register */
union BGT24ATR22_RC_T_TRIM_REG
{
    uint16_t value;
    struct
    {
        uint16_t MUL : 16;
    };
};

/** RC clock trimming value register */
#define BGT24ATR22_RC_TRIM_VAL_REG_ADDR 0x0027u
#define BGT24ATR22_RC_TRIM_VAL_REG_RST  0x0000u

/** RC clock trimming value register */
union BGT24ATR22_RC_TRIM_VAL_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 16;
    };
};

/** IO - design for test register */
#define BGT24ATR22_TEST_REG_ADDR 0x00a0u
#define BGT24ATR22_TEST_REG_RST  0x0000u

/** IO - design for test register */
union BGT24ATR22_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t MODE : 3;
        uint16_t RSVD0 : 13;
    };
};

enum BGT24ATR22_TEST_MODE_ENUM
{
    BGT24ATR22_TEST_MODE_DISABLED_ = 0,
    BGT24ATR22_TEST_MODE_MBIST_MODE = 1,
    BGT24ATR22_TEST_MODE_SCAN_MODE_FE = 2,
    BGT24ATR22_TEST_MODE_SCAN_MODE_BE = 3,
    BGT24ATR22_TEST_MODE_VCO_TEST_MODE_ = 4
};


/* End module IO */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module I2C
 * \defgroup I2C
 * @{
 **/

/** I2C configuration register */
#define BGT24ATR22_I2C_CONF_REG_ADDR 0x010fu
#define BGT24ATR22_I2C_CONF_REG_RST  0x3333u

/** I2C configuration register */
union BGT24ATR22_I2C_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t SLAVE_ADDR : 7;
        uint16_t CLK_GATE : 1;
        uint16_t USER_ADDR : 7;
        uint16_t RUN_RES : 1;
    };
};

/* End module I2C */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module CHIP_ID
 * \defgroup CHIP_ID
 * @{
 **/

/** Chip type ID register */
#define BGT24ATR22_CHIP_TYPE_REG_ADDR 0x0200u
#define BGT24ATR22_CHIP_TYPE_REG_RST  0x0000u

/** Chip type ID register */
union BGT24ATR22_CHIP_TYPE_REG
{
    uint16_t value;
    struct
    {
        uint16_t TYPE : 8;
        uint16_t STEP : 2;
        uint16_t TECH : 2;
        uint16_t RSVD0 : 3;
        uint16_t PROD : 1;
    };
};

enum BGT24ATR22_CHIP_TYPE_STEP_ENUM
{
    BGT24ATR22_CHIP_TYPE_STEP_A_STEP = 0,
    BGT24ATR22_CHIP_TYPE_STEP_B_STEP = 1,
    BGT24ATR22_CHIP_TYPE_STEP_C_STEP = 2,
    BGT24ATR22_CHIP_TYPE_STEP_D_STEP = 3
};

enum BGT24ATR22_CHIP_TYPE_TECH_ENUM
{
    BGT24ATR22_CHIP_TYPE_TECH_INFINEON_B11HFC = 0,
    BGT24ATR22_CHIP_TYPE_TECH_GLOBALFOUNDRIES_B8XPE = 1,
    BGT24ATR22_CHIP_TYPE_TECH_RSVD2 = 2,
    BGT24ATR22_CHIP_TYPE_TECH_RSVD3 = 3
};

enum BGT24ATR22_CHIP_TYPE_PROD_ENUM
{
    BGT24ATR22_CHIP_TYPE_PROD_NON_PRODUCTIVE = 0,
    BGT24ATR22_CHIP_TYPE_PROD_PRODUCTIVE = 1
};

/** Chip ID0 register  */
#define BGT24ATR22_CHIP0_UID_REG_ADDR 0x0201u
#define BGT24ATR22_CHIP0_UID_REG_RST  0x0000u

/** Chip ID0 register  */
using BGT24ATR22_CHIP0_UID_REG = BGT24ATR22_CHIPX_UUID_REG;

/** Chip ID1 register  */
#define BGT24ATR22_CHIP1_UID_REG_ADDR 0x0202u
#define BGT24ATR22_CHIP1_UID_REG_RST  0x0000u

/** Chip ID1 register  */
using BGT24ATR22_CHIP1_UID_REG = BGT24ATR22_CHIPX_UUID_REG;

/** Chip ID2 register  */
#define BGT24ATR22_CHIP2_UID_REG_ADDR 0x0203u
#define BGT24ATR22_CHIP2_UID_REG_RST  0x0000u

/** Chip ID2 register  */
using BGT24ATR22_CHIP2_UID_REG = BGT24ATR22_CHIPX_UUID_REG;

/** Temperature calibration register  */
#define BGT24ATR22_TEMP_CAL_REG_ADDR 0x0204u
#define BGT24ATR22_TEMP_CAL_REG_RST  0x0000u

/** Temperature calibration register  */
using BGT24ATR22_TEMP_CAL_REG = BGT24ATR22_TEMP_CAL_REG;

/** Electrical fuse register */
#define BGT24ATR22_EFUSE_REG_ADDR 0x0210u
#define BGT24ATR22_EFUSE_REG_RST  0xc000u

/** Electrical fuse register */
union BGT24ATR22_EFUSE_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t SENSE : 1;
        uint16_t PRG : 1;
        uint16_t RSVD0 : 1;
        uint16_t SENSE_L : 1;
        uint16_t SENSE_H : 1;
        uint16_t RSVD1 : 8;
        uint16_t LOCKED : 1;
        uint16_t READY : 1;
    };
};

enum BGT24ATR22_EFUSE_EN_ENUM
{
    BGT24ATR22_EFUSE_EN_ENABLED = 0,
    BGT24ATR22_EFUSE_EN_DISABLED = 1
};

enum BGT24ATR22_EFUSE_SENSE_ENUM
{
    BGT24ATR22_EFUSE_SENSE_NO_EFFECT = 0,
    BGT24ATR22_EFUSE_SENSE_EXECUTES_EFUSE_READING_AND_CLEARS_THIS_BIT = 1
};

enum BGT24ATR22_EFUSE_PRG_ENUM
{
    BGT24ATR22_EFUSE_PRG_NO_EFFECT = 0,
    BGT24ATR22_EFUSE_PRG_EXECUTES_EFUSE_PROGRAMMING_AND_CLEARS_THIS_BIT = 1
};

enum BGT24ATR22_EFUSE_SENSE_L_ENUM
{
    BGT24ATR22_EFUSE_SENSE_L_DISABLED = 0,
    BGT24ATR22_EFUSE_SENSE_L_ENABLED = 1
};

enum BGT24ATR22_EFUSE_SENSE_H_ENUM
{
    BGT24ATR22_EFUSE_SENSE_H_DISABLED = 0,
    BGT24ATR22_EFUSE_SENSE_H_ENABLED = 1
};

enum BGT24ATR22_EFUSE_LOCKED_ENUM
{
    BGT24ATR22_EFUSE_LOCKED_EFUSE_NOT_PROGRAMMED = 0,
    BGT24ATR22_EFUSE_LOCKED_EFUSE_PROGRAMMED_AND_LOCKED = 1
};

enum BGT24ATR22_EFUSE_READY_ENUM
{
    BGT24ATR22_EFUSE_READY_NOT_READY = 0,
    BGT24ATR22_EFUSE_READY_READY = 1
};

/** Efuse program clock divider register */
#define BGT24ATR22_EFUSE_DIV_REG_ADDR 0x0211u
#define BGT24ATR22_EFUSE_DIV_REG_RST  0x4AFFu

/** Efuse program clock divider register */
union BGT24ATR22_EFUSE_DIV_REG
{
    uint16_t value;
    struct
    {
        uint16_t DIV : 16;
    };
};


/* End module CHIP_ID */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module SEQUENCER
 * \defgroup SEQUENCER
 * @{
 **/

/** Sequencer main configuration register */
#define BGT24ATR22_SEQ_MAIN_CONF_REG_ADDR 0x0300u
#define BGT24ATR22_SEQ_MAIN_CONF_REG_RST  0x0020u

/** Sequencer main configuration register */
union BGT24ATR22_SEQ_MAIN_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t SEQ_EXECUTE : 1;
        uint16_t SW_RST : 1;
        uint16_t RSVD0 : 1;
        uint16_t TRIG_MFM : 1;
        uint16_t LDO_MODE : 1;
        uint16_t ADC_CALIB : 1;
        uint16_t ENV_CHK : 1;
        uint16_t RSVD1 : 1;
        uint16_t NEXT_FRAME_CONF : 1;
        uint16_t RSVD2 : 2;
        uint16_t TRIG_EXT_EN : 1;
        uint16_t TRIG_MODE : 1;
        uint16_t TRIG_MAP : 3;
    };
};

enum BGT24ATR22_SEQ_MAIN_CONF_SEQ_EXECUTE_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_SEQ_EXECUTE_DO_NOT_RUN_THE_SEQUENCE_STOP_THE_CURRENT_SEQUENCE_AFTER_THE_CURRENT_FRAME = 0,
    BGT24ATR22_SEQ_MAIN_CONF_SEQ_EXECUTE_START_THE_SEQUENCE_OF_FRAMES_SHOWS_IF_SEQUENCE_IS_BEING_EXECUTED = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_SW_RST_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_SW_RST_NO_EFFECT = 0,
    BGT24ATR22_SEQ_MAIN_CONF_SW_RST_EXECUTES_A_SOFTWARE_RESET_AND_CLEARS_THIS_BIT = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_SEQ_RST_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_SEQ_RST_NO_EFFECT = 0,
    BGT24ATR22_SEQ_MAIN_CONF_SEQ_RST_EXECUTES_A_SEQUENCER_RESET_AND_CLEARS_THIS_BIT = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_TRIG_ACF_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_ACF_NO_EFFECT = 0,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_ACF_EXECUTES_A_SINGLE_AFC_MEASUREMENT_AND_CLEARS_THIS_BIT = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_LDO_MODE_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_LDO_MODE_HIGH_PERFORMANCE_MODE = 0,
    BGT24ATR22_SEQ_MAIN_CONF_LDO_MODE_STATE_MACHINE_CONTROLLED = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_ADC_CALIB_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_ADC_CALIB_ONLY_WHEN_STARTING_A_SEQUENCE_OF_FRAMES = 0,
    BGT24ATR22_SEQ_MAIN_CONF_ADC_CALIB_WHEN_STARTING_A_SEQUENCE_OF_FRAMES_AND_WHENEVER_A_FREQUENCY_MEASUREMENT_WITH_AFC_IS_TRIGGERED = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_ENV_CHK_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_ENV_CHK_DEACTIVATED = 0,
    BGT24ATR22_SEQ_MAIN_CONF_ENV_CHK_MEASUREMENT_BEFORE_EACH_ACTIVATION_OF_HF = 1,
    BGT24ATR22_SEQ_MAIN_CONF_ENV_CHK_RESERVED_2 = 2,
    BGT24ATR22_SEQ_MAIN_CONF_ENV_CHK_RESERVED_3 = 3
};

enum BGT24ATR22_SEQ_MAIN_CONF_NEXT_FRAME_CONF_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_NEXT_FRAME_CONF_FRAME_CONFIGURATION_0 = 0,
    BGT24ATR22_SEQ_MAIN_CONF_NEXT_FRAME_CONF_FRAME_CONFIGURATION_1 = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_TRIG_EXT_EN_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_EXT_EN_DISABLES_EXTERNAL_TRIGGER_USE_INTERNAL_TRIGGER_VIA_SEQ_EXECUTE = 0,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_EXT_EN_ENABLES_EXTERNAL_TRIGGER = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_TRIG_MODE_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MODE_EDGE_SEQUENCE_IS_STARTED_WITH_A_POSITIVE_EDGE_OF_A_TRIGGER_FOR_EXAMPLE_TRIGGERED_BY_A_SIGNAL_FROM_A_MICRO_CONTROLLER_ = 0,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MODE_LEVEL_SEQUENCE_IS_EXECUTED_AS_LONG_AS_TRIGGER_IS_HIGH_FOR_EXAMPLE_TRIGGERING_SEQUENCE_WHEN_THERE_IS_NO_LIGHT_ = 1
};

enum BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_ENUM
{
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_0 = 0,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_1 = 1,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_2 = 2,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_3 = 3,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_4 = 4,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_5 = 5,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_6 = 6,
    BGT24ATR22_SEQ_MAIN_CONF_TRIG_MAP_INPUT_TRIGGER_7 = 7
};

/** Frame counter register */
#define BGT24ATR22_FRAME_COUNTER_REG_ADDR 0x0301u
#define BGT24ATR22_FRAME_COUNTER_REG_RST  0x0000u

/** Frame counter register */
union BGT24ATR22_FRAME_COUNTER_REG
{
    uint16_t value;
    struct
    {
        uint16_t CNT : 10;
        uint16_t RSVD0 : 6;
    };
};

/** Frame repetition configuration register */
#define BGT24ATR22_FRAME_REP_CONF_REG_ADDR 0x0302u
#define BGT24ATR22_FRAME_REP_CONF_REG_RST  0x0000u

/** Frame repetition configuration register */
union BGT24ATR22_FRAME_REP_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 10;
        uint16_t RSVD0 : 6;
    };
};

/** Frame0 time register */
#define BGT24ATR22_FRAME0_TIME_REG_ADDR 0x0303u
#define BGT24ATR22_FRAME0_TIME_REG_RST  0x926du

/** Frame0 time register */
using BGT24ATR22_FRAME0_TIME_REG = BGT24ATR22_X_TIME_REG;

/** Frame0 list repetition register */
#define BGT24ATR22_FRAME0_LIST_REP_REG_ADDR 0x0304u
#define BGT24ATR22_FRAME0_LIST_REP_REG_RST  0x0040u

/** Frame0 list repetition register */
using BGT24ATR22_FRAME0_LIST_REP_REG = BGT24ATR22_FRAMEX_LIST_REP_REG;

/** Frame0 heating register */
#define BGT24ATR22_FRAME0_HEATING_REG_ADDR 0x0305u
#define BGT24ATR22_FRAME0_HEATING_REG_RST  0x0002u

/** Frame0 heating register */
using BGT24ATR22_FRAME0_HEATING_REG = BGT24ATR22_FRAMEX_HEATING_REG;

/** Frame0 external output IRQ trigger register */
#define BGT24ATR22_FRAME0_SEQ_TRIG_MAP_IRQ_REG_ADDR 0x0306u
#define BGT24ATR22_FRAME0_SEQ_TRIG_MAP_IRQ_REG_RST  0x0400u

/** Frame0 external output IRQ trigger register */
using BGT24ATR22_FRAME0_SEQ_TRIG_MAP_IRQ_REG = BGT24ATR22_FRAMEX_SEQ_TRIG_MAP_IRQ_REG;

/** Frame0 list entry0 register */
#define BGT24ATR22_FRAME0_LIST0_CONF_REG_ADDR 0x030bu
#define BGT24ATR22_FRAME0_LIST0_CONF_REG_RST  0x0001u

/** Frame0 list entry0 register */
using BGT24ATR22_FRAME0_LIST0_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame0 list entry1 register */
#define BGT24ATR22_FRAME0_LIST1_CONF_REG_ADDR 0x030cu
#define BGT24ATR22_FRAME0_LIST1_CONF_REG_RST  0x0000u

/** Frame0 list entry1 register */
using BGT24ATR22_FRAME0_LIST1_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame0 list entry2 register */
#define BGT24ATR22_FRAME0_LIST2_CONF_REG_ADDR 0x030du
#define BGT24ATR22_FRAME0_LIST2_CONF_REG_RST  0x0000u

/** Frame0 list entry2 register */
using BGT24ATR22_FRAME0_LIST2_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame0 list entry3 register */
#define BGT24ATR22_FRAME0_LIST3_CONF_REG_ADDR 0x030eu
#define BGT24ATR22_FRAME0_LIST3_CONF_REG_RST  0x0000u

/** Frame0 list entry3 register */
using BGT24ATR22_FRAME0_LIST3_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame1 time register */
#define BGT24ATR22_FRAME1_TIME_REG_ADDR 0x0313u
#define BGT24ATR22_FRAME1_TIME_REG_RST  0x926du

/** Frame1 time register */
using BGT24ATR22_FRAME1_TIME_REG = BGT24ATR22_X_TIME_REG;

/** Frame1 list repetition register */
#define BGT24ATR22_FRAME1_LIST_REP_REG_ADDR 0x0314u
#define BGT24ATR22_FRAME1_LIST_REP_REG_RST  0x0040u

/** Frame1 list repetition register */
using BGT24ATR22_FRAME1_LIST_REP_REG = BGT24ATR22_FRAMEX_LIST_REP_REG;

/** Frame1 heating register */
#define BGT24ATR22_FRAME1_HEATING_REG_ADDR 0x0315u
#define BGT24ATR22_FRAME1_HEATING_REG_RST  0x0002u

/** Frame1 heating register */
using BGT24ATR22_FRAME1_HEATING_REG = BGT24ATR22_FRAMEX_HEATING_REG;

/** Frame1 external output IRQ trigger register */
#define BGT24ATR22_FRAME1_SEQ_TRIG_MAP_IRQ_REG_ADDR 0x0316u
#define BGT24ATR22_FRAME1_SEQ_TRIG_MAP_IRQ_REG_RST  0x0400u

/** Frame1 external output IRQ trigger register */
using BGT24ATR22_FRAME1_SEQ_TRIG_MAP_IRQ_REG = BGT24ATR22_FRAMEX_SEQ_TRIG_MAP_IRQ_REG;

/** Frame1 list entry0 register */
#define BGT24ATR22_FRAME1_LIST0_CONF_REG_ADDR 0x031bu
#define BGT24ATR22_FRAME1_LIST0_CONF_REG_RST  0x0001u

/** Frame1 list entry0 register */
using BGT24ATR22_FRAME1_LIST0_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame1 list entry1 register */
#define BGT24ATR22_FRAME1_LIST1_CONF_REG_ADDR 0x031cu
#define BGT24ATR22_FRAME1_LIST1_CONF_REG_RST  0x0000u

/** Frame1 list entry1 register */
using BGT24ATR22_FRAME1_LIST1_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame1 list entry2 register */
#define BGT24ATR22_FRAME1_LIST2_CONF_REG_ADDR 0x031du
#define BGT24ATR22_FRAME1_LIST2_CONF_REG_RST  0x0000u

/** Frame1 list entry2 register */
using BGT24ATR22_FRAME1_LIST2_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Frame1 list entry3 register */
#define BGT24ATR22_FRAME1_LIST3_CONF_REG_ADDR 0x031eu
#define BGT24ATR22_FRAME1_LIST3_CONF_REG_RST  0x0000u

/** Frame1 list entry3 register */
using BGT24ATR22_FRAME1_LIST3_CONF_REG = BGT24ATR22_FRAMEX_LISTX_CONF_REG;

/** Pulse configuration0 PRT register */
#define BGT24ATR22_PC0_CONF_TIME_REG_ADDR 0x0383u
#define BGT24ATR22_PC0_CONF_TIME_REG_RST  0x9605u

/** Pulse configuration0 PRT register */
using BGT24ATR22_PC0_CONF_TIME_REG = BGT24ATR22_X_TIME_REG;

/** Pulse configuration1 PRT register */
#define BGT24ATR22_PC1_CONF_TIME_REG_ADDR 0x038bu
#define BGT24ATR22_PC1_CONF_TIME_REG_RST  0x9605u

/** Pulse configuration1 PRT register */
using BGT24ATR22_PC1_CONF_TIME_REG = BGT24ATR22_X_TIME_REG;

/** Pulse configuration2 PRT register */
#define BGT24ATR22_PC2_CONF_TIME_REG_ADDR 0x0393u
#define BGT24ATR22_PC2_CONF_TIME_REG_RST  0x9605u

/** Pulse configuration2 PRT register */
using BGT24ATR22_PC2_CONF_TIME_REG = BGT24ATR22_X_TIME_REG;

/** Pulse configuration3 PRT register */
#define BGT24ATR22_PC3_CONF_TIME_REG_ADDR 0x039bu
#define BGT24ATR22_PC3_CONF_TIME_REG_RST  0x9605u

/** Pulse configuration3 PRT register */
using BGT24ATR22_PC3_CONF_TIME_REG = BGT24ATR22_X_TIME_REG;

/** VCO boot register */
#define BGT24ATR22_T_BOOT_VCO_FS_REG_ADDR 0x03c3u
#define BGT24ATR22_T_BOOT_VCO_FS_REG_RST  0x0f00u

/** VCO boot register */
union BGT24ATR22_T_BOOT_VCO_FS_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 16;
    };
};

/** TX boot register */
#define BGT24ATR22_T_BOOT_TXCHAIN_REG_ADDR 0x03c4u
#define BGT24ATR22_T_BOOT_TXCHAIN_REG_RST  0x0028u

/** TX boot register */
using BGT24ATR22_T_BOOT_TXCHAIN_REG = BGT24ATR22_T_BOOT_RTXCHAIN_REG;

/** RX boot register */
#define BGT24ATR22_T_BOOT_RXCHAIN_REG_ADDR 0x03c5u
#define BGT24ATR22_T_BOOT_RXCHAIN_REG_RST  0x0032u

/** RX boot register */
using BGT24ATR22_T_BOOT_RXCHAIN_REG = BGT24ATR22_T_BOOT_RTXCHAIN_REG;

/** ADC boot register */
#define BGT24ATR22_T_BOOT_ADC_REG_ADDR 0x03c6u
#define BGT24ATR22_T_BOOT_ADC_REG_RST  0x029eu

/** ADC boot register */
union BGT24ATR22_T_BOOT_ADC_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 16;
    };
};

/** Bandgap boot register */
#define BGT24ATR22_T_BOOT_BANDGAP_REG_ADDR 0x03c7u
#define BGT24ATR22_T_BOOT_BANDGAP_REG_RST  0x1140u

/** Bandgap boot register */
union BGT24ATR22_T_BOOT_BANDGAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 16;
    };
};

/** Reference clock boot register */
#define BGT24ATR22_T_BOOT_REF_CLK_REG_ADDR 0x03c8u
#define BGT24ATR22_T_BOOT_REF_CLK_REG_RST  0x728eu

/** Reference clock boot register */
union BGT24ATR22_T_BOOT_REF_CLK_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 5;
        uint16_t MUL : 8;
        uint16_t EXP_BG_MULT : 3;
    };
};

/** LDO boot register */
#define BGT24ATR22_T_BOOT_EXT_LDO_REG_ADDR 0x03c9u
#define BGT24ATR22_T_BOOT_EXT_LDO_REG_RST  0x5dc7u

/** LDO boot register */
union BGT24ATR22_T_BOOT_EXT_LDO_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 3;
        uint16_t MUL : 13;
    };
};

/** AFC delay register */
#define BGT24ATR22_T_AFC_REG_ADDR    0x03cbu
#define BGT24ATR22_T_AFC_REG_RST     0x2585u
#define BGT24ATR22_T_AFC_DELAY_CONST 0x0009u

/** AFC delay register */
union BGT24ATR22_T_AFC_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 3;
        uint16_t MUL : 13;
    };
};

/** Sequencer trigger map active phase register */
#define BGT24ATR22_SEQ_TRIG_MAP_AP_REG_ADDR 0x03d2u
#define BGT24ATR22_SEQ_TRIG_MAP_AP_REG_RST  0x0000u

/** Sequencer trigger map active phase register */
union BGT24ATR22_SEQ_TRIG_MAP_AP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_EN_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_EN_DISABLES_TRIGGER = 0,
    BGT24ATR22_SEQ_TRIG_MAP_AP_TRIG_EN_ENABLES_TRIGGER = 1
};

/** Sequencer trigger map for external LDO register */
#define BGT24ATR22_SEQ_TRIG_MAP_LDO_REG_ADDR 0x03d3u
#define BGT24ATR22_SEQ_TRIG_MAP_LDO_REG_RST  0x0000u

/** Sequencer trigger map for external LDO register */
union BGT24ATR22_SEQ_TRIG_MAP_LDO_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_EN_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_EN_DISABLES_TRIGGER = 0,
    BGT24ATR22_SEQ_TRIG_MAP_LDO_TRIG_EN_ENABLES_TRIGGER = 1
};

/** Sequencer trigger map boot-up phase register */
#define BGT24ATR22_SEQ_TRIG_MAP_BT_REG_ADDR 0x03d4u
#define BGT24ATR22_SEQ_TRIG_MAP_BT_REG_RST  0x0000u

/** Sequencer trigger map boot-up phase register */
union BGT24ATR22_SEQ_TRIG_MAP_BT_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 3;
        uint16_t RSVD0 : 10;
    };
};

enum BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_ENUM
{
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_DEACTIVATES_THIS_TRIGGER = 0,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_VCO_BOOT_UP_PHASE = 1,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_TX_BOOT_UP_PHASE = 2,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_RX_BOOT_UP_PHASE = 3,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_ADC_BOOT_UP_PHASE = 4,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_BG_BOOT_UP_PHASE = 5,
    BGT24ATR22_SEQ_TRIG_MAP_BT_TRIG_SEL_TRIGGER_DURING_LDO_BOOT_UP_PHASE = 6
};

/** Sequencer overwrite register */
#define BGT24ATR22_SEQ_EN_OW_REG_ADDR 0x0400u
#define BGT24ATR22_SEQ_EN_OW_REG_RST  0x0060u

/** Sequencer overwrite register */
union BGT24ATR22_SEQ_EN_OW_REG
{
    uint16_t value;
    struct
    {
        uint16_t BG_OW : 1;
        uint16_t BG_OW_EN : 1;
        uint16_t INT_LDO_OW_DIS : 1;
        uint16_t INT_LDO_OW : 1;
        uint16_t INT_LDO_OW_PM : 1;
        uint16_t EXT_LDO_OW : 1;
        uint16_t EXT_LDO_OW_EN : 1;
        uint16_t RSVD0 : 9;
    };
};

enum BGT24ATR22_SEQ_EN_OW_BG_OW_ENUM
{
    BGT24ATR22_SEQ_EN_OW_BG_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_BANDGAP_SIGNAL = 0,
    BGT24ATR22_SEQ_EN_OW_BG_OW_SW_CONTROLLED_OVERWRITE_OF_BANDGAP_SIGNAL = 1
};

enum BGT24ATR22_SEQ_EN_OW_BG_OW_EN_ENUM
{
    BGT24ATR22_SEQ_EN_OW_BG_OW_EN_DISABLES_THE_BANDGAP_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_SEQ_EN_OW_BG_OW_EN_ENABLES_THE_BANDGAP_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_DIS_ENUM
{
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_DIS_ENABLES_THE_LDO_FOR_THE_DIGITAL_SUPPLY = 0,
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_DIS_DISABLES_THE_LDO_FOR_THE_DIGITAL_SUPPLY = 1
};

enum BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_ENUM
{
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_LDO_POWER_MODE = 0,
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_SW_CONTROLLED_OVERWRITE_OF_THE_LDO_POWER_MODE = 1
};

enum BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_PM_ENUM
{
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_PM_HIGH_PERFORMANCE_MODE_OF_THE_LDO_POWER_MODE_IN_OVERWRITE = 0,
    BGT24ATR22_SEQ_EN_OW_INT_LDO_OW_PM_LOW_POWER_MODE_OF_THE_LDO_POWER_MODE_IN_OVERWRITE = 1
};

enum BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_ENUM
{
    BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_EXTERNAL_LDO_SIGNAL = 0,
    BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_SW_CONTROLLED_OVERWRITE_OF_THE_EXTERNAL_LDO_SIGNAL = 1
};

enum BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_EN_ENUM
{
    BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_EN_DISABLES_THE_EXTERNAL_LDO_SIGNAL_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_SEQ_EN_OW_EXT_LDO_OW_EN_ENABLES_THE_EXTERNAL_LDO_SIGNAL_IN_OVERWRITE_MODE = 1
};


/* End module SEQUENCER */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module VCO
 * \defgroup VCO
 * @{
 **/

/** VCO disable delay register */
#define BGT24ATR22_VCO_T_RAMP_DN_REG_ADDR 0x1000u
#define BGT24ATR22_VCO_T_RAMP_DN_REG_RST  0x0009u

/** VCO disable delay register */
using BGT24ATR22_VCO_T_RAMP_DN_REG = BGT24ATR22_X_T_RAMP_DN_REG;

/** DAC enable delay register */
#define BGT24ATR22_VCO_T_DAC_REG_ADDR 0x1001u
#define BGT24ATR22_VCO_T_DAC_REG_RST  0x00c0u

/** DAC enable delay register */
union BGT24ATR22_VCO_T_DAC_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 10;
        uint16_t RSVD0 : 6;
    };
};

/** VCO trigger map register */
#define BGT24ATR22_VCO_TRIG_MAP_REG_ADDR 0x100fu
#define BGT24ATR22_VCO_TRIG_MAP_REG_RST  0x0000u

/** VCO trigger map register */
union BGT24ATR22_VCO_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 4;
        uint16_t RSVD0 : 9;
    };
};

enum BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_ENUM
{
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_NO_SIGNAL = 0,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_VCO_ENABLE = 1,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_LO_BUFFER_ENABLE = 2,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_DIVIDER_BUFFER_ENABLE = 3,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_DIVIDER_ENABLE = 4,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_DAC_ENABLE = 5,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_DAC_SAMPLE_SIGNAL_ = 6,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_VTUNE_DISCONNECT_SIGNAL_ = 7,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_COUNTER_BIAS_ENABLE = 8,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_COUNTER_CLOCK_ENABLE = 9,
    BGT24ATR22_VCO_TRIG_MAP_TRIG_SEL_COUNTER_RESET_NOT = 10
};

/** VCO DAC offset0 register */
#define BGT24ATR22_VCO_PC0_DAC_OFFSET_REG_ADDR 0x1010u
#define BGT24ATR22_VCO_PC0_DAC_OFFSET_REG_RST  0x0000u

/** VCO DAC offset0 register */
using BGT24ATR22_VCO_PC0_DAC_OFFSET_REG = BGT24ATR22_VCO_PCX_DAC_OFFSET_REG;

/** VCO DAC offset1 register */
#define BGT24ATR22_VCO_PC1_DAC_OFFSET_REG_ADDR 0x1011u
#define BGT24ATR22_VCO_PC1_DAC_OFFSET_REG_RST  0x0000u

/** VCO DAC offset1 register */
using BGT24ATR22_VCO_PC1_DAC_OFFSET_REG = BGT24ATR22_VCO_PCX_DAC_OFFSET_REG;

/** VCO DAC offset2 register */
#define BGT24ATR22_VCO_PC2_DAC_OFFSET_REG_ADDR 0x1012u
#define BGT24ATR22_VCO_PC2_DAC_OFFSET_REG_RST  0x0000u

/** VCO DAC offset2 register */
using BGT24ATR22_VCO_PC2_DAC_OFFSET_REG = BGT24ATR22_VCO_PCX_DAC_OFFSET_REG;

/** VCO DAC offset3 register */
#define BGT24ATR22_VCO_PC3_DAC_OFFSET_REG_ADDR 0x1013u
#define BGT24ATR22_VCO_PC3_DAC_OFFSET_REG_RST  0x0000u

/** VCO DAC offset3 register */
using BGT24ATR22_VCO_PC3_DAC_OFFSET_REG = BGT24ATR22_VCO_PCX_DAC_OFFSET_REG;

/** VCO DAC value register */
#define BGT24ATR22_VCO_DAC_VALUE_REG_ADDR 0x1031u
#define BGT24ATR22_VCO_DAC_VALUE_REG_RST  0x0200u

/** VCO DAC value register */
union BGT24ATR22_VCO_DAC_VALUE_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_DAC_CTRL : 10;
        uint16_t RSVD0 : 6;
    };
};

/** AFC configuration register */
#define BGT24ATR22_VCO_AFC_CONF_REG_ADDR 0x1032u
#define BGT24ATR22_VCO_AFC_CONF_REG_RST  0x010bu

/** AFC configuration register */
union BGT24ATR22_VCO_AFC_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t AFC_MODE : 2;
        uint16_t LO_CNT_DEL : 2;
        uint16_t AFC_FRM_TRIG : 8;
        uint16_t AFC_REP : 2;
        uint16_t RSVD0 : 2;
    };
};

enum BGT24ATR22_VCO_AFC_CONF_AFC_MODE_ENUM
{
    BGT24ATR22_VCO_AFC_CONF_AFC_MODE_AFC_DISABLED_ = 0,
    BGT24ATR22_VCO_AFC_CONF_AFC_MODE_AUTOMATIC_FREQUENCY_MEASUREMENT = 1,
    BGT24ATR22_VCO_AFC_CONF_AFC_MODE_AFC_ACTIVE_IN_TRACKING_MODE_WITHOUT_CALIBRATION_AT_START_UP = 2,
    BGT24ATR22_VCO_AFC_CONF_AFC_MODE_AFC_ACTIVE_IN_TRACKING_MODE_WITH_CALIBRATION_AT_START_UP = 3
};

enum BGT24ATR22_VCO_AFC_CONF_LO_CNT_DEL_ENUM
{
    BGT24ATR22_VCO_AFC_CONF_LO_CNT_DEL_1_CLOCK_CYCLE = 0,
    BGT24ATR22_VCO_AFC_CONF_LO_CNT_DEL_2_CLOCK_CYCLES = 1,
    BGT24ATR22_VCO_AFC_CONF_LO_CNT_DEL_4_CLOCK_CYCLES = 2,
    BGT24ATR22_VCO_AFC_CONF_LO_CNT_DEL_8_CLOCK_CYCLES = 3
};

enum BGT24ATR22_VCO_AFC_CONF_AFC_REP_ENUM
{
    BGT24ATR22_VCO_AFC_CONF_AFC_REP_1_FRAME_IN_A_ROW = 0,
    BGT24ATR22_VCO_AFC_CONF_AFC_REP_2_FRAMES_IN_A_ROW = 1,
    BGT24ATR22_VCO_AFC_CONF_AFC_REP_4_FRAMES_IN_A_ROW = 2,
    BGT24ATR22_VCO_AFC_CONF_AFC_REP_8_FRAMES_IN_A_ROW = 3
};

/** AFC time register */
#define BGT24ATR22_VCO_AFC_DURATION_REG_ADDR 0x1033u
#define BGT24ATR22_VCO_AFC_DURATION_REG_RST  0x0073u

/** AFC time register */
union BGT24ATR22_VCO_AFC_DURATION_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 16;
    };
};

/** ACF counter 0 register */
#define BGT24ATR22_VCO_AFC_CNT0_REG_ADDR 0x1034u
#define BGT24ATR22_VCO_AFC_CNT0_REG_RST  0x0000u

/** ACF counter 0 register */
union BGT24ATR22_VCO_AFC_CNT0_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_CNT : 16;
    };
};

/** ACF counter 1 register */
#define BGT24ATR22_VCO_AFC_CNT1_REG_ADDR 0x1035u
#define BGT24ATR22_VCO_AFC_CNT1_REG_RST  0x0000u

/** ACF counter 1 register */
union BGT24ATR22_VCO_AFC_CNT1_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_CNT : 8;
        uint16_t RSVD0 : 8;
    };
};

/** ACF reference 0 register */
#define BGT24ATR22_VCO_AFC_REF0_REG_ADDR 0x1036u
#define BGT24ATR22_VCO_AFC_REF0_REG_RST  0x2363u

/** ACF reference 0 register */
union BGT24ATR22_VCO_AFC_REF0_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_CNT_REF : 16;
    };
};

/** ACF reference 1 register */
#define BGT24ATR22_VCO_AFC_REF1_REG_ADDR 0x1037u
#define BGT24ATR22_VCO_AFC_REF1_REG_RST  0x0000u

/** ACF reference 1 register */
union BGT24ATR22_VCO_AFC_REF1_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_CNT_REF : 8;
        uint16_t RSVD0 : 8;
    };
};

/** ACF threshold 0 register */
#define BGT24ATR22_VCO_AFC_TH0_REG_ADDR 0x1038u
#define BGT24ATR22_VCO_AFC_TH0_REG_RST  0x0103u

/** ACF threshold 0 register */
using BGT24ATR22_VCO_AFC_TH0_REG = BGT24ATR22_VCO_AFC_THX_REG;

/** ACF threshold 1 register */
#define BGT24ATR22_VCO_AFC_TH1_REG_ADDR 0x1039u
#define BGT24ATR22_VCO_AFC_TH1_REG_RST  0x030au

/** ACF threshold 1 register */
using BGT24ATR22_VCO_AFC_TH1_REG = BGT24ATR22_VCO_AFC_THX_REG;

/** VCO test register 0 */
#define BGT24ATR22_VCO_TEST0_REG_ADDR 0x1050u
#define BGT24ATR22_VCO_TEST0_REG_RST  0x0000u

/** VCO test register 0 */
union BGT24ATR22_VCO_TEST0_REG
{
    uint16_t value;
    struct
    {
        uint16_t LO_BUF_OW : 1;
        uint16_t LO_BUF_OW_EN : 1;
        uint16_t LO_DAC_OW : 1;
        uint16_t LO_DAC_OW_EN : 1;
        uint16_t LO_VTUNE_CAP_OW : 1;
        uint16_t LO_VTUNE_CAP_OW_DIS : 1;
        uint16_t LO_DAC_SAMPLE_OW : 1;
        uint16_t LO_DAC_SAMPLE_OW_CON : 1;
        uint16_t LO_VCO_OW : 1;
        uint16_t LO_VCO_OW_EN : 1;
        uint16_t LO_DIV_1V5_OW : 1;
        uint16_t LO_DIV_1V5_OW_EN : 1;
        uint16_t LO_DIV_OW : 1;
        uint16_t LO_DIV_OW_EN : 1;
        uint16_t LO_DIV_BUF_OW : 1;
        uint16_t LO_DIV_BUF_OW_EN : 1;
    };
};

enum BGT24ATR22_VCO_TEST0_LO_BUF_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_BUF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_LO_BUFFER_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_BUF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_LO_BUFFER_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_BUF_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_BUF_OW_EN_DISABLES_THE_LO_BUFFER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_BUF_OW_EN_ENABLES_THE_LO_BUFFER_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DAC_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DAC_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_DAC_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DAC_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DAC_OW_EN_DISABLES_THE_DAC_ENABLE_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_DAC_OW_EN_ENABLES_THE_DAC_ENABLE_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VTUNE_DISCONNECT_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VTUNE_DISCONNECT_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_DIS_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_DIS_CONNECT_THE_EXTERNAL_CAPACITOR_FROM_VTUNE_PORT_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_VTUNE_CAP_OW_DIS_DISCONNECT_THE_EXTERNAL_CAPACITOR_FROM_VTUNE_PORT_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DAC_SAMPLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DAC_SAMPLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_CON_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_CON_DISCONNECT_THE_DAC_FROM_VTUNE_PORT_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_DAC_SAMPLE_OW_CON_CONNECT_THE_DAC_FROM_VTUNE_PORT_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_VCO_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_VCO_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VCO_ENABLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_VCO_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VCO_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_VCO_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_VCO_OW_EN_DISABLES_THE_VCO_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_VCO_OW_EN_ENABLES_THE_VCO_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_COUNTER_BIAS_ENABLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_SW_CONTROLLED_OVERWRITE_OF_THE_COUNTER_BIAS_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_EN_DISABLES_THE_COUNTER_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_1V5_OW_EN_ENABLES_THE_COUNTER_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DIVIDER_ENABLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DIVIDER_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_OW_EN_DISABLES_THE_DIVIDER_ENABLE_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_OW_EN_ENABLES_THE_DIVIDER_ENABLE_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DIVIDER_BUFFER_ENABLE_SIGNAL = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DIVIDER_BUFFER_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_EN_ENUM
{
    BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_EN_DISABLES_THE_DIVIDER_BUFFER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_VCO_TEST0_LO_DIV_BUF_OW_EN_ENABLES_THE_DIVIDER_BUFFER_IN_OVERWRITE_MODE = 1
};

/** VCO test register 1 */
#define BGT24ATR22_VCO_TEST1_REG_ADDR 0x1051u
#define BGT24ATR22_VCO_TEST1_REG_RST  0x0040u

/** VCO test register 1 */
union BGT24ATR22_VCO_TEST1_REG
{
    uint16_t value;
    struct
    {
        uint16_t TESTMODE_EN : 1;
        uint16_t LO_DIV_TESTMODE_EN : 1;
        uint16_t MEM_STORE : 1;
        uint16_t DAC_CTRL_MODE : 1;
        uint16_t VCO_DIV_DIG_EN : 3;
        uint16_t RSVD0 : 1;
        uint16_t TRIG_MAP : 3;
        uint16_t RSVD1 : 5;
    };
};

enum BGT24ATR22_VCO_TEST1_TESTMODE_EN_ENUM
{
    BGT24ATR22_VCO_TEST1_TESTMODE_EN_DISABLES_TEST_MODE = 0,
    BGT24ATR22_VCO_TEST1_TESTMODE_EN_ENABLES_TEST_MODE = 1
};

enum BGT24ATR22_VCO_TEST1_LO_DIV_TESTMODE_EN_ENUM
{
    BGT24ATR22_VCO_TEST1_LO_DIV_TESTMODE_EN_DISABLES_THE_1_5_GHZ_OUTPUT = 0,
    BGT24ATR22_VCO_TEST1_LO_DIV_TESTMODE_EN_ENABLES_THE_1_5_GHZ_OUTPUT = 1
};

enum BGT24ATR22_VCO_TEST1_MEM_STORE_ENUM
{
    BGT24ATR22_VCO_TEST1_MEM_STORE_DISABLES_THE_STORAGE_OF_THE_AFC_VALUE_IN_THE_MEMORY = 0,
    BGT24ATR22_VCO_TEST1_MEM_STORE_ENABLES_THE_STORAGE_OF_THE_AFC_VALUE_IN_THE_MEMORY = 1
};

enum BGT24ATR22_VCO_TEST1_DAC_CTRL_MODE_ENUM
{
    BGT24ATR22_VCO_TEST1_DAC_CTRL_MODE_DEACTIVATES_THE_DAC_DURING_ACTIVE_MODE = 0,
    BGT24ATR22_VCO_TEST1_DAC_CTRL_MODE_KEEPS_THE_DAC_ACTIVE_DURING_ACTIVE_MODE = 1
};

enum BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_ENUM
{
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_DEACTIVATE = 0,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_24_GHZ_16_32_46_9_MHZ = 1,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_2_23_4_MHZ = 2,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_4_11_7_MHZ = 3,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_8_5_9_MHZ = 4,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_2_2_9_MHZ = 5,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_2_1_46_MHZ = 6,
    BGT24ATR22_VCO_TEST1_VCO_DIV_DIG_EN_VCO_COUNTER_46_9_MHZ_2_732_KHZ = 7
};

enum BGT24ATR22_VCO_TEST1_TRIG_MAP_ENUM
{
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_0 = 0,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_1 = 1,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_2 = 2,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_3 = 3,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_4 = 4,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_5 = 5,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_6 = 6,
    BGT24ATR22_VCO_TEST1_TRIG_MAP_INPUT_TRIGGER_7 = 7
};


/* End module VCO */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module ADC
 * \defgroup ADC
 * @{
 **/

/** ADC global configuration register */
#define BGT24ATR22_ADC_GLOB_CONF_REG_ADDR 0x1800u
#define BGT24ATR22_ADC_GLOB_CONF_REG_RST  0x1000u

/** ADC global configuration register */
union BGT24ATR22_ADC_GLOB_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t RSVD0 : 10;
        uint16_t BG_CLK_DIV : 1;
        uint16_t OW_CALIB : 1;
        uint16_t BG_TC_TRIM : 3;
        uint16_t BG_CHOP_EN : 1;
    };
};

enum BGT24ATR22_ADC_GLOB_CONF_BG_CLK_DIV_ENUM
{
    BGT24ATR22_ADC_GLOB_CONF_BG_CLK_DIV_SYSTEM_CLOCK_DIVIDED_BY_4 = 0,
    BGT24ATR22_ADC_GLOB_CONF_BG_CLK_DIV_SYSTEM_CLOCK_DIVIDED_BY_2 = 1
};

enum BGT24ATR22_ADC_GLOB_CONF_OW_CALIB_ENUM
{
    BGT24ATR22_ADC_GLOB_CONF_OW_CALIB_CALIBRATION_IS_TRIGGERED_BY_THE_SEQUENCER = 0,
    BGT24ATR22_ADC_GLOB_CONF_OW_CALIB_CALIBRATION_IS_TRIGGERED_FOR_EACH_BOOT_UP_OF_THE_ADC_ = 1
};

enum BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_ENUM
{
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_206_V = 0,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_202_V = 1,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_198_V = 2,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_194_V = 3,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_222_V = 4,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_218_V = 5,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_214_V = 6,
    BGT24ATR22_ADC_GLOB_CONF_BG_TC_TRIM_1_210_V = 7
};

enum BGT24ATR22_ADC_GLOB_CONF_BG_CHOP_EN_ENUM
{
    BGT24ATR22_ADC_GLOB_CONF_BG_CHOP_EN_DISABLES_BANDGAP_CHOPPING = 0,
    BGT24ATR22_ADC_GLOB_CONF_BG_CHOP_EN_ENABLES_BANDGAP_CHOPPING = 1
};

/** ADC configuration register */
#define BGT24ATR22_ADC_CONF_REG_ADDR 0x1801u
#define BGT24ATR22_ADC_CONF_REG_RST  0x5c49u

/** ADC configuration register */
union BGT24ATR22_ADC_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t IQ_ADC_OVERS_CFG : 2;
        uint16_t IQ_ADC_TRACK_CFG : 2;
        uint16_t IQ_ADC_STC : 2;
        uint16_t IQ_ADC_MSB_CTRL : 1;
        uint16_t RSVD0 : 1;
        uint16_t SENSE_ADC_OVERS_CFG : 2;
        uint16_t SENSE_ADC_TRACK_CFG : 2;
        uint16_t SENSE_ADC_STC : 2;
        uint16_t SENSE_ADC_MSB_CTRL : 1;
        uint16_t ADC_TRIG : 1;
    };
};

enum BGT24ATR22_ADC_CONF_IQ_ADC_OVERS_CFG_ENUM
{
    BGT24ATR22_ADC_CONF_IQ_ADC_OVERS_CFG_NO_OVERSAMPLING_ = 0,
    BGT24ATR22_ADC_CONF_IQ_ADC_OVERS_CFG_OVERSAMPLING_X2 = 1,
    BGT24ATR22_ADC_CONF_IQ_ADC_OVERS_CFG_OVERSAMPLING_X4 = 2,
    BGT24ATR22_ADC_CONF_IQ_ADC_OVERS_CFG_OVERSAMPLING_X8 = 3
};

enum BGT24ATR22_ADC_CONF_IQ_ADC_TRACK_CFG_ENUM
{
    BGT24ATR22_ADC_CONF_IQ_ADC_TRACK_CFG_NO_SUB_CONVERSION = 0,
    BGT24ATR22_ADC_CONF_IQ_ADC_TRACK_CFG_1_SUB_CONVERSION = 1,
    BGT24ATR22_ADC_CONF_IQ_ADC_TRACK_CFG_3_SUB_CONVERSIONS = 2,
    BGT24ATR22_ADC_CONF_IQ_ADC_TRACK_CFG_7_SUB_CONVERSIONS = 3
};

enum BGT24ATR22_ADC_CONF_IQ_ADC_STC_ENUM
{
    BGT24ATR22_ADC_CONF_IQ_ADC_STC_4_CLOCK_CYCLES = 0,
    BGT24ATR22_ADC_CONF_IQ_ADC_STC_8_CLOCK_CYCLES = 1,
    BGT24ATR22_ADC_CONF_IQ_ADC_STC_16_CLOCK_CYCLES = 2,
    BGT24ATR22_ADC_CONF_IQ_ADC_STC_32_CLOCK_CYCLES = 3
};

enum BGT24ATR22_ADC_CONF_IQ_ADC_MSB_CTRL_ENUM
{
    BGT24ATR22_ADC_CONF_IQ_ADC_MSB_CTRL_SINGLE_MSB_DETECTION_TIME = 0,
    BGT24ATR22_ADC_CONF_IQ_ADC_MSB_CTRL_DOUBLE_MSB_DETECTION_TIME = 1
};

enum BGT24ATR22_ADC_CONF_SENSE_ADC_OVERS_CFG_ENUM
{
    BGT24ATR22_ADC_CONF_SENSE_ADC_OVERS_CFG_NO_OVERSAMPLING_ = 0,
    BGT24ATR22_ADC_CONF_SENSE_ADC_OVERS_CFG_OVERSAMPLING_X2 = 1,
    BGT24ATR22_ADC_CONF_SENSE_ADC_OVERS_CFG_OVERSAMPLING_X4 = 2,
    BGT24ATR22_ADC_CONF_SENSE_ADC_OVERS_CFG_OVERSAMPLING_X8 = 3
};

enum BGT24ATR22_ADC_CONF_SENSE_ADC_TRACK_CFG_ENUM
{
    BGT24ATR22_ADC_CONF_SENSE_ADC_TRACK_CFG_NO_SUB_CONVERSION = 0,
    BGT24ATR22_ADC_CONF_SENSE_ADC_TRACK_CFG_1_SUB_CONVERSION = 1,
    BGT24ATR22_ADC_CONF_SENSE_ADC_TRACK_CFG_3_SUB_CONVERSIONS = 2,
    BGT24ATR22_ADC_CONF_SENSE_ADC_TRACK_CFG_7_SUB_CONVERSIONS = 3
};

enum BGT24ATR22_ADC_CONF_SENSE_ADC_STC_ENUM
{
    BGT24ATR22_ADC_CONF_SENSE_ADC_STC_4_CLOCK_CYCLES = 0,
    BGT24ATR22_ADC_CONF_SENSE_ADC_STC_8_CLOCK_CYCLES = 1,
    BGT24ATR22_ADC_CONF_SENSE_ADC_STC_16_CLOCK_CYCLES = 2,
    BGT24ATR22_ADC_CONF_SENSE_ADC_STC_32_CLOCK_CYCLES = 3
};

enum BGT24ATR22_ADC_CONF_SENSE_ADC_MSB_CTRL_ENUM
{
    BGT24ATR22_ADC_CONF_SENSE_ADC_MSB_CTRL_SINGLE_MSB_DETECTION_TIME = 0,
    BGT24ATR22_ADC_CONF_SENSE_ADC_MSB_CTRL_DOUBLE_MSB_DETECTION_TIME = 1
};

enum BGT24ATR22_ADC_CONF_ADC_TRIG_ENUM
{
    BGT24ATR22_ADC_CONF_ADC_TRIG_NO_EFFECT = 0,
    BGT24ATR22_ADC_CONF_ADC_TRIG_EXECUTES_A_SINGLE_ADC_CONVERSION_AND_CLEARS_THIS_BIT = 1
};

/** Sample delay register */
#define BGT24ATR22_ADC_T_SAMPLE_REG_ADDR 0x1802u
#define BGT24ATR22_ADC_T_SAMPLE_REG_RST  0x0014u

/** Sample delay register */
union BGT24ATR22_ADC_T_SAMPLE_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 10;
        uint16_t RSVD0 : 6;
    };
};

/** Sensor delay register */
#define BGT24ATR22_ADC_T_SENSOR_REG_ADDR 0x1803u
#define BGT24ATR22_ADC_T_SENSOR_REG_RST  0x00a4u

/** Sensor delay register */
union BGT24ATR22_ADC_T_SENSOR_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 4;
        uint16_t MUL : 12;
    };
};

/** Sensor configuration register */
#define BGT24ATR22_ADC_SENSE_CONF_REG_ADDR 0x1804u
#define BGT24ATR22_ADC_SENSE_CONF_REG_RST  0x0000u

/** Sensor configuration register */
union BGT24ATR22_ADC_SENSE_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t CONV1_SEL : 3;
        uint16_t RSVD_3 : 1;
        uint16_t CONV2_SEL : 3;
        uint16_t RSVD_7 : 1;
        uint16_t CONV3_SEL : 3;
        uint16_t RSVD_15_11 : 5;
    };
};

enum BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_ENUM
{
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_NO_SENSOR = 0,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_POWER_DETECTOR_TX1 = 1,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_POWER_DETECTOR_TX2 = 2,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_POWER_DETECTOR_RX1 = 3,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_POWER_DETECTOR_RX2 = 4,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_TEMPERATURE_SENSOR = 5,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_0_6_X_VDD_VCO = 6,
    BGT24ATR22_ADC_SENSE_CONF_CONV1_SEL_ADC_REFERENCE = 7
};

enum BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_ENUM
{
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_NO_SENSOR = 0,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_POWER_DETECTOR_TX1 = 1,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_POWER_DETECTOR_TX2 = 2,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_POWER_DETECTOR_RX1 = 3,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_POWER_DETECTOR_RX2 = 4,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_TEMPERATURE_SENSOR = 5,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_0_6_X_VDD_VCO = 6,
    BGT24ATR22_ADC_SENSE_CONF_CONV2_SEL_ADC_REFERENCE = 7
};

enum BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_ENUM
{
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_NO_SENSOR = 0,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_POWER_DETECTOR_TX1 = 1,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_POWER_DETECTOR_TX2 = 2,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_POWER_DETECTOR_RX1 = 3,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_POWER_DETECTOR_RX2 = 4,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_TEMPERATURE_SENSOR = 5,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_0_6_X_VDD_VCO = 6,
    BGT24ATR22_ADC_SENSE_CONF_CONV3_SEL_ADC_REFERENCE = 7
};

/** Environmental check sensor 1 reference register */
#define BGT24ATR22_ADC_ENV_CHK_S1_REF_REG_ADDR 0x1810u
#define BGT24ATR22_ADC_ENV_CHK_S1_REF_REG_RST  0x0000u

/** Environmental check sensor 1 reference register */
union BGT24ATR22_ADC_ENV_CHK_S1_REF_REG
{
    uint16_t value;
    struct
    {
        uint16_t S1_VAL : 12;
        uint16_t RSVD0 : 4;
    };
};

/** Environmental check sensor 2 reference register */
#define BGT24ATR22_ADC_ENV_CHK_S2_REF_REG_ADDR 0x1811u
#define BGT24ATR22_ADC_ENV_CHK_S2_REF_REG_RST  0x0000u

/** Environmental check sensor 2 reference register */
union BGT24ATR22_ADC_ENV_CHK_S2_REF_REG
{
    uint16_t value;
    struct
    {
        uint16_t S2_VAL : 12;
        uint16_t RSVD0 : 4;
    };
};

/** Environmental check sensor 1 drift register */
#define BGT24ATR22_ADC_ENV_CHK_S1_DRIFT_REG_ADDR 0x1812u
#define BGT24ATR22_ADC_ENV_CHK_S1_DRIFT_REG_RST  0x0000u

/** Environmental check sensor 1 drift register */
union BGT24ATR22_ADC_ENV_CHK_S1_DRIFT_REG
{
    uint16_t value;
    struct
    {
        uint16_t S1_DRIFT : 10;
        uint16_t RSVD0 : 6;
    };
};

/** Environmental check sensor 2 drift register */
#define BGT24ATR22_ADC_ENV_CHK_S2_DRIFT_REG_ADDR 0x1813u
#define BGT24ATR22_ADC_ENV_CHK_S2_DRIFT_REG_RST  0x0000u

/** Environmental check sensor 2 drift register */
union BGT24ATR22_ADC_ENV_CHK_S2_DRIFT_REG
{
    uint16_t value;
    struct
    {
        uint16_t S2_DRIFT : 10;
        uint16_t RSVD0 : 6;
    };
};

/** ADC trigger map register */
#define BGT24ATR22_ADC_TRIG_MAP_REG_ADDR 0x1820u
#define BGT24ATR22_ADC_TRIG_MAP_REG_RST  0x0000u

/** ADC trigger map register */
union BGT24ATR22_ADC_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 4;
        uint16_t RSVD_7 : 1;
        uint16_t DFT_TRIG_MAP : 3;
        uint16_t DFT_TRIG_EN : 1;
        uint16_t DFT_ADC_MUX : 2;
        uint16_t RSVD_15_14 : 2;
    };
};

enum BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ENUM
{
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_NO_SIGNAL = 0,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_BANDGAP_CHOPPER_ENABLE = 1,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_BANDGAP_UP = 2,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_MSB_CONTROL = 3,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_DISABLE_STARTUP_CALIBRATION = 4,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_ENABLE = 5,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_MODULE_READY = 6,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_START = 7,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_BUSY = 8,
    BGT24ATR22_ADC_TRIG_MAP_TRIG_SEL_ADC_END_OF_CONVERSION = 9
};

enum BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_ENUM
{
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_EN_ENUM
{
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_EN_DISABLES_EXTERNAL_TRIGGER_FOR_ADC_TRIGGERING = 0,
    BGT24ATR22_ADC_TRIG_MAP_DFT_TRIG_EN_ENABLES_EXTERNAL_TRIGGER_FOR_ADC_TRIGGERING = 1
};

enum BGT24ATR22_ADC_TRIG_MAP_DFT_ADC_MUX_ENUM
{
    BGT24ATR22_ADC_TRIG_MAP_DFT_ADC_MUX_NO_CHANNEL_SELECTED = 0,
    BGT24ATR22_ADC_TRIG_MAP_DFT_ADC_MUX_I_CHANNEL = 1,
    BGT24ATR22_ADC_TRIG_MAP_DFT_ADC_MUX_Q_CHANNEL = 2,
    BGT24ATR22_ADC_TRIG_MAP_DFT_ADC_MUX_SENSOR_MULITPLEXER = 3
};

/** ADC test input register */
#define BGT24ATR22_ADC_TEST_IN_REG_ADDR 0x1830u
#define BGT24ATR22_ADC_TEST_IN_REG_RST  0x0000u

/** ADC test input register */
union BGT24ATR22_ADC_TEST_IN_REG
{
    uint16_t value;
    struct
    {
        uint16_t SEL : 3;
        uint16_t CAL_VAL : 6;
        uint16_t CAL_WRITE : 1;
        uint16_t CAL_DIS_OFF : 1;
        uint16_t CAL_DIS_LIN : 1;
        uint16_t SUCAL_RESET_DIS : 1;
        uint16_t DISCHARGE_CXXX : 1;
        uint16_t DISCHARGE_SHIFT : 2;
    };
};

enum BGT24ATR22_ADC_TEST_IN_SEL_ENUM
{
    BGT24ATR22_ADC_TEST_IN_SEL_OFFSET_CALIBRATION_VALUE_ADC_TEST_OUT_RESULT_5_0_CAL_RAM_0_ = 0,
    BGT24ATR22_ADC_TEST_IN_SEL_LINEARITY_CALIBRATION_VALUE_FOR_CAP_12_ADC_TEST_OUT_RESULT_5_0_CAL_RAM_1_ = 1,
    BGT24ATR22_ADC_TEST_IN_SEL_LINEARITY_CALIBRATION_VALUE_FOR_CAP_11_ADC_TEST_OUT_RESULT_5_0_CAL_RAM_2_ = 2,
    BGT24ATR22_ADC_TEST_IN_SEL_LINEARITY_CALIBRATION_VALUE_FOR_CAP_10_ADC_TEST_OUT_RESULT_5_0_CAL_RAM_3_ = 3,
    BGT24ATR22_ADC_TEST_IN_SEL_LAST_RAW_RESULT_ADC_TEST_OUT_RESULT_12_0_SAR_RAW_DIG = 4,
    BGT24ATR22_ADC_TEST_IN_SEL_LAST_TRACKING_RESULT_ADC_TEST_OUT_RESULT_4_0_LAST_TRACKING_RESULT = 5,
    BGT24ATR22_ADC_TEST_IN_SEL_LAST_RESULT_OF_DISCHARGE_COUNTER_BIST_ADC_TEST_OUT_RESULT_15_0_RESULT_OF_BIST_DISCHARGE = 6,
    BGT24ATR22_ADC_TEST_IN_SEL_NOT_VALID = 7
};

enum BGT24ATR22_ADC_TEST_IN_CAL_WRITE_ENUM
{
    BGT24ATR22_ADC_TEST_IN_CAL_WRITE_DISABLES_EXTERNAL_TRIGGER_FOR_ADC_TRIGGERING = 0,
    BGT24ATR22_ADC_TEST_IN_CAL_WRITE_ENABLES_EXTERNAL_TRIGGER_FOR_ADC_TRIGGERING = 1
};

enum BGT24ATR22_ADC_TEST_IN_CAL_DIS_OFF_ENUM
{
    BGT24ATR22_ADC_TEST_IN_CAL_DIS_OFF_ENABLED_OFFSET_CALIBRATION = 0,
    BGT24ATR22_ADC_TEST_IN_CAL_DIS_OFF_DISABLED_OFFSET_CALIBRATION = 1
};

enum BGT24ATR22_ADC_TEST_IN_CAL_DIS_LIN_ENUM
{
    BGT24ATR22_ADC_TEST_IN_CAL_DIS_LIN_ENABLED_LINEARITY_CALIBRATION = 0,
    BGT24ATR22_ADC_TEST_IN_CAL_DIS_LIN_DISABLED_LINEARITY_CALIBRATION = 1
};

enum BGT24ATR22_ADC_TEST_IN_SUCAL_RESET_DIS_ENUM
{
    BGT24ATR22_ADC_TEST_IN_SUCAL_RESET_DIS_ENABLED_RESETING = 0,
    BGT24ATR22_ADC_TEST_IN_SUCAL_RESET_DIS_DISABLED_RESETING = 1
};

enum BGT24ATR22_ADC_TEST_IN_DISCHARGE_CXXX_ENUM
{
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_CXXX_DISABLES_DISCHARGE_BIST = 0,
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_CXXX_ENABLES_DISCHARGE_BIST = 1
};

enum BGT24ATR22_ADC_TEST_IN_DISCHARGE_SHIFT_ENUM
{
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_SHIFT_SHIFT_BY_0 = 0,
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_SHIFT_SHIFT_BY_1 = 1,
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_SHIFT_SHIFT_BY_2 = 2,
    BGT24ATR22_ADC_TEST_IN_DISCHARGE_SHIFT_SHIFT_BY_3 = 3
};

/** ADC test output register */
#define BGT24ATR22_ADC_TEST0_OUT_REG_ADDR 0x1831u
#define BGT24ATR22_ADC_TEST0_OUT_REG_RST  0x0000u

/** ADC test output register */
union BGT24ATR22_ADC_TEST0_OUT_REG
{
    uint16_t value;
    struct
    {
        uint16_t RESULT : 16;
    };
};


/* End module ADC */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module TX
 * \defgroup TX
 * @{
 **/

/** TX bias delay register */
#define BGT24ATR22_TX_T_BIAS_REG_ADDR 0x2000u
#define BGT24ATR22_TX_T_BIAS_REG_RST  0x0001u

/** TX bias delay register */
using BGT24ATR22_TX_T_BIAS_REG = BGT24ATR22_X_T_BIAS_REG;

/** TX buffer delay register */
#define BGT24ATR22_TX_T_BUF_REG_ADDR 0x2001u
#define BGT24ATR22_TX_T_BUF_REG_RST  0x0001u

/** TX buffer delay register */
union BGT24ATR22_TX_T_BUF_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};

/** TX RF delay register */
#define BGT24ATR22_TX_T_RF_REG_ADDR 0x2002u
#define BGT24ATR22_TX_T_RF_REG_RST  0x0002u

/** TX RF delay register */
using BGT24ATR22_TX_T_RF_REG = BGT24ATR22_X_T_RF_REG;

/** TX disable delay register */
#define BGT24ATR22_TX_T_RAMP_DN_REG_ADDR 0x2003u
#define BGT24ATR22_TX_T_RAMP_DN_REG_RST  0x0008u

/** TX disable delay register */
using BGT24ATR22_TX_T_RAMP_DN_REG = BGT24ATR22_X_T_RAMP_DN_REG;

/** TX trigger map register */
#define BGT24ATR22_TX_TRIG_MAP_REG_ADDR 0x2010u
#define BGT24ATR22_TX_TRIG_MAP_REG_RST  0x0000u

/** TX trigger map register */
union BGT24ATR22_TX_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 4;
        uint16_t RSVD0 : 9;
    };
};

enum BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_TX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_ENUM
{
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_NONE = 0,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_LO_BUFFER_OF_TX_ENABLE = 1,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_DAC_BIASING_OFFSET_ENABLE = 2,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_1ST_STAGE_AMPLIFIER_BIASING_ENABLE = 3,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_2ND_STAGE_AMPLIFIER_BIASING_ENABLE = 4,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_DAC_ENABLE = 5,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_RF_OUTPUT_ENABLE = 6,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_POWERDETECTOR_ENABLE = 7,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX1_POWERDETECTOR_HIGH_GAIN = 8,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_1ST_STAGE_AMPLIFIER_BIASING_ENABLE = 9,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_2ND_STAGE_AMPLIFIER_BIASING_ENABLE = 10,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_DAC_ENABLE = 11,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_RF_OUTPUT_ENABLE = 12,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_POWERDETECTOR_ENABLE = 13,
    BGT24ATR22_TX_TRIG_MAP_TRIG_SEL_TX2_POWERDETECTOR_HIGH_GAIN = 14
};

/** TX1 pulse configuration0 register */
#define BGT24ATR22_TX1_PC0_CONF_REG_ADDR 0x2100u
#define BGT24ATR22_TX1_PC0_CONF_REG_RST  0x0067u

/** TX1 pulse configuration0 register */
using BGT24ATR22_TX1_PC0_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX1 pulse configuration1 register */
#define BGT24ATR22_TX1_PC1_CONF_REG_ADDR 0x2101u
#define BGT24ATR22_TX1_PC1_CONF_REG_RST  0x0066u

/** TX1 pulse configuration1 register */
using BGT24ATR22_TX1_PC1_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX1 pulse configuration2 register */
#define BGT24ATR22_TX1_PC2_CONF_REG_ADDR 0x2102u
#define BGT24ATR22_TX1_PC2_CONF_REG_RST  0x0066u

/** TX1 pulse configuration2 register */
using BGT24ATR22_TX1_PC2_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX1 pulse configuration3 register */
#define BGT24ATR22_TX1_PC3_CONF_REG_ADDR 0x2103u
#define BGT24ATR22_TX1_PC3_CONF_REG_RST  0x0066u

/** TX1 pulse configuration3 register */
using BGT24ATR22_TX1_PC3_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX2 pulse configuration0 register */
#define BGT24ATR22_TX2_PC0_CONF_REG_ADDR 0x2110u
#define BGT24ATR22_TX2_PC0_CONF_REG_RST  0x0067u

/** TX2 pulse configuration0 register */
using BGT24ATR22_TX2_PC0_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX2 pulse configuration1 register */
#define BGT24ATR22_TX2_PC1_CONF_REG_ADDR 0x2111u
#define BGT24ATR22_TX2_PC1_CONF_REG_RST  0x0066u

/** TX2 pulse configuration1 register */
using BGT24ATR22_TX2_PC1_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX2 pulse configuration2 register */
#define BGT24ATR22_TX2_PC2_CONF_REG_ADDR 0x2112u
#define BGT24ATR22_TX2_PC2_CONF_REG_RST  0x0066u

/** TX2 pulse configuration2 register */
using BGT24ATR22_TX2_PC2_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** TX2 pulse configuration3 register */
#define BGT24ATR22_TX2_PC3_CONF_REG_ADDR 0x2113u
#define BGT24ATR22_TX2_PC3_CONF_REG_RST  0x0066u

/** TX2 pulse configuration3 register */
using BGT24ATR22_TX2_PC3_CONF_REG = BGT24ATR22_TXX_PCX_CONF_REG;

/** Global TX configuration register */
#define BGT24ATR22_TX_CONF_REG_ADDR 0x2180u
#define BGT24ATR22_TX_CONF_REG_RST  0x0073u

/** Global TX configuration register */
union BGT24ATR22_TX_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t RAMP_CTRL : 2;
        uint16_t DAC_BIAS_OFFSET : 2;
        uint16_t DAC_BIAS_OFFSET_EN : 1;
        uint16_t PD0_HG : 1;
        uint16_t PD1_HG : 1;
        uint16_t RSVD0 : 9;
    };
};

enum BGT24ATR22_TX_CONF_RAMP_CTRL_ENUM
{
    BGT24ATR22_TX_CONF_RAMP_CTRL_FASTEST_SETTING_WHICH_REQUIRES_HIGHEST_BANDWIDTH = 0,
    BGT24ATR22_TX_CONF_RAMP_CTRL_FAST_SETTING_WHICH_REQUIRES_HIGH_BANDWIDTH = 1,
    BGT24ATR22_TX_CONF_RAMP_CTRL_SLOW_SETTING_WHICH_REQUIRES_LOW_BANDWIDTH = 2,
    BGT24ATR22_TX_CONF_RAMP_CTRL_SLOWEST_SETTING_WHICH_REQUIRES_LOWEST_BANDWIDTH = 3
};

enum BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_ENUM
{
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_15_UA = 0,
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_30_UA = 1,
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_45_UA = 2,
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_60_UA = 3
};

enum BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_EN_ENUM
{
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_EN_DISABLES_OFFSET_CURRENT_SOURCE = 0,
    BGT24ATR22_TX_CONF_DAC_BIAS_OFFSET_EN_ENABLES_OFFSET_CURRENT_SOURCE = 1
};

enum BGT24ATR22_TX_CONF_PD0_HG_ENUM
{
    BGT24ATR22_TX_CONF_PD0_HG_LOW_GAIN_SETTING = 0,
    BGT24ATR22_TX_CONF_PD0_HG_HIGH_GAIN_SETTING = 1
};

enum BGT24ATR22_TX_CONF_PD1_HG_ENUM
{
    BGT24ATR22_TX_CONF_PD1_HG_LOW_GAIN_SETTING = 0,
    BGT24ATR22_TX_CONF_PD1_HG_HIGH_GAIN_SETTING = 1
};

/** TX1 test register */
#define BGT24ATR22_TX1_TEST_REG_ADDR 0x2500u
#define BGT24ATR22_TX1_TEST_REG_RST  0x0010u

/** TX1 test register */
union BGT24ATR22_TX1_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t BUF_OW : 1;
        uint16_t BUF_OW_EN : 1;
        uint16_t DAC_OW : 1;
        uint16_t DAC_OW_EN : 1;
        uint16_t PD_OW : 1;
        uint16_t PD_OW_EN : 1;
        uint16_t VGA1_BIAS_OW : 1;
        uint16_t VGA1_BIAS_OW_EN : 1;
        uint16_t VGA2_BIAS_OW : 1;
        uint16_t VGA2_BIAS_OW_EN : 1;
        uint16_t RF_OW : 1;
        uint16_t RF_OW_EN : 1;
        uint16_t RSVD0 : 4;
    };
};

enum BGT24ATR22_TX1_TEST_BUF_OW_ENUM
{
    BGT24ATR22_TX1_TEST_BUF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_TX_BUFFER_SIGNAL = 0,
    BGT24ATR22_TX1_TEST_BUF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_TX_BUFFER_SIGNAL = 1
};

enum BGT24ATR22_TX1_TEST_BUF_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_BUF_OW_EN_DISABLES_THE_LO_BUFFER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_BUF_OW_EN_ENABLES_THE_LO_BUFFER_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX1_TEST_DAC_OW_ENUM
{
    BGT24ATR22_TX1_TEST_DAC_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 0,
    BGT24ATR22_TX1_TEST_DAC_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_TX1_TEST_DAC_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_DAC_OW_EN_DISABLES_THE_DAC_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_DAC_OW_EN_ENABLES_THE_DAC_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX1_TEST_PD_OW_ENUM
{
    BGT24ATR22_TX1_TEST_PD_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_POWER_DETECTOR_ENABLE_SIGNAL = 0,
    BGT24ATR22_TX1_TEST_PD_OW_SW_CONTROLLED_OVERWRITE_OF_THE_POWER_DETECTOR_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_TX1_TEST_PD_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_PD_OW_EN_DISABLES_THE_POWER_DETECTOR_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_PD_OW_EN_ENABLES_THE_POWER_DETECTOR_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_ENUM
{
    BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VGA1_BIAS_ENABLE = 0,
    BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VGA1_BIAS_ENABLE = 1
};

enum BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_EN_DISABLES_THE_VGA1_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_VGA1_BIAS_OW_EN_ENABLES_THE_VGA1_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_ENUM
{
    BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VGA2_BIAS_ENABLE = 0,
    BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VGA2_BIAS_ENABLE = 1
};

enum BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_EN_DISABLES_THE_VGA2_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_VGA2_BIAS_OW_EN_ENABLES_THE_VGA2_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX1_TEST_RF_OW_ENUM
{
    BGT24ATR22_TX1_TEST_RF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_RF_ENABLE = 0,
    BGT24ATR22_TX1_TEST_RF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_RF_ENABLE = 1
};

enum BGT24ATR22_TX1_TEST_RF_OW_EN_ENUM
{
    BGT24ATR22_TX1_TEST_RF_OW_EN_DISABLES_THE_RF_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX1_TEST_RF_OW_EN_ENABLES_THE_RF_IN_OVERWRITE_MODE = 1
};

/** TX2 test register */
#define BGT24ATR22_TX2_TEST_REG_ADDR 0x2501u
#define BGT24ATR22_TX2_TEST_REG_RST  0x0010u

/** TX2 test register */
union BGT24ATR22_TX2_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t RSVD0 : 2;
        uint16_t DAC_OW : 1;
        uint16_t DAC_OW_EN : 1;
        uint16_t PD_OW : 1;
        uint16_t PD_OW_EN : 1;
        uint16_t VGA1_BIAS_OW : 1;
        uint16_t VGA1_BIAS_OW_EN : 1;
        uint16_t VGA2_BIAS_OW : 1;
        uint16_t VGA2_BIAS_OW_EN : 1;
        uint16_t RF_OW : 1;
        uint16_t RF_OW_EN : 1;
        uint16_t RSVD1 : 4;
    };
};

enum BGT24ATR22_TX2_TEST_DAC_OW_ENUM
{
    BGT24ATR22_TX2_TEST_DAC_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 0,
    BGT24ATR22_TX2_TEST_DAC_OW_SW_CONTROLLED_OVERWRITE_OF_THE_DAC_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_TX2_TEST_DAC_OW_EN_ENUM
{
    BGT24ATR22_TX2_TEST_DAC_OW_EN_DISABLES_THE_DAC_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX2_TEST_DAC_OW_EN_ENABLES_THE_DAC_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX2_TEST_PD_OW_ENUM
{
    BGT24ATR22_TX2_TEST_PD_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_POWER_DETECTOR_ENABLE_SIGNAL = 0,
    BGT24ATR22_TX2_TEST_PD_OW_SW_CONTROLLED_OVERWRITE_OF_THE_POWER_DETECTOR_ENABLE_SIGNAL = 1
};

enum BGT24ATR22_TX2_TEST_PD_OW_EN_ENUM
{
    BGT24ATR22_TX2_TEST_PD_OW_EN_DISABLES_THE_POWER_DETECTOR_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX2_TEST_PD_OW_EN_ENABLES_THE_POWER_DETECTOR_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_ENUM
{
    BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VGA1_BIAS_ENABLE = 0,
    BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VGA1_BIAS_ENABLE = 1
};

enum BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_EN_ENUM
{
    BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_EN_DISABLES_THE_VGA1_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX2_TEST_VGA1_BIAS_OW_EN_ENABLES_THE_VGA1_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_ENUM
{
    BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_VGA2_BIAS_ENABLE = 0,
    BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_SW_CONTROLLED_OVERWRITE_OF_THE_VGA2_BIAS_ENABLE = 1
};

enum BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_EN_ENUM
{
    BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_EN_DISABLES_THE_VGA2_BIAS_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX2_TEST_VGA2_BIAS_OW_EN_ENABLES_THE_VGA2_BIAS_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_TX2_TEST_RF_OW_ENUM
{
    BGT24ATR22_TX2_TEST_RF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_RF_ENABLE = 0,
    BGT24ATR22_TX2_TEST_RF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_RF_ENABLE = 1
};

enum BGT24ATR22_TX2_TEST_RF_OW_EN_ENUM
{
    BGT24ATR22_TX2_TEST_RF_OW_EN_DISABLES_THE_RF_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_TX2_TEST_RF_OW_EN_ENABLES_THE_RF_IN_OVERWRITE_MODE = 1
};


/* End module TX */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module RX
 * \defgroup RX
 * @{
 **/

/** RX biasing delay register */
#define BGT24ATR22_RX_T_BIAS_REG_ADDR 0x2801u
#define BGT24ATR22_RX_T_BIAS_REG_RST  0x0004u

/** RX biasing delay register */
using BGT24ATR22_RX_T_BIAS_REG = BGT24ATR22_X_T_BIAS_REG;

/** RX RF delay register */
#define BGT24ATR22_RX_T_RF_REG_ADDR 0x2802u
#define BGT24ATR22_RX_T_RF_REG_RST  0x0006u

/** RX RF delay register */
using BGT24ATR22_RX_T_RF_REG = BGT24ATR22_X_T_RF_REG;

/** RX mixer delay register */
#define BGT24ATR22_RX_T_MIX_REG_ADDR 0x2803u
#define BGT24ATR22_RX_T_MIX_REG_RST  0x000au

/** RX mixer delay register */
union BGT24ATR22_RX_T_MIX_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};

/** RX1 pulse configuration0 register */
#define BGT24ATR22_RX1_PC0_CONF_REG_ADDR 0x2810u
#define BGT24ATR22_RX1_PC0_CONF_REG_RST  0x0001u

/** RX1 pulse configuration0 register */
using BGT24ATR22_RX1_PC0_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX1 pulse configuration1 register */
#define BGT24ATR22_RX1_PC1_CONF_REG_ADDR 0x2811u
#define BGT24ATR22_RX1_PC1_CONF_REG_RST  0x0000u

/** RX1 pulse configuration1 register */
using BGT24ATR22_RX1_PC1_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX1 pulse configuration2 register */
#define BGT24ATR22_RX1_PC2_CONF_REG_ADDR 0x2812u
#define BGT24ATR22_RX1_PC2_CONF_REG_RST  0x0000u

/** RX1 pulse configuration2 register */
using BGT24ATR22_RX1_PC2_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX1 pulse configuration3 register */
#define BGT24ATR22_RX1_PC3_CONF_REG_ADDR 0x2813u
#define BGT24ATR22_RX1_PC3_CONF_REG_RST  0x0000u

/** RX1 pulse configuration3 register */
using BGT24ATR22_RX1_PC3_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX2 pulse configuration0 register */
#define BGT24ATR22_RX2_PC0_CONF_REG_ADDR 0x2820u
#define BGT24ATR22_RX2_PC0_CONF_REG_RST  0x0001u

/** RX2 pulse configuration0 register */
using BGT24ATR22_RX2_PC0_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX2 pulse configuration1 register */
#define BGT24ATR22_RX2_PC1_CONF_REG_ADDR 0x2821u
#define BGT24ATR22_RX2_PC1_CONF_REG_RST  0x0000u

/** RX2 pulse configuration1 register */
using BGT24ATR22_RX2_PC1_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX2 pulse configuration2 register */
#define BGT24ATR22_RX2_PC2_CONF_REG_ADDR 0x2822u
#define BGT24ATR22_RX2_PC2_CONF_REG_RST  0x0000u

/** RX2 pulse configuration2 register */
using BGT24ATR22_RX2_PC2_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX2 pulse configuration3 register */
#define BGT24ATR22_RX2_PC3_CONF_REG_ADDR 0x2823u
#define BGT24ATR22_RX2_PC3_CONF_REG_RST  0x0000u

/** RX2 pulse configuration3 register */
using BGT24ATR22_RX2_PC3_CONF_REG = BGT24ATR22_RXX_PCX_CONF_REG;

/** RX trigger map register */
#define BGT24ATR22_RX_TRIG_MAP_REG_ADDR 0x2840u
#define BGT24ATR22_RX_TRIG_MAP_REG_RST  0x0000u

/** RX trigger map register */
union BGT24ATR22_RX_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 3;
        uint16_t RSVD0 : 10;
    };
};

enum BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_RX_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_ENUM
{
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_NONE = 0,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_RX_BUFFER_FOR_RX_ENABLE = 1,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_LNA1_BIASING_ENABLE = 2,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_LNA1_RF_OUTPUT_ENABLE = 3,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_LNA2_BIASING_ENABLE = 4,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_LNA2_RF_OUTPUT_ENABLE = 5,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_I_CHANNEL_MIXER_ENABLE = 6,
    BGT24ATR22_RX_TRIG_MAP_TRIG_SEL_Q_CHANNEL_MIXER_ENABLE = 7
};

/** RX1 LNA register */
#define BGT24ATR22_RX1_TEST_REG_ADDR 0x2880u
#define BGT24ATR22_RX1_TEST_REG_RST  0x0000u

/** RX1 LNA register */
using BGT24ATR22_RX1_TEST_REG = BGT24ATR22_RXX_TEST_REG;

/** RX2 LNA register */
#define BGT24ATR22_RX2_TEST_REG_ADDR 0x2881u
#define BGT24ATR22_RX2_TEST_REG_RST  0x0000u

/** RX2 LNA register */
using BGT24ATR22_RX2_TEST_REG = BGT24ATR22_RXX_TEST_REG;

/** RX mixer register */
#define BGT24ATR22_RX_MIX_TEST_REG_ADDR 0x2888u
#define BGT24ATR22_RX_MIX_TEST_REG_RST  0x0000u

/** RX mixer register */
union BGT24ATR22_RX_MIX_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t MIXI_OW : 1;
        uint16_t MIXI_OW_EN : 1;
        uint16_t MIXQ_OW : 1;
        uint16_t MIXQ_OW_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_RX_MIX_TEST_MIXI_OW_ENUM
{
    BGT24ATR22_RX_MIX_TEST_MIXI_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_I_CHANNEL_MIXER_ENABLE = 0,
    BGT24ATR22_RX_MIX_TEST_MIXI_OW_SW_CONTROLLED_OVERWRITE_OF_THE_I_CHANNEL_MIXER_ENABLE = 1
};

enum BGT24ATR22_RX_MIX_TEST_MIXI_OW_EN_ENUM
{
    BGT24ATR22_RX_MIX_TEST_MIXI_OW_EN_DISABLES_THE_I_CHANNEL_MIXER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RX_MIX_TEST_MIXI_OW_EN_ENABLES_THE_I_CHANNEL_MIXER_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RX_MIX_TEST_MIXQ_OW_ENUM
{
    BGT24ATR22_RX_MIX_TEST_MIXQ_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_Q_CHANNEL_MIXER_ENABLE = 0,
    BGT24ATR22_RX_MIX_TEST_MIXQ_OW_SW_CONTROLLED_OVERWRITE_OF_THE_Q_CHANNEL_MIXER_ENABLE = 1
};

enum BGT24ATR22_RX_MIX_TEST_MIXQ_OW_EN_ENUM
{
    BGT24ATR22_RX_MIX_TEST_MIXQ_OW_EN_DISABLES_THE_Q_CHANNEL_MIXER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RX_MIX_TEST_MIXQ_OW_EN_ENABLES_THE_Q_CHANNEL_MIXER_IN_OVERWRITE_MODE = 1
};

/** RX buffer register */
#define BGT24ATR22_RX_TEST_REG_ADDR 0x2890u
#define BGT24ATR22_RX_TEST_REG_RST  0x0000u

/** RX buffer register */
union BGT24ATR22_RX_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t BUF_OW : 1;
        uint16_t BUF_OW_EN : 1;
        uint16_t RSVD0 : 14;
    };
};

enum BGT24ATR22_RX_TEST_BUF_OW_ENUM
{
    BGT24ATR22_RX_TEST_BUF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_RX_BUFFER_ENABLE = 0,
    BGT24ATR22_RX_TEST_BUF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_RX_BUFFER_ENABLE = 1
};

enum BGT24ATR22_RX_TEST_BUF_OW_EN_ENUM
{
    BGT24ATR22_RX_TEST_BUF_OW_EN_DISABLES_THE_RX_BUFFER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RX_TEST_BUF_OW_EN_ENABLES_THE_RX_BUFFER_IN_OVERWRITE_MODE = 1
};

/** RX bite 0 register */
#define BGT24ATR22_RX_BITE0_REG_ADDR 0x2891u
#define BGT24ATR22_RX_BITE0_REG_RST  0x0304u

/** RX bite 0 register */
union BGT24ATR22_RX_BITE0_REG
{
    uint16_t value;
    struct
    {
        uint16_t EN : 1;
        uint16_t SWAP : 1;
        uint16_t MODE : 1;
        uint16_t STEP : 2;
        uint16_t AMP_DIV : 2;
        uint16_t DFT_MUX_CTRL : 4;
        uint16_t RSVD0 : 5;
    };
};

enum BGT24ATR22_RX_BITE0_EN_ENUM
{
    BGT24ATR22_RX_BITE0_EN_DISABLES_RX_BITE = 0,
    BGT24ATR22_RX_BITE0_EN_ENABLES_RX_BITE = 1
};

enum BGT24ATR22_RX_BITE0_SWAP_ENUM
{
    BGT24ATR22_RX_BITE0_SWAP_DISABLES_SWAPPING = 0,
    BGT24ATR22_RX_BITE0_SWAP_ENABLES_SWAPPING = 1
};

enum BGT24ATR22_RX_BITE0_MODE_ENUM
{
    BGT24ATR22_RX_BITE0_MODE_PHASE_CHANGE_TRIGGERED_BY_CHANGE_OF_PULSE_CONFIGURATION_IN_A_SEQUENCE = 0,
    BGT24ATR22_RX_BITE0_MODE_PHASE_CHANGE_TRIGGERED_BY_CLOCK_DIVIDER = 1
};

enum BGT24ATR22_RX_BITE0_STEP_ENUM
{
    BGT24ATR22_RX_BITE0_STEP_32_PHASE_STEPS = 0,
    BGT24ATR22_RX_BITE0_STEP_16_PHASE_STEPS = 1,
    BGT24ATR22_RX_BITE0_STEP_8_PHASE_STEPS = 2,
    BGT24ATR22_RX_BITE0_STEP_4_PHASE_STEPS = 3
};

enum BGT24ATR22_RX_BITE0_AMP_DIV_ENUM
{
    BGT24ATR22_RX_BITE0_AMP_DIV_FULL_SCALE = 0,
    BGT24ATR22_RX_BITE0_AMP_DIV_FULL_SCALE_2 = 1,
    BGT24ATR22_RX_BITE0_AMP_DIV_FULL_SCALE_4 = 2,
    BGT24ATR22_RX_BITE0_AMP_DIV_FULL_SCALE_8 = 3
};

enum BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ENUM
{
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_OFF_STATE_OF_MUX = 0,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_VREF_LP_2X_DFT_AO_GND_DFTX_AO_GND = 1,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_BANDGAP_VOLTAGE_BANDGAP_VOLTAGE_AFTER_BUFFER_DFT_AO_V_BG_DFTX_AO_VREF_BUF = 2,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_750MV_COMMON_MODE_VOLTAGE_3UA_BIASING_CURRENT_DFT_AO_V_CM_DFTX_AO_IB_3UA = 3,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ABB_AAF_DIFFERENTIAL_OUTPUT_VOLTAGE_I_DFT_AO_VOP_I_DFTX_AO_VON_I = 4,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ABB_AAF_DIFFERENTIAL_OUTPUT_VOLTAGE_Q_DFT_AO_VOP_Q_DFTX_AO_VON_Q = 5,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ABB_SINGLE_ENDED_OUTPUT_VOLTAGE_I_Q_DFT_AO_VSE_I_DFTX_AO_VSE_Q = 6,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_BIASING_VOLTAGE_OF_TX1_STAGE_1_2_DFT_AO_VB_TX11_DFTX_AO_VB_TX12 = 7,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_BIASING_VOLTAGE_OF_TX2_STAGE_1_2_DFT_AO_VB_TX21_DFTX_AO_VB_TX22 = 8,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_RX_RESERVED_9 = 9,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_RX_RESERVED_10 = 10,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ABB_SUPPLY_VOLTAGE_DIVIDED_VDD3V3_DFT_AO_VDDA_DFTX_AO_VDD_3V3 = 11,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_ADC_INPUT_AS_DEFINED_BY_ADC_MUX_USE_ADC_MUX_0_WHEN_USING_PINS_AS_INPUT_FOR_ADC = 12,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_MIXER_DIFFERENTIAL_OUTPUT_I_DFT_AO_MIXP_I_DFTX_AO_MIXN_I = 13,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_MIXER_DIFFERENTIAL_OUTPUT_Q_DFT_AO_MIXP_Q_DFTX_AO_MIXN_Q = 14,
    BGT24ATR22_RX_BITE0_DFT_MUX_CTRL_NOT_USED = 15
};

/** RX bite 1 register */
#define BGT24ATR22_RX_BITE1_REG_ADDR 0x2892u
#define BGT24ATR22_RX_BITE1_REG_RST  0x0190u

/** RX bite 1 register */
union BGT24ATR22_RX_BITE1_REG
{
    uint16_t value;
    struct
    {
        uint16_t CLK_DIV : 12;
        uint16_t RSVD0 : 4;
    };
};

/** ABB biasing delay register */
#define BGT24ATR22_RXABB_T_BIAS_REG_ADDR 0x2900u
#define BGT24ATR22_RXABB_T_BIAS_REG_RST  0x0019u

/** ABB biasing delay register */
using BGT24ATR22_RXABB_T_BIAS_REG = BGT24ATR22_X_T_BIAS_REG;

/** HF delay register */
#define BGT24ATR22_RXABB_HF_DELAY_REG_ADDR 0x2901u
#define BGT24ATR22_RXABB_HF_DELAY_REG_RST  0x000eu

/** HF delay register */
union BGT24ATR22_RXABB_HF_DELAY_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t RSVD0 : 8;
    };
};

/** HF on-time register */
#define BGT24ATR22_RXABB_HF_ON_T_REG_ADDR 0x2902u
#define BGT24ATR22_RXABB_HF_ON_T_REG_RST  0x0300u

/** HF on-time register */
union BGT24ATR22_RXABB_HF_ON_T_REG
{
    uint16_t value;
    struct
    {
        uint16_t EXP : 4;
        uint16_t MUL : 12;
    };
};

/** ABB pulse configuration0 register */
#define BGT24ATR22_RXABB_CONF_REG_ADDR 0x2910u
#define BGT24ATR22_RXABB_CONF_REG_RST  0x0001u

/** ABB pulse configuration0 register */
using BGT24ATR22_RXABB_CONF_REG = BGT24ATR22_RXABB_CONF_REG;

/** ABB0 test register */
#define BGT24ATR22_RXABB_TEST_REG_ADDR 0x2920u
#define BGT24ATR22_RXABB_TEST_REG_RST  0x0000u

/** ABB0 test register */
union BGT24ATR22_RXABB_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t DAC_OW : 1;
        uint16_t DAC_OW_EN : 1;
        uint16_t PGA_OW : 1;
        uint16_t PGA_OW_EN : 1;
        uint16_t AAF_OW : 1;
        uint16_t AAF_OW_EN : 1;
        uint16_t HOLD_OW : 1;
        uint16_t HOLD_OW_EN : 1;
        uint16_t STRT_SETTLE_OW : 1;
        uint16_t STRT_SETTLE_OW_EN : 1;
        uint16_t RSVD0 : 6;
    };
};

enum BGT24ATR22_RXABB_TEST_DAC_OW_ENUM
{
    BGT24ATR22_RXABB_TEST_DAC_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_OFFSET_COMPENSATION_DAC_ENABLE = 0,
    BGT24ATR22_RXABB_TEST_DAC_OW_SW_CONTROLLED_OVERWRITE_OF_THE_OFFSET_COMPENSATION_DAC_ENABLE = 1
};

enum BGT24ATR22_RXABB_TEST_DAC_OW_EN_ENUM
{
    BGT24ATR22_RXABB_TEST_DAC_OW_EN_DISABLES_THE_OFFSET_COMPENSATION_DAC_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXABB_TEST_DAC_OW_EN_ENABLES_THE_OFFSET_COMPENSATION_DAC_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RXABB_TEST_PGA_OW_ENUM
{
    BGT24ATR22_RXABB_TEST_PGA_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_ANALOG_BASE_BAND_AMPLIFIER_ENABLE = 0,
    BGT24ATR22_RXABB_TEST_PGA_OW_SW_CONTROLLED_OVERWRITE_OF_THE_ANALOG_BASE_BAND_AMPLIFIER_ENABLE = 1
};

enum BGT24ATR22_RXABB_TEST_PGA_OW_EN_ENUM
{
    BGT24ATR22_RXABB_TEST_PGA_OW_EN_DISABLES_THE_ANALOG_BASE_BAND_AMPLIFIER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXABB_TEST_PGA_OW_EN_ENABLES_THE_ANALOG_BASE_BAND_AMPLIFIER_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RXABB_TEST_AAF_OW_ENUM
{
    BGT24ATR22_RXABB_TEST_AAF_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_ANTI_ALIASING_FILTER = 0,
    BGT24ATR22_RXABB_TEST_AAF_OW_SW_CONTROLLED_OVERWRITE_OF_THE_ANTI_ALIASING_FILTER = 1
};

enum BGT24ATR22_RXABB_TEST_AAF_OW_EN_ENUM
{
    BGT24ATR22_RXABB_TEST_AAF_OW_EN_DISABLES_THE_ANTI_ALIASING_FILTER_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXABB_TEST_AAF_OW_EN_ENABLES_THE_ANTI_ALIASING_FILTER_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RXABB_TEST_HOLD_OW_ENUM
{
    BGT24ATR22_RXABB_TEST_HOLD_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_HOLD_SIGNAL_OF_THE_ABB = 0,
    BGT24ATR22_RXABB_TEST_HOLD_OW_SW_CONTROLLED_OVERWRITE_OF_THE_HOLD_SIGNAL_OF_THE_ABB = 1
};

enum BGT24ATR22_RXABB_TEST_HOLD_OW_EN_ENUM
{
    BGT24ATR22_RXABB_TEST_HOLD_OW_EN_SAMPLE_MODE_OF_THE_ABB_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXABB_TEST_HOLD_OW_EN_HOLD_MODE_OF_THE_ABB_IN_OVERWRITE_MODE = 1
};

enum BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_ENUM
{
    BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_FSM_CONTROLLED_NO_OVERWRITE_OF_THE_ENABLE_SIGNAL_OF_THE_SIGNAL_SETTLING_IN_THE_ABB = 0,
    BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_SW_CONTROLLED_OVERWRITE_OF_THE_ENABLE_SIGNAL_OF_THE_SIGNAL_SETTLING_IN_THE_ABB = 1
};

enum BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_EN_ENUM
{
    BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_EN_DISABLES_THE_SETTLING_IN_THE_ABB_IN_OVERWRITE_MODE = 0,
    BGT24ATR22_RXABB_TEST_STRT_SETTLE_OW_EN_ENABLES_THE_SETTLING_IN_THE_ABB_IN_OVERWRITE_MODE = 1
};

/** ABB trigger map register */
#define BGT24ATR22_RXABB_TRIG_MAP_REG_ADDR 0x2928u
#define BGT24ATR22_RXABB_TRIG_MAP_REG_RST  0x0000u

/** ABB trigger map register */
union BGT24ATR22_RXABB_TRIG_MAP_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_SEL : 3;
        uint16_t RSVD0 : 10;
    };
};

enum BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_ENUM
{
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_ENUM
{
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_NONE = 0,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_DAC_ENABLE = 1,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_PGA_ENABLE = 2,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_AAF_ENABLE = 3,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_HOLD_SIGNAL = 4,
    BGT24ATR22_RXABB_TRIG_MAP_TRIG_SEL_START_SETTLING_SIGNAL = 5
};


/* End module RX */
/**
 * @}
 */

/* ==================================== */
/**
 * Registers for module DRDP
 * \defgroup DRDP
 * @{
 **/

/** Imbalance compensation register */
#define BGT24ATR22_IMBALANCE_COMP_REG_ADDR 0x3000u
#define BGT24ATR22_IMBALANCE_COMP_REG_RST  0x0000u

/** Imbalance compensation register */
union BGT24ATR22_IMBALANCE_COMP_REG
{
    uint16_t value;
    struct
    {
        uint16_t VAL : 8;
        uint16_t EN : 1;
        uint16_t RSVD0 : 7;
    };
};

enum BGT24ATR22_IMBALANCE_COMP_EN_ENUM
{
    BGT24ATR22_IMBALANCE_COMP_EN_DISABLES_THE_IMBALANCE_COMPENSATION = 0,
    BGT24ATR22_IMBALANCE_COMP_EN_ENABLES_THE_IMBALANCE_COMPENSATION = 1
};

/** PC0 AGC configuration register */
#define BGT24ATR22_PC0_AGC_REG_ADDR 0x3005u
#define BGT24ATR22_PC0_AGC_REG_RST  0x0000u

/** PC1 AGC configuration register */
#define BGT24ATR22_PC1_AGC_REG_ADDR 0x3006u
#define BGT24ATR22_PC1_AGC_REG_RST  0x0000u

/** PC2 AGC configuration register */
#define BGT24ATR22_PC2_AGC_REG_ADDR 0x3007u
#define BGT24ATR22_PC2_AGC_REG_RST  0x0000u

/** PC3 AGC configuration register */
#define BGT24ATR22_PC3_AGC_REG_ADDR 0x3008u
#define BGT24ATR22_PC3_AGC_REG_RST  0x0000u

/** AGC minimum threshold register */
#define BGT24ATR22_AGC_TH_MIN_REG_ADDR 0x3002u
#define BGT24ATR22_AGC_TH_MIN_REG_RST  0x0200u

/** AGC minimum threshold register */
using BGT24ATR22_AGC_TH_MIN_REG = BGT24ATR22_AGC_TH_X_REG;

/** AGC maximum threshold register */
#define BGT24ATR22_AGC_TH_MAX_REG_ADDR 0x3003u
#define BGT24ATR22_AGC_TH_MAX_REG_RST  0x0e00u

/** AGC maximum threshold register */
using BGT24ATR22_AGC_TH_MAX_REG = BGT24ATR22_AGC_TH_X_REG;

/** AGC difference threshold register */
#define BGT24ATR22_AGC_TH_DIFF_REG_ADDR 0x3004u
#define BGT24ATR22_AGC_TH_DIFF_REG_RST  0x0600u

/** AGC difference threshold register */
using BGT24ATR22_AGC_TH_DIFF_REG = BGT24ATR22_AGC_TH_X_REG;

/** AOC configuration register */
#define BGT24ATR22_AOC_CONF_REG_ADDR 0x3080u
#define BGT24ATR22_AOC_CONF_REG_RST  0x00aau

/** AOC configuration register */
union BGT24ATR22_AOC_CONF_REG
{
    uint16_t value;
    struct
    {
        uint16_t MODE0 : 2;
        uint16_t MODE1 : 2;
        uint16_t MODE2 : 2;
        uint16_t MODE3 : 2;
        uint16_t RSVD0 : 8;
    };
};

enum BGT24ATR22_AOC_CONF_MODE0_ENUM
{
    BGT24ATR22_AOC_CONF_MODE0_USER_OFFSET_VALUE_IS_APPLIED_ = 0,
    BGT24ATR22_AOC_CONF_MODE0_USER_OFFSET_VALUE_IS_ONLY_TRACKED = 1,
    BGT24ATR22_AOC_CONF_MODE0_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_2 = 2,
    BGT24ATR22_AOC_CONF_MODE0_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_3 = 3
};

enum BGT24ATR22_AOC_CONF_MODE1_ENUM
{
    BGT24ATR22_AOC_CONF_MODE1_USER_OFFSET_VALUE_IS_APPLIED_ = 0,
    BGT24ATR22_AOC_CONF_MODE1_USER_OFFSET_VALUE_IS_ONLY_TRACKED = 1,
    BGT24ATR22_AOC_CONF_MODE1_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_2 = 2,
    BGT24ATR22_AOC_CONF_MODE1_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_3 = 3
};

enum BGT24ATR22_AOC_CONF_MODE2_ENUM
{
    BGT24ATR22_AOC_CONF_MODE2_USER_OFFSET_VALUE_IS_APPLIED_ = 0,
    BGT24ATR22_AOC_CONF_MODE2_USER_OFFSET_VALUE_IS_ONLY_TRACKED = 1,
    BGT24ATR22_AOC_CONF_MODE2_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_2 = 2,
    BGT24ATR22_AOC_CONF_MODE2_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_3 = 3
};

enum BGT24ATR22_AOC_CONF_MODE3_ENUM
{
    BGT24ATR22_AOC_CONF_MODE3_USER_OFFSET_VALUE_IS_APPLIED_ = 0,
    BGT24ATR22_AOC_CONF_MODE3_USER_OFFSET_VALUE_IS_ONLY_TRACKED = 1,
    BGT24ATR22_AOC_CONF_MODE3_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_2 = 2,
    BGT24ATR22_AOC_CONF_MODE3_USER_OFFSET_VALUE_IS_FULLY_HANDLED_BY_THE_FSM_3 = 3
};

/** RX I-mixer offset compensation value 0 register */
#define BGT24ATR22_AOC_PC0_OFFSET_I_REG_ADDR 0x3081u
#define BGT24ATR22_AOC_PC0_OFFSET_I_REG_RST  0x0000u

/** RX I-mixer offset compensation value 0 register */
using BGT24ATR22_AOC_PC0_OFFSET_I_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX Q-mixer offset compensation value 0 register */
#define BGT24ATR22_AOC_PC0_OFFSET_Q_REG_ADDR 0x3082u
#define BGT24ATR22_AOC_PC0_OFFSET_Q_REG_RST  0x0000u

/** RX Q-mixer offset compensation value 0 register */
using BGT24ATR22_AOC_PC0_OFFSET_Q_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX I-mixer offset compensation value 1 register */
#define BGT24ATR22_AOC_PC1_OFFSET_I_REG_ADDR 0x3083u
#define BGT24ATR22_AOC_PC1_OFFSET_I_REG_RST  0x0000u

/** RX I-mixer offset compensation value 1 register */
using BGT24ATR22_AOC_PC1_OFFSET_I_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX Q-mixer offset compensation value 1 register */
#define BGT24ATR22_AOC_PC1_OFFSET_Q_REG_ADDR 0x3084u
#define BGT24ATR22_AOC_PC1_OFFSET_Q_REG_RST  0x0000u

/** RX Q-mixer offset compensation value 1 register */
using BGT24ATR22_AOC_PC1_OFFSET_Q_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX I-mixer offset compensation value 2 register */
#define BGT24ATR22_AOC_PC2_OFFSET_I_REG_ADDR 0x3085u
#define BGT24ATR22_AOC_PC2_OFFSET_I_REG_RST  0x0000u

/** RX I-mixer offset compensation value 2 register */
using BGT24ATR22_AOC_PC2_OFFSET_I_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX Q-mixer offset compensation value 2 register */
#define BGT24ATR22_AOC_PC2_OFFSET_Q_REG_ADDR 0x3086u
#define BGT24ATR22_AOC_PC2_OFFSET_Q_REG_RST  0x0000u

/** RX Q-mixer offset compensation value 2 register */
using BGT24ATR22_AOC_PC2_OFFSET_Q_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX I-mixer offset compensation value 3 register */
#define BGT24ATR22_AOC_PC3_OFFSET_I_REG_ADDR 0x3087u
#define BGT24ATR22_AOC_PC3_OFFSET_I_REG_RST  0x0000u

/** RX I-mixer offset compensation value 3 register */
using BGT24ATR22_AOC_PC3_OFFSET_I_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** RX Q-mixer offset compensation value 3 register */
#define BGT24ATR22_AOC_PC3_OFFSET_Q_REG_ADDR 0x3088u
#define BGT24ATR22_AOC_PC3_OFFSET_Q_REG_RST  0x0000u

/** RX Q-mixer offset compensation value 3 register */
using BGT24ATR22_AOC_PC3_OFFSET_Q_REG = BGT24ATR22_AOC_PCX_OFFSET_IQ_REG;

/** AOC threshold register
 * Registers that use this structure:
 *   AOC_TH_0,
 *   AOC_TH_1
 */
union BGT24ATR22_AOC_TH_X_REG
{
    uint16_t value;
    struct
    {
        uint16_t THRESHOLD : 13;
        uint16_t RSVD0 : 3;
    };
};

/** AOC threshold 0 register */
#define BGT24ATR22_AOC_TH_0_REG_ADDR 0x3090u
#define BGT24ATR22_AOC_TH_0_REG_RST  0x0000u

/** AOC threshold 1 register */
#define BGT24ATR22_AOC_TH_1_REG_ADDR 0x3091u
#define BGT24ATR22_AOC_TH_1_REG_RST  0x0000u

/** AOC step register
 * Registers that use this structure:
 *   AOC_STP_0,
 *   AOC_STP_1
 */
union BGT24ATR22_AOC_STP_X_REG
{
    uint16_t value;
    struct
    {
        uint16_t DAC_STEP : 6;
        uint16_t RSVD0 : 10;
    };
};

/** AOC step 0 register */
#define BGT24ATR22_AOC_STP_0_REG_ADDR 0x3092u
#define BGT24ATR22_AOC_STP_0_REG_RST  0x0000u

/** AOC step 1 register */
#define BGT24ATR22_AOC_STP_1_REG_ADDR 0x3093u
#define BGT24ATR22_AOC_STP_1_REG_RST  0x0000u


/** Discrete Fourier Transform configuration register for PC0 */
#define BGT24ATR22_FT0_CONF_REG_ADDR 0x3100u
#define BGT24ATR22_FT0_CONF_REG_RST  0x008cu

/** Discrete Fourier Transform configuration register for PC0 */
using BGT24ATR22_FT0_CONF_REG = BGT24ATR22_FTX_CONF_REG;

/** Discrete Fourier Transform configuration register for PC1 */
#define BGT24ATR22_FT1_CONF_REG_ADDR 0x3101u
#define BGT24ATR22_FT1_CONF_REG_RST  0x008cu

/** Discrete Fourier Transform configuration register for PC1 */
using BGT24ATR22_FT1_CONF_REG = BGT24ATR22_FTX_CONF_REG;

/** Discrete Fourier Transform configuration register for PC2 */
#define BGT24ATR22_FT2_CONF_REG_ADDR 0x3102u
#define BGT24ATR22_FT2_CONF_REG_RST  0x008cu

/** Discrete Fourier Transform configuration register for PC2 */
using BGT24ATR22_FT2_CONF_REG = BGT24ATR22_FTX_CONF_REG;

/** Discrete Fourier Transform configuration register for PC3 */
#define BGT24ATR22_FT3_CONF_REG_ADDR 0x3103u
#define BGT24ATR22_FT3_CONF_REG_RST  0x008cu

/** Discrete Fourier Transform configuration register for PC3 */
using BGT24ATR22_FT3_CONF_REG = BGT24ATR22_FTX_CONF_REG;

/** Register for Fourier transform tests */
#define BGT24ATR22_FT_TEST_REG_ADDR 0x310fu
#define BGT24ATR22_FT_TEST_REG_RST  0x0000u

/** Register for Fourier transform tests */
union BGT24ATR22_FT_TEST_REG
{
    uint16_t value;
    struct
    {
        uint16_t MAN_TRIG : 1;
        uint16_t RSVD0 : 15;
    };
};

enum BGT24ATR22_FT_TEST_MAN_TRIG_ENUM
{
    BGT24ATR22_FT_TEST_MAN_TRIG_NO_ACTION = 0,
    BGT24ATR22_FT_TEST_MAN_TRIG_MANUAL_TRIGGERING_OF_COMPUTATION = 1
};

/** FT frequency exclude register 0 */
#define BGT24ATR22_FT0_EXCLUDE_REG_ADDR 0x3110u
#define BGT24ATR22_FT0_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 0 */
using BGT24ATR22_FT0_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 1 */
#define BGT24ATR22_FT1_EXCLUDE_REG_ADDR 0x3111u
#define BGT24ATR22_FT1_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 1 */
using BGT24ATR22_FT1_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 2 */
#define BGT24ATR22_FT2_EXCLUDE_REG_ADDR 0x3112u
#define BGT24ATR22_FT2_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 2 */
using BGT24ATR22_FT2_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 3 */
#define BGT24ATR22_FT3_EXCLUDE_REG_ADDR 0x3113u
#define BGT24ATR22_FT3_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 3 */
using BGT24ATR22_FT3_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 4 */
#define BGT24ATR22_FT4_EXCLUDE_REG_ADDR 0x3114u
#define BGT24ATR22_FT4_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 4 */
using BGT24ATR22_FT4_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 5 */
#define BGT24ATR22_FT5_EXCLUDE_REG_ADDR 0x3115u
#define BGT24ATR22_FT5_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 5 */
using BGT24ATR22_FT5_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 6 */
#define BGT24ATR22_FT6_EXCLUDE_REG_ADDR 0x3116u
#define BGT24ATR22_FT6_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 6 */
using BGT24ATR22_FT6_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** FT frequency exclude register 7 */
#define BGT24ATR22_FT7_EXCLUDE_REG_ADDR 0x3117u
#define BGT24ATR22_FT7_EXCLUDE_REG_RST  0xffffu

/** FT frequency exclude register 7 */
using BGT24ATR22_FT7_EXCLUDE_REG = BGT24ATR22_FTX_EXCLUDE_REG;

/** Target configuration register for PC0 */
#define BGT24ATR22_THRESHOLD0_CONF_REG_ADDR 0x3120u
#define BGT24ATR22_THRESHOLD0_CONF_REG_RST  0x0101u

/** Target configuration register for PC0 */
using BGT24ATR22_THRESHOLD0_CONF_REG = BGT24ATR22_THRESHOLDX_CONF_REG;

/** Manual threshold register for PC0 */
#define BGT24ATR22_THRESHOLD0_MANUAL_REG_ADDR 0x3121u
#define BGT24ATR22_THRESHOLD0_MANUAL_REG_RST  0x0190u

/** Manual threshold register for PC0 */
using BGT24ATR22_THRESHOLD0_MANUAL_REG = BGT24ATR22_THRESHOLDX_MANUAL_REG;

/** Adaptive threshold register for PC0 */
#define BGT24ATR22_THRESHOLD0_ADAPTIVE_REG_ADDR 0x3122u
#define BGT24ATR22_THRESHOLD0_ADAPTIVE_REG_RST  0x0000u

/** Adaptive threshold register for PC0 */
using BGT24ATR22_THRESHOLD0_ADAPTIVE_REG = BGT24ATR22_THRESHOLDX_ADAPTIVE_REG;

/** Result register for PC0 */
#define BGT24ATR22_THRESHOLD0_RESULT_REG_ADDR 0x3123u
#define BGT24ATR22_THRESHOLD0_RESULT_REG_RST  0x0000u

/** Result register for PC0 */
using BGT24ATR22_THRESHOLD0_RESULT_REG = BGT24ATR22_THRESHOLDX_RESULT_REG;

/** Target configuration register for PC1 */
#define BGT24ATR22_THRESHOLD1_CONF_REG_ADDR 0x3124u
#define BGT24ATR22_THRESHOLD1_CONF_REG_RST  0x0101u

/** Target configuration register for PC1 */
using BGT24ATR22_THRESHOLD1_CONF_REG = BGT24ATR22_THRESHOLDX_CONF_REG;

/** Manual threshold register for PC1 */
#define BGT24ATR22_THRESHOLD1_MANUAL_REG_ADDR 0x3125u
#define BGT24ATR22_THRESHOLD1_MANUAL_REG_RST  0x0190u

/** Manual threshold register for PC1 */
using BGT24ATR22_THRESHOLD1_MANUAL_REG = BGT24ATR22_THRESHOLDX_MANUAL_REG;

/** Adaptive threshold register for PC1 */
#define BGT24ATR22_THRESHOLD1_ADAPTIVE_REG_ADDR 0x3126u
#define BGT24ATR22_THRESHOLD1_ADAPTIVE_REG_RST  0x0000u

/** Adaptive threshold register for PC1 */
using BGT24ATR22_THRESHOLD1_ADAPTIVE_REG = BGT24ATR22_THRESHOLDX_ADAPTIVE_REG;

/** Result register for PC1 */
#define BGT24ATR22_THRESHOLD1_RESULT_REG_ADDR 0x3127u
#define BGT24ATR22_THRESHOLD1_RESULT_REG_RST  0x0000u

/** Result register for PC1 */
using BGT24ATR22_THRESHOLD1_RESULT_REG = BGT24ATR22_THRESHOLDX_RESULT_REG;

/** Target configuration register for PC2 */
#define BGT24ATR22_THRESHOLD2_CONF_REG_ADDR 0x3128u
#define BGT24ATR22_THRESHOLD2_CONF_REG_RST  0x0101u

/** Target configuration register for PC2 */
using BGT24ATR22_THRESHOLD2_CONF_REG = BGT24ATR22_THRESHOLDX_CONF_REG;

/** Manual threshold register for PC2 */
#define BGT24ATR22_THRESHOLD2_MANUAL_REG_ADDR 0x3129u
#define BGT24ATR22_THRESHOLD2_MANUAL_REG_RST  0x0190u

/** Manual threshold register for PC2 */
using BGT24ATR22_THRESHOLD2_MANUAL_REG = BGT24ATR22_THRESHOLDX_MANUAL_REG;

/** Adaptive threshold register for PC2 */
#define BGT24ATR22_THRESHOLD2_ADAPTIVE_REG_ADDR 0x312au
#define BGT24ATR22_THRESHOLD2_ADAPTIVE_REG_RST  0x0000u

/** Adaptive threshold register for PC2 */
using BGT24ATR22_THRESHOLD2_ADAPTIVE_REG = BGT24ATR22_THRESHOLDX_ADAPTIVE_REG;

/** Result register for PC2 */
#define BGT24ATR22_THRESHOLD2_RESULT_REG_ADDR 0x312bu
#define BGT24ATR22_THRESHOLD2_RESULT_REG_RST  0x0000u

/** Result register for PC2 */
using BGT24ATR22_THRESHOLD2_RESULT_REG = BGT24ATR22_THRESHOLDX_RESULT_REG;

/** Target configuration register for PC3 */
#define BGT24ATR22_THRESHOLD3_CONF_REG_ADDR 0x312cu
#define BGT24ATR22_THRESHOLD3_CONF_REG_RST  0x0101u

/** Target configuration register for PC3 */
using BGT24ATR22_THRESHOLD3_CONF_REG = BGT24ATR22_THRESHOLDX_CONF_REG;

/** Manual threshold register for PC3 */
#define BGT24ATR22_THRESHOLD3_MANUAL_REG_ADDR 0x312du
#define BGT24ATR22_THRESHOLD3_MANUAL_REG_RST  0x0190u

/** Manual threshold register for PC3 */
using BGT24ATR22_THRESHOLD3_MANUAL_REG = BGT24ATR22_THRESHOLDX_MANUAL_REG;

/** Adaptive threshold register for PC3 */
#define BGT24ATR22_THRESHOLD3_ADAPTIVE_REG_ADDR 0x312eu
#define BGT24ATR22_THRESHOLD3_ADAPTIVE_REG_RST  0x0000u

/** Adaptive threshold register for PC3 */
using BGT24ATR22_THRESHOLD3_ADAPTIVE_REG = BGT24ATR22_THRESHOLDX_ADAPTIVE_REG;

/** Result register for PC3 */
#define BGT24ATR22_THRESHOLD3_RESULT_REG_ADDR 0x312fu
#define BGT24ATR22_THRESHOLD3_RESULT_REG_RST  0x0000u

/** Result register for PC3 */
using BGT24ATR22_THRESHOLD3_RESULT_REG = BGT24ATR22_THRESHOLDX_RESULT_REG;

/** 1/f noise constant 0 register */
#define BGT24ATR22_DRDP_FNOISE0_CONST_REG_ADDR 0x3140u
#define BGT24ATR22_DRDP_FNOISE0_CONST_REG_RST  0x0000u

/** 1/f noise constant 0 register */
using BGT24ATR22_DRDP_FNOISE0_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 1 register */
#define BGT24ATR22_DRDP_FNOISE1_CONST_REG_ADDR 0x3141u
#define BGT24ATR22_DRDP_FNOISE1_CONST_REG_RST  0x0000u

/** 1/f noise constant 1 register */
using BGT24ATR22_DRDP_FNOISE1_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 2 register */
#define BGT24ATR22_DRDP_FNOISE2_CONST_REG_ADDR 0x3142u
#define BGT24ATR22_DRDP_FNOISE2_CONST_REG_RST  0x0000u

/** 1/f noise constant 2 register */
using BGT24ATR22_DRDP_FNOISE2_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 3 register */
#define BGT24ATR22_DRDP_FNOISE3_CONST_REG_ADDR 0x3143u
#define BGT24ATR22_DRDP_FNOISE3_CONST_REG_RST  0x0000u

/** 1/f noise constant 3 register */
using BGT24ATR22_DRDP_FNOISE3_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 4 register */
#define BGT24ATR22_DRDP_FNOISE4_CONST_REG_ADDR 0x3144u
#define BGT24ATR22_DRDP_FNOISE4_CONST_REG_RST  0x0000u

/** 1/f noise constant 4 register */
using BGT24ATR22_DRDP_FNOISE4_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 5 register */
#define BGT24ATR22_DRDP_FNOISE5_CONST_REG_ADDR 0x3145u
#define BGT24ATR22_DRDP_FNOISE5_CONST_REG_RST  0x0000u

/** 1/f noise constant 5 register */
using BGT24ATR22_DRDP_FNOISE5_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 6 register */
#define BGT24ATR22_DRDP_FNOISE6_CONST_REG_ADDR 0x3146u
#define BGT24ATR22_DRDP_FNOISE6_CONST_REG_RST  0x0000u

/** 1/f noise constant 6 register */
using BGT24ATR22_DRDP_FNOISE6_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** 1/f noise constant 7 register */
#define BGT24ATR22_DRDP_FNOISE7_CONST_REG_ADDR 0x3147u
#define BGT24ATR22_DRDP_FNOISE7_CONST_REG_RST  0x0000u

/** 1/f noise constant 7 register */
using BGT24ATR22_DRDP_FNOISE7_CONST_REG = BGT24ATR22_DRDP_FNOISEX_CONST_REG;

/** Memory raw data offset register */
#define BGT24ATR22_MEM_RAW_REG_ADDR 0x3150u
#define BGT24ATR22_MEM_RAW_REG_RST  0x0000u

/** Memory raw data offset register */
using BGT24ATR22_MEM_RAW_REG = BGT24ATR22_MEM_X_REG;

/** Memory raw data offset register 2 */
#define BGT24ATR22_MEM_RAW2_REG_ADDR 0x3151u
#define BGT24ATR22_MEM_RAW2_REG_RST  0x0000u

/** Memory raw data offset register 2 */
using BGT24ATR22_MEM_RAW2_REG = BGT24ATR22_MEM_X_REG;

/** Memory FT data offset register */
#define BGT24ATR22_MEM_FT_REG_ADDR 0x3152u
#define BGT24ATR22_MEM_FT_REG_RST  0x0100u

/** Memory FT data offset register */
using BGT24ATR22_MEM_FT_REG = BGT24ATR22_MEM_X_REG;

/** Memory target data offset register */
#define BGT24ATR22_MEM_TRG_REG_ADDR 0x3153u
#define BGT24ATR22_MEM_TRG_REG_RST  0x0200u

/** Memory target data offset register */
using BGT24ATR22_MEM_TRG_REG = BGT24ATR22_MEM_X_REG;

/** Memory sensor data offset register */
#define BGT24ATR22_MEM_SENS_REG_ADDR 0x3154u
#define BGT24ATR22_MEM_SENS_REG_RST  0x0220u

/** Memory sensor data offset register */
using BGT24ATR22_MEM_SENS_REG = BGT24ATR22_MEM_X_REG;

/** Target detection trigger map register */
#define BGT24ATR22_DRDP_TRIG_MAP_TRG_REG_ADDR 0x3180u
#define BGT24ATR22_DRDP_TRIG_MAP_TRG_REG_RST  0x0000u

/** Target detection trigger map register */
union BGT24ATR22_DRDP_TRIG_MAP_TRG_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_ENUM
{
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_EN_ENUM
{
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_EN_DISABLES_THE_TARGET_DETECTION_TRIGGER = 0,
    BGT24ATR22_DRDP_TRIG_MAP_TRG_TRIG_EN_ENABLES_THE_TARGET_DETECTION_TRIGGER = 1
};

/** Computation finished trigger map register */
#define BGT24ATR22_DRDP_TRIG_MAP_CF_REG_ADDR 0x3181u
#define BGT24ATR22_DRDP_TRIG_MAP_CF_REG_RST  0x0000u

/** Computation finished trigger map register */
union BGT24ATR22_DRDP_TRIG_MAP_CF_REG
{
    uint16_t value;
    struct
    {
        uint16_t TRIG_MAP : 3;
        uint16_t TRIG_EN : 1;
        uint16_t RSVD0 : 12;
    };
};

enum BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_ENUM
{
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_0 = 0,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_1 = 1,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_2 = 2,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_3 = 3,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_4 = 4,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_5 = 5,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_6 = 6,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_MAP_OUTPUT_TRIGGER_7 = 7
};

enum BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_EN_ENUM
{
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_EN_DISABLES_THE_TRIGGER_FOR_COMPUTATION_FINISHED = 0,
    BGT24ATR22_DRDP_TRIG_MAP_CF_TRIG_EN_ENABLES_THE_TRIGGER_FOR_COMPUTATION_FINISHED = 1
};

/** Interference handling 1 register */
#define BGT24ATR22_INTERF_1_REG_ADDR 0x31C0u
#define BGT24ATR22_INTERF_1_REG_RST  0x0000u

/** Interference handling 1 register */
union BGT24ATR22_INTERF_1_REG
{
    uint16_t value;
    struct
    {
        uint16_t RAND_FRAME : 4;
        uint16_t ZERO_FRAME : 4;
        uint16_t FRAMES_HIST : 2;
        uint16_t FRAMES_MIN : 2;
        uint16_t CLEAR_SEQ : 1;
        uint16_t EARLY : 1;
        uint16_t RSVD0 : 2;
    };
};

/** Interference handling 2 register */
#define BGT24ATR22_INTERF_2_REG_ADDR 0x31C1u
#define BGT24ATR22_INTERF_2_REG_RST  0x0000u

/** Interference handling 2 register */
union BGT24ATR22_INTERF_2_REG
{
    uint16_t value;
    struct
    {
        uint16_t SAMPLE_CNT : 8;
        uint16_t MR_TYPE : 2;
        uint16_t FD_TD : 1;
        uint16_t LEN_SEL : 1;
        uint16_t DET : 2;
        uint16_t ZCI_HIST : 2;
    };
};

/** Interference handling 3 register */
#define BGT24ATR22_INTERF_3_REG_ADDR 0x31C2u
#define BGT24ATR22_INTERF_3_REG_RST  0x0000u

/** Interference handling 3 register */
union BGT24ATR22_INTERF_3_REG
{
    uint16_t value;
    struct
    {
        uint16_t ZCI_TH : 8;
        uint16_t ZCI_INIT : 7;
        uint16_t ZCI_EN : 1;
    };
};

/** Window register 0 */
#define BGT24ATR22_WINDOW0_REG_ADDR 0x3200u
#define BGT24ATR22_WINDOW0_REG_RST  0x0000u

/** Window register 0 */
using BGT24ATR22_WINDOW0_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 1 */
#define BGT24ATR22_WINDOW1_REG_ADDR 0x3201u
#define BGT24ATR22_WINDOW1_REG_RST  0x0000u

/** Window register 1 */
using BGT24ATR22_WINDOW1_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 2 */
#define BGT24ATR22_WINDOW2_REG_ADDR 0x3202u
#define BGT24ATR22_WINDOW2_REG_RST  0x0000u

/** Window register 2 */
using BGT24ATR22_WINDOW2_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 3 */
#define BGT24ATR22_WINDOW3_REG_ADDR 0x3203u
#define BGT24ATR22_WINDOW3_REG_RST  0x0000u

/** Window register 3 */
using BGT24ATR22_WINDOW3_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 4 */
#define BGT24ATR22_WINDOW4_REG_ADDR 0x3204u
#define BGT24ATR22_WINDOW4_REG_RST  0x0000u

/** Window register 4 */
using BGT24ATR22_WINDOW4_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 5 */
#define BGT24ATR22_WINDOW5_REG_ADDR 0x3205u
#define BGT24ATR22_WINDOW5_REG_RST  0x0000u

/** Window register 5 */
using BGT24ATR22_WINDOW5_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 6 */
#define BGT24ATR22_WINDOW6_REG_ADDR 0x3206u
#define BGT24ATR22_WINDOW6_REG_RST  0x0000u

/** Window register 6 */
using BGT24ATR22_WINDOW6_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 7 */
#define BGT24ATR22_WINDOW7_REG_ADDR 0x3207u
#define BGT24ATR22_WINDOW7_REG_RST  0x0000u

/** Window register 7 */
using BGT24ATR22_WINDOW7_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 8 */
#define BGT24ATR22_WINDOW8_REG_ADDR 0x3208u
#define BGT24ATR22_WINDOW8_REG_RST  0x0000u

/** Window register 8 */
using BGT24ATR22_WINDOW8_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 9 */
#define BGT24ATR22_WINDOW9_REG_ADDR 0x3209u
#define BGT24ATR22_WINDOW9_REG_RST  0x0000u

/** Window register 9 */
using BGT24ATR22_WINDOW9_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 10 */
#define BGT24ATR22_WINDOW10_REG_ADDR 0x320au
#define BGT24ATR22_WINDOW10_REG_RST  0x0000u

/** Window register 10 */
using BGT24ATR22_WINDOW10_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 11 */
#define BGT24ATR22_WINDOW11_REG_ADDR 0x320bu
#define BGT24ATR22_WINDOW11_REG_RST  0x0000u

/** Window register 11 */
using BGT24ATR22_WINDOW11_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 12 */
#define BGT24ATR22_WINDOW12_REG_ADDR 0x320cu
#define BGT24ATR22_WINDOW12_REG_RST  0x0000u

/** Window register 12 */
using BGT24ATR22_WINDOW12_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 13 */
#define BGT24ATR22_WINDOW13_REG_ADDR 0x320du
#define BGT24ATR22_WINDOW13_REG_RST  0x0000u

/** Window register 13 */
using BGT24ATR22_WINDOW13_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 14 */
#define BGT24ATR22_WINDOW14_REG_ADDR 0x320eu
#define BGT24ATR22_WINDOW14_REG_RST  0x0000u

/** Window register 14 */
using BGT24ATR22_WINDOW14_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 15 */
#define BGT24ATR22_WINDOW15_REG_ADDR 0x320fu
#define BGT24ATR22_WINDOW15_REG_RST  0x0000u

/** Window register 15 */
using BGT24ATR22_WINDOW15_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 16 */
#define BGT24ATR22_WINDOW16_REG_ADDR 0x3210u
#define BGT24ATR22_WINDOW16_REG_RST  0x0000u

/** Window register 16 */
using BGT24ATR22_WINDOW16_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 17 */
#define BGT24ATR22_WINDOW17_REG_ADDR 0x3211u
#define BGT24ATR22_WINDOW17_REG_RST  0x0000u

/** Window register 17 */
using BGT24ATR22_WINDOW17_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 18 */
#define BGT24ATR22_WINDOW18_REG_ADDR 0x3212u
#define BGT24ATR22_WINDOW18_REG_RST  0x0000u

/** Window register 18 */
using BGT24ATR22_WINDOW18_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 19 */
#define BGT24ATR22_WINDOW19_REG_ADDR 0x3213u
#define BGT24ATR22_WINDOW19_REG_RST  0x0000u

/** Window register 19 */
using BGT24ATR22_WINDOW19_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 20 */
#define BGT24ATR22_WINDOW20_REG_ADDR 0x3214u
#define BGT24ATR22_WINDOW20_REG_RST  0x0000u

/** Window register 20 */
using BGT24ATR22_WINDOW20_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 21 */
#define BGT24ATR22_WINDOW21_REG_ADDR 0x3215u
#define BGT24ATR22_WINDOW21_REG_RST  0x0000u

/** Window register 21 */
using BGT24ATR22_WINDOW21_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 22 */
#define BGT24ATR22_WINDOW22_REG_ADDR 0x3216u
#define BGT24ATR22_WINDOW22_REG_RST  0x0000u

/** Window register 22 */
using BGT24ATR22_WINDOW22_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 23 */
#define BGT24ATR22_WINDOW23_REG_ADDR 0x3217u
#define BGT24ATR22_WINDOW23_REG_RST  0x0000u

/** Window register 23 */
using BGT24ATR22_WINDOW23_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 24 */
#define BGT24ATR22_WINDOW24_REG_ADDR 0x3218u
#define BGT24ATR22_WINDOW24_REG_RST  0x0000u

/** Window register 24 */
using BGT24ATR22_WINDOW24_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 25 */
#define BGT24ATR22_WINDOW25_REG_ADDR 0x3219u
#define BGT24ATR22_WINDOW25_REG_RST  0x0000u

/** Window register 25 */
using BGT24ATR22_WINDOW25_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 26 */
#define BGT24ATR22_WINDOW26_REG_ADDR 0x321au
#define BGT24ATR22_WINDOW26_REG_RST  0x0000u

/** Window register 26 */
using BGT24ATR22_WINDOW26_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 27 */
#define BGT24ATR22_WINDOW27_REG_ADDR 0x321bu
#define BGT24ATR22_WINDOW27_REG_RST  0x0000u

/** Window register 27 */
using BGT24ATR22_WINDOW27_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 28 */
#define BGT24ATR22_WINDOW28_REG_ADDR 0x321cu
#define BGT24ATR22_WINDOW28_REG_RST  0x0000u

/** Window register 28 */
using BGT24ATR22_WINDOW28_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 29 */
#define BGT24ATR22_WINDOW29_REG_ADDR 0x321du
#define BGT24ATR22_WINDOW29_REG_RST  0x0000u

/** Window register 29 */
using BGT24ATR22_WINDOW29_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 30 */
#define BGT24ATR22_WINDOW30_REG_ADDR 0x321eu
#define BGT24ATR22_WINDOW30_REG_RST  0x0000u

/** Window register 30 */
using BGT24ATR22_WINDOW30_REG = BGT24ATR22_WINDOWX_REG;

/** Window register 31 */
#define BGT24ATR22_WINDOW31_REG_ADDR 0x321fu
#define BGT24ATR22_WINDOW31_REG_RST  0x0000u

/** Window register 31 */
using BGT24ATR22_WINDOW31_REG = BGT24ATR22_WINDOWX_REG;

/** Memory BIST register */
#define BGT24ATR22_MBIST_REG_ADDR 0x3300u
#define BGT24ATR22_MBIST_REG_RST  0x0000u

/** Memory BIST register */
union BGT24ATR22_MBIST_REG
{
    uint16_t value;
    struct
    {
        uint16_t ALG0 : 1;
        uint16_t ALG1 : 1;
        uint16_t ALG2 : 1;
        uint16_t ALG3 : 1;
        uint16_t RSVD0 : 1;
        uint16_t DBG : 1;
        uint16_t CTRL : 1;
        uint16_t RSVD1 : 1;
        uint16_t FAIL : 1;
        uint16_t DONE : 1;
        uint16_t RSVD2 : 6;
    };
};

enum BGT24ATR22_MBIST_ALG0_ENUM
{
    BGT24ATR22_MBIST_ALG0_ENABLES_THE_MBIST_ALGORITHM_0 = 0,
    BGT24ATR22_MBIST_ALG0_DISABLES_THE_MBIST_ALGORITHM_0 = 1
};

enum BGT24ATR22_MBIST_ALG1_ENUM
{
    BGT24ATR22_MBIST_ALG1_ENABLES_THE_MBIST_ALGORITHM_1 = 0,
    BGT24ATR22_MBIST_ALG1_DISABLES_THE_MBIST_ALGORITHM_1 = 1
};

enum BGT24ATR22_MBIST_ALG2_ENUM
{
    BGT24ATR22_MBIST_ALG2_ENABLES_THE_MBIST_ALGORITHM_2 = 0,
    BGT24ATR22_MBIST_ALG2_DISABLES_THE_MBIST_ALGORITHM_2 = 1
};

enum BGT24ATR22_MBIST_ALG3_ENUM
{
    BGT24ATR22_MBIST_ALG3_ENABLES_THE_MBIST_ALGORITHM_3 = 0,
    BGT24ATR22_MBIST_ALG3_DISABLES_THE_MBIST_ALGORITHM_3 = 1
};

enum BGT24ATR22_MBIST_DBG_ENUM
{
    BGT24ATR22_MBIST_DBG_ENABLES_THE_MBIST_DIAGNOSTIC_MODE = 0,
    BGT24ATR22_MBIST_DBG_DISABLE_THE_MBIST_DIAGNOSTIC_MODE = 1
};

enum BGT24ATR22_MBIST_CTRL_ENUM
{
    BGT24ATR22_MBIST_CTRL_NO_ACTION = 0,
    BGT24ATR22_MBIST_CTRL_STARTS_MBIST = 1
};

enum BGT24ATR22_MBIST_FAIL_ENUM
{
    BGT24ATR22_MBIST_FAIL_NO_FAIL = 0,
    BGT24ATR22_MBIST_FAIL_FAIL = 1
};

enum BGT24ATR22_MBIST_DONE_ENUM
{
    BGT24ATR22_MBIST_DONE_RUNNING = 0,
    BGT24ATR22_MBIST_DONE_DONE = 1
};


/* End module DRDP */
/**
 * @}
 */

/*
==============================================================================
   4. REGISTERS LIST
==============================================================================
*/
static const std::array<IMemory<uint16_t, uint16_t>::BatchType, 228> BGT24ATR22_registers_reset {{{BGT24ATR22_TRIG0_CONF_REG_ADDR, BGT24ATR22_TRIG0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TRIG1_CONF_REG_ADDR, BGT24ATR22_TRIG1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TRIG2_CONF_REG_ADDR, BGT24ATR22_TRIG2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TRIG3_CONF_REG_ADDR, BGT24ATR22_TRIG3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_IR_STATUS_REG_ADDR, BGT24ATR22_IR_STATUS_REG_RST},
                                                                                                  {BGT24ATR22_IR_EN_REG_ADDR, BGT24ATR22_IR_EN_REG_RST},
                                                                                                  {BGT24ATR22_IR_CLEAR_REG_ADDR, BGT24ATR22_IR_CLEAR_REG_RST},
                                                                                                  {BGT24ATR22_IR_TRIG_MAP_REG_ADDR, BGT24ATR22_IR_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_CLK_CONF_REG_ADDR, BGT24ATR22_CLK_CONF_REG_RST},
                                                                                                  {BGT24ATR22_XOSC_CLK_CONF_REG_ADDR, BGT24ATR22_XOSC_CLK_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RC_CLK_CONF_REG_ADDR, BGT24ATR22_RC_CLK_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RC_T_TRIM_REG_ADDR, BGT24ATR22_RC_T_TRIM_REG_RST},
                                                                                                  {BGT24ATR22_RC_TRIM_VAL_REG_ADDR, BGT24ATR22_RC_TRIM_VAL_REG_RST},
                                                                                                  {BGT24ATR22_TEST_REG_ADDR, BGT24ATR22_TEST_REG_RST},
                                                                                                  {BGT24ATR22_I2C_CONF_REG_ADDR, BGT24ATR22_I2C_CONF_REG_RST},
                                                                                                  {BGT24ATR22_CHIP_TYPE_REG_ADDR, BGT24ATR22_CHIP_TYPE_REG_RST},
                                                                                                  {BGT24ATR22_CHIP0_UID_REG_ADDR, BGT24ATR22_CHIP0_UID_REG_RST},
                                                                                                  {BGT24ATR22_CHIP1_UID_REG_ADDR, BGT24ATR22_CHIP1_UID_REG_RST},
                                                                                                  {BGT24ATR22_CHIP2_UID_REG_ADDR, BGT24ATR22_CHIP2_UID_REG_RST},
                                                                                                  {BGT24ATR22_TEMP_CAL_REG_ADDR, BGT24ATR22_TEMP_CAL_REG_RST},
                                                                                                  {BGT24ATR22_EFUSE_REG_ADDR, BGT24ATR22_EFUSE_REG_RST},
                                                                                                  {BGT24ATR22_EFUSE_DIV_REG_ADDR, BGT24ATR22_EFUSE_DIV_REG_RST},
                                                                                                  {BGT24ATR22_SEQ_MAIN_CONF_REG_ADDR, BGT24ATR22_SEQ_MAIN_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME_COUNTER_REG_ADDR, BGT24ATR22_FRAME_COUNTER_REG_RST},
                                                                                                  {BGT24ATR22_FRAME_REP_CONF_REG_ADDR, BGT24ATR22_FRAME_REP_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_TIME_REG_ADDR, BGT24ATR22_FRAME0_TIME_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_LIST_REP_REG_ADDR, BGT24ATR22_FRAME0_LIST_REP_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_HEATING_REG_ADDR, BGT24ATR22_FRAME0_HEATING_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_SEQ_TRIG_MAP_IRQ_REG_ADDR, BGT24ATR22_FRAME0_SEQ_TRIG_MAP_IRQ_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_LIST0_CONF_REG_ADDR, BGT24ATR22_FRAME0_LIST0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_LIST1_CONF_REG_ADDR, BGT24ATR22_FRAME0_LIST1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_LIST2_CONF_REG_ADDR, BGT24ATR22_FRAME0_LIST2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME0_LIST3_CONF_REG_ADDR, BGT24ATR22_FRAME0_LIST3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_TIME_REG_ADDR, BGT24ATR22_FRAME1_TIME_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_LIST_REP_REG_ADDR, BGT24ATR22_FRAME1_LIST_REP_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_HEATING_REG_ADDR, BGT24ATR22_FRAME1_HEATING_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_SEQ_TRIG_MAP_IRQ_REG_ADDR, BGT24ATR22_FRAME1_SEQ_TRIG_MAP_IRQ_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_LIST0_CONF_REG_ADDR, BGT24ATR22_FRAME1_LIST0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_LIST1_CONF_REG_ADDR, BGT24ATR22_FRAME1_LIST1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_LIST2_CONF_REG_ADDR, BGT24ATR22_FRAME1_LIST2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FRAME1_LIST3_CONF_REG_ADDR, BGT24ATR22_FRAME1_LIST3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_PC0_CONF_TIME_REG_ADDR, BGT24ATR22_PC0_CONF_TIME_REG_RST},
                                                                                                  {BGT24ATR22_PC1_CONF_TIME_REG_ADDR, BGT24ATR22_PC1_CONF_TIME_REG_RST},
                                                                                                  {BGT24ATR22_PC2_CONF_TIME_REG_ADDR, BGT24ATR22_PC2_CONF_TIME_REG_RST},
                                                                                                  {BGT24ATR22_PC3_CONF_TIME_REG_ADDR, BGT24ATR22_PC3_CONF_TIME_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_VCO_FS_REG_ADDR, BGT24ATR22_T_BOOT_VCO_FS_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_TXCHAIN_REG_ADDR, BGT24ATR22_T_BOOT_TXCHAIN_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_RXCHAIN_REG_ADDR, BGT24ATR22_T_BOOT_RXCHAIN_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_ADC_REG_ADDR, BGT24ATR22_T_BOOT_ADC_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_BANDGAP_REG_ADDR, BGT24ATR22_T_BOOT_BANDGAP_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_REF_CLK_REG_ADDR, BGT24ATR22_T_BOOT_REF_CLK_REG_RST},
                                                                                                  {BGT24ATR22_T_BOOT_EXT_LDO_REG_ADDR, BGT24ATR22_T_BOOT_EXT_LDO_REG_RST},
                                                                                                  {BGT24ATR22_T_AFC_REG_ADDR, BGT24ATR22_T_AFC_REG_RST},
                                                                                                  {BGT24ATR22_SEQ_TRIG_MAP_AP_REG_ADDR, BGT24ATR22_SEQ_TRIG_MAP_AP_REG_RST},
                                                                                                  {BGT24ATR22_SEQ_TRIG_MAP_LDO_REG_ADDR, BGT24ATR22_SEQ_TRIG_MAP_LDO_REG_RST},
                                                                                                  {BGT24ATR22_SEQ_TRIG_MAP_BT_REG_ADDR, BGT24ATR22_SEQ_TRIG_MAP_BT_REG_RST},
                                                                                                  {BGT24ATR22_SEQ_EN_OW_REG_ADDR, BGT24ATR22_SEQ_EN_OW_REG_RST},
                                                                                                  {BGT24ATR22_VCO_T_RAMP_DN_REG_ADDR, BGT24ATR22_VCO_T_RAMP_DN_REG_RST},
                                                                                                  {BGT24ATR22_VCO_T_DAC_REG_ADDR, BGT24ATR22_VCO_T_DAC_REG_RST},
                                                                                                  {BGT24ATR22_VCO_TRIG_MAP_REG_ADDR, BGT24ATR22_VCO_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_VCO_PC0_DAC_OFFSET_REG_ADDR, BGT24ATR22_VCO_PC0_DAC_OFFSET_REG_RST},
                                                                                                  {BGT24ATR22_VCO_PC1_DAC_OFFSET_REG_ADDR, BGT24ATR22_VCO_PC1_DAC_OFFSET_REG_RST},
                                                                                                  {BGT24ATR22_VCO_PC2_DAC_OFFSET_REG_ADDR, BGT24ATR22_VCO_PC2_DAC_OFFSET_REG_RST},
                                                                                                  {BGT24ATR22_VCO_PC3_DAC_OFFSET_REG_ADDR, BGT24ATR22_VCO_PC3_DAC_OFFSET_REG_RST},
                                                                                                  {BGT24ATR22_VCO_DAC_VALUE_REG_ADDR, BGT24ATR22_VCO_DAC_VALUE_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_CONF_REG_ADDR, BGT24ATR22_VCO_AFC_CONF_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_DURATION_REG_ADDR, BGT24ATR22_VCO_AFC_DURATION_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_CNT0_REG_ADDR, BGT24ATR22_VCO_AFC_CNT0_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_CNT1_REG_ADDR, BGT24ATR22_VCO_AFC_CNT1_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_REF0_REG_ADDR, BGT24ATR22_VCO_AFC_REF0_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_REF1_REG_ADDR, BGT24ATR22_VCO_AFC_REF1_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_TH0_REG_ADDR, BGT24ATR22_VCO_AFC_TH0_REG_RST},
                                                                                                  {BGT24ATR22_VCO_AFC_TH1_REG_ADDR, BGT24ATR22_VCO_AFC_TH1_REG_RST},
                                                                                                  {BGT24ATR22_VCO_TEST0_REG_ADDR, BGT24ATR22_VCO_TEST0_REG_RST},
                                                                                                  {BGT24ATR22_VCO_TEST1_REG_ADDR, BGT24ATR22_VCO_TEST1_REG_RST},
                                                                                                  {BGT24ATR22_ADC_GLOB_CONF_REG_ADDR, BGT24ATR22_ADC_GLOB_CONF_REG_RST},
                                                                                                  {BGT24ATR22_ADC_CONF_REG_ADDR, BGT24ATR22_ADC_CONF_REG_RST},
                                                                                                  {BGT24ATR22_ADC_T_SAMPLE_REG_ADDR, BGT24ATR22_ADC_T_SAMPLE_REG_RST},
                                                                                                  {BGT24ATR22_ADC_T_SENSOR_REG_ADDR, BGT24ATR22_ADC_T_SENSOR_REG_RST},
                                                                                                  {BGT24ATR22_ADC_SENSE_CONF_REG_ADDR, BGT24ATR22_ADC_SENSE_CONF_REG_RST},
                                                                                                  {BGT24ATR22_ADC_ENV_CHK_S1_REF_REG_ADDR, BGT24ATR22_ADC_ENV_CHK_S1_REF_REG_RST},
                                                                                                  {BGT24ATR22_ADC_ENV_CHK_S2_REF_REG_ADDR, BGT24ATR22_ADC_ENV_CHK_S2_REF_REG_RST},
                                                                                                  {BGT24ATR22_ADC_ENV_CHK_S1_DRIFT_REG_ADDR, BGT24ATR22_ADC_ENV_CHK_S1_DRIFT_REG_RST},
                                                                                                  {BGT24ATR22_ADC_ENV_CHK_S2_DRIFT_REG_ADDR, BGT24ATR22_ADC_ENV_CHK_S2_DRIFT_REG_RST},
                                                                                                  {BGT24ATR22_ADC_TRIG_MAP_REG_ADDR, BGT24ATR22_ADC_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_ADC_TEST_IN_REG_ADDR, BGT24ATR22_ADC_TEST_IN_REG_RST},
                                                                                                  {BGT24ATR22_ADC_TEST0_OUT_REG_ADDR, BGT24ATR22_ADC_TEST0_OUT_REG_RST},
                                                                                                  {BGT24ATR22_TX_T_BIAS_REG_ADDR, BGT24ATR22_TX_T_BIAS_REG_RST},
                                                                                                  {BGT24ATR22_TX_T_BUF_REG_ADDR, BGT24ATR22_TX_T_BUF_REG_RST},
                                                                                                  {BGT24ATR22_TX_T_RF_REG_ADDR, BGT24ATR22_TX_T_RF_REG_RST},
                                                                                                  {BGT24ATR22_TX_T_RAMP_DN_REG_ADDR, BGT24ATR22_TX_T_RAMP_DN_REG_RST},
                                                                                                  {BGT24ATR22_TX_TRIG_MAP_REG_ADDR, BGT24ATR22_TX_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_TX1_PC0_CONF_REG_ADDR, BGT24ATR22_TX1_PC0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX1_PC1_CONF_REG_ADDR, BGT24ATR22_TX1_PC1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX1_PC2_CONF_REG_ADDR, BGT24ATR22_TX1_PC2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX1_PC3_CONF_REG_ADDR, BGT24ATR22_TX1_PC3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX2_PC0_CONF_REG_ADDR, BGT24ATR22_TX2_PC0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX2_PC1_CONF_REG_ADDR, BGT24ATR22_TX2_PC1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX2_PC2_CONF_REG_ADDR, BGT24ATR22_TX2_PC2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX2_PC3_CONF_REG_ADDR, BGT24ATR22_TX2_PC3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX_CONF_REG_ADDR, BGT24ATR22_TX_CONF_REG_RST},
                                                                                                  {BGT24ATR22_TX1_TEST_REG_ADDR, BGT24ATR22_TX1_TEST_REG_RST},
                                                                                                  {BGT24ATR22_TX2_TEST_REG_ADDR, BGT24ATR22_TX2_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RX_T_BIAS_REG_ADDR, BGT24ATR22_RX_T_BIAS_REG_RST},
                                                                                                  {BGT24ATR22_RX_T_RF_REG_ADDR, BGT24ATR22_RX_T_RF_REG_RST},
                                                                                                  {BGT24ATR22_RX_T_MIX_REG_ADDR, BGT24ATR22_RX_T_MIX_REG_RST},
                                                                                                  {BGT24ATR22_RX1_PC0_CONF_REG_ADDR, BGT24ATR22_RX1_PC0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX1_PC1_CONF_REG_ADDR, BGT24ATR22_RX1_PC1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX1_PC2_CONF_REG_ADDR, BGT24ATR22_RX1_PC2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX1_PC3_CONF_REG_ADDR, BGT24ATR22_RX1_PC3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX2_PC0_CONF_REG_ADDR, BGT24ATR22_RX2_PC0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX2_PC1_CONF_REG_ADDR, BGT24ATR22_RX2_PC1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX2_PC2_CONF_REG_ADDR, BGT24ATR22_RX2_PC2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX2_PC3_CONF_REG_ADDR, BGT24ATR22_RX2_PC3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RX_TRIG_MAP_REG_ADDR, BGT24ATR22_RX_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_RX1_TEST_REG_ADDR, BGT24ATR22_RX1_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RX2_TEST_REG_ADDR, BGT24ATR22_RX2_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RX_MIX_TEST_REG_ADDR, BGT24ATR22_RX_MIX_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RX_TEST_REG_ADDR, BGT24ATR22_RX_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RX_BITE0_REG_ADDR, BGT24ATR22_RX_BITE0_REG_RST},
                                                                                                  {BGT24ATR22_RX_BITE1_REG_ADDR, BGT24ATR22_RX_BITE1_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_T_BIAS_REG_ADDR, BGT24ATR22_RXABB_T_BIAS_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_HF_DELAY_REG_ADDR, BGT24ATR22_RXABB_HF_DELAY_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_HF_ON_T_REG_ADDR, BGT24ATR22_RXABB_HF_ON_T_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_CONF_REG_ADDR, BGT24ATR22_RXABB_CONF_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_TEST_REG_ADDR, BGT24ATR22_RXABB_TEST_REG_RST},
                                                                                                  {BGT24ATR22_RXABB_TRIG_MAP_REG_ADDR, BGT24ATR22_RXABB_TRIG_MAP_REG_RST},
                                                                                                  {BGT24ATR22_IMBALANCE_COMP_REG_ADDR, BGT24ATR22_IMBALANCE_COMP_REG_RST},
                                                                                                  {BGT24ATR22_AGC_TH_MIN_REG_ADDR, BGT24ATR22_AGC_TH_MIN_REG_RST},
                                                                                                  {BGT24ATR22_AGC_TH_MAX_REG_ADDR, BGT24ATR22_AGC_TH_MAX_REG_RST},
                                                                                                  {BGT24ATR22_AGC_TH_DIFF_REG_ADDR, BGT24ATR22_AGC_TH_DIFF_REG_RST},
                                                                                                  {BGT24ATR22_PC0_AGC_REG_ADDR, BGT24ATR22_PC0_AGC_REG_RST},
                                                                                                  {BGT24ATR22_PC1_AGC_REG_ADDR, BGT24ATR22_PC1_AGC_REG_RST},
                                                                                                  {BGT24ATR22_PC2_AGC_REG_ADDR, BGT24ATR22_PC2_AGC_REG_RST},
                                                                                                  {BGT24ATR22_PC3_AGC_REG_ADDR, BGT24ATR22_PC3_AGC_REG_RST},
                                                                                                  {BGT24ATR22_AOC_CONF_REG_ADDR, BGT24ATR22_AOC_CONF_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC0_OFFSET_I_REG_ADDR, BGT24ATR22_AOC_PC0_OFFSET_I_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC0_OFFSET_Q_REG_ADDR, BGT24ATR22_AOC_PC0_OFFSET_Q_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC1_OFFSET_I_REG_ADDR, BGT24ATR22_AOC_PC1_OFFSET_I_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC1_OFFSET_Q_REG_ADDR, BGT24ATR22_AOC_PC1_OFFSET_Q_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC2_OFFSET_I_REG_ADDR, BGT24ATR22_AOC_PC2_OFFSET_I_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC2_OFFSET_Q_REG_ADDR, BGT24ATR22_AOC_PC2_OFFSET_Q_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC3_OFFSET_I_REG_ADDR, BGT24ATR22_AOC_PC3_OFFSET_I_REG_RST},
                                                                                                  {BGT24ATR22_AOC_PC3_OFFSET_Q_REG_ADDR, BGT24ATR22_AOC_PC3_OFFSET_Q_REG_RST},
                                                                                                  {BGT24ATR22_AOC_TH_0_REG_ADDR, BGT24ATR22_AOC_TH_0_REG_RST},
                                                                                                  {BGT24ATR22_AOC_TH_1_REG_ADDR, BGT24ATR22_AOC_TH_1_REG_RST},
                                                                                                  {BGT24ATR22_AOC_STP_0_REG_ADDR, BGT24ATR22_AOC_STP_0_REG_RST},
                                                                                                  {BGT24ATR22_AOC_STP_1_REG_ADDR, BGT24ATR22_AOC_STP_1_REG_RST},
                                                                                                  {BGT24ATR22_FT0_CONF_REG_ADDR, BGT24ATR22_FT0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FT1_CONF_REG_ADDR, BGT24ATR22_FT1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FT2_CONF_REG_ADDR, BGT24ATR22_FT2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FT3_CONF_REG_ADDR, BGT24ATR22_FT3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_FT_TEST_REG_ADDR, BGT24ATR22_FT_TEST_REG_RST},
                                                                                                  {BGT24ATR22_FT0_EXCLUDE_REG_ADDR, BGT24ATR22_FT0_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT1_EXCLUDE_REG_ADDR, BGT24ATR22_FT1_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT2_EXCLUDE_REG_ADDR, BGT24ATR22_FT2_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT3_EXCLUDE_REG_ADDR, BGT24ATR22_FT3_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT4_EXCLUDE_REG_ADDR, BGT24ATR22_FT4_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT5_EXCLUDE_REG_ADDR, BGT24ATR22_FT5_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT6_EXCLUDE_REG_ADDR, BGT24ATR22_FT6_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_FT7_EXCLUDE_REG_ADDR, BGT24ATR22_FT7_EXCLUDE_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD0_CONF_REG_ADDR, BGT24ATR22_THRESHOLD0_CONF_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD0_MANUAL_REG_ADDR, BGT24ATR22_THRESHOLD0_MANUAL_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD0_ADAPTIVE_REG_ADDR, BGT24ATR22_THRESHOLD0_ADAPTIVE_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD0_RESULT_REG_ADDR, BGT24ATR22_THRESHOLD0_RESULT_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD1_CONF_REG_ADDR, BGT24ATR22_THRESHOLD1_CONF_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD1_MANUAL_REG_ADDR, BGT24ATR22_THRESHOLD1_MANUAL_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD1_ADAPTIVE_REG_ADDR, BGT24ATR22_THRESHOLD1_ADAPTIVE_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD1_RESULT_REG_ADDR, BGT24ATR22_THRESHOLD1_RESULT_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD2_CONF_REG_ADDR, BGT24ATR22_THRESHOLD2_CONF_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD2_MANUAL_REG_ADDR, BGT24ATR22_THRESHOLD2_MANUAL_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD2_ADAPTIVE_REG_ADDR, BGT24ATR22_THRESHOLD2_ADAPTIVE_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD2_RESULT_REG_ADDR, BGT24ATR22_THRESHOLD2_RESULT_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD3_CONF_REG_ADDR, BGT24ATR22_THRESHOLD3_CONF_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD3_MANUAL_REG_ADDR, BGT24ATR22_THRESHOLD3_MANUAL_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD3_ADAPTIVE_REG_ADDR, BGT24ATR22_THRESHOLD3_ADAPTIVE_REG_RST},
                                                                                                  {BGT24ATR22_THRESHOLD3_RESULT_REG_ADDR, BGT24ATR22_THRESHOLD3_RESULT_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE0_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE0_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE1_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE1_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE2_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE2_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE3_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE3_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE4_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE4_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE5_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE5_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE6_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE6_CONST_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_FNOISE7_CONST_REG_ADDR, BGT24ATR22_DRDP_FNOISE7_CONST_REG_RST},
                                                                                                  {BGT24ATR22_MEM_RAW_REG_ADDR, BGT24ATR22_MEM_RAW_REG_RST},
                                                                                                  {BGT24ATR22_MEM_RAW2_REG_ADDR, BGT24ATR22_MEM_RAW2_REG_RST},
                                                                                                  {BGT24ATR22_MEM_FT_REG_ADDR, BGT24ATR22_MEM_FT_REG_RST},
                                                                                                  {BGT24ATR22_MEM_TRG_REG_ADDR, BGT24ATR22_MEM_TRG_REG_RST},
                                                                                                  {BGT24ATR22_MEM_SENS_REG_ADDR, BGT24ATR22_MEM_SENS_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_TRIG_MAP_TRG_REG_ADDR, BGT24ATR22_DRDP_TRIG_MAP_TRG_REG_RST},
                                                                                                  {BGT24ATR22_DRDP_TRIG_MAP_CF_REG_ADDR, BGT24ATR22_DRDP_TRIG_MAP_CF_REG_RST},
                                                                                                  {BGT24ATR22_INTERF_1_REG_ADDR, BGT24ATR22_INTERF_1_REG_RST},
                                                                                                  {BGT24ATR22_INTERF_2_REG_ADDR, BGT24ATR22_INTERF_2_REG_RST},
                                                                                                  {BGT24ATR22_INTERF_3_REG_ADDR, BGT24ATR22_INTERF_3_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW0_REG_ADDR, BGT24ATR22_WINDOW0_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW1_REG_ADDR, BGT24ATR22_WINDOW1_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW2_REG_ADDR, BGT24ATR22_WINDOW2_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW3_REG_ADDR, BGT24ATR22_WINDOW3_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW4_REG_ADDR, BGT24ATR22_WINDOW4_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW5_REG_ADDR, BGT24ATR22_WINDOW5_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW6_REG_ADDR, BGT24ATR22_WINDOW6_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW7_REG_ADDR, BGT24ATR22_WINDOW7_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW8_REG_ADDR, BGT24ATR22_WINDOW8_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW9_REG_ADDR, BGT24ATR22_WINDOW9_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW10_REG_ADDR, BGT24ATR22_WINDOW10_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW11_REG_ADDR, BGT24ATR22_WINDOW11_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW12_REG_ADDR, BGT24ATR22_WINDOW12_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW13_REG_ADDR, BGT24ATR22_WINDOW13_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW14_REG_ADDR, BGT24ATR22_WINDOW14_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW15_REG_ADDR, BGT24ATR22_WINDOW15_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW16_REG_ADDR, BGT24ATR22_WINDOW16_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW17_REG_ADDR, BGT24ATR22_WINDOW17_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW18_REG_ADDR, BGT24ATR22_WINDOW18_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW19_REG_ADDR, BGT24ATR22_WINDOW19_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW20_REG_ADDR, BGT24ATR22_WINDOW20_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW21_REG_ADDR, BGT24ATR22_WINDOW21_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW22_REG_ADDR, BGT24ATR22_WINDOW22_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW23_REG_ADDR, BGT24ATR22_WINDOW23_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW24_REG_ADDR, BGT24ATR22_WINDOW24_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW25_REG_ADDR, BGT24ATR22_WINDOW25_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW26_REG_ADDR, BGT24ATR22_WINDOW26_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW27_REG_ADDR, BGT24ATR22_WINDOW27_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW28_REG_ADDR, BGT24ATR22_WINDOW28_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW29_REG_ADDR, BGT24ATR22_WINDOW29_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW30_REG_ADDR, BGT24ATR22_WINDOW30_REG_RST},
                                                                                                  {BGT24ATR22_WINDOW31_REG_ADDR, BGT24ATR22_WINDOW31_REG_RST},
                                                                                                  {BGT24ATR22_MBIST_REG_ADDR, BGT24ATR22_MBIST_REG_RST}}};

static std::array<IMemory<uint16_t, uint16_t>::BatchType, 228> BGT24ATR22_registers = BGT24ATR22_registers_reset;


#pragma pack(pop)

/** @} */

} /* End of namespace BGT24ATR22 */

#endif /*REGISTERS_BGT24ATR22_HPP*/
