============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:41:51 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_serial_by4_mul.sd_line_10_11_1)   ext delay                      +100     100 F 
bin_data_in[0][1]                     in port           4  8.0   20    +0     100 F 
TOP/bin_data_in[0][1] 
  genblk1[0].genblk1.sng/bin_in[1] 
    g30/B                                                              +0     100   
    g30/Y                             OR2X1             4 10.2   35   +66     166 F 
  genblk1[0].genblk1.sng/sn_out[0] 
  g190/C                                                               +0     166   
  g190/Y                              NAND3X1           1  1.5   34   +34     200 R 
  drc_bufs193/A                                                        +0     200   
  drc_bufs193/Y                       BUFX2             1  1.6    8   +34     233 R 
  g189/A                                                               +0     233   
  g189/Y                              INVX1             1 10.9   38   +33     266 F 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        fa0/cin 
          g2/A                                                         +0     266   
          g2/YS                       FAX1              1  3.8   25   +87     353 R 
        fa0/s 
        ha0/b 
          g17/B                                                        +0     353   
          g17/YS                      HAX1              1  4.6   27   +57     410 R 
        ha0/s 
      p1/y[0] 
      g168/A                                                           +0     410   
      g168/YC                         HAX1              1 12.7   69   +76     486 R 
      g167/A                                                           +0     486   
      g167/YS                         FAX1              2 14.0   42  +114     600 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g367/A                                                           +0     600   
      g367/YC                         FAX1              1  7.1   29   +92     692 F 
      g363/C                                                           +0     692   
      g363/YC                         FAX1              1  7.1   29   +82     773 F 
      g359/C                                                           +0     773   
      g359/YC                         FAX1              1  7.1   29   +82     855 F 
      g355/C                                                           +0     855   
      g355/YC                         FAX1              1 10.9   37   +89     944 F 
      g2/A                                                             +0     944   
      g2/YS                           FAX1              1  2.8   21   +84    1028 R 
      g349/A                                                           +0    1028   
      g349/Y                          MUX2X1            1  1.5   14   +23    1051 F 
      g348/A                                                           +0    1051   
      g348/Y                          INVX1             1  2.0    0    +2    1053 R 
      countval_reg[5]/D               DFFSR                            +0    1053   
      countval_reg[5]/CLK             setup                       0   +70    1123 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3827ps 
Start-point  : bin_data_in[0][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
