
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rflynn' on host 'olhsw-04.cern.ch' (Linux_x86_64 version 5.14.0-427.42.1.el9_4.x86_64) on Mon Dec 16 19:41:24 CET 2024
INFO: [HLS 200-10] On os "AlmaLinux release 9.3 (Shamrock Pampas Cat)"
INFO: [HLS 200-10] In directory '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-0.832723 0.259469 1.2457 0.395981 -1.89586 -0.360987 1.33578 -0.147362 0.387959 0.413514 -1.40506 1.73416 -0.354695 -0.322935 0.860783 -1.31373 -0.733745 -1.80832 0.331265 1.52529 -0.150088 -0.570068 1.16096 0.244706 -0.0292122 2.1203 -1.09859 -0.694914 -0.0354629 1.00483 -0.627282 -0.639672 0.0979693 -0.032674 -2.2748 -0.056535 -0.339617 1.0215 0.3461 1.23805 -0.0530024 -2.00097 0.391725 1.13812 -0.470641 -0.733316 1.24603 0.482054 1.45352 0.795247 -0.0597729 0.932337 0.30459 -0.949058 -0.837787 -1.63908 0.0736179 1.31344 -0.559646 0.881058 0.871377 -1.91939 -0.839348 0.178891 -0.666876 -0.381344 0.600817 2.06189 -0.53242 -1.0698 -0.833587 0.821315 -0.822977 1.5839 0.531496 0.696476 -1.73401 -0.577925 0.733074 -0.410041 
Quantized predictions
-0.871094 0.271484 1.30371 0.414063 -1.9834 -0.37793 1.39746 -0.154297 0.400879 0.427246 -1.45264 1.79248 -0.366699 -0.333496 0.890137 -1.35791 -0.733713 -1.8085 0.331695 1.52486 -0.150024 -0.569624 1.16035 0.244962 -0.0307617 2.25342 -1.16748 -0.73877 -0.0375977 1.06787 -0.666504 -0.680176 0.11438 -0.0379639 -2.65808 -0.0662842 -0.396362 1.19348 0.404419 1.44641 -0.0538158 -2.00115 0.392656 1.13811 -0.47039 -0.73349 1.24574 0.482349 1.48865 0.813843 -0.0611572 0.954468 0.31189 -0.971313 -0.858032 -1.67834 0.0734892 1.31275 -0.559561 0.880963 0.871205 -1.91836 -0.838883 0.178388 -0.667282 -0.381638 0.60054 2.06172 -0.53215 -1.06938 -0.833176 0.821365 -0.822556 1.58261 0.531234 0.695543 -1.73281 -0.577603 0.732841 -0.409262 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.18 seconds. CPU system time: 0.91 seconds. Elapsed time: 11.61 seconds; current allocated memory: 0.000 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.051 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.42 seconds. CPU system time: 1.53 seconds. Elapsed time: 27.85 seconds; current allocated memory: 291.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,092 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,612 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,445 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,443 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,925 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,925 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,925 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,085 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,845 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,677 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,677 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,677 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,677 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,758 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,772 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:89:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:81:12)
INFO: [HLS 214-291] Loop 'LAYERNORM_SEQ_LOOP' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:119:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOAD' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:122:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_STORE' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:128:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_RESULT' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:98:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_VAR' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:84:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_SUM' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:78:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_array.h:19:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_array.h:20:26)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:119:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:106:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:119:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (firmware/nnet_utils/nnet_layernorm.h:128:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (firmware/nnet_utils/nnet_layernorm.h:122:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_RESULT' (firmware/nnet_utils/nnet_layernorm.h:98:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_VAR' (firmware/nnet_utils/nnet_layernorm.h:84:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_SUM' (firmware/nnet_utils/nnet_layernorm.h:78:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (firmware/nnet_utils/nnet_array.h:19:19) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8 (firmware/nnet_utils/nnet_array.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (firmware/nnet_utils/nnet_array.h:20:26) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_array.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (firmware/nnet_utils/nnet_array.h:19:19) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 10 (firmware/nnet_utils/nnet_array.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (firmware/nnet_utils/nnet_array.h:20:26) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 8 (firmware/nnet_utils/nnet_array.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (firmware/weights/s2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_val': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:108:12)
INFO: [HLS 214-248] Applying array_partition to 'outval': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:109:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:32:11)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:36:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.08 seconds; current allocated memory: 292.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 292.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 296.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 298.949 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_layernorm.h:79:22) to (firmware/nnet_utils/nnet_layernorm.h:101:1) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:79:1)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 325.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 367.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>' to 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 368.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 370.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 370.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 372.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 373.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 376.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 376.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 398.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 418.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_table_ROM_AUTO_1R' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_19s_16s_35_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_19s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 418.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 444.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 10440 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp168) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 482.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 482.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.63 seconds; current allocated memory: 489.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 244.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.13 seconds. CPU system time: 2.32 seconds. Elapsed time: 42.57 seconds; current allocated memory: 206.285 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m42s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
-0.832723 0.259469 1.2457 0.395981 -1.89586 -0.360987 1.33578 -0.147362 0.387959 0.413514 -1.40506 1.73416 -0.354695 -0.322935 0.860783 -1.31373 -0.733745 -1.80832 0.331265 1.52529 -0.150088 -0.570068 1.16096 0.244706 -0.0292122 2.1203 -1.09859 -0.694914 -0.0354629 1.00483 -0.627282 -0.639672 0.0979693 -0.032674 -2.2748 -0.056535 -0.339617 1.0215 0.3461 1.23805 -0.0530024 -2.00097 0.391725 1.13812 -0.470641 -0.733316 1.24603 0.482054 1.45352 0.795247 -0.0597729 0.932337 0.30459 -0.949058 -0.837787 -1.63908 0.0736179 1.31344 -0.559646 0.881058 0.871377 -1.91939 -0.839348 0.178891 -0.666876 -0.381344 0.600817 2.06189 -0.53242 -1.0698 -0.833587 0.821315 -0.822977 1.5839 0.531496 0.696476 -1.73401 -0.577925 0.733074 -0.410041 
Quantized predictions
-0.871094 0.271484 1.30371 0.414063 -1.9834 -0.37793 1.39746 -0.154297 0.400879 0.427246 -1.45264 1.79248 -0.366699 -0.333496 0.890137 -1.35791 -0.733713 -1.8085 0.331695 1.52486 -0.150024 -0.569624 1.16035 0.244962 -0.0307617 2.25342 -1.16748 -0.73877 -0.0375977 1.06787 -0.666504 -0.680176 0.11438 -0.0379639 -2.65808 -0.0662842 -0.396362 1.19348 0.404419 1.44641 -0.0538158 -2.00115 0.392656 1.13811 -0.47039 -0.73349 1.24574 0.482349 1.48865 0.813843 -0.0611572 0.954468 0.31189 -0.971313 -0.858032 -1.67834 0.0734892 1.31275 -0.559561 0.880963 0.871205 -1.91836 -0.838883 0.178388 -0.667282 -0.381638 0.60054 2.06172 -0.53215 -1.06938 -0.833176 0.821365 -0.822556 1.58261 0.531234 0.695543 -1.73281 -0.577603 0.732841 -0.409262 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 25.27 seconds. CPU system time: 2.23 seconds. Elapsed time: 28.02 seconds; current allocated memory: 11.402 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
-0.832723 0.259469 1.2457 0.395981 -1.89586 -0.360987 1.33578 -0.147362 0.387959 0.413514 -1.40506 1.73416 -0.354695 -0.322935 0.860783 -1.31373 -0.733745 -1.80832 0.331265 1.52529 -0.150088 -0.570068 1.16096 0.244706 -0.0292122 2.1203 -1.09859 -0.694914 -0.0354629 1.00483 -0.627282 -0.639672 0.0979693 -0.032674 -2.2748 -0.056535 -0.339617 1.0215 0.3461 1.23805 -0.0530024 -2.00097 0.391725 1.13812 -0.470641 -0.733316 1.24603 0.482054 1.45352 0.795247 -0.0597729 0.932337 0.30459 -0.949058 -0.837787 -1.63908 0.0736179 1.31344 -0.559646 0.881058 0.871377 -1.91939 -0.839348 0.178891 -0.666876 -0.381344 0.600817 2.06189 -0.53242 -1.0698 -0.833587 0.821315 -0.822977 1.5839 0.531496 0.696476 -1.73401 -0.577925 0.733074 -0.410041 
Quantized predictions
-0.871094 0.271484 1.30371 0.414063 -1.9834 -0.37793 1.39746 -0.154297 0.400879 0.427246 -1.45264 1.79248 -0.366699 -0.333496 0.890137 -1.35791 -0.733713 -1.8085 0.331695 1.52486 -0.150024 -0.569624 1.16035 0.244962 -0.0307617 2.25342 -1.16748 -0.73877 -0.0375977 1.06787 -0.666504 -0.680176 0.11438 -0.0379639 -2.65808 -0.0662842 -0.396362 1.19348 0.404419 1.44641 -0.0538158 -2.00115 0.392656 1.13811 -0.47039 -0.73349 1.24574 0.482349 1.48865 0.813843 -0.0611572 0.954468 0.31189 -0.971313 -0.858032 -1.67834 0.0734892 1.31275 -0.559561 0.880963 0.871205 -1.91836 -0.838883 0.178388 -0.667282 -0.381638 0.60054 2.06172 -0.53215 -1.06938 -0.833176 0.821365 -0.822556 1.58261 0.531234 0.695543 -1.73281 -0.577603 0.732841 -0.409262 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_mul_19s_16s_35_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_19s_16s_35_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject_mul_19s_19s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_19s_19s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_transpose_2d_ap_fixed_...
Compiling module xil_defaultlib.myproject_transpose_2d_ap_fixed_...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_19s_19s_32_1_1(NUM...
Compiling module xil_defaultlib.myproject_mul_19s_16s_35_1_1(NUM...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_layernormalize_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_670/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_670_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_758/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_758_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_802/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_802_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_31 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_32 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_33 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_34 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_35 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_36 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_37 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_38 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_39 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_40 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_41 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_42 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_43 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_44 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_45 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_46 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_47 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_48 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_49 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_50 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_51 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_52 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_53 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_54 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_55 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_56 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_57 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_58 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_59 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_60 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_61 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_62 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_63 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_64 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_65 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_66 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_67 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_68 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_69 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_70 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_71 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_72 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_73 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_74 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_75 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_76 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_77 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_78 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_79 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_79_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_79 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_78_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_78 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_77_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_77 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_76_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_76 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_75_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_75 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_74_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_74 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_73_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_73 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_72_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_72 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_71_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_71 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_70_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_70 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_69_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_69 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_68_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_68 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_67_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_67 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_66_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_66 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_65_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_65 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_64_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_64 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_63_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_63 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_62_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_62 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_61_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_61 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_60_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_60 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_59_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_59 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_58_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_58 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_57_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_57 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_56_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_56 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_55_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_55 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_54_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_54 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_53_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_53 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_52_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_52 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_51_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_51 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_50_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_50 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_49_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_49 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_48_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_48 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_47_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_47 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_46_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_46 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_45_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_45 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_44_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_44 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_43_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_43 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_42_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_42 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_41_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_41 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_40_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_40 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_39_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_39 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_38_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_38 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_37_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_37 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_36_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_36 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_35_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_35 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_34_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_34 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_33_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_33 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_32_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_32 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_31_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_31 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_30_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_30 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_29_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_29 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_28_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_28 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_27_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_27 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_26_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_26 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_25_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_25 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_24_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_24 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_23_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_23 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_22_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_22 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_21_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_21 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_20_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_20 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_19_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_19 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_18_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_18 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_17_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_17 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_16_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_16 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_15_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_15 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_14_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_14 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_13_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_13 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_12_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_12 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_11_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_11 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_10_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_10 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/input_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "138000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 167500 ps : File "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 5110
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 16 19:43:04 2024...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
-0.832723 0.259469 1.2457 0.395981 -1.89586 -0.360987 1.33578 -0.147362 0.387959 0.413514 -1.40506 1.73416 -0.354695 -0.322935 0.860783 -1.31373 -0.733745 -1.80832 0.331265 1.52529 -0.150088 -0.570068 1.16096 0.244706 -0.0292122 2.1203 -1.09859 -0.694914 -0.0354629 1.00483 -0.627282 -0.639672 0.0979693 -0.032674 -2.2748 -0.056535 -0.339617 1.0215 0.3461 1.23805 -0.0530024 -2.00097 0.391725 1.13812 -0.470641 -0.733316 1.24603 0.482054 1.45352 0.795247 -0.0597729 0.932337 0.30459 -0.949058 -0.837787 -1.63908 0.0736179 1.31344 -0.559646 0.881058 0.871377 -1.91939 -0.839348 0.178891 -0.666876 -0.381344 0.600817 2.06189 -0.53242 -1.0698 -0.833587 0.821315 -0.822977 1.5839 0.531496 0.696476 -1.73401 -0.577925 0.733074 -0.410041 
Quantized predictions
-0.871094 0.271484 1.30371 0.414063 -1.9834 -0.37793 1.39746 -0.154297 0.400879 0.427246 -1.45264 1.79248 -0.366699 -0.333496 0.890137 -1.35791 -0.733713 -1.8085 0.331695 1.52486 -0.150024 -0.569624 1.16035 0.244962 -0.0307617 2.25342 -1.16748 -0.73877 -0.0375977 1.06787 -0.666504 -0.680176 0.11438 -0.0379639 -2.65808 -0.0662842 -0.396362 1.19348 0.404419 1.44641 -0.0538158 -2.00115 0.392656 1.13811 -0.47039 -0.73349 1.24574 0.482349 1.48865 0.813843 -0.0611572 0.954468 0.31189 -0.971313 -0.858032 -1.67834 0.0734892 1.31275 -0.559561 0.880963 0.871205 -1.91836 -0.838883 0.178388 -0.667282 -0.381638 0.60054 2.06172 -0.53215 -1.06938 -0.833176 0.821365 -0.822556 1.58261 0.531234 0.695543 -1.73281 -0.577603 0.732841 -0.409262 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Mon Dec 16 07:42:48 PM CET 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m43s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.066 ; gain = 38.805 ; free physical = 87177 ; free virtual = 123694
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2926554
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.605 ; gain = 413.586 ; free physical = 86482 ; free virtual = 123012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.dat' is read successfully [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_19s_19s_32_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_mul_19s_19s_32_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_19s_19s_32_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_mul_19s_19s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_19s_16s_35_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_mul_19s_16s_35_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_19s_16s_35_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_mul_19s_16s_35_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_uniform_10_8/myproject_prj/solution1/syn/verilog/myproject.v:9]
WARNING: [Synth 8-7129] Port reset in module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.543 ; gain = 498.523 ; free physical = 86378 ; free virtual = 122912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2069.387 ; gain = 513.367 ; free physical = 86370 ; free virtual = 122904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.297 ; gain = 530.277 ; free physical = 86366 ; free virtual = 122900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2094.305 ; gain = 538.285 ; free physical = 86342 ; free virtual = 122885
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   19 Bit       Adders := 10    
	   3 Input   19 Bit       Adders := 90    
	   2 Input   19 Bit       Adders := 20    
	   4 Input   19 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 10    
+---Registers : 
	             1280 Bit    Registers := 1     
	               19 Bit    Registers := 270   
	               16 Bit    Registers := 10    
	                1 Bit    Registers := 49    
+---ROMs : 
	                    ROMs := 10    
+---Muxes : 
	   2 Input 1280 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: A''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_reg_855_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U82/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_1_reg_861_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U83/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_2_reg_867_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U84/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_3_reg_873_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U85/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_4_reg_879_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U86/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_5_reg_885_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U87/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_6_reg_891_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U88/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register sub_ln85_7_reg_897_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_19s_19s_32_1_1_U89/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U90/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: register sub_ln85_reg_855_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U90/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U91/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: register sub_ln85_1_reg_861_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U91/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U92/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: register sub_ln85_2_reg_867_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U92/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U93/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: register sub_ln85_3_reg_873_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U93/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U94/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: register sub_ln85_4_reg_879_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U94/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U95/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: register sub_ln85_5_reg_885_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U95/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U96/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: register sub_ln85_6_reg_891_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U96/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_19s_16s_35_1_1_U97/tmp_product, operation Mode is: ACIN''*B2.
DSP Report: register invert_sqr_table_U/q0_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter1_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: register sub_ln85_7_reg_897_pp0_iter2_reg_reg is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
DSP Report: operator mul_19s_16s_35_1_1_U97/tmp_product is absorbed into DSP mul_19s_16s_35_1_1_U97/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:38 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
 Sort Area is  p_1_out_12 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_13 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_14 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_15 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_16 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_17 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_18 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_19 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1a : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1b : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1c : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1d : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1e : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_1f : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_20 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_21 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_22 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_23 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_24 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_25 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_26 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_27 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_28 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_29 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2a : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2b : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2c : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2d : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2e : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_2f : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_30 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_31 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_32 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_33 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_34 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_35 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_36 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_37 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_38 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_39 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3a : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3b : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3c : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3d : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3e : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_3f : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_40 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_41 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_42 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_43 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_44 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_45 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_46 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_47 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_48 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_49 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4a : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4b : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4c : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4d : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4e : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_4f : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_50 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_51 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_52 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_53 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_54 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_55 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_56 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_57 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_58 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_59 : 0 0 : 2790 5062 : Used 1 time 100
 Sort Area is  p_1_out_0 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_2 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_3 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_4 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_5 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_6 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_7 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_8 : 0 0 : 2790 2790 : Used 1 time 100
 Sort Area is  p_1_out_12 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_13 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_14 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_15 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_16 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_17 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_18 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_19 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1a : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1b : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1c : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1d : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1e : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_1f : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_20 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_21 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_22 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_23 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_24 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_25 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_26 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_27 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_28 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_29 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2a : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2b : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2c : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2d : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2e : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_2f : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_30 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_31 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_32 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_33 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_34 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_35 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_36 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_37 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_38 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_39 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3a : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3b : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3c : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3d : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3e : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_3f : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_40 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_41 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_42 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_43 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_44 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_45 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_46 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_47 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_48 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_49 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4a : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4b : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4c : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4d : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4e : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_4f : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_50 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_51 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_52 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_53 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_54 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_55 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_56 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_57 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_58 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  p_1_out_59 : 0 1 : 2272 5062 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U90/tmp_product_9 : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U91/tmp_product_b : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U92/tmp_product_c : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U93/tmp_product_d : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U94/tmp_product_e : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U95/tmp_product_f : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U96/tmp_product_10 : 0 0 : 2272 2272 : Used 1 time 0
 Sort Area is  mul_19s_16s_35_1_1_U97/tmp_product_11 : 0 0 : 2272 2272 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                               | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------+------------+---------------+----------------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | p_0_out    | 4096x16       | LUT            | 
+--------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B2          | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (C' or 0)+A2*B2 | 19     | 18     | 18     | -      | 37     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | ACIN''*B2       | 19     | 16     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:03:51 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B'      | 0      | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   420|
|3     |DSP48E2 |   160|
|4     |LUT1    |   170|
|5     |LUT2    |   431|
|6     |LUT3    |  2272|
|7     |LUT4    |  1824|
|8     |LUT5    |  1410|
|9     |LUT6    |  7010|
|10    |MUXF7   |  2190|
|11    |MUXF8   |   820|
|12    |FDRE    |  1854|
|13    |IBUF    |  1284|
|14    |OBUF    |  2723|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                                      |Cells |
+------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
|1     |top                                                                            |                                                                            | 22569|
|2     |  grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848 |myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | 17272|
|3     |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s   |  1727|
|4     |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_80                                             |     1|
|5     |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_81                                             |     1|
|6     |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_82                                             |     1|
|7     |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_83                                             |     1|
|8     |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_84                                             |     1|
|9     |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_85                                             |     1|
|10    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_86                                             |     1|
|11    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_87                                             |    91|
|12    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_670 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_0 |  1728|
|13    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_72                                             |     1|
|14    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_73                                             |     1|
|15    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_74                                             |     1|
|16    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_75                                             |     1|
|17    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_76                                             |     1|
|18    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_77                                             |     1|
|19    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_78                                             |     1|
|20    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_79                                             |    92|
|21    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_1 |  1727|
|22    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_64                                             |     1|
|23    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_65                                             |     1|
|24    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_66                                             |     1|
|25    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_67                                             |     1|
|26    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_68                                             |     1|
|27    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_69                                             |     1|
|28    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_70                                             |     1|
|29    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_71                                             |    91|
|30    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_2 |  1727|
|31    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_56                                             |     1|
|32    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_57                                             |     1|
|33    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_58                                             |     1|
|34    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_59                                             |     1|
|35    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_60                                             |     1|
|36    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_61                                             |     1|
|37    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_62                                             |     1|
|38    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_63                                             |    91|
|39    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_3 |  1727|
|40    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_48                                             |     1|
|41    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_49                                             |     1|
|42    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_50                                             |     1|
|43    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_51                                             |     1|
|44    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_52                                             |     1|
|45    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_53                                             |     1|
|46    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_54                                             |     1|
|47    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_55                                             |    91|
|48    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_758 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_4 |  1727|
|49    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_40                                             |     1|
|50    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_41                                             |     1|
|51    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_42                                             |     1|
|52    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_43                                             |     1|
|53    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_44                                             |     1|
|54    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_45                                             |     1|
|55    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_46                                             |     1|
|56    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_47                                             |    91|
|57    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_5 |  1727|
|58    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_32                                             |     1|
|59    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_33                                             |     1|
|60    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_34                                             |     1|
|61    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_35                                             |     1|
|62    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_36                                             |     1|
|63    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_37                                             |     1|
|64    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_38                                             |     1|
|65    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_39                                             |    91|
|66    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_802 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_6 |  1727|
|67    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_24                                             |     1|
|68    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_25                                             |     1|
|69    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_26                                             |     1|
|70    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_27                                             |     1|
|71    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_28                                             |     1|
|72    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_29                                             |     1|
|73    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_30                                             |     1|
|74    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_31                                             |    91|
|75    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_7 |  1727|
|76    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1_16                                             |     1|
|77    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_17                                             |     1|
|78    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_18                                             |     1|
|79    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_19                                             |     1|
|80    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_20                                             |     1|
|81    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_21                                             |     1|
|82    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_22                                             |     1|
|83    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_23                                             |    91|
|84    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_8 |  1728|
|85    |      mul_19s_16s_35_1_1_U90                                                   |myproject_mul_19s_16s_35_1_1                                                |     1|
|86    |      mul_19s_16s_35_1_1_U91                                                   |myproject_mul_19s_16s_35_1_1_9                                              |     1|
|87    |      mul_19s_16s_35_1_1_U92                                                   |myproject_mul_19s_16s_35_1_1_10                                             |     1|
|88    |      mul_19s_16s_35_1_1_U93                                                   |myproject_mul_19s_16s_35_1_1_11                                             |     1|
|89    |      mul_19s_16s_35_1_1_U94                                                   |myproject_mul_19s_16s_35_1_1_12                                             |     1|
|90    |      mul_19s_16s_35_1_1_U95                                                   |myproject_mul_19s_16s_35_1_1_13                                             |     1|
|91    |      mul_19s_16s_35_1_1_U96                                                   |myproject_mul_19s_16s_35_1_1_14                                             |     1|
|92    |      mul_19s_16s_35_1_1_U97                                                   |myproject_mul_19s_16s_35_1_1_15                                             |    92|
+------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.227 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3473.234 ; gain = 1917.207 ; free physical = 84823 ; free virtual = 121470
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3473.234 ; gain = 0.000 ; free physical = 85098 ; free virtual = 121746
INFO: [Netlist 29-17] Analyzing 4875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3551.035 ; gain = 0.000 ; free physical = 85056 ; free virtual = 121725
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1445 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 160 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1284 instances

Synth Design complete | Checksum: 461badca
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:02 ; elapsed = 00:04:02 . Memory (MB): peak = 3551.070 ; gain = 2009.004 ; free physical = 85063 ; free virtual = 121732
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2679.587; main = 2548.036; forked = 427.433
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5073.574; main = 3551.039; forked = 1600.344
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3615.066 ; gain = 63.996 ; free physical = 85061 ; free virtual = 121731

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7b64e12a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3740.457 ; gain = 125.391 ; free physical = 84988 ; free virtual = 121678

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 7b64e12a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84898 ; free virtual = 121587

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 7b64e12a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84898 ; free virtual = 121587
Phase 1 Initialization | Checksum: 7b64e12a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84898 ; free virtual = 121587

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 7b64e12a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84890 ; free virtual = 121579

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 7b64e12a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121579
Phase 2 Timer Update And Timing Data Collection | Checksum: 7b64e12a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121579

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c6a95ed6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121579
Retarget | Checksum: c6a95ed6
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10944e670

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121578
Constant propagation | Checksum: 10944e670
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 887766fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121578
Sweep | Checksum: 887766fe
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 887766fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84889 ; free virtual = 121578
Shift Register Optimization | Checksum: 887766fe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 887766fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84888 ; free virtual = 121578
Post Processing Netlist | Checksum: 887766fe
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 8 Finalization

Phase 8.1 Finalizing Design Cores and Updating Shapes
Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: 7a16f4c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84892 ; free virtual = 121581

Phase 8.2 Verifying Netlist Connectivity
Phase 8.2 Verifying Netlist Connectivity | Checksum: 7a16f4c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84892 ; free virtual = 121581
Phase 8 Finalization | Checksum: 7a16f4c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84892 ; free virtual = 121581
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7a16f4c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84892 ; free virtual = 121581
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84891 ; free virtual = 121580

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7a16f4c5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84888 ; free virtual = 121578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7a16f4c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84888 ; free virtual = 121578

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84888 ; free virtual = 121578
Ending Netlist Obfuscation Task | Checksum: 7a16f4c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3819.441 ; gain = 0.000 ; free physical = 84888 ; free virtual = 121578
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3819.441 ; gain = 268.371 ; free physical = 84888 ; free virtual = 121577
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 19:47:32 2024...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m38s *****
INFO: [HLS 200-112] Total CPU user time: 368.76 seconds. Total CPU system time: 13.25 seconds. Total elapsed time: 380.01 seconds; peak allocated memory: 500.781 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Dec 16 19:47:43 2024...
