Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: L:/Application/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 148a3d0ea91a454b92bcf81b3b7feaa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot arbiter_iwrr_tb_behav xil_defaultlib.arbiter_iwrr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "L:/Projects/arbiter/arbiter_iwrr/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "L:/Projects/arbiter/arbiter_iwrr/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_iwrr(P_REQUESTER_WEIGHT=...
Compiling module xil_defaultlib.arbiter_iwrr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot arbiter_iwrr_tb_behav
