{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561316735990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561316735990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 16:05:34 2019 " "Processing started: Sun Jun 23 16:05:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561316735990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561316735990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_input -c test_input " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_input -c test_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561316735990 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561316736457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_machine-behavioral " "Found design unit 1: input_machine-behavioral" {  } { { "input_machine.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/input_machine.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561316736777 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_machine " "Found entity 1: input_machine" {  } { { "input_machine.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/input_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561316736777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561316736777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_input-behavioral " "Found design unit 1: test_input-behavioral" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561316736779 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_input " "Found entity 1: test_input" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561316736779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561316736779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_input " "Elaborating entity \"test_input\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561316736807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_type2 test_input.vhd(18) " "VHDL Signal Declaration warning at test_input.vhd(18): used implicit default value for signal \"w_type2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561316736808 "|test_input"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_type3 test_input.vhd(19) " "VHDL Signal Declaration warning at test_input.vhd(19): used implicit default value for signal \"w_type3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561316736808 "|test_input"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_size test_input.vhd(21) " "VHDL Signal Declaration warning at test_input.vhd(21): used implicit default value for signal \"w_size\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561316736808 "|test_input"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_sugar test_input.vhd(22) " "VHDL Signal Declaration warning at test_input.vhd(22): used implicit default value for signal \"w_sugar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561316736808 "|test_input"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_prepare test_input.vhd(24) " "VHDL Signal Declaration warning at test_input.vhd(24): used implicit default value for signal \"w_prepare\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data test_input.vhd(28) " "Verilog HDL or VHDL warning at test_input.vhd(28): object \"w_data\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_read test_input.vhd(29) " "Verilog HDL or VHDL warning at test_input.vhd(29): object \"w_read\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_res1 test_input.vhd(31) " "Verilog HDL or VHDL warning at test_input.vhd(31): object \"w_res1\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_res2 test_input.vhd(32) " "Verilog HDL or VHDL warning at test_input.vhd(32): object \"w_res2\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_res3 test_input.vhd(33) " "Verilog HDL or VHDL warning at test_input.vhd(33): object \"w_res3\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_res4 test_input.vhd(34) " "Verilog HDL or VHDL warning at test_input.vhd(34): object \"w_res4\" assigned a value but never read" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561316736809 "|test_input"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "test_input.vhd(92) " "VHDL Wait Statement error at test_input.vhd(92): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "test_input.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_input_machine/test_input.vhd" 92 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1561316736809 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1561316736810 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561316736931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 23 16:05:36 2019 " "Processing ended: Sun Jun 23 16:05:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561316736931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561316736931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561316736931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561316736931 ""}
