{"config":{"indexing":"full","lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"notebOOOOOOk \u00b6 \u7b14\u8bb0\uff0c\u968f\u624b\u8bb0, \u683c\u5f0f\u5c06\u5c31 Author: PxmmmmGH Field: EDA/Programming/AI Email: icpengxuan@scut.edu.cn Notes \u00b6 EDA \u00b6 EDA4PR EDA4PR-Analog EDA4PR-Digtal EDA4PR-LCM Flow Tools \u00b6 Algorithms Hardware OS Program Tools Other \u00b6 Good Things TODO \u00b6 \u968f\u624b\u8bb0\uff0c\u683c\u5f0f\u5c06\u5c31\u4e00\u4e0b\uff0c\u5f88\u591atypora\u7684\u6837\u5f0f\u65e0\u6cd5\u5e94\u7528 \u5355\u4e2a\u9875\u9762\u592a\u591a\uff0c\u6709\u65f6\u95f4\u5206\u4e00\u4e0b Page's bug: INFO - Building documentation... INFO - Cleaning site directory WARNING - Doc file 'EDA4PR-Analog.md' contains a link '\u7248\u56fe\u77e5\u8bc6\u5927\u603b\u7ed3_\u9646\u6653\u6b22.pdf', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Analog.md' contains a link '../Analog/\u6a21\u62df\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u4e2d\u7684\u5339\u914d\u827a\u672f.pdf', but the target is not found among documentation files. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients', it was left as is. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients', it was left as is. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'github.com/ALIGN-analoglayout/AnalogDetailedRouter', it was left as is. WARNING - Doc file 'EDA4PR-Analog.md' contains a link '..\\Analog\\Tools\\ALIGN_PDK_Abstraction_Guide.pptx', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '[dl.acm.org/doi/pdf/10.1145/3372780.3378174](https://dl.acm.org/doi/pdf/10.1145/3372780.3378174)', but the target '[dl.acm.org/doi/pdf/10.1145/3372780.3378174](https:/dl.acm.org/doi/pdf/10.1145/3372780.3378174)' is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '../NN/CNN/cnn.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '../routing/routing2.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '......\\Download\\TIMING_ICCAD2024_Guo.pdf', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '.\\notebak\\EDA+GNN.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link 'AI\u6280\u672f\u5e26\u7ed9EDA\u7684\u673a\u9047\u548c\u6311\u6218-Yibo Lin.pdf', but the target is not found among documentation files. INFO - Doc file 'EDA4PR-Digtal.md' contains an unrecognized relative link '[[\u8bfb\u8bba\u6587] Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview_toward machine learning....lake-CSDN\u535a\u5ba2](https://blog.csdn.net/SP_FA/article/details/134063224)', it was left as is. WARNING - Doc file 'flow.md' contains a link 'DesignAutomationConference_SFO_2024.pdf', but the target is not found among documentation files. INFO - Doc file 'flow.md' contains an unrecognized relative link 'EDA4PR-Analog', it was left as is. Did you mean 'EDA4PR-Analog.md'? INFO - Doc file 'Algorithms.md' contains a link '# \u5f52\u5e76\u6392\u5e8f\uff08Merge Sort\uff09', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Analog.md' contains a link '#TCAD10-SA-EFYY', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Analog.md' contains a link '# BAG', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [-Layer assignment+Via minization-Trans-2008-DP-NTHU](https://ieeexplore-ieee-org-443.webvpn.scut.edu.cn/document/4603083)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '#[FastRoute1.0\u20142006]()', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [-only CNN-DAC-2020-CNN(VAE)-](https://ieeexplore-ieee-org-443.webvpn.scut.edu.cn/stamp/stamp.jsp?tp =&arnumber = 9218598)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [fastroute 4.0-via min tree+3 bending-ASPDAC-2009-]()', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK](https://github.com/cuhk-eda/cu-gr)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [CUGR2.0 EDGE- -DAC-2023-](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10247702)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR.md' contains a link '# VLSI Placement and Routing \u2014 From 2D to 3D', but there is no such anchor on this page. INFO - Doc file 'EDA4PR.md' contains a link '# Future direction', but there is no such anchor on this page. INFO - Doc file 'Hardware.md' contains a link '#\u6307\u4ee4\u5bfb\u5740', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# simulation ADE', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# VCS', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# Verdi', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# DC', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# SMIC', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# Formality', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# ITF, ICT', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# innovus', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# 9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# 6.\u524d\u4effPVT\u9a8c\u8bc1', but there is no such anchor on this page.","title":"Home"},{"location":"#notebooooook","text":"\u7b14\u8bb0\uff0c\u968f\u624b\u8bb0, \u683c\u5f0f\u5c06\u5c31 Author: PxmmmmGH Field: EDA/Programming/AI Email: icpengxuan@scut.edu.cn","title":"notebOOOOOOk"},{"location":"#notes","text":"","title":"Notes"},{"location":"#eda","text":"EDA4PR EDA4PR-Analog EDA4PR-Digtal EDA4PR-LCM Flow","title":"EDA"},{"location":"#tools","text":"Algorithms Hardware OS Program Tools","title":"Tools"},{"location":"#other","text":"Good Things","title":"Other"},{"location":"#todo","text":"\u968f\u624b\u8bb0\uff0c\u683c\u5f0f\u5c06\u5c31\u4e00\u4e0b\uff0c\u5f88\u591atypora\u7684\u6837\u5f0f\u65e0\u6cd5\u5e94\u7528 \u5355\u4e2a\u9875\u9762\u592a\u591a\uff0c\u6709\u65f6\u95f4\u5206\u4e00\u4e0b Page's bug: INFO - Building documentation... INFO - Cleaning site directory WARNING - Doc file 'EDA4PR-Analog.md' contains a link '\u7248\u56fe\u77e5\u8bc6\u5927\u603b\u7ed3_\u9646\u6653\u6b22.pdf', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Analog.md' contains a link '../Analog/\u6a21\u62df\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u4e2d\u7684\u5339\u914d\u827a\u672f.pdf', but the target is not found among documentation files. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients', it was left as is. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients', it was left as is. INFO - Doc file 'EDA4PR-Analog.md' contains an unrecognized relative link 'github.com/ALIGN-analoglayout/AnalogDetailedRouter', it was left as is. WARNING - Doc file 'EDA4PR-Analog.md' contains a link '..\\Analog\\Tools\\ALIGN_PDK_Abstraction_Guide.pptx', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '[dl.acm.org/doi/pdf/10.1145/3372780.3378174](https://dl.acm.org/doi/pdf/10.1145/3372780.3378174)', but the target '[dl.acm.org/doi/pdf/10.1145/3372780.3378174](https:/dl.acm.org/doi/pdf/10.1145/3372780.3378174)' is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '../NN/CNN/cnn.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '../routing/routing2.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '......\\Download\\TIMING_ICCAD2024_Guo.pdf', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link '.\\notebak\\EDA+GNN.md', but the target is not found among documentation files. WARNING - Doc file 'EDA4PR-Digtal.md' contains a link 'AI\u6280\u672f\u5e26\u7ed9EDA\u7684\u673a\u9047\u548c\u6311\u6218-Yibo Lin.pdf', but the target is not found among documentation files. INFO - Doc file 'EDA4PR-Digtal.md' contains an unrecognized relative link '[[\u8bfb\u8bba\u6587] Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview_toward machine learning....lake-CSDN\u535a\u5ba2](https://blog.csdn.net/SP_FA/article/details/134063224)', it was left as is. WARNING - Doc file 'flow.md' contains a link 'DesignAutomationConference_SFO_2024.pdf', but the target is not found among documentation files. INFO - Doc file 'flow.md' contains an unrecognized relative link 'EDA4PR-Analog', it was left as is. Did you mean 'EDA4PR-Analog.md'? INFO - Doc file 'Algorithms.md' contains a link '# \u5f52\u5e76\u6392\u5e8f\uff08Merge Sort\uff09', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Analog.md' contains a link '#TCAD10-SA-EFYY', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Analog.md' contains a link '# BAG', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [-Layer assignment+Via minization-Trans-2008-DP-NTHU](https://ieeexplore-ieee-org-443.webvpn.scut.edu.cn/document/4603083)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '#[FastRoute1.0\u20142006]()', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [-only CNN-DAC-2020-CNN(VAE)-](https://ieeexplore-ieee-org-443.webvpn.scut.edu.cn/stamp/stamp.jsp?tp =&arnumber = 9218598)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [fastroute 4.0-via min tree+3 bending-ASPDAC-2009-]()', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK](https://github.com/cuhk-eda/cu-gr)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR-Digtal.md' contains a link '# [CUGR2.0 EDGE- -DAC-2023-](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10247702)', but there is no such anchor on this page. INFO - Doc file 'EDA4PR.md' contains a link '# VLSI Placement and Routing \u2014 From 2D to 3D', but there is no such anchor on this page. INFO - Doc file 'EDA4PR.md' contains a link '# Future direction', but there is no such anchor on this page. INFO - Doc file 'Hardware.md' contains a link '#\u6307\u4ee4\u5bfb\u5740', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# simulation ADE', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# VCS', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# Verdi', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# DC', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# SMIC', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# Formality', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# ITF, ICT', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# innovus', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# 9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09', but there is no such anchor on this page. INFO - Doc file 'flow.md' contains a link '# 6.\u524d\u4effPVT\u9a8c\u8bc1', but there is no such anchor on this page.","title":"TODO"},{"location":"Algorithms/","text":"Algorithms \u00b6 \u57fa\u7840 \u00b6 \u4e00\u4e2a\u7b97\u6cd5\u5e94\u5177\u5907\u4ee5\u4e0b\u4e94\u4e2a\u57fa\u672c\u7279\u6027\uff1a \u8f93\u5165 \u3001 \u8f93\u51fa \u3001 \u6709\u7a77\u6027 \u3001 \u786e\u5b9a\u6027 \u3001 \u53ef\u884c\u6027 \u3002 \u7b97\u6cd5\u590d\u6742\u5ea6\u5206\u6790 \u00b6 \u65f6\u95f4\u590d\u6742\u5ea6 \u00b6 \u5173\u4e8e O(log~n~) \u00b6 \u6bcf\u6b21\u64cd\u4f5c\u5c06\u95ee\u9898\u89c4\u6a21\u7f29\u5c0f\u4e00\u534a\u7684\u7b97\u6cd5\uff0c\u5982\u300c\u4e8c\u5206\u67e5\u627e\u300d\u548c\u300c\u5206\u6cbb\u7b97\u6cd5\u300d\uff0c\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O(logn) \u7a7a\u95f4\u590d\u6742\u5ea6 \u00b6 \u7a7a\u95f4\u590d\u6742\u5ea6\u7684\u8ba1\u7b97\u4e3b\u8981\u8003\u8651\u7b97\u6cd5\u8fd0\u884c\u8fc7\u7a0b\u4e2d\u989d\u5916\u5360\u7528\u7684\u7a7a\u95f4\uff0c\u5305\u62ec\u5c40\u90e8\u53d8\u91cf\u548c\u9012\u5f52\u6808\u7a7a\u95f4\u3002 \u5e38\u6570\u7a7a\u95f4 O(1) \u00b6 def algorithm ( n ): a = 1 b = 2 res = a * b + n return res \u4e0a\u8ff0\u4ee3\u7801\u4e2d\uff0c\u53ea\u4f7f\u7528\u4e86\u56fa\u5b9a\u6570\u91cf\u7684\u53d8\u91cf\uff0c\u56e0\u6b64\u7a7a\u95f4\u590d\u6742\u5ea6\u4e3a O(1)\u3002 \u7ebf\u6027\u7a7a\u95f4 O(n) \u00b6 def algorithm ( n ): if n <= 0 : return 1 return n * algorithm ( n - 1 ) \u4e0a\u8ff0\u4ee3\u7801\u4e2d\uff0c\u9012\u5f52\u6df1\u5ea6\u4e3a n n \uff0c\u9700\u8981 O(n) \u7684\u6808\u7a7a\u95f4\u3002 \u5e38\u89c1\u7a7a\u95f4\u590d\u6742\u5ea6\u4ece\u5c0f\u5230\u5927\u6392\u5e8f\uff1aO(1) O (1) < O(log\u2061n) O (log n ) < O(n) O ( n ) < O(n2) O ( n 2) < O(2n) O (2 n ) \u53c2\u8003 \u00b6 0.3 \u7b97\u6cd5\u590d\u6742\u5ea6 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 NP\u95ee\u9898 \u00b6 \u57fa\u672c\u6982\u5ff5\uff1a \u00b6 \u7ea6\u5316\uff1a \u591a\u9879\u5f0f P\u95ee\u9898 \u00b6 \u5b9a\u4e49:\u4e00\u4e2a\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u590d\u6742\u5ea6\u5185\u89e3\u51b3\u7684\u95ee\u9898\u3002 \u4f8b\u5982:n\u4e2a\u6570\u7684\u6392\u5e8f\u95ee\u9898(\u4e0d\u8d85\u8fc70(n^2^)) NP\u95ee\u9898 \u00b6 \u5b9a\u4e49:\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u7684\u65f6\u95f4\u91cc \u9a8c\u8bc1 \u4e00\u4e2a\u89e3\u7684\u95ee\u9898\u3002\u5373\u7ed9\u51fa\u4e00\u4e2a\u7b54\u6848\uff0c\u53ef\u4ee5\u5f88\u5feb\u5730(\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185)\u9a8c\u8bc1\u8fd9\u4e2a\u7b54\u6848\u662f\u5bf9\u7684\u8fd8\u662f\u9519\u7684\uff0c\u4f46\u662f \u4e0d\u4e00\u5b9a\u80fd\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u6c42\u51fa\u6b63\u786e\u7684\u89e3 \u3002 \u4e3e\u4f8b\uff1a 1.\u6570\u72ec\u95ee\u9898\uff1a 2.hamilton\u95ee\u9898\uff1a NP-hard \u00b6 \u5b9a\u4e49:\u4efb\u610fNP\u95ee\u9898\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u7ea6\u5316\u6210\u8be5\u95ee\u9898\u5373\u4e3a\u4e86\u89e3\u51b3NP\u95ee\u9898A\uff0c\u5148\u5c06\u95ee\u9898A\u7ea6\u5316\u4e3a\u53e6\u4e00\u4e2a\u95ee\u9898B\uff0c\u89e3\u51b3\u95ee\u9898B\u540c\u65f6\u4e5f\u95f4\u63a5\u89e3\u51b3\u4e86\u95ee\u9898A\u3002\u95ee\u9898B\u5c31\u662f\u4e00\u4e2aNP\u96be\u95ee\u9898 \u4e3e\u4f8b\uff1a\u65c5\u884c\u5546\u6700\u77ed\u8def\u5f84\u95ee\u9898 \u8bbe\u4e00\u4e2a\u63a8\u9500\u5458\u9700\u8981\u4ece\u9999\u6e2f\u51fa\u53d1\uff0c\u7ecf\u8fc7\u5e7f\u5dde\uff0c\u5317\u4eac\uff0c\u4e0a\u6d77\uff0c\u2026\uff0c\u7b49n\u4e2a\u57ce\u5e02\uff0c\u6700\u540e\u8fd4\u56de\u9999\u6e2f\u3002 \u4efb\u610f\u4e24\u4e2a\u57ce\u5e02\u4e4b\u95f4\u90fd\u6709\u98de\u673a\u76f4\u8fbe\uff0c\u4f46\u53cc\u5411\u7684\u7968\u4ef7\u4e0d\u7b49\u3002\u6c42\u603b\u8def\u8d39\u6700\u5c11\u7684\u884c\u7a0b\u5b89\u6392\u3002 \u5206\u6790:\u60f3\u8981\u77e5\u9053\u6240\u6709\u65b9\u6848\u4e2d\u82b1\u8d39\u6700\u5c11\u7684\uff0c\u5fc5\u987b\u68c0\u67e5\u6240\u6709\u53ef\u80fd\u7684\u65c5\u884c\u5b89\u6392\u624d\u80fd\u627e\u5230\uff0c\u5373 (n-1)!\u79cd \u65b9\u6848\uff0c\u5f88\u663e\u7136\u8fd9 \u4e0d\u662fP\u95ee\u9898\uff08\u4e0d\u662f\u591a\u9879\u5f0f\uff09 \u3002\u7ed9\u51fa\u4efb\u610f\u4e00\u4e2a\u884c\u7a0b\u5b89\u6392\uff0c\u4f60\u80fd\u7b97\u51fa\u5b83\u7684\u603b\u8def\u8d39\uff0c\u4f46 \u65e0\u6cd5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u9a8c\u8bc1\u8fd9\u6761\u8def\u662f\u5426\u662f\u6700\u77ed\u8def \u3002\u6240\u4ee5\u4e0d\u662fNP\u95ee\u9898\u3002\uff08\u4e0b\u56fe\u7eaf\u7eff\u8272\u90e8\u5206\uff09 NP-Complete\u95ee\u9898 \u00b6 \u5b9a\u4e49:\u6240\u6709 \u65e2\u662fNP\u95ee\u9898\uff0c\u53c8\u662fNP\u96be\u95ee\u9898 \u7684\u95ee\u9898 \u5373\u4e00\u4e2aNP\u95ee\u9898\uff0c\u4efb\u610f\u7684NP\u95ee\u9898\u53ef\u4ee5\u7ea6\u5316\u5230\u5b83: NPC\u95ee\u9898\u53ea\u80fd\u66b4\u529b\u6c42\u89e3\uff1f \u4e3e\u4f8b\uff1a \u65c5\u884c\u5546\u95ee\u9898\uff08\u9650\u5236\u82b1\u8d39\uff09 \u8bbe\u4e00\u4e2a\u63a8\u9500\u5458\u9700 \u8981\u4ece\u9999\u6e2f\u51fa\u53d1\uff0c\u7ecf\u8fc7\u5e7f\u5dde\uff0c\u5317\u4eac\uff0c\u4e0a\u6d77\uff0c\u2026\uff0c\u7b49n\u4e2a\u57ce\u5e02\uff0c\u6700\u540e\u8fd4\u56de\u9999\u6e2f\u3002 \u4efb\u610f\u4e24\u4e2a\u57ce\u5e02\u4e4b\u95f4\u90fd\u6709\u98de\u673a\u76f4\u8fbe\uff0c\u4f46\u53cc\u5411\u7684\u7968\u4ef7\u4e0d\u7b49\u3002\u73b0\u5728\u5047\u8bbe\u516c\u53f8\u7ed9\u62a5\u9500C\u5757\u94b1\u95ee\u662f\u5426\u5b58\u5728\u4e00\u4e2a\u884c\u7a0b\u5b89\u6392\uff0c\u4f7f\u5f97\u4ed6\u80fd\u904d\u5386\u6240\u6709\u57ce\u5e02\uff0c\u800c\u4e14\u603b\u7684\u8def\u8d39\u5c0f\u4e8eC? \u57fa\u7840\u7b97\u6cd5\u5206\u7c7b \u00b6 \u679a\u4e3e\uff08Enumeration\uff09 \u00b6 \u9012\u5f52\uff08Recursion\uff09 \u00b6 \u9012\u5f52\u51fd\u6570\u4f1a==\u8c03\u7528\u81ea\u8eab== \u9012\u5f52\u7684\u672c\u8d28\u4e0e \u6570\u5b66\u5f52\u7eb3\u6cd5 \u9ad8\u5ea6\u5951\u5408 \u9012\u5f52\u4e09\u6b65\u6cd5 \u00b6 \u9012\u5f52\u7684\u6838\u5fc3\u601d\u60f3\u662f\uff1a \u628a\u5927\u95ee\u9898\u62c6\u89e3\u4e3a\u5c0f\u95ee\u9898\uff0c\u9010\u6b65\u89e3\u51b3 \u3002\u5199\u9012\u5f52\u65f6\uff0c\u53ef\u4ee5\u9075\u5faa\u4ee5\u4e0b\u4e09\u6b65\uff1a \u5199\u9012\u63a8\u516c\u5f0f \uff1a\u627e\u51fa\u539f\u95ee\u9898\u4e0e\u5b50\u95ee\u9898\u7684\u5173\u7cfb\uff0c\u5199\u51fa\u9012\u63a8\u516c\u5f0f\u3002 \u786e\u5b9a\u7ec8\u6b62\u6761\u4ef6 \uff1a\u660e\u786e\u9012\u5f52==\u4f55\u65f6\u7ed3\u675f==\uff0c\u4ee5\u53ca==\u7ed3\u675f\u65f6\u7684\u8fd4\u56de\u503c==\u3002 \u7ffb\u8bd1\u4e3a\u4ee3\u7801 \uff1a \u5b9a\u4e49\u9012\u5f52\u51fd\u6570\uff08\u660e\u786e\u53c2\u6570\u548c\u8fd4\u56de\u503c\u542b\u4e49\uff09 \u7f16\u5199\u9012\u5f52\u4e3b\u4f53\uff08\u9012\u63a8\u516c\u5f0f\u5bf9\u5e94\u7684\u9012\u5f52\u8c03\u7528\uff09 \u52a0\u5165\u7ec8\u6b62\u6761\u4ef6\u7684\u5224\u65ad\u548c\u5904\u7406 \u6ce8\u610f\u4e8b\u9879 \u00b6 \u9012\u5f52\u5728\u7a0b\u5e8f\u6267\u884c\u65f6\u4f9d\u8d56\u4e8e\u8c03\u7528\u6808\u3002\u6bcf\u9012\u5f52\u8c03\u7528\u4e00\u6b21\uff0c\u7cfb\u7edf\u4f1a\u4e3a\u8be5\u8c03\u7528\u5206\u914d\u4e00\u4e2a\u65b0\u7684\u6808\u5e27\uff0c\u5982\u679c\u9012\u5f52\u5c42\u6570\u8fc7\u6df1\uff0c\u6781\u6613\u5bfc\u81f4 Stack Overflow \u3002 \u907f\u514d\u91cd\u590d\u8fd0\u7b97 \u00b6 \u9012\u5f52\u7b97\u6cd5\u5e38\u5e38\u4f1a\u9047\u5230\u91cd\u590d\u8ba1\u7b97\u7684\u95ee\u9898\uff0c\u5c24\u5176\u662f\u5728\u5206\u6cbb\u7ed3\u6784\u4e2d\u591a\u4e2a\u5b50\u95ee\u9898\u91cd\u53e0\u65f6\u3002\u4f8b\u5982\uff0c\u6590\u6ce2\u90a3\u5951\u6570\u5217\u7684\u9012\u5f52\u5b9a\u4e49\u5982\u4e0b\uff1a \u5982\u4e0b\u56fe\u6240\u793a\uff0c\u8ba1\u7b97 f(5) f (5) \u65f6\uff0cf(3) f (3) \u4f1a\u88ab\u591a\u6b21\u9012\u5f52\u8ba1\u7b97\uff0cf(2) f (2)\u3001f(1) f (1)\u3001f(0) f (0) \u4e5f\u4f1a\u88ab\u91cd\u590d\u8ba1\u7b97\uff0c\u5bfc\u81f4\u6548\u7387\u6781\u4f4e\u3002 \u4e3a\u907f\u514d\u91cd\u590d\u8fd0\u7b97\uff0c\u53ef\u4ee5\u5f15\u5165\u7f13\u5b58\u673a\u5236\uff08\u5982\u54c8\u5e0c\u8868\u3001\u6570\u7ec4\u6216\u96c6\u5408\uff09\u8bb0\u5f55\u5df2\u7ecf\u8ba1\u7b97\u8fc7\u7684\u5b50\u95ee\u9898\u7ed3\u679c\u3002\u8fd9\u79cd\u505a\u6cd5\u79f0\u4e3a==\u8bb0\u5fc6\u5316\u9012\u5f52== \u5206\u6cbb\uff08Divide and Conquer\uff09 \u00b6 \u5206\u6cbb\u7b97\u6cd5\u4e0e\u9012\u5f52\u7b97\u6cd5\u7684\u5173\u7cfb \u00b6 \u4f7f\u7528\u6761\u4ef6 \u00b6 \u53ef\u5206\u89e3 \uff1a\u539f\u95ee\u9898\u80fd\u62c6\u5206\u4e3a\u82e5\u5e72\u89c4\u6a21\u66f4\u5c0f\u3001\u7ed3\u6784\u76f8\u540c\u7684\u5b50\u95ee\u9898\u3002 \u5b50\u95ee\u9898\u72ec\u7acb \uff1a\u5404\u5b50\u95ee\u9898\u4e92\u4e0d\u5f71\u54cd\uff0c\u65e0\u91cd\u53e0\u90e8\u5206\u3002 \u6709\u7ec8\u6b62\u6761\u4ef6 \uff1a\u5b50\u95ee\u9898\u8db3\u591f\u5c0f\u65f6\u53ef\u76f4\u63a5\u89e3\u51b3\u3002 \u53ef\u5408\u5e76 \uff1a\u5b50\u95ee\u9898\u7684\u89e3\u80fd\u9ad8\u6548\u5408\u5e76\u4e3a\u539f\u95ee\u9898\u7684\u89e3\uff0c\u4e14\u5408\u5e76\u8fc7\u7a0b\u4e0d\u80fd\u592a\u590d\u6742\u3002 \u4f2a\u4ee3\u7801 \u00b6 def solve_min ( problem ): ... return ans_min def divide ( problem_n ) ... return [ problem_1 , problem_2 , ... , problem_k ] def merge ([ ans_1 , ans_2 , ... , ans_k ]) ... return ans def divide_and_conquer ( problem ): \"\"\" \u5206\u6cbb\u7b97\u6cd5\u901a\u7528\u6a21\u677f :param problem_n: \u95ee\u9898\u89c4\u6a21 :return: \u539f\u95ee\u9898\u7684\u89e3 \"\"\" # 1. \u9012\u5f52\u7ec8\u6b62\u6761\u4ef6\uff1a\u5f53\u95ee\u9898\u89c4\u6a21\u8db3\u591f\u5c0f\u65f6\uff0c\u76f4\u63a5\u89e3\u51b3 if problem < d : # d \u4e3a\u53ef\u76f4\u63a5\u6c42\u89e3\u7684\u6700\u5c0f\u89c4\u6a21 return solve_min ( problem ) # \u76f4\u63a5\u6c42\u89e3 # 2. \u5206\u89e3\uff1a\u5c06\u539f\u95ee\u9898\u5206\u89e3\u4e3a k \u4e2a\u5b50\u95ee\u9898 problems_k = divide ( problem ) # divide \u51fd\u6570\u8fd4\u56de k \u4e2a\u5b50\u95ee\u9898\u7684\u5217\u8868 # 3. \u9012\u5f52\u6c42\u89e3\u6bcf\u4e2a\u5b50\u95ee\u9898 ans_k = [] for sub_problem in problems_k : sub_ans = divide_and_conquer ( sub_problem ) # \u9012\u5f52\u6c42\u89e3\u5b50\u95ee\u9898 ans_k . append ( sub_ans ) # \u6536\u96c6\u6bcf\u4e2a\u5b50\u95ee\u9898\u7684\u89e3 # 4. \u5408\u5e76\uff1a\u5c06 k \u4e2a\u5b50\u95ee\u9898\u7684\u89e3\u5408\u5e76\u4e3a\u539f\u95ee\u9898\u7684\u89e3 ans = merge ( ans_k ) return ans # \u8fd4\u56de\u539f\u95ee\u9898\u7684\u89e3 \u65f6\u95f4\u590d\u6742\u5ea6\u5206\u6790 \u00b6 \u5206\u6cbb\u7b97\u6cd5\u7684\u6838\u5fc3\u5728\u4e8e\uff1a\u5c06\u5927\u95ee\u9898\u9012\u5f52\u62c6\u5206\u4e3a\u66f4\u5c0f\u7684\u5b50\u95ee\u9898\uff0c\u76f4\u5230\u5b50\u95ee\u9898\u8db3\u591f\u7b80\u5355\uff08\u901a\u5e38\u53ef\u76f4\u63a5\u7528\u5e38\u6570\u65f6\u95f4\u89e3\u51b3\uff09\uff0c\u7136\u540e\u5408\u5e76\u5b50\u95ee\u9898\u7684\u89e3\u3002 \u5b9e\u9645\u7684 \u65f6\u95f4\u590d\u6742\u5ea6 \u4e3b\u8981\u7531 \u300c\u5206\u89e3\u300d \u548c \u300c\u5408\u5e76\u300d \u4e24\u4e2a\u8fc7\u7a0b\u51b3\u5b9a\u3002 \u6c42\u89e3\u5206\u6cbb\u7b97\u6cd5\u590d\u6742\u5ea6\uff0c\u5e38\u7528\u4e24\u79cd\u65b9\u6cd5\uff1a \u9012\u63a8\u6cd5 \u548c \u9012\u5f52\u6811\u6cd5 \u9012\u63a8\u6cd5 \u00b6 \u4ee5 \u5f52\u5e76\u6392\u5e8f \u4e3a\u4f8b\uff0c\u5176\u9012\u5f52\u5f0f\u4e3a \u9012\u5f52\u6811\u6cd5 \u00b6 \u56de\u6eaf\uff08Backtracking\uff09 \u00b6 \u7cfb\u7edf\u5730\u641c\u7d22\u6240\u6709\u53ef\u80fd\u89e3\u7684\u7b97\u6cd5 \u8d70\u4e0d\u901a\u5c31\u9000\u56de\uff0c\u6362\u6761\u8def\u518d\u8bd5 def backtrack ( \u53c2\u6570 ): if \u7ec8\u6b62\u6761\u4ef6 : \u5904\u7406\u7ed3\u679c return for \u9009\u62e9 in \u53ef\u9009\u5217\u8868 : if \u6ee1\u8db3\u7ea6\u675f : \u505a\u9009\u62e9 backtrack ( \u65b0\u53c2\u6570 ) \u64a4\u9500\u9009\u62e9 \u76f8\u5173\u9898\u76ee \u00b6 n\u7687\u540e\u95ee\u9898\uff1a 7.4 \u56de\u6eaf\u7b97\u6cd5 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 \u8d2a\u5fc3\uff08Greedy\uff09 \u00b6 \u6838\u5fc3\u601d\u60f3\u662f\uff1a\u5c06\u95ee\u9898\u5206\u89e3\u4e3a\u82e5\u5e72\u6b65\u9aa4\uff0c\u6bcf\u4e00\u6b65\u90fd\u6839\u636e\u5f53\u524d\u60c5\u51b5\uff0c \u6309\u7167\u67d0\u79cd\u6807\u51c6\u9009\u62e9\u6700\u4f18\u89e3 \uff08\u5373\u300c\u8d2a\u5fc3\u300d\u9009\u62e9\uff09\uff0c \u4e0d\u56de\u5934 \u3001\u4e0d\u8003\u8651\u6574\u4f53\uff0c \u53ea\u5173\u6ce8\u5f53\u524d\u5c40\u90e8\u6700\u4f18 \u3002\u8fd9\u6837\u53ef\u4ee5==\u907f\u514d\u7a77\u4e3e\u6240\u6709\u53ef\u80fd==\uff0c\u5927\u5927\u7b80\u5316\u6c42\u89e3\u8fc7\u7a0b\u3002 \u76f8\u5173\u95ee\u9898 \u00b6 \u53d1\u653e\u997c\u5e72 \u65e0\u91cd\u53e0\u533a\u95f4 [!NOTE] \u8fd9\u4e2a\u95ee\u9898\u662f\u4e00\u4e9b\u6587\u7ae0GPU\u5b9e\u73b0\u5e76\u884c\u8ba1\u7b97\u7684\u4e00\u4e2a\u57fa\u7840 \u5e38\u89c1\u6570\u636e\u7ed3\u6784 \u00b6 \u5806\u6808/\u961f\u5217 \u00b6 \u94fe\u8868 \u00b6 std::list \u662f\u6807\u51c6\u5e93\u63d0\u4f9b\u7684\u53cc\u5411\u94fe\u8868\uff08doubly-linked list\uff09\u5bb9\u5668\u5b9e\u73b0 struct Node { int data ; Node * next ; Node ( int x ) : data ( x ), next ( nullptr ) {} }; \u7279\u70b9\uff1a\u63d2\u5165\u548c\u5220\u9664\u6bd4\u8f83\u9ad8\u6548\uff0c\u904d\u5386\uff08\u67e5\u8be2\uff09\u6bd4\u8f83\u4f4e\u6548 \u8df3\u8868 \u00b6 \u5e76\u67e5\u96c6 \u00b6 \u4e00\u79cd\u6811\u578b\u7684\u6570\u636e\u7ed3\u6784\uff0c\u7528\u4e8e\u5904\u7406\u4e00\u4e9b\u4e0d\u4ea4\u96c6\uff08Disjoint Sets\uff09\u7684==\u5408\u5e76\u53ca\u67e5\u8be2\u95ee\u9898==\u3002 \u4f1a\u6709\u4e09\u4e2a\u51fd\u6570\uff1a \u5408\u5e76 union(x, y) \uff1a\u5c06\u96c6\u5408 x x \u548c\u96c6\u5408 y y \u5408\u5e76\u6210\u4e00\u4e2a\u96c6\u5408\u3002 \u67e5\u627e find(x) \uff1a\u67e5\u627e\u5143\u7d20 x x \u5c5e\u4e8e\u54ea\u4e2a\u96c6\u5408\u3002 \u67e5\u627e is_connected(x, y) \uff1a\u67e5\u8be2\u5143\u7d20 x x \u548c y y \u662f\u5426\u5728\u540c\u4e00\u4e2a\u96c6\u5408\u4e2d\u3002 \u57fa\u672c\u65b9\u6cd5 \u00b6 \u4f7f\u7528\u300c\u4e00\u4e2a\u68ee\u6797\uff08\u82e5\u5e72\u68f5\u6811\uff09\u300d\u6765\u5b58\u50a8\u6240\u6709\u96c6\u5408\u3002\u6bcf\u4e00\u68f5\u6811\u4ee3\u8868\u4e00\u4e2a\u96c6\u5408\uff0c\u6811\u4e0a\u7684\u6bcf\u4e2a\u8282\u70b9\u90fd\u662f\u4e00\u4e2a\u5143\u7d20\uff0c\u6811\u6839\u8282\u70b9\u4e3a\u8fd9\u4e2a\u96c6\u5408\u7684\u4ee3\u8868\u5143\u7d20\u3002\u4f7f\u7528\u4e00\u4e2a\u6570\u7ec4 fa \u6765\u8bb0\u5f55\u8fd9\u4e2a\u68ee\u6797 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316\uff1a\u5c06\u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . fa = [ i for i in range ( n )] def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y ) \u26a0\ufe0f\u8fd9\u6837\u5199\u6709\u95ee\u9898\uff0c\u9700\u8981\u505a\u8def\u5f84\u538b\u7f29 \u8def\u5f84\u538b\u7f29 \u00b6 \u9694\u4ee3\u538b\u7f29 \u00b6 \u9694\u4ee3\u538b\u7f29 \uff1a\u5728==\u67e5\u8be2\u65f6==\uff0c\u4e24\u6b65\u4e00\u538b\u7f29\uff0c\u4e00\u76f4\u5faa\u73af\u6267\u884c\u300c\u628a\u5f53\u524d\u8282\u70b9\u6307\u5411\u5b83\u7684\u7236\u4eb2\u8282\u70b9\u7684\u7236\u4eb2\u8282\u70b9\u300d\u8fd9\u6837\u7684\u64cd\u4f5c\uff0c\u4ece\u800c\u51cf\u5c0f\u6811\u7684\u6df1\u5ea6\u3002 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 \u5b8c\u5168\u538b\u7f29 \u00b6 \u5b8c\u5168\u538b\u7f29 \uff1a\u5728==\u67e5\u8be2\u65f6==\uff0c\u628a\u88ab\u67e5\u8be2\u7684\u8282\u70b9\u5230\u6839\u8282\u70b9\u7684\u8def\u5f84\u4e0a\u7684\u6240\u6709\u8282\u70b9\u7684\u7236\u8282\u70b9\u8bbe\u7f6e\u4e3a\u6839\u8282\u70b9\uff0c\u4ece\u800c\u51cf\u5c0f\u6811\u7684\u6df1\u5ea6\u3002\u4e5f\u5c31\u662f\u8bf4\uff0c\u5728\u5411\u4e0a\u67e5\u8be2\u7684\u540c\u65f6\uff0c\u628a\u5728\u8def\u5f84\u4e0a\u7684\u6bcf\u4e2a\u8282\u70b9\u90fd\u76f4\u63a5\u8fde\u63a5\u5230\u6839\u4e0a\uff0c\u4ee5\u540e\u67e5\u8be2\u65f6\u5c31\u80fd\u76f4\u63a5\u67e5\u8be2\u5230\u6839\u8282\u70b9\u3002 \u76f8\u6bd4\u8f83\u4e8e\u300c\u9694\u4ee3\u538b\u7f29\u300d\uff0c\u300c\u5b8c\u5168\u538b\u7f29\u300d\u538b\u7f29\u7684\u66f4\u52a0\u5f7b\u5e95\u3002\u4e0b\u9762\u662f\u4e00\u4e2a\u300c\u5b8c\u5168\u538b\u7f29\u300d\u7684\u4f8b\u5b50\u3002 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 if self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . find ( self . fa [ x ]) # \u5b8c\u5168\u538b\u7f29\u4f18\u5316 return self . fa [ x ] \u6309\u79e9\u5408\u5e76 \u00b6 \u56e0\u4e3a\u8def\u5f84\u538b\u7f29==\u53ea\u5728\u67e5\u8be2\u65f6\u8fdb\u884c\uff0c\u5e76\u4e14\u53ea\u538b\u7f29\u4e00\u68f5\u6811\u4e0a\u7684\u8def\u5f84==\uff0c\u6240\u4ee5\u5e76\u67e5\u96c6\u6700\u7ec8\u7684\u7ed3\u6784\u4ecd\u7136\u53ef\u80fd\u662f\u6bd4\u8f83\u590d\u6742\u7684\u3002\u4e3a\u4e86\u907f\u514d\u8fd9\u79cd\u60c5\u51b5\uff0c\u53e6\u4e00\u4e2a\u4f18\u5316\u65b9\u5f0f\u662f\u300c\u6309\u79e9==\u5408\u5e76==\u300d\u3002 \u8fd9\u662f\u5728\u4f18\u5316\u5408\u5e76\uff0c\u5176\u5b9e\u8fd8\u662f\u5728\u4f18\u5316/\u538b\u7f29\u8def\u5f84 \u6309\u6df1\u5ea6\u5408\u5e76 \u00b6 \u521d\u59cb\u5316\u65f6\uff0c\u5c06\u6240\u6709\u5143\u7d20\u7684 rank r ank \u503c\u8bbe\u4e3a 11\u3002\u5728\u5408\u5e76\u64cd\u4f5c\u65f6\uff0c\u6bd4\u8f83\u4e24\u4e2a\u6839\u8282\u70b9\uff0c\u628a rank r ank \u503c\u8f83\u5c0f\u7684\u6839\u8282\u70b9\u6307\u5411 rank r ank \u503c\u8f83\u5927\u7684\u6839\u8282\u70b9\u4e0a\u5408\u5e76\u3002 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316 self . fa = [ i for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . rank = [ 1 for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u6df1\u5ea6\u521d\u59cb\u5316\u4e3a 1 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False if self . rank [ root_x ] < self . rank [ root_y ]: # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u5c0f\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 elif self . rank [ root_y ] > self . rank [ root_y ]: # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u5927\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_y ] = root_x # y \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 x \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a x \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 else : # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u7b49\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_x ] = root_y # \u5411\u4efb\u610f\u4e00\u65b9\u5408\u5e76\u5373\u53ef self . rank [ root_y ] += 1 # \u56e0\u4e3a\u5c42\u6570\u76f8\u540c\uff0c\u88ab\u5408\u5e76\u7684\u6811\u5fc5\u7136\u5c42\u6570\u4f1a +1 return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y ) \u6309\u5927\u5c0f\u5408\u5e76 \u00b6 \u521d\u59cb\u5316\u65f6\uff0c\u5c06\u6240\u6709\u5143\u7d20\u7684 size s i ze \u503c\u8bbe\u4e3a 11\u3002\u5728\u5408\u5e76\u64cd\u4f5c\u65f6\uff0c\u6bd4\u8f83\u4e24\u4e2a\u6839\u8282\u70b9\uff0c\u628a size s i ze \u503c\u8f83\u5c0f\u7684\u6839\u8282\u70b9\u6307\u5411 size s i ze \u503c\u8f83\u5927\u7684\u6839\u8282\u70b9\u4e0a\u5408\u5e76\u3002 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316 self . fa = [ i for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . size = [ 1 for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u4e2a\u6570\u521d\u59cb\u5316\u4e3a 1 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29\u4f18\u5316 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False if self . size [ root_x ] < self . size [ root_y ]: # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5c0f\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 self . size [ root_y ] += self . size [ root_x ] # y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u7d2f\u52a0\u4e0a x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 elif self . size [ root_x ] > self . size [ root_y ]: # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5927\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_y ] = root_x # y \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 x \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a x \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 self . size [ root_x ] += self . size [ root_y ] # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u7d2f\u52a0\u4e0a y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 else : # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5c0f\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_x ] = root_y # \u5411\u4efb\u610f\u4e00\u65b9\u5408\u5e76\u5373\u53ef self . size [ root_y ] += self . size [ root_x ] return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y ) \u590d\u6742\u5ea6\u5206\u6790 \u00b6 \u53c2\u8003 \u00b6 5.8 \u5e76\u67e5\u96c6 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 \u94fe\u8868\u6392\u5e8f \u00b6 \u57fa\u4e8e\u6570\u7ec4\u7684\u6392\u5e8f\u7b97\u6cd5 \u5728\u8fd9 \u53c2\u8003 \u00b6 2.1 \u94fe\u8868\u57fa\u7840 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 \u6811 \u00b6 \u4e8c\u53c9\u641c\u7d22\u6811 \u00b6 \u4e5f\u79f0\u4e3a \u4e8c\u53c9\u67e5\u627e\u6811 \u3001 \u4e8c\u53c9\u641c\u7d22\u6811 \u3001 \u6709\u5e8f\u4e8c\u53c9\u6811 \u6216 \u6392\u5e8f\u4e8c\u53c9\u6811 \u3002 \u7279\u70b9\uff1a \u82e5\u5b83\u7684\u5de6\u5b50\u6811\u4e0d\u4e3a\u7a7a\uff0c\u5de6\u5b50\u6811\u4e0a\u6240\u6709\u8282\u70b9\u7684\u503c\u90fd\u5c0f\u4e8e\u5b83\u7684\u6839\u8282\u70b9\uff1b\u82e5\u5b83\u7684\u53f3\u5b50\u6811\u4e0d\u4e3a\u7a7a\uff0c\u53f3\u5b50\u6811\u4e0a\u6240\u6709\u7684\u8282\u70b9\u7684\u503c\u90fd\u5927\u4e8e\u5b83\u7684\u6839\u8282\u70b9\u3002 \u4e8c\u5206\u641c\u7d22\u6811\u5bf9\u6709\u5e8f\u6570\u5217\u6709\u7740==\u9ad8\u6548\u7684\u63d2\u5165\u3001\u5220\u9664\u3001\u67e5\u8be2\u64cd\u4f5c== \u67e5\u627e \u00b6 ... // \u67e5\u770b\u4ee5node\u4e3a\u6839\u7684\u4e8c\u5206\u641c\u7d22\u6811\u4e2d\u662f\u5426\u5305\u542b\u952e\u503c\u4e3akey\u7684\u8282\u70b9, \u4f7f\u7528\u9012\u5f52\u7b97\u6cd5 private boolean contain ( Node node , Key key ){ if ( node == null ) return false ; if ( key . compareTo ( node . key ) == 0 ) return true ; else if ( key . compareTo ( node . key ) < 0 ) return contain ( node . left , key ); else // key > node->key return contain ( node . right , key ); } ... \u63d2\u5165 \u00b6 public class BST < Key extends Comparable < Key > , Value > { // \u6811\u4e2d\u7684\u8282\u70b9\u4e3a\u79c1\u6709\u7684\u7c7b, \u5916\u754c\u4e0d\u9700\u8981\u4e86\u89e3\u4e8c\u5206\u641c\u7d22\u6811\u8282\u70b9\u7684\u5177\u4f53\u5b9e\u73b0 private class Node { private Key key ; private Value value ; private Node left , right ; public Node ( Key key , Value value ) { this . key = key ; this . value = value ; left = right = null ; } } // \u6839\u8282\u70b9 private Node root ; // \u6811\u79cd\u7684\u8282\u70b9\u4e2a\u6570 private int count ; // \u6784\u9020\u51fd\u6570, \u9ed8\u8ba4\u6784\u9020\u4e00\u68f5\u7a7a\u4e8c\u5206\u641c\u7d22\u6811 public BST () { root = null ; count = 0 ; } // \u8fd4\u56de\u4e8c\u5206\u641c\u7d22\u6811\u7684\u8282\u70b9\u4e2a\u6570 public int size () { return count ; } // \u8fd4\u56de\u4e8c\u5206\u641c\u7d22\u6811\u662f\u5426\u4e3a\u7a7a public boolean isEmpty () { return count == 0 ; } } \u5e73\u8861\u6811 \u00b6 \u4e5f\u53eb AVL \u6811 \u7528\u4e8e==\u89e3\u51b3\u4e8c\u53c9\u6392\u5e8f\u6811\u9ad8\u5ea6\u4e0d\u786e\u5b9a\u7684\u95ee\u9898==\uff1a\u5982\u679c\u4e8c\u53c9\u6392\u5e8f\u6811\u7684\u5b50\u6811\u95f4\u7684\u9ad8\u5ea6\u76f8\u5dee\u592a\u5927\uff0c\u5c31\u4f1a\u8ba9\u4e8c\u53c9\u6392\u5e8f\u6811\u64cd\u4f5c\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u5347\u7ea7\u4e3a$\\mathcal{O}(n)$\uff0c\u800c\u4e0d\u662f$\\mathcal{O}(h)$, whiere $h$ is height of tree \u6027\u8d28 \uff1a \u5de6\u5b50\u6811\u548c\u53f3\u5b50\u6811\u7684\u9ad8\u5ea6\u4e4b\u5dee\u7684 \u7edd\u5bf9\u503c\u5c0f\u4e8e\u7b49\u4e8e1 \u5de6\u5b50\u6811\u548c\u53f3\u5b50\u6811\u4e5f\u662f\u5e73\u8861\u4e8c\u53c9\u6811 \u5e73\u8861\u56e0\u5b50\uff08BF\uff09\uff1a \u5e73\u8861\u56e0\u5b50=\u7ed3\u70b9\u5de6\u5b50\u6811\u7684\u9ad8\u5ea6-\u7ed3\u70b9\u53f3\u5b50\u6811\u7684\u9ad8\u5ea6\u3002 \u56e0\u6b64\u5e73\u8861\u4e8c\u53c9\u6811\u6240\u6709\u7ed3\u70b9\u7684\u5e73\u8861\u56e0\u5b50\u53ea\u80fd\u662f-1\u30010\u30011\uff0c\u5982\u4e0b\u56fe\uff0c\u662f\u4e00\u4e2a\u5e73\u8861\u4e8c\u53c9\u6811 \u5931\u8861 \u5f53\u6211\u4eec\u5728\u4e00\u4e2a\u5e73\u8861\u4e8c\u53c9\u6811\u4e0a\u63d2\u5165\u4e00\u4e2a\u7ed3\u70b9\u65f6\uff0c\u6709\u53ef\u80fd\u4f1a \u5bfc\u81f4\u5931\u8861 \uff0c\u5373\u51fa\u73b0\u5e73\u8861\u56e0\u5b50\u7edd\u5bf9\u503c\u5927\u4e8e1\u3002\u5982\u4e0b\u56fe\uff1a \u6062\u590d\u5e73\u8861 \u63d2\u5165\uff1a4\u79cd\u60c5\u51b5 \u5220\u9664\uff1a6\u79cd\u60c5\u51b5 \u6570\u636e\u7ed3\u6784\u4e4b\u2014\u2014\u5e73\u8861\u4e8c\u53c9\u6811\uff08\u5185\u5bb9\u8be6\u89e3\uff09-CSDN\u535a\u5ba2 \u53c2\u8003\uff1a \u00b6 \u5e73\u8861\u4e8c\u53c9\u6811-\u83dc\u9e1f\u7b14\u8bb0 \u6570\u636e\u7ed3\u6784\u4e4b\u2014\u2014\u5e73\u8861\u4e8c\u53c9\u6811\uff08\u5185\u5bb9\u8be6\u89e3\uff09-CSDN\u535a\u5ba2 \u7ea2\u9ed1\u6811 \u00b6 \u7ea2\u9ed1\u6811\u662f\u4e3a\u89e3\u51b3 AVL \u6811 \u5728\u52a8\u6001\u64cd\u4f5c\u4e2d\u7684\u6548\u7387\u74f6\u9888\uff0c\u901a\u8fc7\u653e\u5bbd\u5e73\u8861\u6761\u4ef6\u3001\u5f15\u5165\u989c\u8272\u6807\u8bb0\u673a\u5236\u800c\u8bbe\u8ba1\u7684\u4ea7\u7269 \u548c AVL\u6811 \u4e00\u6837\uff0c\u4e5f\u662f\u4e3a\u4e86\u6811\u7684 \u5e73\u8861 \uff0c\u4f46\u662f\u65b9\u6cd5\u4e0d\u4e00\u6837 \u5b9a\u4e49 \u00b6 \u4e00\u68f5\u7ea2\u9ed1\u6811\u662f\u6ee1\u8db3\u5982\u4e0b\u7ea2\u9ed1\u6027\u8d28\u7684\u4e8c\u53c9\u6392\u5e8f\u6811\uff1a \uff081\uff09\u6bcf\u4e2a\u8282\u70b9\u8981\u4e48\u662f\u9ed1\u8272\uff0c\u8981\u4e48\u662f\u7ea2\u8272 \uff082\uff09\u6839\u8282\u70b9\u662f\u9ed1\u8272 \uff083\uff09\u53f6\u8282\u70b9\u662f\u9ed1\u8272\uff08\u89c4\u5b9a\u53ea\u6709NULL\u624d\u80fd\u6210\u4e3a\u53f6\u8282\u70b9\uff09 \uff084\uff09\u7ea2\u8272\u8282\u70b9\u7684\u4e24\u4e2a\u5b50\u8282\u70b9\u90fd\u662f\u9ed1\u8272 \uff085\uff09\u4efb\u610f\u4e00\u4e2a\u8282\u70b9\u5230\u53f6\u5b50\u8282\u70b9\u7684\u8def\u5f84\u90fd\u5305\u542b\u6570\u91cf\u76f8\u540c\u7684\u9ed1\u8272\u8282\u70b9 \u63a8\u8bba\uff1a \u6700\u77ed\u8def\u5f84 \u80af\u5b9a\u90fd\u662f\u5168\u9ed1\u7684 \u6700\u957f\u8def\u5f84 \u52a0\u5165\u7ea2\u8272\u8282\u70b9\u53ea\u80fd\u51fa\u73b0\u4e00\u9ed1\u4e00\u7ea2\u8fd9\u6837\u63ba\u6742 \u6700\u6781\u9650\u60c5\u51b5\u4e0b\uff0c \u6700\u957f\u8def\u5f84 \u63ba\u6742\u7684\u7ea2\u8272\u8282\u70b9\u6570\u91cf\u4e00\u5b9a\u662f\u9ed1\u8272\u8282\u70b9\u6570\u91cf-1 \u67e5\u627e \u00b6 \u56e0\u4e3a\u7ea2\u9ed1\u6811\u662f\u4e8c\u53c9\u5e73\u8861\u6811\uff0c\u6240\u4ee5\u67e5\u627e\u8fc7\u7a0b\u548c\u666e\u901a\u7684\u4e8c\u53c9\u5e73\u8861\u6811==\u4e00\u6837==\u3002 \u63d2\u5165 \u00b6 \u7ea2\u9ed1\u6811\u63d2\u5165\u6570\u636e\u5206\u4e3a\u4e09\u6b65\uff1a\u67e5\u627e\u3001\u63d2\u5165\u3001\u4fee\u6b63 \uff081\uff09\u67e5\u627e\uff1a\u4f9d\u7167\u67e5\u627e\u6b65\u9aa4\u627e\u5230\u8981\u63d2\u5165\u7684\u4f4d\u7f6e \uff082\uff09\u63d2\u5165\uff1a\u5728\u627e\u5230\u7684\u4f4d\u7f6e\u5904\u63d2\u5165\u4e00\u4e2a \u7ea2\u8272\u8282\u70b9 \uff083\uff09\u4fee\u6b63\uff1a\u5229\u7528 \u53d8\u8272\u3001\u65cb\u8f6c \u7b49\u65b9\u6cd5\u5bf9\u7ea2\u9ed1\u6811\u8fdb\u884c\u8c03\u6574\uff0c\u4f7f\u5176\u4f9d\u7136\u6ee1\u8db3 \u5b9a\u4e49 \u7ea2\u9ed1\u6811\u7684\u4fee\u6b63\u8c03\u6574\u5206\u4e3a\u4e24\u79cd\uff1a \u53d8\u8272 \u3001 \u65cb\u8f6c \u3002 \u7ea2\u9ed1\u6811\u8be6\u89e3-CSDN\u535a\u5ba2 \u63d2\u5165\u60c5\u51b5\uff1a5\u7c7b N\uff08New\uff09\u8868\u793a\u65b0\u63d2\u5165\u7684\u8282\u70b9\uff0cF\uff08Father\uff09\u8868\u793a\u63d2\u5165\u4f4d\u7f6e\u7684\u7236\u8282\u70b9\uff0cU\uff08Uncle\uff09\u8868\u793a\u63d2\u5165\u8282\u70b9\u7684\u53d4\u53d4\u8282\u70b9\uff0c\u4e5f\u5c31\u662f\u7236\u8282\u70b9\u7684\u5bf9\u79f0\u8282\u70b9\uff0cG\uff08Grandfather\uff09\u8868\u793a\u63d2\u5165\u8282\u70b9\u7684\u7956\u7236\u8282\u70b9\uff0c\u4e5f\u5c31\u662f\u7236\u8282\u70b9\u7684\u7236\u8282\u70b9\uff09 \u60c5\u51b51: \u7ea2\u9ed1\u6811\u662f\u4e00\u68f5\u7a7a\u6811\uff0c\u63d2\u5165\u7684\u8282\u70b9\u662f\u6839\u8282\u70b9\u3002 \u56e0\u4e3a\u6211\u4eec\u89c4\u5b9a\u6839\u8282\u70b9\u5fc5\u987b\u662f\u9ed1\u8272\uff0c\u6240\u4ee5\u53ea\u9700\u8981\u628a\u8282\u70b9\u53d8\u8272\u5373\u53ef\u3002 \u60c5\u51b52: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u9ed1\u8272\u3002 \u56e0\u4e3a\u63d2\u5165\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u4e0d\u5f71\u54cd\u7ebf\u8def\u4e0a\u5177\u4f53\u7684\u9ed1\u8272\u8282\u70b9\u6570\uff0c\u6240\u4ee5\u53ef\u4ee5\u76f4\u63a5\u63d2\u5165\uff0c\u65e0\u9700\u4efb\u4f55\u66f4\u6539\u3002 \u4e3e\u4e2a\u4f8b\u5b50\uff1a \u6bd4\u5982\u5728\u8282\u70b915\u7684\u5de6\u5b50\u6811\u5904\u63d2\u5165\u4e00\u4e2a\u65b0\u8282\u70b914\uff0c\u56e0\u4e3a15\u662f\u9ed1\u8272\u8282\u70b9\uff0c\u6240\u4ee5\u53ef\u4ee5\u76f4\u63a5\u63d2\u5165\u3002 \u60c5\u51b53: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u4e14\u53d4\u53d4\u8282\u70b9\u5b58\u5728\u3002 \u9996\u5148\uff0c\u5982\u679c\u5982\u679c\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u90a3\u53d4\u53d4\u8282\u70b9\u4e5f\u4e00\u5b9a\u662f\u7ea2\u8272\u3002\u56e0\u4e3a\u5982\u679c\u53d4\u53d4\u8282\u70b9\u662f\u9ed1\u8272\uff0c\u90a3\u8bf4\u660e\u901a\u8fc7\u53d4\u53d4\u8282\u70b9\u7684\u8def\u5f84\u6bd4\u901a\u8fc7\u7236\u8282\u70b9\u7684\u8def\u5f84\u591a\u4e86\u4e00\u4e2a\u9ed1\u8272\u8282\u70b9\uff0c\u8fd9\u6837\u5c31\u4e0d\u6ee1\u8db3\u5b9a\u7406\u7b2c5\u6761\u4e86\u3002 \u800c\u7531\u7ea2\u9ed1\u6811\u5b9a\u7406\u7b2c4\u6761\u53ef\u77e5\u7ea2\u8272\u8282\u70b9\u7684\u5b50\u8282\u70b9\u53ea\u80fd\u662f\u9ed1\u8272\uff0c\u6240\u4ee5\u7956\u7236\u8282\u70b9\u4e00\u5b9a\u662f\u9ed1\u8272\uff0c\u800c\u6211\u4eec\u65b0\u6dfb\u52a0\u7684\u8282\u70b9\u4e5f\u662f\u7ea2\u8272\uff0c\u548c\u7236\u8282\u70b9\u51b2\u7a81\u4e86\uff0c\u6240\u4ee5\u9700\u8981\u8fdb\u884c\u8c03\u6574\u3002 \u8c03\u6574\u7684\u7b56\u7565\u5982\u4e0b\uff1a \u8fd9\u91cc\u6ce8\u610f\u7684\u662f\uff0c\u6211\u4eec\u8c03\u6574\u7684\u7b56\u7565\u5f88\u7b80\u5355\uff0c\u628a\u7236\u8282\u70b9\u548c\u53d4\u53d4\u8282\u70b9\u53d8\u6210\u9ed1\u8272\uff0c\u628a\u7956\u7236\u8282\u70b9\u53d8\u6210\u7ea2\u8272\uff0c\u8fd9\u6837\u80fd\u591f\u4fdd\u8bc1\u901a\u8fc7\u7236\u8282\u70b9\u548c\u53d4\u53d4\u8282\u70b9\u7684\u8def\u5f84\u548c\u539f\u6765\u4e00\u6837\uff0c\u53ea\u5305\u542b\u4e00\u4e2a\u9ed1\u8272\u8282\u70b9\u3002 \u4f46\u662f\u628a\u7956\u7236\u8282\u70b9\u53d8\u6210\u7ea2\u8272\uff0c\u53ef\u80fd\u4f1a\u548c\u4e0a\u9762\u7684\u8282\u70b9\u7ee7\u7eed\u51b2\u649e\uff0c\u6240\u4ee5\u6211\u4eec\u8981\u4ee5\u7956\u7236\u8282\u70b9\u4e3a\u4e2d\u5fc3==\uff0c\u7ee7\u7eed\u5411\u4e0a\u8c03\u6574\uff0c\u76f4\u5230\u4e0d\u518d\u51b2\u7a81\u4e3a\u6b62==\u3002 \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a \u60c5\u51b54: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u53d4\u53d4\u8282\u70b9\u4e0d\u5b58\u5728\uff0c\u4e14\u63d2\u5165\u8282\u70b9\u548c\u7236\u8282\u70b9==\u540c\u5411==\u3002 \u4ec0\u4e48\u53eb\u540c\u5411\uff1f \u7236\u8282\u70b9\u5728\u7956\u7236\u8282\u70b9\u7684\u5de6\u5b50\u6811\uff0c\u65b0\u8282\u70b9\u5728\u7236\u8282\u70b9\u7684\u5de6\u5b50\u6811\uff1b\u6216\u8005 \u7236\u8282\u70b9\u5728\u7956\u7236\u8282\u70b9\u7684\u53f3\u5b50\u6811\uff0c\u65b0\u8282\u70b9\u5728\u7236\u8282\u70b9\u7684\u53f3\u5b50\u6811\u3002 \u8c03\u6574\u7b56\u7565\u5982\u4e0b\uff1a \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a \u60c5\u51b55: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u53d4\u53d4\u8282\u70b9\u4e0d\u5b58\u5728\uff0c\u4e14\u63d2\u5165\u8282\u70b9\u548c\u7236\u8282\u70b9==\u5f02\u5411==\u3002\u8c03\u6574\u7b56\u7565\u5982\u4e0b\uff1a \u60c5\u51b55\u53ea\u9700\u8981\u65cb\u8f6c\u4e00\u6b21\u5c31\u4f1a\u53d8\u6210\u548c\u60c5\u51b54\u76f8\u540c\u7684\u60c5\u51b5\uff0c\u8fd9\u65f6\u5229\u7528\u60c5\u51b54\u7684\u8c03\u6574\u7b56\u7565\u5373\u53ef\u3002 \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a \u53c2\u8003 \u00b6 \u6570\u636e\u7ed3\u6784\uff08\u5341\u4e09\uff09\uff1a\u7ea2\u9ed1\u6811-CSDN\u535a\u5ba2 \u5220\u9664 \u00b6 \u5220\u9664\u60c5\u51b5\uff1a5\u5927\u7c7b10\u5c0f\u7c7b \u7ea2\u9ed1\u6811\u8be6\u89e3-CSDN\u535a\u5ba2 B Tree \u00b6 B\u6811\u662f\u4e00\u68f5 M \u8def\u5e73\u8861\u641c\u7d22\u6811\uff0c\u8fdb\u4e00\u6b65\u538b\u7f29\u4e86\u9ad8\u5ea6 h \uff0c\u591a\u7528\u4e8e==\u6587\u4ef6\u7cfb\u7edf\u3001\u6570\u636e\u5e93==\u7684\u5b9e\u73b0 \u80cc\u666f \u00b6 \u4ee5\u4e0a\u7ed3\u6784\u9002\u5408\u7528\u4e8e\u6570\u636e\u91cf\u76f8\u5bf9\u4e0d\u662f\u5f88\u5927\uff0c\u80fd\u591f\u4e00\u6b21\u6027\u5b58\u653e\u5728\u5185\u5b58\u4e2d\uff0c\u8fdb\u884c\u6570\u636e\u67e5\u627e\u7684\u573a\u666f\u3002\u5982\u679c\u6570\u636e\u91cf\u5f88\u5927\uff0c\u6bd4\u5982\u6709==100G\u6570\u636e==\uff0c\u65e0\u6cd5\u4e00\u6b21\u653e\u8fdb\u5185\u5b58\u4e2d\uff0c\u90a3\u5c31\u53ea\u80fd\u653e\u5728\u78c1\u76d8\u4e0a\u4e86\uff0c\u5982\u679c\u653e\u5728\u78c1\u76d8\u4e0a\uff0c\u6709\u9700\u8981 \u67e5\u627e \u67d0\u4e9b\u6570\u636e\uff0c\u90a3\u4e48\u5982\u679c\u5904\u7406\u5462\uff1f\u90a3\u4e48\u6211\u4eec\u53ef\u4ee5\u8003\u8651\u5c06==\u5b58\u653e\u5173\u952e\u5b57\u53ca\u5176\u6620\u5c04\u7684\u6570\u636e\u7684\u5730\u5740\u653e\u5230\u4e00\u4e2a\u5185\u5b58\u4e2d\u7684\u641c\u7d22\u6811\u7684\u8282\u70b9\u4e2d==\uff0c\u90a3\u4e48\u8981\u8bbf\u95ee\u6570\u636e\u65f6\uff0c\u5148\u53d6\u8fd9\u4e2a\u5730\u5740\u53bb\u78c1\u76d8\u8bbf\u95ee\u6570\u636e\u3002 \u4f7f\u7528\u5e73\u8861\u4e8c\u53c9\u6811\u641c\u7d22\u6811\u7684\u7f3a\u9677\uff1a\u5e73\u8861\u4e8c\u53c9\u6811\u641c\u7d22\u6811\u7684\u9ad8\u5ea6\u662f==logN\uff0c\u8fd9\u4e2a\u67e5\u627e\u6b21\u6570\u5728\u5185\u5b58\u4e2d\u662f\u5f88\u5feb\u7684\u3002\u4f46\u662f\u5f53\u6570\u636e\u90fd\u5728\u78c1\u76d8\u4e2d\u65f6\uff0c\u8bbf\u95ee\u78c1\u76d8\u901f\u5ea6\u5f88\u6162\uff0c\u5728\u6570\u636e\u91cf\u5f88\u5927\u65f6\uff0clogN\u6b21\u7684\u78c1\u76d8\u8bbf\u95ee\uff0c\u662f\u4e00\u4e2a\u96be\u4ee5\u63a5\u53d7\u7684\u7ed3\u679c\u3002== \u4f7f\u7528 \u54c8\u5e0c\u8868 \u7684\u7f3a\u9677\uff1a\u54c8\u5e0c\u8868\u7684\u6548\u7387\u5f88\u9ad8\u662fO(1)\uff0c\u4f46\u662f\u4e00\u4e9b\u6781\u7aef\u573a\u666f\u4e0b\u67d0\u4e2a\u4f4d\u7f6e \u51b2\u7a81 \u5f88\u591a\uff0c\u5bfc\u81f4\u8bbf\u95ee\u6b21\u6570\u5267\u589e\uff0c\u4e5f\u662f\u96be\u4ee5\u63a5\u53d7\u7684 \u6027\u8d28 \u00b6 \u5bf9\u4e8eB\u6811\uff0cm\u9636B\u6811 \u4e2d\u7684 m\u9636 \u7684\u503c\u662f\u6574\u4e2a B\u6811 \u4e2d\u53d6\u8282\u70b9\u7684\u6700\u5927\u7684\u5ea6\u3002 \u89c2\u5bdf\u4e0a\u9762\u51e0\u4e2aB\u6811\uff0c\u53ef\u4ee5\u53d1\u73b0\u4e00\u4e9b\u5171\u540c\u7684\u7279\u70b9\uff1a 1 \u4e2a\u8282\u70b9\u53ef\u4ee5\u5b58\u50a8\u8d85\u8fc7 2 \u4e2a\u5143\u7d20\u3001\u53ef\u4ee5\u62e5\u6709\u8d85\u8fc7 2 \u4e2a\u5b50\u8282\u70b9\uff1b \u62e5\u6709\u4e8c\u53c9\u641c\u7d22\u6811\u7684\u4e00\u4e9b\u6027\u8d28\uff1b \u5e73\u8861\uff1a\u6bcf\u4e2a\u8282\u70b9\u7684\u6240\u6709\u5b50\u6811\u9ad8\u5ea6\u4e00\u81f4\uff1b \u6bd4\u8f83\u77ee\u3002 \u67e5\u627e/\u6dfb\u52a0/\u5220\u9664\uff1a \u00b6 B\u6811- \u6398\u91d1 \u00b6 \u53c2\u8003 \u00b6 \u9ad8\u9636\u6570\u636e\u7ed3\u6784\u2014\u2014B\u6811-CSDN\u535a\u5ba2 B\u6811 - \u6398\u91d1 O Tree \u00b6 \u5806 \u00b6 \u4f18\u5148\u961f\u5217 \u7684\u4f7f\u7528\u573a\u666f\uff0c\u5806\u8fd9\u79cd\u6570\u636e\u7ed3\u6784\u4e5f\u53ef\u4ee5\u63d0\u9ad8\u5165\u961f\u548c\u51fa\u961f\u7684\u6548\u7387 \u5806\u7684\u6839\u8282\u70b9\u6700\u5927\u79f0\u4e3a \u6700\u5927\u5806 \u4e8c\u53c9\u5806 \u00b6 \u4e8c\u53c9\u5806\u662f\u4e00\u9897 \u5b8c\u5168\u4e8c\u53c9\u6811 \uff0c\u4e14\u5806\u4e2d\u67d0\u4e2a\u8282\u70b9\u7684\u503c\u603b\u662f\u4e0d\u5927\u4e8e\u5176\u7236\u8282\u70b9\u7684\u503c\uff0c\u8be5\u5b8c\u5168\u4e8c\u53c9\u6811\u7684\u6df1\u5ea6\u4e3a k\uff0c\u9664\u7b2c k \u5c42\u5916\uff0c\u5176\u5b83\u5404\u5c42 (1\uff5ek-1) \u7684\u7ed3\u70b9\u6570\u90fd\u8fbe\u5230\u6700\u5927\u4e2a\u6570\uff0c\u7b2ck \u5c42\u6240\u6709\u7684\u7ed3\u70b9\u90fd\u8fde\u7eed\u96c6\u4e2d\u5728==\u6700\u5de6\u8fb9\u3002== \u5806\u7684 shift up \u00b6 \u5411\u4e00\u4e2a\u6700\u5927\u5806\u4e2d==\u6dfb\u52a0\u5143\u7d20==\uff0c\u79f0\u4e3a shift up \u3002 \u5806\u7684 shift up | \u83dc\u9e1f\u6559\u7a0b \u5806\u7684 shift down \u00b6 \u4ece\u4e00\u4e2a\u6700\u5927\u5806\u4e2d\u53d6\u51fa\u6700\u5927\u4f18\u5148\u7ea7\u5143\u7d20\uff0c\u79f0\u4e3a shift down \u26a0\ufe0f\u53ea\u80fd\u53d6\u51fa\u6700\u5927\u4f18\u5148\u7ea7\u7684\u5143\u7d20\uff0c\u6240\u4ee5\u5f80\u5f80\u7528\u5728\u4f18\u5148\u961f\u5217\u4e0a \u5806\u7684 shift down | \u83dc\u9e1f\u6559\u7a0b \u7d22\u5f15\u5806\u53ca\u5176\u4f18\u5316 \u00b6 \u5982\u679c\u5806\u4e2d\u5b58\u50a8\u7684==\u5143\u7d20\u8f83\u5927==\uff0c\u90a3\u4e48\u8fdb\u884c\u4ea4\u6362\u5c31\u8981\u6d88\u8017\u5927\u91cf\u7684\u65f6\u95f4\uff0c\u8fd9\u4e2a\u65f6\u5019\u53ef\u4ee5\u7528\u7d22\u5f15\u5806\u7684\u6570\u636e\u7ed3\u6784\u8fdb\u884c\u66ff\u4ee3\uff0c\u5806\u4e2d\u5b58\u50a8\u7684\u662f\u6570\u7ec4\u7684\u7d22\u5f15\uff0c\u6211\u4eec\u76f8\u5e94\u64cd\u4f5c\u7684\u662f\u7d22\u5f15\u3002 \u7d22\u5f15\u5806\u53ca\u5176\u4f18\u5316 | \u83dc\u9e1f\u6559\u7a0b \u54c8\u5e0c\u8868 \u00b6 \u4e5f\u53eb \u6563\u5217\u8868 \u6807\u51c6\u5e93 \u00b6 \u5bb9\u5668 \u5934\u6587\u4ef6 \u662f\u5426\u6620\u5c04 key\u2192value \u662f\u5426\u5141\u8bb8\u91cd\u590d key \u4e3b\u8981\u7528\u9014/\u8bf4\u660e std::unordered_map \u662f\uff08\u6620\u5c04\uff09 \u5426\uff08\u552f\u4e00 key\uff09 \u5e38\u7528\u7684\u54c8\u5e0c\u6620\u5c04\uff0ckey\u2192value \u67e5\u627e/\u63d2\u5165\u5e73\u5747 O(1) std::unordered_multimap \u662f\uff08\u6620\u5c04\uff09 \u662f\uff08\u5141\u8bb8\u91cd\u590d key\uff09 \u9700\u8981\u76f8\u540c key \u5bf9\u5e94\u591a\u4e2a value \u65f6\u4f7f\u7528 std::unordered_set \u5426\uff08\u53ea\u6709 key\uff09 N/A\uff08\u96c6\u5408\uff0c\u5355\u4e00 key\uff09 \u96c6\u5408\u53bb\u91cd / membership \u6d4b\u8bd5 std::unordered_multiset \u5426\uff08\u53ea\u6709 key\uff09 \u662f\uff08\u5141\u8bb8\u91cd\u590d\uff09 \u9700\u8981\u8ba1\u6570\u6216\u4fdd\u7559\u91cd\u590d key \u7684\u96c6\u5408 \u5f00\u6e90\u5e93 \u00b6 Tessil/robin-map: C++ implementation of a fast hash map and hash set using robin hood hashing \u8fd8\u6709\u4e00\u4e9b\u9488\u5bf9\u5e76\u884c\u7684\u54c8\u5e0c\u8868 greg7mdp/parallel-hashmap: A family of header-only, very fast and memory-friendly hashmap and btree containers. \u57fa\u672c\u5185\u5bb9 \u00b6 \u54c8\u5e0c\u51b2\u7a81 \u00b6 \u5177\u4f53\u65b9\u6cd5\u67e5\u770b link \u00b6 \u56fe \u00b6 \u90bb\u63a5\u77e9\u9635 \u00b6 \u90bb\u63a5\u8868 \u00b6 \u5341\u5b57\u94fe\u8868 \u00b6 \u53c2\u8003 \u00b6 0.2 \u6570\u636e\u7ed3\u6784\u4e0e\u7b97\u6cd5 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 \u6392\u5e8f \u00b6 \u5206\u7c7b \u00b6 \u6392\u5e8f\u7b97\u6cd5 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u5e73\u5747\uff09 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u6700\u5dee\uff09 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u6700\u597d\uff09 \u7a7a\u95f4\u590d\u6742\u5ea6 \u6392\u5e8f\u65b9\u5f0f \u7a33\u5b9a\u6027 \u5192\u6ce1\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n) O(1) \u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u9009\u62e9\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n\u00b2) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u63d2\u5165\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n) O(1) \u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u5e0c\u5c14\u6392\u5e8f O(n log n) O(n\u00b2) O(n log n) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u5f52\u5e76\u6392\u5e8f O(n log n) O(n log n) O(n log n) O(n) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u5feb\u901f\u6392\u5e8f O(n log n) O(n\u00b2) O(n log n) O(log n) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u5806\u6392\u5e8f O(n log n) O(n log n) O(n log n) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u8ba1\u6570\u6392\u5e8f O(n + k) O(n + k) O(n + k) O(k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u57fa\u6570\u6392\u5e8f O(nk) O(nk) O(nk) O(n + k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u6876\u6392\u5e8f O(n + k) O(n\u00b2) O(n + k) O(n + k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u6bd4\u8f83\u7c7b\u6392\u5e8f \u00b6 \u6bd4\u8f83\u7c7b\u6392\u5e8f\u662f\u901a\u8fc7\u6bd4\u8f83\u6765\u51b3\u5b9a\u5143\u7d20\u95f4\u7684\u76f8\u5bf9\u6b21\u5e8f\uff0c\u7531\u4e8e\u5176\u65f6\u95f4\u590d\u6742\u5ea6\u4e0d\u80fd\u7a81\u7834 O(nlogn) \uff0c\u56e0\u6b64\u4e5f\u79f0\u4e3a\u975e\u7ebf\u6027\u65f6\u95f4\u6bd4\u8f83\u7c7b\u6392\u5e8f\u3002 \u6bd4\u8f83\u7c7b\u6392\u5e8f\u7684\u4f18\u52bf\u662f\uff0c\u9002\u7528\u4e8e\u5404\u79cd\u89c4\u6a21\u7684\u6570\u636e\uff0c\u4e5f\u4e0d\u5728\u4e4e\u6570\u636e\u7684\u5206\u5e03\uff0c\u90fd\u80fd\u8fdb\u884c\u6392\u5e8f\u3002\u53ef\u4ee5\u8bf4\uff0c \u6bd4\u8f83\u6392\u5e8f\u9002\u7528\u4e8e\u4e00\u5207\u9700\u8981\u6392\u5e8f\u7684\u60c5\u51b5 \u3002 \u975e\u6bd4\u8f83\u7c7b\u6392\u5e8f \u00b6 \u975e\u6bd4\u8f83\u6392\u5e8f\u4e0d\u901a\u8fc7\u6bd4\u8f83\u6765\u51b3\u5b9a\u5143\u7d20\u95f4\u7684\u76f8\u5bf9\u6b21\u5e8f\uff0c\u800c\u662f\u901a\u8fc7\u786e\u5b9a\u6bcf\u4e2a\u5143\u7d20\u4e4b\u524d\uff0c\u5e94\u8be5\u6709\u591a\u5c11\u4e2a\u5143\u7d20\u6765\u6392\u5e8f\u3002\u7531\u4e8e\u5b83\u53ef\u4ee5\u7a81\u7834\u57fa\u4e8e\u6bd4\u8f83\u6392\u5e8f\u7684\u65f6\u95f4\u4e0b\u754c\uff0c\u4ee5\u7ebf\u6027\u65f6\u95f4\u8fd0\u884c\uff0c\u56e0\u6b64\u79f0\u4e3a \u7ebf\u6027\u65f6\u95f4\u975e\u6bd4\u8f83\u7c7b\u6392\u5e8f \u3002 \u975e\u6bd4\u8f83\u6392\u5e8f\u65f6\u95f4\u590d\u6742\u5ea6\u5e95\uff0c\u4f46\u7531\u4e8e\u975e\u6bd4\u8f83\u6392\u5e8f\u9700\u8981\u5360\u7528\u7a7a\u95f4\u6765\u786e\u5b9a\u552f\u4e00\u4f4d\u7f6e\u3002\u6240\u4ee5 \u5bf9\u6570\u636e\u89c4\u6a21\u548c\u6570\u636e\u5206\u5e03\u6709\u4e00\u5b9a\u7684\u8981\u6c42 \u5192\u6ce1\u6392\u5e8f\uff08Bubble Sort\uff09 \u00b6 \u5192\u6ce1\u6392\u5e8f\u6a21\u62df\u4e86\u201c\u6c14\u6ce1\u4e0a\u6d6e\u201d\u7684\u8fc7\u7a0b\uff0c\u901a\u8fc7\u4e0d\u65ad\u5730\u6bd4\u8f83\u76f8\u90bb\u4e24\u4e2a\u5143\u7d20\u5e76\u5c06\u8f83\u5927\u7684\u503c\u5411\u53f3\u4ea4\u6362\uff0c\u4f7f\u5f97\u6bcf\u4e00\u8f6e\u904d\u5386\u90fd\u80fd\u5c06\u5f53\u524d\u672a\u6392\u5e8f\u90e8\u5206\u7684\u6700\u5927\u503c\u79fb\u52a8\u5230\u672b\u5c3e\u3002\u6574\u4e2a\u6392\u5e8f\u8fc7\u7a0b\u5206\u4e3a\u591a\u8f6e\uff0c\u6bcf\u8f6e\u90fd\u4f1a\u8ba9\u4e00\u4e2a\u6700\u5927\u503c\u5f52\u4f4d\uff0c\u6700\u7ec8\u6574\u4e2a\u6570\u7ec4\u53d8\u4e3a\u6709\u5e8f\u3002\u5b83\u7684\u6838\u5fc3\u601d\u60f3\u662f\u91cd\u590d\u6bd4\u8f83\u76f8\u90bb\u5143\u7d20\uff0c\u53d1\u73b0\u9006\u5e8f\u5219\u4ea4\u6362\uff0c\u901a\u8fc7\u591a\u8f6e\u5c06\u6700\u5927\u503c\u9010\u6b65\u79fb\u52a8\u5230\u53f3\u4fa7\u3002 \u5f53\u67d0\u4e00\u8f6e\u904d\u5386\u4e2d\u672a\u53d1\u751f\u4efb\u4f55\u4ea4\u6362\u65f6\uff0c\u8bf4\u660e\u6570\u7ec4\u5df2\u7ecf\u6709\u5e8f\uff0c\u53ef\u4ee5\u63d0\u524d\u7ed3\u675f\u6392\u5e8f \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u7a33\u5b9a\uff08\u76f8\u540c\u5143\u7d20\u76f8\u5bf9\u4f4d\u7f6e\u4e0d\u53d8\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f \u9009\u62e9\u6392\u5e8f\uff08Selection Sort\uff09 \u00b6 \u9009\u62e9\u6392\u5e8f\u7684\u6838\u5fc3\u601d\u60f3\u662f\uff1a\u6bcf\u4e00\u8f6e\u4ece\u5f85\u6392\u5e8f\u90e8\u5206\u4e2d\u9009\u62e9\u6700\u5c0f\uff08\u6216\u6700\u5927\uff09\u7684\u5143\u7d20\uff0c\u5c06\u5176\u653e\u5230\u5df2\u6392\u5e8f\u5e8f\u5217\u7684\u672b\u5c3e\uff08\u6216\u5f00\u5934\uff09\u3002\u901a\u8fc7\u4e0d\u65ad\u5730\u9009\u62e9\u548c\u4ea4\u6362\uff0c\u6700\u7ec8\u6574\u4e2a\u6570\u7ec4\u53d8\u4e3a\u6709\u5e8f\u3002\u5b83\u4e0d\u4f9d\u8d56\u76f8\u90bb\u6bd4\u8f83\uff0c\u800c\u662f\u5168\u5c40\u626b\u63cf\u672a\u6392\u5e8f\u533a\u57df\u5bfb\u627e\u6700\u503c\uff0c\u7136\u540e\u548c\u5f53\u524d\u8d77\u59cb\u4f4d\u7f6e\u4ea4\u6362\u3002\u7531\u4e8e\u6bcf\u6b21\u90fd\u660e\u786e\u9009\u51fa\u6700\u5c0f\u503c\uff0c\u5176\u4ea4\u6362\u6b21\u6570\u56fa\u5b9a\u4e3a n-1 \u6b21\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n\u00b2)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a\uff08\u53ef\u80fd\u4ea4\u6362\u6389\u76f8\u540c\u5143\u7d20\u7684\u539f\u59cb\u987a\u5e8f\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f \u63d2\u5165\u6392\u5e8f\uff08Insertion Sort\uff09 \u00b6 \u63d2\u5165\u6392\u5e8f\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u6784\u5efa\u6709\u5e8f\u5e8f\u5217\uff0c\u5bf9\u4e8e\u672a\u6392\u5e8f\u6570\u636e\uff0c\u4ece\u540e\u5411\u524d\u626b\u63cf\u5df2\u6392\u5e8f\u5e8f\u5217\uff0c\u627e\u5230\u76f8\u5e94\u4f4d\u7f6e\u5e76\u63d2\u5165\u3002\u5b83==\u6a21\u62df\u7684\u662f\u6253\u6251\u514b\u724c\u65f6\u7406\u724c\u7684\u8fc7\u7a0b==\uff0c\u6bcf\u6b21\u5c06\u65b0\u724c\u63d2\u5165\u5230\u5408\u9002\u7684\u4f4d\u7f6e\u3002\u63d2\u5165\u6392\u5e8f\u901a\u8fc7\u6784\u5efa\u4e00\u4e2a\u9010\u6b65\u6269\u5927\u7684\u6709\u5e8f\u533a\uff0c\u4e0d\u65ad\u5c06\u65b0\u7684\u5143\u7d20\u63d2\u5165\u5176\u4e2d\uff0c\u6700\u7ec8\u4f7f\u6574\u4e2a\u6570\u7ec4\u6709\u5e8f\u3002\u63d2\u5165\u8fc7\u7a0b\u4f9d\u8d56\u4e8e\u6bd4\u8f83\u548c\u79fb\u52a8\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n)\uff08\u5df2\u6392\u5e8f\uff09\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f \u5e0c\u5c14\u6392\u5e8f\uff08Shell Sort\uff09 \u00b6 \u5e0c\u5c14\u6392\u5e8f\u662f==\u63d2\u5165\u6392\u5e8f\u7684\u6539\u8fdb\u7248==\uff0c\u91c7\u7528\u5206\u7ec4\u63d2\u5165\u7684\u601d\u60f3\u3002\u5b83\u9996\u5148\u5c06\u6574\u4e2a\u5f85\u6392\u5e8f\u5143\u7d20==\u5206\u4e3a\u82e5\u5e72\u4e2a\u5c0f\u7ec4==\uff08\u7531\u6b65\u957f gap \u51b3\u5b9a\uff09\uff0c\u5728\u6bcf\u7ec4\u4e2d\u8fdb\u884c\u63d2\u5165\u6392\u5e8f\uff0c\u7136\u540e\u9010\u6e10\u7f29\u5c0f gap\uff0c\u6700\u7ec8 gap=1 \u65f6\u5bf9\u6574\u4f53\u505a\u4e00\u6b21\u63d2\u5165\u6392\u5e8f\u3002\u8fd9\u6837\u53ef\u4ee5\u5728\u521d\u671f\u5c31\u8ba9\u5143\u7d20\u5feb\u901f\u79fb\u52a8\u5230\u63a5\u8fd1\u6700\u7ec8\u4f4d\u7f6e\uff0c\u4ece\u800c\u52a0\u5feb\u6574\u4f53\u6392\u5e8f\u901f\u5ea6\u3002\u539f\u7406\u4e0a\u5b83\u662f\u901a\u8fc7\u201c\u9884\u6392\u5e8f + \u7f29\u5c0f\u589e\u91cf\u201d\u7684\u7b56\u7565\u51cf\u5c11\u6574\u4f53\u6bd4\u8f83\u6b21\u6570\uff0c\u662f==\u4e0d\u7a33\u5b9a==\u7684\u6392\u5e8f\u7b97\u6cd5\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b \u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f \u5f52\u5e76\u6392\u5e8f\uff08Merge Sort\uff09 \u00b6 \u5f52\u5e76\u6392\u5e8f\u662f\u4e00\u79cd\u5178\u578b\u7684==\u5206\u6cbb\u7b97\u6cd5==\u3002\u5b83\u5c06\u4e00\u4e2a\u5927\u95ee\u9898\u5206\u89e3\u6210\u5c0f\u95ee\u9898\uff0c\u9010\u6b65\u89e3\u51b3\uff0c\u7136\u540e\u5408\u5e76\u7ed3\u679c\u3002\u5f52\u5e76\u6392\u5e8f\u7684\u601d\u60f3\u662f\u5c06\u6570\u7ec4\u5206\u6210\u4e24\u534a\uff0c\u5bf9\u6bcf\u4e00\u534a\u9012\u5f52\u5730\u8fdb\u884c\u5f52\u5e76\u6392\u5e8f\uff0c\u6700\u7ec8\u5408\u5e76\u4e24\u4e2a\u6709\u5e8f\u7684\u5b50\u6570\u7ec4\u3002\u5f52\u5e76\u6392\u5e8f\u65f6\u95f4\u590d\u6742\u5ea6\u7a33\u5b9a\u5728 O(n log n) \uff0c \u9002\u7528\u4e8e\u5927\u6570\u636e\u91cf\u6392\u5e8f \u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n log n)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(n)\uff0c \u9700\u8981\u989d\u5916\u7684\u7a7a\u95f4\u5b58\u50a8\u5b50\u6570\u7ec4 \u7a33\u5b9a\u6027 \u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u274c \u4e0d\u662f \u5feb\u901f\u6392\u5e8f\uff08Quick Sort\uff09 \u00b6 \u53d6\u6570\u7ec4\u4e2d\u7b2c n \u5927\u7684\u5143\u7d20\u5e76\u4e0d\u9700\u8981\u5bf9\u6574\u4e2a\u6570\u7ec4\u8fdb\u884c\u6392\u5e8f\uff0c\u4f7f\u7528\u5feb\u901f\u6392\u5e8f\u7684\u601d\u8def\u6c42\u6570\u7ec4\u4e2d\u7b2c n \u5927\u5143\u7d20\u7b97\u6cd5\u590d\u6742\u5ea6\u4e3a O(n) \u3002 \u5feb\u901f\u6392\u5e8f==\u540c\u6837\u91c7\u7528\u5206\u6cbb\u6cd5==\uff0c\u5b83\u901a\u8fc7\u9009\u62e9\u4e00\u4e2a\u201c\u57fa\u51c6\u201d\u5143\u7d20\uff0c\u5c06\u6570\u7ec4\u5206\u6210\u4e24\u90e8\u5206\uff0c\u5de6\u8fb9\u90e8\u5206\u5c0f\u4e8e\u57fa\u51c6\u5143\u7d20\uff0c\u53f3\u8fb9\u90e8\u5206\u5927\u4e8e\u57fa\u51c6\u5143\u7d20\u3002\u7136\u540e\u9012\u5f52\u5730\u5bf9\u5de6\u53f3\u4e24\u90e8\u5206\u8fdb\u884c\u6392\u5e8f\uff0c\u6700\u540e\u5408\u5e76\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(log n) \uff0c\u9012\u5f52\u6808\u7a7a\u95f4 \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a\uff08\u5143\u7d20\u4ea4\u6362\u53ef\u80fd\u6253\u4e71\u76f8\u540c\u5143\u7d20\u7684\u76f8\u5bf9\u987a\u5e8f\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u2705 \u662f \u53cc\u8def\u5feb\u901f\u6392\u5e8f \u00b6 \u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u662f==\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u7684\u6539\u8fdb\u7248\u672c==\uff0cpartition \u8fc7\u7a0b\u4f7f\u7528\u4e24\u4e2a\u7d22\u5f15\u503c\uff08i\u3001j\uff09\u7528\u6765\u904d\u5386\u6570\u7ec4\uff0c\u5c06 v \u7684\u5143\u7d20\u653e\u5728\u7d22\u5f15j\u6240\u6307\u5411\u4f4d\u7f6e\u7684\u53f3\u8fb9\uff0c v \u4ee3\u8868\u6807\u5b9a\u503c\u3002 \u65f6\u95f4\u548c\u7a7a\u95f4\u590d\u6742\u5ea6\u540c\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u3002 \u5bf9\u4e8e\u6709\u5927\u91cf\u91cd\u590d\u5143\u7d20\u7684\u6570\u7ec4\uff0c\u5982\u679c\u4f7f\u7528\u4e0a\u4e00\u8282\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u6548\u7387\u662f\u975e\u5e38\u4f4e\u7684\uff0c\u5bfc\u81f4 partition \u540e\u5927\u4e8e\u57fa\u70b9\u6216\u8005\u5c0f\u4e8e\u57fa\u70b9\u6570\u636e\u7684\u5b50\u6570\u7ec4\u957f\u5ea6\u4f1a\u6781\u5ea6\u4e0d\u5e73\u8861\uff0c\u751a\u81f3\u4f1a\u9000\u5316\u6210 O(n*2) \u65f6\u95f4\u590d\u6742\u5ea6\u7684\u7b97\u6cd5\uff0c\u5bf9\u8fd9\u79cd\u60c5\u51b5\u53ef\u4ee5\u4f7f\u7528\u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u3002 \u4e09\u8def\u6392\u5e8f\u7b97\u6cd5 \u00b6 \u4e09\u8def\u5feb\u901f\u6392\u5e8f\u662f\u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7684\u8fdb\u4e00\u6b65\u6539\u8fdb\u7248\u672c\uff0c\u4e09\u8def\u6392\u5e8f\u7b97\u6cd5\u628a\u6392\u5e8f\u7684\u6570\u636e\u5206\u4e3a\u4e09\u90e8\u5206\uff0c\u5206\u522b\u4e3a\u5c0f\u4e8e v\uff0c\u7b49\u4e8e v\uff0c\u5927\u4e8e v\uff0cv \u4e3a\u6807\u5b9a\u503c\uff0c\u8fd9\u6837\u4e09\u90e8\u5206\u7684\u6570\u636e\u4e2d\uff0c\u7b49\u4e8e v \u7684\u6570\u636e\u5728\u4e0b\u6b21\u9012\u5f52\u4e2d\u4e0d\u518d\u9700\u8981\u6392\u5e8f\uff0c\u5c0f\u4e8e v \u548c\u5927\u4e8e v \u7684\u6570\u636e\u4e5f\u4e0d\u4f1a\u51fa\u73b0\u67d0\u4e00\u4e2a\u7279\u522b\u591a\u7684\u60c5\u51b5\uff09\uff0c\u901a\u8fc7\u6b64\u65b9\u5f0f\u4e09\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u7684\u6027\u80fd\u66f4\u4f18\u3002 \u65f6\u95f4\u548c\u7a7a\u95f4\u590d\u6742\u5ea6\u540c\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u3002 \u4e09\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u662f\u4f7f\u7528\u4e09\u8def\u5212\u5206\u7b56\u7565\u5bf9\u6570\u7ec4\u8fdb\u884c\u5212\u5206\uff0c\u5bf9\u5904\u7406\u5927\u91cf\u91cd\u590d\u5143\u7d20\u7684\u6570\u7ec4\u975e\u5e38\u6709\u6548\u63d0\u9ad8\u5feb\u901f\u6392\u5e8f\u7684\u8fc7\u7a0b\u3002\u5b83\u6dfb\u52a0\u5904\u7406\u7b49\u4e8e\u5212\u5206\u5143\u7d20\u503c\u7684\u903b\u8f91\uff0c\u5c06\u6240\u6709\u7b49\u4e8e\u5212\u5206\u5143\u7d20\u7684\u503c\u96c6\u4e2d\u5728\u4e00\u8d77\u3002 \u5806\u6392\u5e8f\uff08Heap Sort\uff09 \u00b6 \u5806\u6392\u5e8f\u662f\u4e00\u79cd\u9009\u62e9\u6392\u5e8f\uff0c\u5b83\u5229\u7528==\u5806\u8fd9\u79cd\u6570\u636e\u7ed3\u6784==\u7684\u7279\u6027\u6765\u8fdb\u884c\u6392\u5e8f\u3002\u5806\u662f\u4e00\u79cd \u5b8c\u5168\u4e8c\u53c9\u6811 \uff0c\u6ee1\u8db3\u5806\u7684\u6027\u8d28\uff1a \u6bcf\u4e2a\u8282\u70b9\u7684\u503c\u90fd\u5927\u4e8e\u6216\u5c0f\u4e8e\u5176\u5b50\u8282\u70b9\u7684\u503c \u3002 \u5806\u6392\u5e8f\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u5c06\u5f85\u6392\u5e8f\u5e8f\u5217\u6784\u9020\u6210\u4e00\u4e2a \u5927\u9876\u5806 \uff08\u5f53\u7136\u5c0f\u5806\u9876\u4e5f\u884c\uff09\uff0c\u6b64\u65f6\uff0c\u6574\u4e2a\u5e8f\u5217\u7684\u6700\u5927\u503c\u5c31\u662f\u5806\u9876\u7684\u6839\u8282\u70b9\u3002\u5c06\u5176\u4e0e\u672b\u5c3e\u5143\u7d20\u8fdb\u884c\u4ea4\u6362\uff0c\u6b64\u65f6\u672b\u5c3e\u5c31\u4e3a\u6700\u5927\u503c\u3002\u7136\u540e\u5c06\u5269\u4f59n-1\u4e2a\u5143\u7d20\u91cd\u65b0\u6784\u9020\u6210\u4e00\u4e2a\u5806\uff0c\u8fd9\u6837\u4f1a\u5f97\u5230n\u4e2a\u5143\u7d20\u7684\u6b21\u5c0f\u503c\u3002\u5982\u6b64\u53cd\u590d\u6267\u884c\uff0c\u4fbf\u80fd\u5f97\u5230\u4e00\u4e2a\u6709\u5e8f\u5e8f\u5217\u4e86 \u5927\u9876\u5806\uff1aarr[i] >= arr[2i+1] && arr[i] >= arr[2i+2] \u5c0f\u9876\u5806\uff1aarr[i] <= arr[2i+1] && arr[i] <= arr[2i+2] \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n log n)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u2705 \u662f \u8ba1\u6570\u6392\u5e8f\uff08Counting Sort\uff09 \u00b6 \u57fa\u6570\u6392\u5e8f\uff08Radix Sort\uff09 \u00b6 \u6876\u6392\u5e8f\uff08Bucket Sort\uff09 \u00b6 \u6392\u5e8f\u7b97\u6cd5\u7a33\u5b9a\u6027\u5206\u6790 \u00b6 \u53c2\u8003 \u00b6 1.3 \u5192\u6ce1\u6392\u5e8f | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 (99+ \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u5341\u5927\u7ecf\u5178\u6392\u5e8f\u7b97\u6cd5\u8be6\u89e3\u4e0e\u52a8\u6001\u56fe\u89e3\uff1a\u4ece\u5165\u95e8\u5230\u7cbe\u901a - \u77e5\u4e4e \u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f | \u83dc\u9e1f\u6559\u7a0b Graph Theory \u00b6 \u5355\u6e90\u6700\u77ed\u8def\u5f84(SSSP)-\u65e0\u6743 \u00b6 \u95ee\u9898\u63cf\u8ff0 \u00b6 \u4ece\u4e00\u4e2a\u8282\u70b9\u51fa\u53d1\uff0c\u5230\u6240\u6709\u8282\u70b9\u7684\u6700\u77ed\u8def\u5f84 BFS \u00b6 \u53c2\u8003 \u00b6 3.03. 11-2- \u65e0\u6743\u56fe\u7684\u6700\u77ed\u8def\u7b97\u6cd5 Finding Shortest P_\u54d4\u54e9\u54d4\u54e9_bilibili \u5355\u6e90\u6700\u77ed\u8def\u5f84(SSSP)-\u6709\u6b63\u6743 \u00b6 \u95ee\u9898\u63cf\u8ff0 \u00b6 \u4ece\u4e00\u4e2a\u8282\u70b9\u51fa\u53d1\uff0c\u6bcf\u4e2a\u8fb9\u90fd\u4e00\u4e2a\u6b63\u503c\u6743\u91cd\uff0c\u627e\u5230\u8fd9\u4e2a\u70b9\u5230\u6240\u6709\u8282\u70b9\u7684\u6700\u77ed\u8def\u5f84 \u8fd1\u5e74\u7684\u7a81\u7834 \u00b6 STOC Best Paper: Breaking the Sorting Barrier for Directed Single-Source Shortest Paths Dijkstra \u00b6 \u539f\u7406\uff1a Dijkstra\u6700\u77ed\u8def\u5f84\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u5176\u5b9e\u5c31\u662fBFS\uff0c\u4e0d\u540c\u7684\u662f\u9700\u8981\u4f7f\u7528\u7684\u662f \u4f18\u5148\u961f\u5217 \u8fdb\u884c\u6392\u5e8f \u4f18\u5148\u961f\u5217\u4e00\u822c\u4f7f\u7528 \u4e8c\u53c9\u5806 \u6216\u8005 \u6590\u6ce2\u90a3\u5951\u5806 \u5b9e\u73b0\u5f85\u9009\u8282\u70b9\u7684==\u5220\u9664\u548c\u63d2\u5165== C++\u6807\u51c6\u5e93\u6709\u4f18\u5148\u961f\u5217\u7684\u5b9e\u73b0 priority_queue \u7b97\u6cd5\u7684==\u65f6\u95f4\u590d\u6742\u5ea6==(\u4e3b\u8981)\u53d6\u51b3\u4e8e\u4f18\u5148\u961f\u5217\u7684\u5b9e\u73b0\u65b9\u5f0f \u6ce8\u610f\uff1a\u8fb9\u6743\u91cd\u4e0d\u80fd\u4e3a\u8d1f\uff0c\u6709\u8d1f\u6743\u8fb9\u7684\u56fe\u9700\u8981\u4f7f\u7528 Bellman-Ford \u7b97\u6cd5 \u4f18\u5148\u961f\u5217\u548c\u5806 \u6392\u5e8f\u7b97\u6cd5\u4e2d\u6709 \u5806\u6392\u5e8f \uff0c\u5176\u4e2d\u4e5f\u6709\u76f8\u5173\u5185\u5bb9 C++\u793a\u4f8b \u00b6 #include <iostream> #include <vector> #include <queue> #include <utility> #include <limits> using std :: cout ; using std :: endl ; using std :: vector ; using std :: pair ; using std :: priority_queue ; using std :: make_pair ; using ll = long long ; const ll INF = std :: numeric_limits < ll >:: max () / 4 ; // Dijkstra: returns distance vector from src to all nodes (0..n-1) // adj: adjacency list where adj[u] contains pairs (v, weight) vector < ll > dijkstra ( int n , int src , const vector < vector < pair < int , int >>> & adj ) { vector < ll > dist ( n , INF ); dist [ src ] = 0 ; // min-heap of (distance, node) priority_queue < pair < ll , int > , vector < pair < ll , int >> , std :: greater < pair < ll , int >>> pq ; pq . push ( make_pair ( 0L L , src )); while ( ! pq . empty ()) { auto [ d , u ] = pq . top (); pq . pop (); if ( d != dist [ u ]) continue ; // stale entry for ( const auto & e : adj [ u ]) { int v = e . first ; int w = e . second ; if ( dist [ v ] > dist [ u ] + w ) { dist [ v ] = dist [ u ] + w ; pq . push ( make_pair ( dist [ v ], v )); } } } return dist ; } int main () { // simple test graph // 6 nodes: 0..5 int n = 6 ; vector < vector < pair < int , int >>> adj ( n ); auto add_edge = [ & ]( int u , int v , int w ) { adj [ u ]. push_back ( make_pair ( v , w )); // if undirected, also add adj[v].push_back({u,w}); }; add_edge ( 0 , 1 , 7 ); add_edge ( 0 , 2 , 9 ); add_edge ( 0 , 5 , 14 ); add_edge ( 1 , 2 , 10 ); add_edge ( 1 , 3 , 15 ); add_edge ( 2 , 3 , 11 ); add_edge ( 2 , 5 , 2 ); add_edge ( 3 , 4 , 6 ); add_edge ( 4 , 5 , 9 ); int src = 0 ; auto dist = dijkstra ( n , src , adj ); cout << \"Distances from node \" << src << \": \\n \" ; for ( int i = 0 ; i < n ; ++ i ) { if ( dist [ i ] >= INF / 2 ) cout << i << \": INF \\n \" ; else cout << i << \": \" << dist [ i ] << '\\n' ; } return 0 ; } \u53c2\u8003 \u00b6 4.04. 11-3- Dijkstra \u7b97\u6cd5 \u5bfb\u627e\u6709\u6743\u56fe\u4e2d\u6700\u77ed\u8def Findin_\u54d4\u54e9\u54d4\u54e9_bilibili Dijkstra\u6700\u77ed\u8def\u5f84\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili c++ STL\u4e8c\u53c9\u5806(\u4f18\u5148\u961f\u5217)_c++\u4e8c\u53c9\u5806\u5b9e\u73b0\u4f18\u5148\u961f\u5217-CSDN\u535a\u5ba2 \u6570\u636e\u7ed3\u6784\u5806(Heap)\u8be6\u89e3-\u5806\u7684\u5efa\u7acb\u3001\u63d2\u5165\u3001\u5220\u9664\u3001\u6700\u5927\u5806\u3001\u6700\u5c0f\u5806\u3001\u5806\u6392\u5e8f\u7b49_\u6700\u5927\u5806 heap \u662f\u4e00\u4e2a\u4ec0\u4e48\u6837\u7684\u5b58\u5728?-CSDN\u535a\u5ba2 \u6570\u636e\u7ed3\u6784-\u8be6\u89e3\u4f18\u5148\u961f\u5217\u7684\u4e8c\u53c9\u5806\uff08\u6700\u5927\u5806\uff09\u539f\u7406\u3001\u5b9e\u73b0\u548c\u5e94\u7528-C\u548cPython-CSDN\u535a\u5ba2 \u6700\u5c0f\u751f\u6210\u6811(MST) \u00b6 Minimum Spanning Tree \u5173\u4e8eSpanning\u7684\u610f\u4e49\uff1a 5.05. 12-1- \u6700\u5c0f\u751f\u6210\u6811 Minimum Spanning Trees_\u54d4\u54e9\u54d4\u54e9_bilibili \u6811\u7684\u6982\u5ff5 \u00b6 \u6811\u548c\u65e0\u5411\u56fe\u7684\u533a\u522b\u662f\uff1a\u6811\u6ca1\u6709\u56de\u8def\uff0c\u5e76\u4e14\u662f\u4e00\u4e2a\u8fde\u901a\u56fe\u3002 \u6811\u662f\u4e00\u4e2a\u7279\u6b8a\u7684\u56fe \u6811\u5982\u679c\u6709n\u4e2a\u8282\u70b9\uff0c\u90a3\u4e48\u4e00\u5b9a\u6709n-1\u4e2a\u8fb9 \u95ee\u9898\u89e3\u91ca \u00b6 \u4ece\u6709\u6743\u7684\u8fde\u901a\u7684\u65e0\u5411\u56fe\u4e2d\uff0c\u627e\u5230\u4e00\u4e2a\u5305\u542b\u5176\u4e2d\u6240\u6709\u8282\u70b9\u7684\u6811\uff0c\u603b\u4f53\u6743\u91cd\u6700\u5c0f \u4e0d\u80fd\u6709\u73af Prim\u7b97\u6cd5\u548cKruskal\u7b97\u6cd5 \u00b6 \u8fc7\u7a0b \u00b6 \u6570\u636e\u7ed3\u6784\u2014\u2014\u56db\u5206\u949f\u641e\u5b9aPrim\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u6570\u636e\u7ed3\u6784\u2014\u2014\u4e24\u5206\u949f\u641e\u5b9a\u6700\u5c0f\u751f\u6210\u6811Kruskal\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u65f6\u95f4\u590d\u6742\u5ea6\u5bf9\u6bd4 Kruskal\u7b97\u6cd5\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u6765\u81ea\u521d\u59cb\u7684\u6392\u5e8f\u6743\u91cd\uff0c\u800c\u975e\u5e76\u67e5\u96c6 \u26a0\ufe0fKruskal\u7b97\u6cd5\u4e2d\u5982\u4f55\u5224\u65ad\u4e24\u4e2a\u8282\u70b9\u662f\u5426\u5728\u540c\u4e00\u4e2a\u6811\u4e2d\uff1f\u5e76\u67e5\u96c6 Tarjan\u7b97\u6cd5\u63d0\u53d6\u5f3a\u8fde\u901a\u5206\u91cf \u00b6 basic \u00b6 \u5f3a\u8054\u901a\u56fe \u5f3a\u8054\u901a\u5206\u91cf \u5728\u5f3a\u8fde\u56fe\u56fe\u7684\u57fa\u7840\u4e0a\u52a0\u5165\u4e00\u4e9b\u70b9\u548c\u8def\u5f84\uff0c\u4f7f\u5f97\u5f53\u524d\u7684\u56fe\u4e0d\u5728\u5f3a\u8fde\u901a\uff0c\u79f0\u539f\u6765\u7684\u5f3a\u8fde\u901a\u7684\u90e8\u5206\u4e3a\u5f3a\u8fde\u901a\u5206\u91cf\u3002 \u57fa\u672c\u601d\u8def \u00b6 \u5bf9\u4e8e\u6bcf\u6b21\u641c\u7d22\u7684\u70b9\uff0c\u6211\u4eec\u90fd\u52a0\u5165\u6808\u4e2d\uff0c\u9047\u5230\u56de\u8def\u65f6\uff0c\u5728\u628a\u6808\u4e2d\u7684\u5143\u7d20\u9010\u4e2a\u5f39\u51fa\uff0c\u8bb0\u5f55\u5b83\u4eec\u7684\u8d77\u59cb\u7ed3\u70b9\uff0c\u76f4\u5230\u6808\u4e2d\u5f39\u51fa\u7684\u5143\u7d20\u6b63\u597d\u662f\u8d77\u59cb\u7ed3\u70b9\u65f6\uff0c\u7ed3\u675f\u5f39\u6808\uff0c\u7ee7\u7eed\u641c\u7d22\u5176\u5b83\u5f3a\u8fde\u901a\u5206\u91cf \u5728\u8fd9\u4e2a\u8fc7\u7a0b\u4e2d\uff0c\u6240\u6709\u7684\u70b9\u548c\u90fd\u6709\u7684\u8fb9\u90fd\u88ab\u904d\u5386\u4e86\u4e00\u6b21\uff0c\u6240\u4ee5\u6700\u7ec8\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O ( N + E ) \u6d41\u7a0b\u4e3e\u4f8b \u00b6 \u4e00\u7b14\u753b(Eulerian Path/Circuit) \u00b6 \u6982\u8ff0 \u00b6 \u4e00\u7b14\u753b\u95ee\u9898\u3002\u7528\u56fe\u8bba\u7684\u672f\u8bed\u6765\u8bf4\uff0c\u5c31\u662f\u5224\u65ad\u8fd9\u4e2a\u56fe\u662f\u5426\u662f\u4e00\u4e2a\u80fd\u591f \u904d\u5386 \u5b8c\u6240\u6709\u7684\u8fb9\u800c\u6ca1\u6709\u91cd\u590d\u3002\u8fd9\u6837\u7684\u56fe\u73b0\u79f0\u4e3a \u6b27\u62c9\u56fe \u3002\u8fd9\u65f6\u904d\u5386\u7684\u8def\u5f84\u79f0\u4f5c \u6b27\u62c9\u8def\u5f84(Eulerian Path) \uff08\u4e00\u4e2a \u73af \u6216\u8005\u4e00\u6761\u94fe\uff09\uff0c\u5982\u679c\u8def\u5f84\u95ed\u5408\uff08\u4e00\u4e2a\u5708\uff09\uff0c\u5219\u79f0\u4e3a \u6b27\u62c9\u56de\u8def(Eulerian Circuit) [ 1] \u3002 \u4e00\u7b14\u753b\u95ee\u9898\u7684\u63a8\u5e7f\u662f \u591a\u7b14\u753b\u95ee\u9898 \uff0c\u5373\u5bf9\u4e8e\u4e0d\u80fd\u4e00\u7b14\u753b\u7684\u56fe\uff0c\u63a2\u8ba8\u6700\u5c11\u80fd\u7528\u591a\u5c11\u7b14\u6765\u753b\u6210\u3002 \u6b27\u62c9\u5bf9 \u54e5\u5c3c\u65af\u5821\u4e03\u6865\u95ee\u9898 \u7684\u7814\u7a76\u6b63\u662f\u56fe\u8bba\u7684\u5f00\u7aef \u54e5\u5c3c\u65af\u5821\u4e03\u6865\u95ee\u9898 \u5b9a\u7406 \u00b6 \u7b97\u6cd5 \u00b6 #include <iostream> #include <string> #include <vector> #include <stack> #include <algorithm> #include <boost/graph/adjacency_list.hpp> // Define Node property with a Name struct Node { std :: string name ; }; // Define Edge property with a Name struct Edge { std :: string name ; }; // Define the Graph type // Using listS for OutEdgeList to efficiently handle edge removal during Hierholzer's algorithm // while supporting multiple edges. // vecS for VertexList allows easy indexing. using Graph = boost :: adjacency_list < boost :: listS , boost :: vecS , boost :: undirectedS , Node , Edge > ; using Vertex = boost :: graph_traits < Graph >:: vertex_descriptor ; using EdgeDesc = boost :: graph_traits < Graph >:: edge_descriptor ; // Helper to find Eulerian Path/Circuit std :: vector < Vertex > find_eulerian_path ( Graph g ) { // Pass by value to modify a copy std :: vector < Vertex > circuit ; // 1. Check degrees std :: vector < Vertex > odd_degree_nodes ; auto v_pair = boost :: vertices ( g ); for ( auto it = v_pair . first ; it != v_pair . second ; ++ it ) { if ( boost :: out_degree ( * it , g ) % 2 != 0 ) { odd_degree_nodes . push_back ( * it ); } } if ( odd_degree_nodes . size () != 0 && odd_degree_nodes . size () != 2 ) { std :: cerr << \"Graph does not have an Eulerian Path (Odd degree count: \" << odd_degree_nodes . size () << \")\" << std :: endl ; return {}; } // 2. Determine start vertex Vertex curr = * boost :: vertices ( g ). first ; // Default to first vertex if ( ! odd_degree_nodes . empty ()) { curr = odd_degree_nodes [ 0 ]; // Start at one of the odd degree nodes } // Ensure we start at a vertex with edges if possible (for disconnected components logic, though assuming connected here) if ( boost :: out_degree ( curr , g ) == 0 ) { auto v_range = boost :: vertices ( g ); for ( auto it = v_range . first ; it != v_range . second ; ++ it ){ if ( boost :: out_degree ( * it , g ) > 0 ) { curr = * it ; break ; } } } // 3. Hierholzer's Algorithm std :: stack < Vertex > curr_path ; curr_path . push ( curr ); while ( ! curr_path . empty ()) { Vertex u = curr_path . top (); if ( boost :: out_degree ( u , g ) > 0 ) { // Pick the first available edge auto edges = boost :: out_edges ( u , g ); EdgeDesc e = * edges . first ; Vertex v = boost :: target ( e , g ); // Remove edge to mark as visited // Note: remove_edge(e, g) is safer than remove_edge(u, v, g) for multigraphs boost :: remove_edge ( e , g ); curr_path . push ( v ); } else { circuit . push_back ( u ); curr_path . pop (); } } // The circuit is constructed in reverse order std :: reverse ( circuit . begin (), circuit . end ()); return circuit ; } int main () { Graph g ; auto add_node = [ & ]( std :: string name ) { return boost :: add_vertex ( Node { std :: move ( name )}, g ); }; auto v_a = add_node ( \"A\" ); auto v_b = add_node ( \"B\" ); auto v_c = add_node ( \"C\" ); auto v_d = add_node ( \"D\" ); auto v_e = add_node ( \"E\" ); auto add_edge = [ & ]( Vertex u , Vertex v , std :: string name ) { boost :: add_edge ( u , v , Edge { std :: move ( name )}, g ); }; // --- Complex Multigraph Case --- std :: cout << \"Constructing complex multigraph...\" << std :: endl ; // 4 edges between A and B add_edge ( v_a , v_b , \"AB_1\" ); add_edge ( v_a , v_b , \"AB_2\" ); add_edge ( v_a , v_b , \"AB_3\" ); add_edge ( v_a , v_b , \"AB_4\" ); // Cycle B-C-D-B add_edge ( v_b , v_c , \"BC_1\" ); add_edge ( v_c , v_d , \"CD_1\" ); add_edge ( v_d , v_b , \"DB_1\" ); // Double edge between D and E add_edge ( v_d , v_e , \"DE_1\" ); add_edge ( v_d , v_e , \"DE_2\" ); // Degrees Analysis: // A: 4 (Even) // B: 4 + 1 + 1 = 6 (Even) // C: 1 + 1 = 2 (Even) // D: 1 + 1 + 2 = 4 (Even) // E: 2 (Even) // Result: Should have an Eulerian Circuit. std :: cout << \"Graph structure:\" << std :: endl ; boost :: graph_traits < Graph >:: edge_iterator ei , ei_end ; for ( boost :: tie ( ei , ei_end ) = boost :: edges ( g ); ei != ei_end ; ++ ei ) { std :: cout << g [ boost :: source ( * ei , g )]. name << \" -- \" << g [ boost :: target ( * ei , g )]. name << \" (\" << g [ * ei ]. name << \")\" << std :: endl ; } std :: cout << \" \\n Attempting to find Eulerian Circuit...\" << std :: endl ; std :: vector < Vertex > path = find_eulerian_path ( g ); if ( ! path . empty ()) { std :: cout << \"Eulerian Circuit found: \" ; for ( size_t i = 0 ; i < path . size (); ++ i ) { std :: cout << g [ path [ i ]]. name ; if ( i < path . size () - 1 ) std :: cout << \" -> \" ; } std :: cout << std :: endl ; } else { std :: cout << \"No Eulerian Path/Circuit found.\" << std :: endl ; } // --- Modify for Eulerian Path Case --- std :: cout << \" \\n Removing one A-B edge to create Eulerian Path case (A and B become odd degree)...\" << std :: endl ; // We need to remove one specific edge between A and B. // Since we don't have the descriptors saved, we iterate to find one. auto out_edges = boost :: out_edges ( v_a , g ); for ( auto it = out_edges . first ; it != out_edges . second ; ++ it ) { if ( boost :: target ( * it , g ) == v_b ) { boost :: remove_edge ( * it , g ); break ; // Remove only one } } // New Degrees: // A: 3 (Odd) // B: 5 (Odd) // Others unchanged (Even) // Result: Should find Eulerian Path starting at A or B. path = find_eulerian_path ( g ); if ( ! path . empty ()) { std :: cout << \"Eulerian Path found: \" ; for ( size_t i = 0 ; i < path . size (); ++ i ) { std :: cout << g [ path [ i ]]. name ; if ( i < path . size () - 1 ) std :: cout << \" -> \" ; } std :: cout << std :: endl ; } else { std :: cout << \"No Eulerian Path found.\" << std :: endl ; } return 0 ; } ref \u00b6 \u4e00\u7b14\u753b\u95ee\u9898 - \u7ef4\u57fa\u767e\u79d1\uff0c\u81ea\u7531\u7684\u767e\u79d1\u5168\u4e66 \u53c2\u8003 \u00b6 \u5f3a\u63a8\uff01\u6d59\u5927\u535a\u58eb\u738b\u6811\u68ee\u534a\u5929\u5c31\u6559\u4f1a\u4e86\u6211\u56fe\u8bba\u548c\u56fe\u7b97\u6cd5\uff0c\u539f\u7406\u8be6\u89e3+\u9879\u76ee\u5b9e\u6218\uff0c\u5b66\u4e0d\u4f1a\u6765\u6253\u6211\uff01_\u54d4\u54e9\u54d4\u54e9_bilibili \u56fe\u8bba\u2014\u2014\u5f3a\u8fde\u901a\u5206\u91cf\uff08Tarjan\u7b97\u6cd5)-CSDN\u535a\u5ba2 https://zhuanlan.zhihu.com/p/639902025 Maze Algorithm \u00b6 \u57fa\u672c\u77e5\u8bc6 \u00b6 \u66fc\u54c8\u987f\u8ddd\u79bb\uff1a\u6c34\u5e73+\u5782\u76f4\u4e3e\u4f8b \u6b27\u51e0\u91cc\u5f97\u8ddd\u79bb\uff1a\u76f4\u7ebf\u8ddd\u79bb \u539f\u7406 \u00b6 F=G+H \u52a8\u6001\u89c4\u5212DP \u00b6 Dynamic Programing\u7b80\u79f0 DP \uff0c\u662f\u4e00\u79cd\u6c42\u89e3\u591a\u9636\u6bb5\u51b3\u7b56\u8fc7\u7a0b\u6700\u4f18\u5316\u95ee\u9898\u7684\u65b9\u6cd5\u3002\u5728\u52a8\u6001\u89c4\u5212\u4e2d\uff0c\u901a\u8fc7\u628a\u539f\u95ee\u9898\u5206\u89e3\u4e3a\u76f8\u5bf9\u7b80\u5355\u7684\u5b50\u95ee\u9898\uff0c\u5148\u6c42\u89e3\u5b50\u95ee\u9898\uff0c\u518d\u7531\u5b50\u95ee\u9898\u7684\u89e3\u800c\u5f97\u5230\u539f\u95ee\u9898\u7684\u89e3\u3002 \u6838\u5fc3\u601d\u60f3 \u00b6 \u628a\u300c\u539f\u95ee\u9898\u300d\u5206\u89e3\u4e3a\u300c\u82e5\u5e72\u4e2a\u91cd\u53e0\u7684\u5b50\u95ee\u9898\u300d\uff0c\u6bcf\u4e2a\u5b50\u95ee\u9898\u7684\u6c42\u89e3\u8fc7\u7a0b\u90fd\u6784\u6210\u4e00\u4e2a \u300c\u9636\u6bb5\u300d \u3002\u5728\u5b8c\u6210\u4e00\u4e2a\u9636\u6bb5\u7684\u8ba1\u7b97\u4e4b\u540e\uff0c\u52a8\u6001\u89c4\u5212\u65b9\u6cd5\u624d\u4f1a\u6267\u884c\u4e0b\u4e00\u4e2a\u9636\u6bb5\u7684\u8ba1\u7b97\u3002 \u5728\u6c42\u89e3\u5b50\u95ee\u9898\u7684\u8fc7\u7a0b\u4e2d\uff0c\u6309\u7167\u300c\u81ea\u9876\u5411\u4e0b\u7684\u8bb0\u5fc6\u5316\u641c\u7d22\u65b9\u6cd5\u300d\u6216\u8005\u300c\u81ea\u5e95\u5411\u4e0a\u7684\u9012\u63a8\u65b9\u6cd5\u300d\u6c42\u89e3\u51fa\u300c\u5b50\u95ee\u9898\u7684\u89e3\u300d\uff0c\u628a\u7ed3\u679c\u5b58\u50a8\u5728==\u8868\u683c==\u4e2d\uff0c\u5f53\u9700\u8981\u518d\u6b21\u6c42\u89e3\u6b64\u5b50\u95ee\u9898\u65f6\uff0c\u76f4\u63a5\u4ece\u8868\u683c\u4e2d\u67e5\u8be2\u8be5\u5b50\u95ee\u9898\u7684\u89e3\uff0c\u4ece\u800c\u907f\u514d\u4e86\u5927\u91cf\u7684\u91cd\u590d\u8ba1\u7b97\u3002 \u7b80\u5355\u4f8b\u5b50 \u00b6 \u6590\u6ce2\u90a3\u5951\u6570\u5217 class Solution : def fib ( self , n : int ) -> int : if n == 0 : return 0 if n == 1 : return 1 dp = [ 0 for _ in range ( n + 1 )] dp [ 0 ] = 0 dp [ 1 ] = 1 for i in range ( 2 , n + 1 ): dp [ i ] = dp [ i - 2 ] + dp [ i - 1 ] return dp [ n ] \u4f7f\u7528\u6761\u4ef6 \u00b6 \u6700\u4f18\u5b50\u7ed3\u6784\u6027\u8d28 \u91cd\u53e0\u5b50\u95ee\u9898\u6027\u8d28 \u6307\u7684\u662f\u5728\u6c42\u89e3\u5b50\u95ee\u9898\u7684\u8fc7\u7a0b\u4e2d\uff0c\u6709\u5927\u91cf\u7684\u5b50\u95ee\u9898\u662f\u91cd\u590d\u7684\uff0c\u4e00\u4e2a\u5b50\u95ee\u9898\u5728\u4e0b\u4e00\u9636\u6bb5\u7684\u51b3\u7b56\u4e2d\u53ef\u80fd\u4f1a\u88ab\u591a\u6b21\u7528\u5230\u3002\u5982\u679c\u6709\u5927\u91cf\u91cd\u590d\u7684\u5b50\u95ee\u9898\uff0c\u90a3\u4e48\u53ea\u9700\u8981\u5bf9\u5176\u6c42\u89e3\u4e00\u6b21\uff0c\u7136\u540e\u7528\u8868\u683c\u5c06\u7ed3\u679c\u5b58\u50a8\u4e0b\u6765\uff0c\u4ee5\u540e\u4f7f\u7528\u65f6\u53ef\u4ee5\u76f4\u63a5\u67e5\u8be2\uff0c\u4e0d\u9700\u8981\u518d\u6b21\u6c42\u89e3 \u65e0\u540e\u6548\u6027 \u6307\u7684\u662f\u5b50\u95ee\u9898\u7684\u89e3\uff08\u72b6\u6001\u503c\uff09\u53ea\u4e0e\u4e4b\u524d\u9636\u6bb5\u6709\u5173\uff0c\u800c\u4e0e\u540e\u9762\u9636\u6bb5\u65e0\u5173\u3002\u5f53\u524d\u9636\u6bb5\u7684\u82e5\u5e72\u72b6\u6001\u503c\u4e00\u65e6\u786e\u5b9a\uff0c\u5c31\u4e0d\u518d\u6539\u53d8\uff0c\u4e0d\u4f1a\u518d\u53d7\u5230\u540e\u7eed\u9636\u6bb5\u51b3\u7b56\u7684\u5f71\u54cd\u3002 \u80cc\u5305\u95ee\u9898 \u00b6 \u5b9a\u4e49 \u00b6 \u80cc\u5305\u95ee\u9898\u53ef\u5206\u4e3a\uff1a 0-1 \u80cc\u5305\u95ee\u9898 \u3001 \u5b8c\u5168\u80cc\u5305\u95ee\u9898 \u3001 \u591a\u91cd\u80cc\u5305\u95ee\u9898 \u3001 \u5206\u7ec4\u80cc\u5305\u95ee\u9898 \uff0c\u4ee5\u53ca \u6df7\u5408\u80cc\u5305\u95ee\u9898 \u7b49 0-1\u80cc\u5305\u95ee\u9898 \u00b6 (32 \u5c01\u79c1\u4fe1 / 59 \u6761\u6d88\u606f) \u52a8\u6001\u89c4\u5212\u6c42\u89e3\u201c\u7ec4\u5408\u603b\u548c\u201d\u95ee\u9898 - \u77e5\u4e4e \u6bcf\u79cd\u7269\u54c1\u6709\u4e14\u4ec5\u6709 1 \u4ef6\uff0c\u6bcf\u4ef6\u7269\u54c1\u53ef\u4ee5\u9009\u62e9\u4e0d\u653e\u5165\u80cc\u5305\uff0c\u4e5f\u53ef\u4ee5\u9009\u62e9\u653e\u5165\u80cc\u5305\u3002 \u5b9a\u4e49\u72b6\u6001 dp[i][w] \u8868\u793a\u4e3a\uff1a\u524d i \u4ef6\u7269\u54c1\u653e\u5165\u4e00\u4e2a\u6700\u591a\u80fd\u88c5\u91cd\u91cf\u4e3a w \u7684\u80cc\u5305\u4e2d\uff0c\u53ef\u4ee5\u83b7\u5f97\u7684\u6700\u5927\u4ef7\u503c\u3002 \u7c7b\u4f3c\u95ee\u9898 \u00b6 416. \u5206\u5272\u7b49\u548c\u5b50\u96c6 - \u529b\u6263\uff08LeetCode\uff09 \u5b8c\u5168\u80cc\u5305\u95ee\u9898 \u00b6 \u5e38\u89c1\u95ee\u9898 \u00b6 \u57fa\u7840\uff1a \u722c\u697c\u68af \u6c42\u6590\u6ce2\u90a3\u5951\u6570\u5217--> \u6700\u957f\u9012\u589e\u5b50\u5e8f\u5217 --> \u6590\u6ce2\u90a3\u5951\u5b50\u5e8f\u5217\u7684\u957f\u5ea6 \u4e0d\u540c\u8def\u5f84-->\u62d3\u5c55--> \u51fa\u754c\u7684\u8def\u5f84\u6570 \u7ec4\u5408\u603b\u548c(01\u80cc\u5305) ( \u52a8\u6001\u89c4\u5212\u6c42\u89e3\u201c\u7ec4\u5408\u603b\u548c\u201d\u95ee\u9898 - \u77e5\u4e4e )--> \u76ee\u6807\u548c , \u5206\u5272\u7b49\u548c\u5b50\u96c6 \u53cc\u4e32\u7ebf\u6027DP\u95ee\u9898\uff1a \u6700\u957f\u516c\u5171\u5b50\u5e8f\u5217 \u548c \u6700\u957f\u91cd\u590d\u5b50\u6570\u7ec4 \uff0c \u7f16\u8f91\u8ddd\u79bb\uff08\u9700\u8981\u8f6c\u5316\uff09 \u77e9\u9635\u7ebf\u6027DP\u95ee\u9898\uff1a \u6700\u5c0f\u8def\u5f84\u548c \u65e0\u4e32\u7ebf\u6027DP\u95ee\u9898\uff1a \u6574\u6570\u62c6\u5206 \u2248 \u4e24\u4e2a\u952e\u7684\u952e\u76d8 \u7ebf\u6027\u89c4\u5212LP \u00b6 \u6982\u8ff0 \u00b6 \u7ebf\u6027\u89c4\u5212\u7b97\u6cd5\u7684==\u6838\u5fc3\u601d\u60f3==\u662f\uff1a\u5728\u6ee1\u8db3\u7ea6\u675f\u6761\u4ef6\u7684\u524d\u63d0\u4e0b\uff0c\u627e\u5230\u76ee\u6807\u51fd\u6570\u7684\u6700\u4f18\u89e3\u3002 \u51e0\u4e4e\u4efb\u4f55\u6d89\u53ca \u201c\u6709\u9650\u8d44\u6e90\u4e0b\u5982\u4f55\u6700\u4f18\u914d\u7f6e\u201d \u7684\u95ee\u9898\u90fd\u53ef\u4ee5\u7528 LP \u5efa\u6a21 \u8981\u7d20 \u00b6 \uff081\uff09\u76ee\u6807\u51fd\u6570\uff1a\u7ebf\u6027\u51fd\u6570\uff0c\u53ef\u4ee5\u662f\u6700\u5927\u5316\u6216\u6700\u5c0f\u5316\u3002 \uff082\uff09\u7ea6\u675f\u6761\u4ef6\uff1a\u7ebf\u6027\u4e0d\u7b49\u5f0f\u6216\u7b49\u5f0f\u3002 \uff083\uff09\u53d8\u91cf\uff1a\u51b3\u7b56\u53d8\u91cf\uff0c\u4e00\u822c\u4e3a\u5b9e\u6570\u3002 \u51f8\u51fd\u6570\u3001\u51f8\u89c4\u5212 \u00b6 \u5de5\u5177 \u00b6 \u5728\u5b9e\u9645\u5e94\u7528\u3001\u8bba\u6587\u5199\u4f5c\u3001\u6570\u5b66\u5efa\u6a21\u7ade\u8d5b\u4e2d\uff0c\u6211\u4eec\u901a\u5e38 \u4e0d\u624b\u7b97\u5355\u7eaf\u5f62\u6cd5 \uff0c\u800c\u662f\u501f\u52a9\u4ee5\u4e0b\u5de5\u5177\u5feb\u901f\u5efa\u6a21\u4e0e\u6c42\u89e3\uff1a \u5de5\u5177 \u7279\u70b9 Python\uff08PuLP / SciPy / CVXPY\uff09 \u5f3a\u5927\u7075\u6d3b\uff0c\u9002\u5408\u5efa\u6a21\u4e0e\u81ea\u52a8\u5316\u6c42\u89e3 Lingo / Gurobi / CPLEX \u4e13\u4e1a\u4f18\u5316\u8f6f\u4ef6\uff0c\u6c42\u89e3\u5927\u89c4\u6a21 LP \u6781\u5feb\uff0c\u5e38\u7528\u4e8e\u5b66\u672f\u7814\u7a76\u4e0e\u5de5\u4e1a\u4f18\u5316 SYMPHONY SYMPHONY is an open-source solver, callable library, and development framework for mixed-integer linear programs (MILPs) written in C with a number of unique features CBC Ubuntu\u5b89\u88c5Gurobi+CMake\u4f7f\u7528\u8be6\u7ec6\u6307\u5357 - \u7f16\u7a0b\u7231\u597d\u8005\u535a\u5ba2 \u5206\u7c7b \u00b6 \u95ee\u9898\u7c7b\u578b \u53d8\u91cf\u7c7b\u578b \u76ee\u6807\u51fd\u6570\u548c\u7ea6\u675f \u5e38\u7528\u7b97\u6cd5 \u590d\u6742\u5ea6 \u7ebf\u6027\u89c4\u5212\uff08LP\uff09 \u8fde\u7eed \u7ebf\u6027 \u5355\u7eaf\u5f62\u6cd5\u3001\u5185\u70b9\u6cd5 \u591a\u9879\u5f0f\u65f6\u95f4\uff08\u5185\u70b9\u6cd5\uff09 \u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08ILP\uff09 \u6574\u6570 \u7ebf\u6027 \u5206\u652f\u5b9a\u754c\u3001\u5272\u5e73\u9762\u3001\u5206\u652f\u5207\u5272 NP\u96be \u6df7\u5408\u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08MILP\uff09 \u6574\u6570\u548c\u8fde\u7eed \u7ebf\u6027 \u5206\u652f\u5b9a\u754c\u3001\u5272\u5e73\u9762\u3001\u5206\u652f\u5207\u5272 NP\u96be \u975e\u7ebf\u6027\u89c4\u5212\uff08NLP\uff09 \u901a\u5e38\u8fde\u7eed\uff08\u4e5f\u53ef\u6574\u6570\uff0c\u4f46\u66f4\u96be\uff09 \u975e\u7ebf\u6027 \u68af\u5ea6\u4e0b\u964d\u3001\u725b\u987f\u6cd5\u3001SQP\u7b49 \u4e00\u822cNP\u96be\uff0c\u51f8\u4f18\u5316\u4e3a\u591a\u9879\u5f0f\u65f6\u95f4 \u4e00\u822c\u7ebf\u6027\u89c4\u5212\uff08LP\uff09 \u00b6 \u7ebf\u6027\u89c4\u5212\uff08Linear Programming\uff0c\u7b80\u79f0LP\uff09\u662f\u4e00\u79cd\u6570\u5b66\u65b9\u6cd5\uff0c\u7528\u4e8e\u5728\u7ed9\u5b9a\u7684\u7ebf\u6027\u7ea6\u675f\u6761\u4ef6\u4e0b\uff0c\u6c42\u89e3\u7ebf\u6027\u76ee\u6807\u51fd\u6570\u7684\u6700\u5927\u503c\u6216\u6700\u5c0f\u503c\u3002 \u65b9\u6cd5 \u00b6 - \u5355\u7eaf\u5f62\u6cd5 \u00b6 \u6574\u6570\u89c4\u5212\uff08ILP\uff09 \u00b6 \u4e3e\u4f8b \u00b6 \u975e\u7ebf\u6027\u89c4\u5212(NLP) \u00b6 \u5982\u679c \u76ee\u6807\u51fd\u6570\u6216\u7ea6\u675f\u6761\u4ef6\u4e2d\u5305\u542b\u975e\u7ebf\u6027\u51fd\u6570 \uff0c\u5c31\u79f0\u8fd9\u79cd\u89c4\u5212\u95ee\u9898\u4e3a\u975e\u7ebf\u6027\u89c4\u5212\u95ee \u9898 \u4e00\u822c\u8bf4\u6765\uff0c\u89e3\u975e\u7ebf\u6027\u89c4\u5212\u8981\u6bd4\u89e3\u7ebf\u6027\u89c4\u5212\u95ee\u9898\u56f0\u96be\u5f97\u591a\u3002\u800c\u4e14\uff0c\u4e5f\u4e0d\u8c61\u7ebf\u6027\u89c4\u5212\u6709 \u5355\u7eaf\u5f62\u6cd5 \u8fd9\u4e00\u901a\u7528\u65b9\u6cd5 \u65b9\u6cd5 \u00b6 \u53c2\u8003 \u00b6 \u6df1\u5165\u89e3\u6790\uff1a\u6570\u5b66\u5efa\u6a21-\u7ebf\u6027\u89c4\u5212(LP) - yfceshi - \u535a\u5ba2\u56ed Combinatorial Optimization \u00b6 \u7ec4\u5408\u4f18\u5316\u95ee\u9898(COP) \u7cbe\u786e\u65b9\u6cd5\u548c\u8fd1\u4f3c\u65b9\u6cd5 \u00b6 \u5e38\u89c1\u76f8\u5173\u573a\u666f/\u95ee\u9898 \u00b6 TSP \u7ed9\u5b9a\u4e00\u7cfb\u5217\u57ce\u5e02\u548c\u6bcf\u5bf9\u57ce\u5e02\u4e4b\u95f4\u7684\u8ddd\u79bb\uff0c\u6c42\u89e3\u8bbf\u95ee\u6bcf\u5ea7\u57ce\u5e02\u4e00\u6b21\u5e76\u56de\u5230\u8d77\u59cb\u57ce\u5e02\u7684\u6700\u77ed\u56de\u8def VRP \u7ed9\u5b9a\u4e00\u7ec4\u5ba2\u6237\u70b9\u3001\u8f66\u8f86\u5bb9\u91cf\u3001\u8f66\u8f86\u6570\u91cf\u3001\u8d77\u59cb\u70b9\u548c\u7ec8\u70b9\uff0c\u76ee\u6807\u662f\u627e\u5230\u4f7f\u5f97\u6240\u6709\u5ba2\u6237\u70b9\u90fd\u88ab\u8bbf\u95ee\u4e00\u6b21\u7684\u6700\u77ed\u8def\u5f84\u65b9\u6848\u3002 MVC(\u6700\u5c0f\u9876\u70b9\u8986\u76d6\u95ee\u9898) MDS(\u6700\u5c0f\u652f\u914d\u96c6) MIS(\u6700\u5927\u72ec\u7acb\u96c6) \u80cc\u5305\u95ee\u9898 Heuristic algorithm \u00b6 SA \u00b6 Simulated Annealing GA \u00b6 Genetic Algorithm GE \u00b6 Grammatical Evolution \u57fa\u4e8eNN\u548cDL\u7684\u65b9\u6cd5 \u00b6 \u5206\u7c7b \u00b6 \u7279\u70b9 \u00b6 \u4f18\u70b9 \u00b6 \u7f3a\u70b9 \u00b6 \u7ecf\u5178\u6a21\u578b \u00b6 Pointer Network \u00b6 PointerNet \u662f\u57fa\u4e8e Sequence to Sequence \u7684 Attention \u673a\u5236\u7684\u6539\u8fdb PointerNet \u5f15\u5165\u4e86\u4e00\u79cd \u65b0\u7684\u795e\u7ecf\u4f53\u7cfb\u7ed3\u6784 \u6765\u5b66\u4e60\u8f93\u51fa\u5e8f\u5217\u7684\u6761\u4ef6\u6982\u7387\uff0c\u5176\u4e2d\u5143\u7d20\u662f\u4e0e \u8f93\u5165\u5e8f\u5217\u4e2d\u7684\u4f4d\u7f6e \u76f8\u5bf9\u5e94\u7684 \u79bb\u6563\u6807\u8bb0 \u6a21\u578b \u00b6 \u4f5c\u8005\u53d1\u73b0\uff0c $ A^i_j $ \u7ecf\u8fc7softmax\u540e\uff0c\u4e5f\u53ef\u4ee5\u76f4\u63a5\u4f5c\u4e3a\u9488\u5bf9\u539f\u5e8f\u5217\u7684\u6307\u9488\u8fdb\u884c\u8bad\u7ec3\uff1b\u7b80\u5355\u7406\u89e3\u4e3a\uff0c\u539f\u6765\u7684 $ A^i_j $ \u4e3a\u539f\u5e8f\u5217\u6bcf\u4e00\u4f4d\u7684\u6ce8\u610f\u529b\uff0c\u90a3\u4e48\u65b0\u7684 $ A^i_j $ \u53ef\u4ee5\u4f5c\u4e3a\u539f\u5e8f\u5217\u6bcf\u4e00\u4f4d\u653e\u5728\u6b64\u5904\u7684\u6982\u7387\uff0c\u6700\u540e\u9009\u62e9\u6982\u7387\u6700\u5927\u7684\u76f4\u63a5\u8f93\u51fa\u3002 \u7f16\u7801\u5668\u548c\u89e3\u7801\u5668\u5747\u4e3a LSTM \u8bad\u7ec3\u7684\u95ee\u9898 \u00b6 \u5f3a\u5316\u5b66\u4e60\u8fdb\u884c\u8bad\u7ec3 \u00b6 \u8d1d\u53f6\u65af\u4f18\u5316 \u00b6 \u5de5\u5177 \u00b6 GPflow \u542f\u53d1\u5f0f\u4f18\u5316\u7b97\u6cd5 \u00b6 SA \u00b6 \u6982\u8ff0 \u00b6 SA\u662f\u4e00\u79cd\u76f8\u5bf9\u800c\u8a00\u6bd4\u8f83\u597d\u5b9e\u73b0\u7684\u7b97\u6cd5\uff0c \u5e94\u7528\u573a\u666f \u00b6 \u56e0\u4e3a\u9700\u8981\u8f83\u9ad8\u7684\u521d\u59cb\u6e29\u5ea6\u4ee5\u53ca\u8f83\u4f4e\u7684\u964d\u706b\u901f\u7387\u548c\u7ec8\u6b62\u6e29\u5ea6\uff0c\u56e0\u6b64\u76ee\u6807\u51fd\u6570\u8c03\u7528\u6b21\u6570\u8f83\u591a\uff0c \u4e0d\u9002\u7528\u4e8e\u76ee\u6807\u51fd\u6570\u8bc4\u4f30\u65f6\u95f4\u8fc7\u957f\u7684\u6a21\u578b ref \u00b6 \u6a21\u62df\u9000\u706b\u7b97\u6cd5\u6c42\u89e3\u7ec4\u5408\u4f18\u5316\uff08\u9644\u4ee3\u7801\u8be6\u89e3\uff09 - \u77e5\u4e4e GA \u00b6 DE \u00b6 \u5dee\u5206\u8fdb\u5316\u7b97\u6cd5\u548c \u9057\u4f20\u7b97\u6cd5 \u5f88\u76f8\u4f3c\uff0c\u4e5f\u662f\u4e00\u79cd\u57fa\u4e8e\u7fa4\u4f53\u667a\u80fd\u7406\u8bba\u7684\u4f18\u5316\u7b97\u6cd5\uff0c\u901a\u8fc7\u7fa4\u4f53\u5185\u4e2a\u4f53\u95f4\u7684\u5408\u4f5c\u4e0e\u7ade\u4e89\u800c\u4ea7\u751f\u7684\u5168\u5c40\u641c\u7d22\u7b56\u7565\uff0c\u91c7\u7528\u5b9e\u6570\u7f16\u7801\u3001\u57fa\u4e8e\u5dee\u5206\u7684\u7b80\u5355\u53d8\u5f02\u64cd\u4f5c\u548c\u201c\u4e00\u5bf9\u4e00\u201d\u7684\u7ade\u4e89\u751f\u5b58\u7b56\u7565\uff0c\u964d\u4f4e\u4e86\u8fdb\u5316\u8ba1\u7b97\u64cd\u4f5c\u7684\u590d\u6742\u6027\u3002 \u5dee\u5206\u8fdb\u5316\u7b97\u6cd5 \u5177\u6709\u8bb0\u5fc6\u80fd\u529b\u4f7f\u5176\u53ef\u4ee5\u52a8\u6001\u8ddf\u8e2a\u5f53\u524d\u7684\u641c\u7d22\u60c5\u51b5\uff0c\u4ee5\u8c03\u6574\u5176\u641c\u7d22\u7b56\u7565\uff0c\u5177\u6709\u8f83\u5f3a\u7684\u5168\u5c40\u6536\u655b\u80fd\u529b\u548c\u7a33\u5065\u6027\uff0c\u4e14\u4e0d\u9700\u8981\u501f\u52a9\u95ee\u9898\u7684\u7279\u5f81\u4fe1\u606f\uff0c\u9002\u7528\u4e8e\u6c42\u89e3\u4e00\u4e9b\u5229\u7528\u5e38\u89c4\u7684\u6570\u5b66\u89c4\u5212\u65b9\u6cd5\u5f88\u96be\u6c42\u89e3\uff0c\u751a\u81f3\u65e0\u6cd5\u6c42\u89e3\u7684\u590d\u6742\u4f18\u5316\u95ee\u9898 PSO \u00b6 ref \u00b6 \u5e38\u7528\u4f18\u5316\u7b97\u6cd5(\u6a21\u62df\u9000\u706b\u3001\u9057\u4f20\u7b97\u6cd5\u3001\u7c92\u5b50\u7fa4\u7b97\u6cd5\uff09\u53ca\u5176Python\u5b9e\u73b0 \u4f18\u5316\u7406\u8bba \u00b6 other \u00b6 sequence pairs \u00b6 Sequence Pair (SP) is a floorplan representation by a pair of module-name sequences: positive locus, and negative locus. It does not gaurantee the floorplan to be compacted. Yet, it has a P*-admissible solution space. \u53c2\u8003 \u00b6 PD PA2 Report - HackMD","title":"Algorithms"},{"location":"Algorithms/#algorithms","text":"","title":"Algorithms"},{"location":"Algorithms/#_1","text":"\u4e00\u4e2a\u7b97\u6cd5\u5e94\u5177\u5907\u4ee5\u4e0b\u4e94\u4e2a\u57fa\u672c\u7279\u6027\uff1a \u8f93\u5165 \u3001 \u8f93\u51fa \u3001 \u6709\u7a77\u6027 \u3001 \u786e\u5b9a\u6027 \u3001 \u53ef\u884c\u6027 \u3002","title":"\u57fa\u7840"},{"location":"Algorithms/#_2","text":"","title":"\u7b97\u6cd5\u590d\u6742\u5ea6\u5206\u6790"},{"location":"Algorithms/#_3","text":"","title":"\u65f6\u95f4\u590d\u6742\u5ea6"},{"location":"Algorithms/#ologn","text":"\u6bcf\u6b21\u64cd\u4f5c\u5c06\u95ee\u9898\u89c4\u6a21\u7f29\u5c0f\u4e00\u534a\u7684\u7b97\u6cd5\uff0c\u5982\u300c\u4e8c\u5206\u67e5\u627e\u300d\u548c\u300c\u5206\u6cbb\u7b97\u6cd5\u300d\uff0c\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O(logn)","title":"\u5173\u4e8eO(log~n~)"},{"location":"Algorithms/#_4","text":"\u7a7a\u95f4\u590d\u6742\u5ea6\u7684\u8ba1\u7b97\u4e3b\u8981\u8003\u8651\u7b97\u6cd5\u8fd0\u884c\u8fc7\u7a0b\u4e2d\u989d\u5916\u5360\u7528\u7684\u7a7a\u95f4\uff0c\u5305\u62ec\u5c40\u90e8\u53d8\u91cf\u548c\u9012\u5f52\u6808\u7a7a\u95f4\u3002","title":"\u7a7a\u95f4\u590d\u6742\u5ea6"},{"location":"Algorithms/#o1","text":"def algorithm ( n ): a = 1 b = 2 res = a * b + n return res \u4e0a\u8ff0\u4ee3\u7801\u4e2d\uff0c\u53ea\u4f7f\u7528\u4e86\u56fa\u5b9a\u6570\u91cf\u7684\u53d8\u91cf\uff0c\u56e0\u6b64\u7a7a\u95f4\u590d\u6742\u5ea6\u4e3a O(1)\u3002","title":"\u5e38\u6570\u7a7a\u95f4 O(1)"},{"location":"Algorithms/#on","text":"def algorithm ( n ): if n <= 0 : return 1 return n * algorithm ( n - 1 ) \u4e0a\u8ff0\u4ee3\u7801\u4e2d\uff0c\u9012\u5f52\u6df1\u5ea6\u4e3a n n \uff0c\u9700\u8981 O(n) \u7684\u6808\u7a7a\u95f4\u3002 \u5e38\u89c1\u7a7a\u95f4\u590d\u6742\u5ea6\u4ece\u5c0f\u5230\u5927\u6392\u5e8f\uff1aO(1) O (1) < O(log\u2061n) O (log n ) < O(n) O ( n ) < O(n2) O ( n 2) < O(2n) O (2 n )","title":"\u7ebf\u6027\u7a7a\u95f4 O(n)"},{"location":"Algorithms/#_5","text":"0.3 \u7b97\u6cd5\u590d\u6742\u5ea6 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09","title":"\u53c2\u8003"},{"location":"Algorithms/#np","text":"","title":"NP\u95ee\u9898"},{"location":"Algorithms/#_6","text":"\u7ea6\u5316\uff1a \u591a\u9879\u5f0f","title":"\u57fa\u672c\u6982\u5ff5\uff1a"},{"location":"Algorithms/#p","text":"\u5b9a\u4e49:\u4e00\u4e2a\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u590d\u6742\u5ea6\u5185\u89e3\u51b3\u7684\u95ee\u9898\u3002 \u4f8b\u5982:n\u4e2a\u6570\u7684\u6392\u5e8f\u95ee\u9898(\u4e0d\u8d85\u8fc70(n^2^))","title":"P\u95ee\u9898"},{"location":"Algorithms/#np_1","text":"\u5b9a\u4e49:\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u7684\u65f6\u95f4\u91cc \u9a8c\u8bc1 \u4e00\u4e2a\u89e3\u7684\u95ee\u9898\u3002\u5373\u7ed9\u51fa\u4e00\u4e2a\u7b54\u6848\uff0c\u53ef\u4ee5\u5f88\u5feb\u5730(\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185)\u9a8c\u8bc1\u8fd9\u4e2a\u7b54\u6848\u662f\u5bf9\u7684\u8fd8\u662f\u9519\u7684\uff0c\u4f46\u662f \u4e0d\u4e00\u5b9a\u80fd\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u6c42\u51fa\u6b63\u786e\u7684\u89e3 \u3002 \u4e3e\u4f8b\uff1a 1.\u6570\u72ec\u95ee\u9898\uff1a 2.hamilton\u95ee\u9898\uff1a","title":"NP\u95ee\u9898"},{"location":"Algorithms/#np-hard","text":"\u5b9a\u4e49:\u4efb\u610fNP\u95ee\u9898\u53ef\u4ee5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u7ea6\u5316\u6210\u8be5\u95ee\u9898\u5373\u4e3a\u4e86\u89e3\u51b3NP\u95ee\u9898A\uff0c\u5148\u5c06\u95ee\u9898A\u7ea6\u5316\u4e3a\u53e6\u4e00\u4e2a\u95ee\u9898B\uff0c\u89e3\u51b3\u95ee\u9898B\u540c\u65f6\u4e5f\u95f4\u63a5\u89e3\u51b3\u4e86\u95ee\u9898A\u3002\u95ee\u9898B\u5c31\u662f\u4e00\u4e2aNP\u96be\u95ee\u9898 \u4e3e\u4f8b\uff1a\u65c5\u884c\u5546\u6700\u77ed\u8def\u5f84\u95ee\u9898 \u8bbe\u4e00\u4e2a\u63a8\u9500\u5458\u9700\u8981\u4ece\u9999\u6e2f\u51fa\u53d1\uff0c\u7ecf\u8fc7\u5e7f\u5dde\uff0c\u5317\u4eac\uff0c\u4e0a\u6d77\uff0c\u2026\uff0c\u7b49n\u4e2a\u57ce\u5e02\uff0c\u6700\u540e\u8fd4\u56de\u9999\u6e2f\u3002 \u4efb\u610f\u4e24\u4e2a\u57ce\u5e02\u4e4b\u95f4\u90fd\u6709\u98de\u673a\u76f4\u8fbe\uff0c\u4f46\u53cc\u5411\u7684\u7968\u4ef7\u4e0d\u7b49\u3002\u6c42\u603b\u8def\u8d39\u6700\u5c11\u7684\u884c\u7a0b\u5b89\u6392\u3002 \u5206\u6790:\u60f3\u8981\u77e5\u9053\u6240\u6709\u65b9\u6848\u4e2d\u82b1\u8d39\u6700\u5c11\u7684\uff0c\u5fc5\u987b\u68c0\u67e5\u6240\u6709\u53ef\u80fd\u7684\u65c5\u884c\u5b89\u6392\u624d\u80fd\u627e\u5230\uff0c\u5373 (n-1)!\u79cd \u65b9\u6848\uff0c\u5f88\u663e\u7136\u8fd9 \u4e0d\u662fP\u95ee\u9898\uff08\u4e0d\u662f\u591a\u9879\u5f0f\uff09 \u3002\u7ed9\u51fa\u4efb\u610f\u4e00\u4e2a\u884c\u7a0b\u5b89\u6392\uff0c\u4f60\u80fd\u7b97\u51fa\u5b83\u7684\u603b\u8def\u8d39\uff0c\u4f46 \u65e0\u6cd5\u5728\u591a\u9879\u5f0f\u65f6\u95f4\u5185\u9a8c\u8bc1\u8fd9\u6761\u8def\u662f\u5426\u662f\u6700\u77ed\u8def \u3002\u6240\u4ee5\u4e0d\u662fNP\u95ee\u9898\u3002\uff08\u4e0b\u56fe\u7eaf\u7eff\u8272\u90e8\u5206\uff09","title":"NP-hard"},{"location":"Algorithms/#np-complete","text":"\u5b9a\u4e49:\u6240\u6709 \u65e2\u662fNP\u95ee\u9898\uff0c\u53c8\u662fNP\u96be\u95ee\u9898 \u7684\u95ee\u9898 \u5373\u4e00\u4e2aNP\u95ee\u9898\uff0c\u4efb\u610f\u7684NP\u95ee\u9898\u53ef\u4ee5\u7ea6\u5316\u5230\u5b83: NPC\u95ee\u9898\u53ea\u80fd\u66b4\u529b\u6c42\u89e3\uff1f \u4e3e\u4f8b\uff1a \u65c5\u884c\u5546\u95ee\u9898\uff08\u9650\u5236\u82b1\u8d39\uff09 \u8bbe\u4e00\u4e2a\u63a8\u9500\u5458\u9700 \u8981\u4ece\u9999\u6e2f\u51fa\u53d1\uff0c\u7ecf\u8fc7\u5e7f\u5dde\uff0c\u5317\u4eac\uff0c\u4e0a\u6d77\uff0c\u2026\uff0c\u7b49n\u4e2a\u57ce\u5e02\uff0c\u6700\u540e\u8fd4\u56de\u9999\u6e2f\u3002 \u4efb\u610f\u4e24\u4e2a\u57ce\u5e02\u4e4b\u95f4\u90fd\u6709\u98de\u673a\u76f4\u8fbe\uff0c\u4f46\u53cc\u5411\u7684\u7968\u4ef7\u4e0d\u7b49\u3002\u73b0\u5728\u5047\u8bbe\u516c\u53f8\u7ed9\u62a5\u9500C\u5757\u94b1\u95ee\u662f\u5426\u5b58\u5728\u4e00\u4e2a\u884c\u7a0b\u5b89\u6392\uff0c\u4f7f\u5f97\u4ed6\u80fd\u904d\u5386\u6240\u6709\u57ce\u5e02\uff0c\u800c\u4e14\u603b\u7684\u8def\u8d39\u5c0f\u4e8eC?","title":"NP-Complete\u95ee\u9898"},{"location":"Algorithms/#_7","text":"","title":"\u57fa\u7840\u7b97\u6cd5\u5206\u7c7b"},{"location":"Algorithms/#enumeration","text":"","title":"\u679a\u4e3e\uff08Enumeration\uff09"},{"location":"Algorithms/#recursion","text":"\u9012\u5f52\u51fd\u6570\u4f1a==\u8c03\u7528\u81ea\u8eab== \u9012\u5f52\u7684\u672c\u8d28\u4e0e \u6570\u5b66\u5f52\u7eb3\u6cd5 \u9ad8\u5ea6\u5951\u5408","title":"\u9012\u5f52\uff08Recursion\uff09"},{"location":"Algorithms/#_8","text":"\u9012\u5f52\u7684\u6838\u5fc3\u601d\u60f3\u662f\uff1a \u628a\u5927\u95ee\u9898\u62c6\u89e3\u4e3a\u5c0f\u95ee\u9898\uff0c\u9010\u6b65\u89e3\u51b3 \u3002\u5199\u9012\u5f52\u65f6\uff0c\u53ef\u4ee5\u9075\u5faa\u4ee5\u4e0b\u4e09\u6b65\uff1a \u5199\u9012\u63a8\u516c\u5f0f \uff1a\u627e\u51fa\u539f\u95ee\u9898\u4e0e\u5b50\u95ee\u9898\u7684\u5173\u7cfb\uff0c\u5199\u51fa\u9012\u63a8\u516c\u5f0f\u3002 \u786e\u5b9a\u7ec8\u6b62\u6761\u4ef6 \uff1a\u660e\u786e\u9012\u5f52==\u4f55\u65f6\u7ed3\u675f==\uff0c\u4ee5\u53ca==\u7ed3\u675f\u65f6\u7684\u8fd4\u56de\u503c==\u3002 \u7ffb\u8bd1\u4e3a\u4ee3\u7801 \uff1a \u5b9a\u4e49\u9012\u5f52\u51fd\u6570\uff08\u660e\u786e\u53c2\u6570\u548c\u8fd4\u56de\u503c\u542b\u4e49\uff09 \u7f16\u5199\u9012\u5f52\u4e3b\u4f53\uff08\u9012\u63a8\u516c\u5f0f\u5bf9\u5e94\u7684\u9012\u5f52\u8c03\u7528\uff09 \u52a0\u5165\u7ec8\u6b62\u6761\u4ef6\u7684\u5224\u65ad\u548c\u5904\u7406","title":"\u9012\u5f52\u4e09\u6b65\u6cd5"},{"location":"Algorithms/#_9","text":"\u9012\u5f52\u5728\u7a0b\u5e8f\u6267\u884c\u65f6\u4f9d\u8d56\u4e8e\u8c03\u7528\u6808\u3002\u6bcf\u9012\u5f52\u8c03\u7528\u4e00\u6b21\uff0c\u7cfb\u7edf\u4f1a\u4e3a\u8be5\u8c03\u7528\u5206\u914d\u4e00\u4e2a\u65b0\u7684\u6808\u5e27\uff0c\u5982\u679c\u9012\u5f52\u5c42\u6570\u8fc7\u6df1\uff0c\u6781\u6613\u5bfc\u81f4 Stack Overflow \u3002","title":"\u6ce8\u610f\u4e8b\u9879"},{"location":"Algorithms/#_10","text":"\u9012\u5f52\u7b97\u6cd5\u5e38\u5e38\u4f1a\u9047\u5230\u91cd\u590d\u8ba1\u7b97\u7684\u95ee\u9898\uff0c\u5c24\u5176\u662f\u5728\u5206\u6cbb\u7ed3\u6784\u4e2d\u591a\u4e2a\u5b50\u95ee\u9898\u91cd\u53e0\u65f6\u3002\u4f8b\u5982\uff0c\u6590\u6ce2\u90a3\u5951\u6570\u5217\u7684\u9012\u5f52\u5b9a\u4e49\u5982\u4e0b\uff1a \u5982\u4e0b\u56fe\u6240\u793a\uff0c\u8ba1\u7b97 f(5) f (5) \u65f6\uff0cf(3) f (3) \u4f1a\u88ab\u591a\u6b21\u9012\u5f52\u8ba1\u7b97\uff0cf(2) f (2)\u3001f(1) f (1)\u3001f(0) f (0) \u4e5f\u4f1a\u88ab\u91cd\u590d\u8ba1\u7b97\uff0c\u5bfc\u81f4\u6548\u7387\u6781\u4f4e\u3002 \u4e3a\u907f\u514d\u91cd\u590d\u8fd0\u7b97\uff0c\u53ef\u4ee5\u5f15\u5165\u7f13\u5b58\u673a\u5236\uff08\u5982\u54c8\u5e0c\u8868\u3001\u6570\u7ec4\u6216\u96c6\u5408\uff09\u8bb0\u5f55\u5df2\u7ecf\u8ba1\u7b97\u8fc7\u7684\u5b50\u95ee\u9898\u7ed3\u679c\u3002\u8fd9\u79cd\u505a\u6cd5\u79f0\u4e3a==\u8bb0\u5fc6\u5316\u9012\u5f52==","title":"\u907f\u514d\u91cd\u590d\u8fd0\u7b97"},{"location":"Algorithms/#divide-and-conquer","text":"","title":"\u5206\u6cbb\uff08Divide and Conquer\uff09"},{"location":"Algorithms/#_11","text":"","title":"\u5206\u6cbb\u7b97\u6cd5\u4e0e\u9012\u5f52\u7b97\u6cd5\u7684\u5173\u7cfb"},{"location":"Algorithms/#_12","text":"\u53ef\u5206\u89e3 \uff1a\u539f\u95ee\u9898\u80fd\u62c6\u5206\u4e3a\u82e5\u5e72\u89c4\u6a21\u66f4\u5c0f\u3001\u7ed3\u6784\u76f8\u540c\u7684\u5b50\u95ee\u9898\u3002 \u5b50\u95ee\u9898\u72ec\u7acb \uff1a\u5404\u5b50\u95ee\u9898\u4e92\u4e0d\u5f71\u54cd\uff0c\u65e0\u91cd\u53e0\u90e8\u5206\u3002 \u6709\u7ec8\u6b62\u6761\u4ef6 \uff1a\u5b50\u95ee\u9898\u8db3\u591f\u5c0f\u65f6\u53ef\u76f4\u63a5\u89e3\u51b3\u3002 \u53ef\u5408\u5e76 \uff1a\u5b50\u95ee\u9898\u7684\u89e3\u80fd\u9ad8\u6548\u5408\u5e76\u4e3a\u539f\u95ee\u9898\u7684\u89e3\uff0c\u4e14\u5408\u5e76\u8fc7\u7a0b\u4e0d\u80fd\u592a\u590d\u6742\u3002","title":"\u4f7f\u7528\u6761\u4ef6"},{"location":"Algorithms/#_13","text":"def solve_min ( problem ): ... return ans_min def divide ( problem_n ) ... return [ problem_1 , problem_2 , ... , problem_k ] def merge ([ ans_1 , ans_2 , ... , ans_k ]) ... return ans def divide_and_conquer ( problem ): \"\"\" \u5206\u6cbb\u7b97\u6cd5\u901a\u7528\u6a21\u677f :param problem_n: \u95ee\u9898\u89c4\u6a21 :return: \u539f\u95ee\u9898\u7684\u89e3 \"\"\" # 1. \u9012\u5f52\u7ec8\u6b62\u6761\u4ef6\uff1a\u5f53\u95ee\u9898\u89c4\u6a21\u8db3\u591f\u5c0f\u65f6\uff0c\u76f4\u63a5\u89e3\u51b3 if problem < d : # d \u4e3a\u53ef\u76f4\u63a5\u6c42\u89e3\u7684\u6700\u5c0f\u89c4\u6a21 return solve_min ( problem ) # \u76f4\u63a5\u6c42\u89e3 # 2. \u5206\u89e3\uff1a\u5c06\u539f\u95ee\u9898\u5206\u89e3\u4e3a k \u4e2a\u5b50\u95ee\u9898 problems_k = divide ( problem ) # divide \u51fd\u6570\u8fd4\u56de k \u4e2a\u5b50\u95ee\u9898\u7684\u5217\u8868 # 3. \u9012\u5f52\u6c42\u89e3\u6bcf\u4e2a\u5b50\u95ee\u9898 ans_k = [] for sub_problem in problems_k : sub_ans = divide_and_conquer ( sub_problem ) # \u9012\u5f52\u6c42\u89e3\u5b50\u95ee\u9898 ans_k . append ( sub_ans ) # \u6536\u96c6\u6bcf\u4e2a\u5b50\u95ee\u9898\u7684\u89e3 # 4. \u5408\u5e76\uff1a\u5c06 k \u4e2a\u5b50\u95ee\u9898\u7684\u89e3\u5408\u5e76\u4e3a\u539f\u95ee\u9898\u7684\u89e3 ans = merge ( ans_k ) return ans # \u8fd4\u56de\u539f\u95ee\u9898\u7684\u89e3","title":"\u4f2a\u4ee3\u7801"},{"location":"Algorithms/#_14","text":"\u5206\u6cbb\u7b97\u6cd5\u7684\u6838\u5fc3\u5728\u4e8e\uff1a\u5c06\u5927\u95ee\u9898\u9012\u5f52\u62c6\u5206\u4e3a\u66f4\u5c0f\u7684\u5b50\u95ee\u9898\uff0c\u76f4\u5230\u5b50\u95ee\u9898\u8db3\u591f\u7b80\u5355\uff08\u901a\u5e38\u53ef\u76f4\u63a5\u7528\u5e38\u6570\u65f6\u95f4\u89e3\u51b3\uff09\uff0c\u7136\u540e\u5408\u5e76\u5b50\u95ee\u9898\u7684\u89e3\u3002 \u5b9e\u9645\u7684 \u65f6\u95f4\u590d\u6742\u5ea6 \u4e3b\u8981\u7531 \u300c\u5206\u89e3\u300d \u548c \u300c\u5408\u5e76\u300d \u4e24\u4e2a\u8fc7\u7a0b\u51b3\u5b9a\u3002 \u6c42\u89e3\u5206\u6cbb\u7b97\u6cd5\u590d\u6742\u5ea6\uff0c\u5e38\u7528\u4e24\u79cd\u65b9\u6cd5\uff1a \u9012\u63a8\u6cd5 \u548c \u9012\u5f52\u6811\u6cd5","title":"\u65f6\u95f4\u590d\u6742\u5ea6\u5206\u6790"},{"location":"Algorithms/#_15","text":"\u4ee5 \u5f52\u5e76\u6392\u5e8f \u4e3a\u4f8b\uff0c\u5176\u9012\u5f52\u5f0f\u4e3a","title":"\u9012\u63a8\u6cd5"},{"location":"Algorithms/#_16","text":"","title":"\u9012\u5f52\u6811\u6cd5"},{"location":"Algorithms/#backtracking","text":"\u7cfb\u7edf\u5730\u641c\u7d22\u6240\u6709\u53ef\u80fd\u89e3\u7684\u7b97\u6cd5 \u8d70\u4e0d\u901a\u5c31\u9000\u56de\uff0c\u6362\u6761\u8def\u518d\u8bd5 def backtrack ( \u53c2\u6570 ): if \u7ec8\u6b62\u6761\u4ef6 : \u5904\u7406\u7ed3\u679c return for \u9009\u62e9 in \u53ef\u9009\u5217\u8868 : if \u6ee1\u8db3\u7ea6\u675f : \u505a\u9009\u62e9 backtrack ( \u65b0\u53c2\u6570 ) \u64a4\u9500\u9009\u62e9","title":"\u56de\u6eaf\uff08Backtracking\uff09"},{"location":"Algorithms/#_17","text":"n\u7687\u540e\u95ee\u9898\uff1a 7.4 \u56de\u6eaf\u7b97\u6cd5 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09","title":"\u76f8\u5173\u9898\u76ee"},{"location":"Algorithms/#greedy","text":"\u6838\u5fc3\u601d\u60f3\u662f\uff1a\u5c06\u95ee\u9898\u5206\u89e3\u4e3a\u82e5\u5e72\u6b65\u9aa4\uff0c\u6bcf\u4e00\u6b65\u90fd\u6839\u636e\u5f53\u524d\u60c5\u51b5\uff0c \u6309\u7167\u67d0\u79cd\u6807\u51c6\u9009\u62e9\u6700\u4f18\u89e3 \uff08\u5373\u300c\u8d2a\u5fc3\u300d\u9009\u62e9\uff09\uff0c \u4e0d\u56de\u5934 \u3001\u4e0d\u8003\u8651\u6574\u4f53\uff0c \u53ea\u5173\u6ce8\u5f53\u524d\u5c40\u90e8\u6700\u4f18 \u3002\u8fd9\u6837\u53ef\u4ee5==\u907f\u514d\u7a77\u4e3e\u6240\u6709\u53ef\u80fd==\uff0c\u5927\u5927\u7b80\u5316\u6c42\u89e3\u8fc7\u7a0b\u3002","title":"\u8d2a\u5fc3\uff08Greedy\uff09"},{"location":"Algorithms/#_18","text":"\u53d1\u653e\u997c\u5e72 \u65e0\u91cd\u53e0\u533a\u95f4 [!NOTE] \u8fd9\u4e2a\u95ee\u9898\u662f\u4e00\u4e9b\u6587\u7ae0GPU\u5b9e\u73b0\u5e76\u884c\u8ba1\u7b97\u7684\u4e00\u4e2a\u57fa\u7840","title":"\u76f8\u5173\u95ee\u9898"},{"location":"Algorithms/#_19","text":"","title":"\u5e38\u89c1\u6570\u636e\u7ed3\u6784"},{"location":"Algorithms/#_20","text":"","title":"\u5806\u6808/\u961f\u5217"},{"location":"Algorithms/#_21","text":"std::list \u662f\u6807\u51c6\u5e93\u63d0\u4f9b\u7684\u53cc\u5411\u94fe\u8868\uff08doubly-linked list\uff09\u5bb9\u5668\u5b9e\u73b0 struct Node { int data ; Node * next ; Node ( int x ) : data ( x ), next ( nullptr ) {} }; \u7279\u70b9\uff1a\u63d2\u5165\u548c\u5220\u9664\u6bd4\u8f83\u9ad8\u6548\uff0c\u904d\u5386\uff08\u67e5\u8be2\uff09\u6bd4\u8f83\u4f4e\u6548","title":"\u94fe\u8868"},{"location":"Algorithms/#_22","text":"","title":"\u8df3\u8868"},{"location":"Algorithms/#_23","text":"\u4e00\u79cd\u6811\u578b\u7684\u6570\u636e\u7ed3\u6784\uff0c\u7528\u4e8e\u5904\u7406\u4e00\u4e9b\u4e0d\u4ea4\u96c6\uff08Disjoint Sets\uff09\u7684==\u5408\u5e76\u53ca\u67e5\u8be2\u95ee\u9898==\u3002 \u4f1a\u6709\u4e09\u4e2a\u51fd\u6570\uff1a \u5408\u5e76 union(x, y) \uff1a\u5c06\u96c6\u5408 x x \u548c\u96c6\u5408 y y \u5408\u5e76\u6210\u4e00\u4e2a\u96c6\u5408\u3002 \u67e5\u627e find(x) \uff1a\u67e5\u627e\u5143\u7d20 x x \u5c5e\u4e8e\u54ea\u4e2a\u96c6\u5408\u3002 \u67e5\u627e is_connected(x, y) \uff1a\u67e5\u8be2\u5143\u7d20 x x \u548c y y \u662f\u5426\u5728\u540c\u4e00\u4e2a\u96c6\u5408\u4e2d\u3002","title":"\u5e76\u67e5\u96c6"},{"location":"Algorithms/#_24","text":"\u4f7f\u7528\u300c\u4e00\u4e2a\u68ee\u6797\uff08\u82e5\u5e72\u68f5\u6811\uff09\u300d\u6765\u5b58\u50a8\u6240\u6709\u96c6\u5408\u3002\u6bcf\u4e00\u68f5\u6811\u4ee3\u8868\u4e00\u4e2a\u96c6\u5408\uff0c\u6811\u4e0a\u7684\u6bcf\u4e2a\u8282\u70b9\u90fd\u662f\u4e00\u4e2a\u5143\u7d20\uff0c\u6811\u6839\u8282\u70b9\u4e3a\u8fd9\u4e2a\u96c6\u5408\u7684\u4ee3\u8868\u5143\u7d20\u3002\u4f7f\u7528\u4e00\u4e2a\u6570\u7ec4 fa \u6765\u8bb0\u5f55\u8fd9\u4e2a\u68ee\u6797 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316\uff1a\u5c06\u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . fa = [ i for i in range ( n )] def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y ) \u26a0\ufe0f\u8fd9\u6837\u5199\u6709\u95ee\u9898\uff0c\u9700\u8981\u505a\u8def\u5f84\u538b\u7f29","title":"\u57fa\u672c\u65b9\u6cd5"},{"location":"Algorithms/#_25","text":"","title":"\u8def\u5f84\u538b\u7f29"},{"location":"Algorithms/#_26","text":"\u9694\u4ee3\u538b\u7f29 \uff1a\u5728==\u67e5\u8be2\u65f6==\uff0c\u4e24\u6b65\u4e00\u538b\u7f29\uff0c\u4e00\u76f4\u5faa\u73af\u6267\u884c\u300c\u628a\u5f53\u524d\u8282\u70b9\u6307\u5411\u5b83\u7684\u7236\u4eb2\u8282\u70b9\u7684\u7236\u4eb2\u8282\u70b9\u300d\u8fd9\u6837\u7684\u64cd\u4f5c\uff0c\u4ece\u800c\u51cf\u5c0f\u6811\u7684\u6df1\u5ea6\u3002 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7","title":"\u9694\u4ee3\u538b\u7f29"},{"location":"Algorithms/#_27","text":"\u5b8c\u5168\u538b\u7f29 \uff1a\u5728==\u67e5\u8be2\u65f6==\uff0c\u628a\u88ab\u67e5\u8be2\u7684\u8282\u70b9\u5230\u6839\u8282\u70b9\u7684\u8def\u5f84\u4e0a\u7684\u6240\u6709\u8282\u70b9\u7684\u7236\u8282\u70b9\u8bbe\u7f6e\u4e3a\u6839\u8282\u70b9\uff0c\u4ece\u800c\u51cf\u5c0f\u6811\u7684\u6df1\u5ea6\u3002\u4e5f\u5c31\u662f\u8bf4\uff0c\u5728\u5411\u4e0a\u67e5\u8be2\u7684\u540c\u65f6\uff0c\u628a\u5728\u8def\u5f84\u4e0a\u7684\u6bcf\u4e2a\u8282\u70b9\u90fd\u76f4\u63a5\u8fde\u63a5\u5230\u6839\u4e0a\uff0c\u4ee5\u540e\u67e5\u8be2\u65f6\u5c31\u80fd\u76f4\u63a5\u67e5\u8be2\u5230\u6839\u8282\u70b9\u3002 \u76f8\u6bd4\u8f83\u4e8e\u300c\u9694\u4ee3\u538b\u7f29\u300d\uff0c\u300c\u5b8c\u5168\u538b\u7f29\u300d\u538b\u7f29\u7684\u66f4\u52a0\u5f7b\u5e95\u3002\u4e0b\u9762\u662f\u4e00\u4e2a\u300c\u5b8c\u5168\u538b\u7f29\u300d\u7684\u4f8b\u5b50\u3002 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 if self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . find ( self . fa [ x ]) # \u5b8c\u5168\u538b\u7f29\u4f18\u5316 return self . fa [ x ]","title":"\u5b8c\u5168\u538b\u7f29"},{"location":"Algorithms/#_28","text":"\u56e0\u4e3a\u8def\u5f84\u538b\u7f29==\u53ea\u5728\u67e5\u8be2\u65f6\u8fdb\u884c\uff0c\u5e76\u4e14\u53ea\u538b\u7f29\u4e00\u68f5\u6811\u4e0a\u7684\u8def\u5f84==\uff0c\u6240\u4ee5\u5e76\u67e5\u96c6\u6700\u7ec8\u7684\u7ed3\u6784\u4ecd\u7136\u53ef\u80fd\u662f\u6bd4\u8f83\u590d\u6742\u7684\u3002\u4e3a\u4e86\u907f\u514d\u8fd9\u79cd\u60c5\u51b5\uff0c\u53e6\u4e00\u4e2a\u4f18\u5316\u65b9\u5f0f\u662f\u300c\u6309\u79e9==\u5408\u5e76==\u300d\u3002 \u8fd9\u662f\u5728\u4f18\u5316\u5408\u5e76\uff0c\u5176\u5b9e\u8fd8\u662f\u5728\u4f18\u5316/\u538b\u7f29\u8def\u5f84","title":"\u6309\u79e9\u5408\u5e76"},{"location":"Algorithms/#_29","text":"\u521d\u59cb\u5316\u65f6\uff0c\u5c06\u6240\u6709\u5143\u7d20\u7684 rank r ank \u503c\u8bbe\u4e3a 11\u3002\u5728\u5408\u5e76\u64cd\u4f5c\u65f6\uff0c\u6bd4\u8f83\u4e24\u4e2a\u6839\u8282\u70b9\uff0c\u628a rank r ank \u503c\u8f83\u5c0f\u7684\u6839\u8282\u70b9\u6307\u5411 rank r ank \u503c\u8f83\u5927\u7684\u6839\u8282\u70b9\u4e0a\u5408\u5e76\u3002 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316 self . fa = [ i for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . rank = [ 1 for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u6df1\u5ea6\u521d\u59cb\u5316\u4e3a 1 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False if self . rank [ root_x ] < self . rank [ root_y ]: # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u5c0f\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 elif self . rank [ root_y ] > self . rank [ root_y ]: # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u5927\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_y ] = root_x # y \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 x \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a x \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 else : # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 \u7b49\u4e8e y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u6811\u7684\u6df1\u5ea6 self . fa [ root_x ] = root_y # \u5411\u4efb\u610f\u4e00\u65b9\u5408\u5e76\u5373\u53ef self . rank [ root_y ] += 1 # \u56e0\u4e3a\u5c42\u6570\u76f8\u540c\uff0c\u88ab\u5408\u5e76\u7684\u6811\u5fc5\u7136\u5c42\u6570\u4f1a +1 return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y )","title":"\u6309\u6df1\u5ea6\u5408\u5e76"},{"location":"Algorithms/#_30","text":"\u521d\u59cb\u5316\u65f6\uff0c\u5c06\u6240\u6709\u5143\u7d20\u7684 size s i ze \u503c\u8bbe\u4e3a 11\u3002\u5728\u5408\u5e76\u64cd\u4f5c\u65f6\uff0c\u6bd4\u8f83\u4e24\u4e2a\u6839\u8282\u70b9\uff0c\u628a size s i ze \u503c\u8f83\u5c0f\u7684\u6839\u8282\u70b9\u6307\u5411 size s i ze \u503c\u8f83\u5927\u7684\u6839\u8282\u70b9\u4e0a\u5408\u5e76\u3002 class UnionFind : def __init__ ( self , n ): # \u521d\u59cb\u5316 self . fa = [ i for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u7f16\u53f7\u521d\u59cb\u5316\u4e3a\u6570\u7ec4 fa \u7684\u4e0b\u6807\u7d22\u5f15 self . size = [ 1 for i in range ( n )] # \u6bcf\u4e2a\u5143\u7d20\u7684\u96c6\u5408\u4e2a\u6570\u521d\u59cb\u5316\u4e3a 1 def find ( self , x ): # \u67e5\u627e\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7\u5185\u90e8\u5b9e\u73b0\u65b9\u6cd5 while self . fa [ x ] != x : # \u9012\u5f52\u67e5\u627e\u5143\u7d20\u7684\u7236\u8282\u70b9\uff0c\u76f4\u5230\u6839\u8282\u70b9 self . fa [ x ] = self . fa [ self . fa [ x ]] # \u9694\u4ee3\u538b\u7f29\u4f18\u5316 x = self . fa [ x ] return x # \u8fd4\u56de\u5143\u7d20\u6839\u8282\u70b9\u7684\u96c6\u5408\u7f16\u53f7 def union ( self , x , y ): # \u5408\u5e76\u64cd\u4f5c\uff1a\u4ee4\u5176\u4e2d\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9\u6307\u5411\u53e6\u4e00\u4e2a\u96c6\u5408\u7684\u6811\u6839\u8282\u70b9 root_x = self . find ( x ) root_y = self . find ( y ) if root_x == root_y : # x \u548c y \u7684\u6839\u8282\u70b9\u96c6\u5408\u7f16\u53f7\u76f8\u540c\uff0c\u8bf4\u660e x \u548c y \u5df2\u7ecf\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return False if self . size [ root_x ] < self . size [ root_y ]: # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5c0f\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_x ] = root_y # x \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 y \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a y \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 self . size [ root_y ] += self . size [ root_x ] # y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u7d2f\u52a0\u4e0a x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 elif self . size [ root_x ] > self . size [ root_y ]: # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5927\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_y ] = root_x # y \u7684\u6839\u8282\u70b9\u8fde\u63a5\u5230 x \u7684\u6839\u8282\u70b9\u4e0a\uff0c\u6210\u4e3a x \u7684\u6839\u8282\u70b9\u7684\u5b50\u8282\u70b9 self . size [ root_x ] += self . size [ root_y ] # x \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u7d2f\u52a0\u4e0a y \u7684\u6839\u8282\u70b9\u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 else : # x \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 \u5c0f\u4e8e y \u5bf9\u5e94\u7684\u96c6\u5408\u5143\u7d20\u4e2a\u6570 self . fa [ root_x ] = root_y # \u5411\u4efb\u610f\u4e00\u65b9\u5408\u5e76\u5373\u53ef self . size [ root_y ] += self . size [ root_x ] return True def is_connected ( self , x , y ): # \u67e5\u8be2\u64cd\u4f5c\uff1a\u5224\u65ad x \u548c y \u662f\u5426\u540c\u5c5e\u4e8e\u4e00\u4e2a\u96c6\u5408 return self . find ( x ) == self . find ( y )","title":"\u6309\u5927\u5c0f\u5408\u5e76"},{"location":"Algorithms/#_31","text":"","title":"\u590d\u6742\u5ea6\u5206\u6790"},{"location":"Algorithms/#_32","text":"5.8 \u5e76\u67e5\u96c6 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09","title":"\u53c2\u8003"},{"location":"Algorithms/#_33","text":"\u57fa\u4e8e\u6570\u7ec4\u7684\u6392\u5e8f\u7b97\u6cd5 \u5728\u8fd9","title":"\u94fe\u8868\u6392\u5e8f"},{"location":"Algorithms/#_34","text":"2.1 \u94fe\u8868\u57fa\u7840 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09","title":"\u53c2\u8003"},{"location":"Algorithms/#_35","text":"","title":"\u6811"},{"location":"Algorithms/#_36","text":"\u4e5f\u79f0\u4e3a \u4e8c\u53c9\u67e5\u627e\u6811 \u3001 \u4e8c\u53c9\u641c\u7d22\u6811 \u3001 \u6709\u5e8f\u4e8c\u53c9\u6811 \u6216 \u6392\u5e8f\u4e8c\u53c9\u6811 \u3002 \u7279\u70b9\uff1a \u82e5\u5b83\u7684\u5de6\u5b50\u6811\u4e0d\u4e3a\u7a7a\uff0c\u5de6\u5b50\u6811\u4e0a\u6240\u6709\u8282\u70b9\u7684\u503c\u90fd\u5c0f\u4e8e\u5b83\u7684\u6839\u8282\u70b9\uff1b\u82e5\u5b83\u7684\u53f3\u5b50\u6811\u4e0d\u4e3a\u7a7a\uff0c\u53f3\u5b50\u6811\u4e0a\u6240\u6709\u7684\u8282\u70b9\u7684\u503c\u90fd\u5927\u4e8e\u5b83\u7684\u6839\u8282\u70b9\u3002 \u4e8c\u5206\u641c\u7d22\u6811\u5bf9\u6709\u5e8f\u6570\u5217\u6709\u7740==\u9ad8\u6548\u7684\u63d2\u5165\u3001\u5220\u9664\u3001\u67e5\u8be2\u64cd\u4f5c==","title":"\u4e8c\u53c9\u641c\u7d22\u6811"},{"location":"Algorithms/#_37","text":"... // \u67e5\u770b\u4ee5node\u4e3a\u6839\u7684\u4e8c\u5206\u641c\u7d22\u6811\u4e2d\u662f\u5426\u5305\u542b\u952e\u503c\u4e3akey\u7684\u8282\u70b9, \u4f7f\u7528\u9012\u5f52\u7b97\u6cd5 private boolean contain ( Node node , Key key ){ if ( node == null ) return false ; if ( key . compareTo ( node . key ) == 0 ) return true ; else if ( key . compareTo ( node . key ) < 0 ) return contain ( node . left , key ); else // key > node->key return contain ( node . right , key ); } ...","title":"\u67e5\u627e"},{"location":"Algorithms/#_38","text":"public class BST < Key extends Comparable < Key > , Value > { // \u6811\u4e2d\u7684\u8282\u70b9\u4e3a\u79c1\u6709\u7684\u7c7b, \u5916\u754c\u4e0d\u9700\u8981\u4e86\u89e3\u4e8c\u5206\u641c\u7d22\u6811\u8282\u70b9\u7684\u5177\u4f53\u5b9e\u73b0 private class Node { private Key key ; private Value value ; private Node left , right ; public Node ( Key key , Value value ) { this . key = key ; this . value = value ; left = right = null ; } } // \u6839\u8282\u70b9 private Node root ; // \u6811\u79cd\u7684\u8282\u70b9\u4e2a\u6570 private int count ; // \u6784\u9020\u51fd\u6570, \u9ed8\u8ba4\u6784\u9020\u4e00\u68f5\u7a7a\u4e8c\u5206\u641c\u7d22\u6811 public BST () { root = null ; count = 0 ; } // \u8fd4\u56de\u4e8c\u5206\u641c\u7d22\u6811\u7684\u8282\u70b9\u4e2a\u6570 public int size () { return count ; } // \u8fd4\u56de\u4e8c\u5206\u641c\u7d22\u6811\u662f\u5426\u4e3a\u7a7a public boolean isEmpty () { return count == 0 ; } }","title":"\u63d2\u5165"},{"location":"Algorithms/#_39","text":"\u4e5f\u53eb AVL \u6811 \u7528\u4e8e==\u89e3\u51b3\u4e8c\u53c9\u6392\u5e8f\u6811\u9ad8\u5ea6\u4e0d\u786e\u5b9a\u7684\u95ee\u9898==\uff1a\u5982\u679c\u4e8c\u53c9\u6392\u5e8f\u6811\u7684\u5b50\u6811\u95f4\u7684\u9ad8\u5ea6\u76f8\u5dee\u592a\u5927\uff0c\u5c31\u4f1a\u8ba9\u4e8c\u53c9\u6392\u5e8f\u6811\u64cd\u4f5c\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u5347\u7ea7\u4e3a$\\mathcal{O}(n)$\uff0c\u800c\u4e0d\u662f$\\mathcal{O}(h)$, whiere $h$ is height of tree \u6027\u8d28 \uff1a \u5de6\u5b50\u6811\u548c\u53f3\u5b50\u6811\u7684\u9ad8\u5ea6\u4e4b\u5dee\u7684 \u7edd\u5bf9\u503c\u5c0f\u4e8e\u7b49\u4e8e1 \u5de6\u5b50\u6811\u548c\u53f3\u5b50\u6811\u4e5f\u662f\u5e73\u8861\u4e8c\u53c9\u6811 \u5e73\u8861\u56e0\u5b50\uff08BF\uff09\uff1a \u5e73\u8861\u56e0\u5b50=\u7ed3\u70b9\u5de6\u5b50\u6811\u7684\u9ad8\u5ea6-\u7ed3\u70b9\u53f3\u5b50\u6811\u7684\u9ad8\u5ea6\u3002 \u56e0\u6b64\u5e73\u8861\u4e8c\u53c9\u6811\u6240\u6709\u7ed3\u70b9\u7684\u5e73\u8861\u56e0\u5b50\u53ea\u80fd\u662f-1\u30010\u30011\uff0c\u5982\u4e0b\u56fe\uff0c\u662f\u4e00\u4e2a\u5e73\u8861\u4e8c\u53c9\u6811 \u5931\u8861 \u5f53\u6211\u4eec\u5728\u4e00\u4e2a\u5e73\u8861\u4e8c\u53c9\u6811\u4e0a\u63d2\u5165\u4e00\u4e2a\u7ed3\u70b9\u65f6\uff0c\u6709\u53ef\u80fd\u4f1a \u5bfc\u81f4\u5931\u8861 \uff0c\u5373\u51fa\u73b0\u5e73\u8861\u56e0\u5b50\u7edd\u5bf9\u503c\u5927\u4e8e1\u3002\u5982\u4e0b\u56fe\uff1a \u6062\u590d\u5e73\u8861 \u63d2\u5165\uff1a4\u79cd\u60c5\u51b5 \u5220\u9664\uff1a6\u79cd\u60c5\u51b5 \u6570\u636e\u7ed3\u6784\u4e4b\u2014\u2014\u5e73\u8861\u4e8c\u53c9\u6811\uff08\u5185\u5bb9\u8be6\u89e3\uff09-CSDN\u535a\u5ba2","title":"\u5e73\u8861\u6811"},{"location":"Algorithms/#_40","text":"\u5e73\u8861\u4e8c\u53c9\u6811-\u83dc\u9e1f\u7b14\u8bb0 \u6570\u636e\u7ed3\u6784\u4e4b\u2014\u2014\u5e73\u8861\u4e8c\u53c9\u6811\uff08\u5185\u5bb9\u8be6\u89e3\uff09-CSDN\u535a\u5ba2","title":"\u53c2\u8003\uff1a"},{"location":"Algorithms/#_41","text":"\u7ea2\u9ed1\u6811\u662f\u4e3a\u89e3\u51b3 AVL \u6811 \u5728\u52a8\u6001\u64cd\u4f5c\u4e2d\u7684\u6548\u7387\u74f6\u9888\uff0c\u901a\u8fc7\u653e\u5bbd\u5e73\u8861\u6761\u4ef6\u3001\u5f15\u5165\u989c\u8272\u6807\u8bb0\u673a\u5236\u800c\u8bbe\u8ba1\u7684\u4ea7\u7269 \u548c AVL\u6811 \u4e00\u6837\uff0c\u4e5f\u662f\u4e3a\u4e86\u6811\u7684 \u5e73\u8861 \uff0c\u4f46\u662f\u65b9\u6cd5\u4e0d\u4e00\u6837","title":"\u7ea2\u9ed1\u6811"},{"location":"Algorithms/#_42","text":"\u4e00\u68f5\u7ea2\u9ed1\u6811\u662f\u6ee1\u8db3\u5982\u4e0b\u7ea2\u9ed1\u6027\u8d28\u7684\u4e8c\u53c9\u6392\u5e8f\u6811\uff1a \uff081\uff09\u6bcf\u4e2a\u8282\u70b9\u8981\u4e48\u662f\u9ed1\u8272\uff0c\u8981\u4e48\u662f\u7ea2\u8272 \uff082\uff09\u6839\u8282\u70b9\u662f\u9ed1\u8272 \uff083\uff09\u53f6\u8282\u70b9\u662f\u9ed1\u8272\uff08\u89c4\u5b9a\u53ea\u6709NULL\u624d\u80fd\u6210\u4e3a\u53f6\u8282\u70b9\uff09 \uff084\uff09\u7ea2\u8272\u8282\u70b9\u7684\u4e24\u4e2a\u5b50\u8282\u70b9\u90fd\u662f\u9ed1\u8272 \uff085\uff09\u4efb\u610f\u4e00\u4e2a\u8282\u70b9\u5230\u53f6\u5b50\u8282\u70b9\u7684\u8def\u5f84\u90fd\u5305\u542b\u6570\u91cf\u76f8\u540c\u7684\u9ed1\u8272\u8282\u70b9 \u63a8\u8bba\uff1a \u6700\u77ed\u8def\u5f84 \u80af\u5b9a\u90fd\u662f\u5168\u9ed1\u7684 \u6700\u957f\u8def\u5f84 \u52a0\u5165\u7ea2\u8272\u8282\u70b9\u53ea\u80fd\u51fa\u73b0\u4e00\u9ed1\u4e00\u7ea2\u8fd9\u6837\u63ba\u6742 \u6700\u6781\u9650\u60c5\u51b5\u4e0b\uff0c \u6700\u957f\u8def\u5f84 \u63ba\u6742\u7684\u7ea2\u8272\u8282\u70b9\u6570\u91cf\u4e00\u5b9a\u662f\u9ed1\u8272\u8282\u70b9\u6570\u91cf-1","title":"\u5b9a\u4e49"},{"location":"Algorithms/#_43","text":"\u56e0\u4e3a\u7ea2\u9ed1\u6811\u662f\u4e8c\u53c9\u5e73\u8861\u6811\uff0c\u6240\u4ee5\u67e5\u627e\u8fc7\u7a0b\u548c\u666e\u901a\u7684\u4e8c\u53c9\u5e73\u8861\u6811==\u4e00\u6837==\u3002","title":"\u67e5\u627e"},{"location":"Algorithms/#_44","text":"\u7ea2\u9ed1\u6811\u63d2\u5165\u6570\u636e\u5206\u4e3a\u4e09\u6b65\uff1a\u67e5\u627e\u3001\u63d2\u5165\u3001\u4fee\u6b63 \uff081\uff09\u67e5\u627e\uff1a\u4f9d\u7167\u67e5\u627e\u6b65\u9aa4\u627e\u5230\u8981\u63d2\u5165\u7684\u4f4d\u7f6e \uff082\uff09\u63d2\u5165\uff1a\u5728\u627e\u5230\u7684\u4f4d\u7f6e\u5904\u63d2\u5165\u4e00\u4e2a \u7ea2\u8272\u8282\u70b9 \uff083\uff09\u4fee\u6b63\uff1a\u5229\u7528 \u53d8\u8272\u3001\u65cb\u8f6c \u7b49\u65b9\u6cd5\u5bf9\u7ea2\u9ed1\u6811\u8fdb\u884c\u8c03\u6574\uff0c\u4f7f\u5176\u4f9d\u7136\u6ee1\u8db3 \u5b9a\u4e49 \u7ea2\u9ed1\u6811\u7684\u4fee\u6b63\u8c03\u6574\u5206\u4e3a\u4e24\u79cd\uff1a \u53d8\u8272 \u3001 \u65cb\u8f6c \u3002 \u7ea2\u9ed1\u6811\u8be6\u89e3-CSDN\u535a\u5ba2 \u63d2\u5165\u60c5\u51b5\uff1a5\u7c7b N\uff08New\uff09\u8868\u793a\u65b0\u63d2\u5165\u7684\u8282\u70b9\uff0cF\uff08Father\uff09\u8868\u793a\u63d2\u5165\u4f4d\u7f6e\u7684\u7236\u8282\u70b9\uff0cU\uff08Uncle\uff09\u8868\u793a\u63d2\u5165\u8282\u70b9\u7684\u53d4\u53d4\u8282\u70b9\uff0c\u4e5f\u5c31\u662f\u7236\u8282\u70b9\u7684\u5bf9\u79f0\u8282\u70b9\uff0cG\uff08Grandfather\uff09\u8868\u793a\u63d2\u5165\u8282\u70b9\u7684\u7956\u7236\u8282\u70b9\uff0c\u4e5f\u5c31\u662f\u7236\u8282\u70b9\u7684\u7236\u8282\u70b9\uff09 \u60c5\u51b51: \u7ea2\u9ed1\u6811\u662f\u4e00\u68f5\u7a7a\u6811\uff0c\u63d2\u5165\u7684\u8282\u70b9\u662f\u6839\u8282\u70b9\u3002 \u56e0\u4e3a\u6211\u4eec\u89c4\u5b9a\u6839\u8282\u70b9\u5fc5\u987b\u662f\u9ed1\u8272\uff0c\u6240\u4ee5\u53ea\u9700\u8981\u628a\u8282\u70b9\u53d8\u8272\u5373\u53ef\u3002 \u60c5\u51b52: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u9ed1\u8272\u3002 \u56e0\u4e3a\u63d2\u5165\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u4e0d\u5f71\u54cd\u7ebf\u8def\u4e0a\u5177\u4f53\u7684\u9ed1\u8272\u8282\u70b9\u6570\uff0c\u6240\u4ee5\u53ef\u4ee5\u76f4\u63a5\u63d2\u5165\uff0c\u65e0\u9700\u4efb\u4f55\u66f4\u6539\u3002 \u4e3e\u4e2a\u4f8b\u5b50\uff1a \u6bd4\u5982\u5728\u8282\u70b915\u7684\u5de6\u5b50\u6811\u5904\u63d2\u5165\u4e00\u4e2a\u65b0\u8282\u70b914\uff0c\u56e0\u4e3a15\u662f\u9ed1\u8272\u8282\u70b9\uff0c\u6240\u4ee5\u53ef\u4ee5\u76f4\u63a5\u63d2\u5165\u3002 \u60c5\u51b53: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u4e14\u53d4\u53d4\u8282\u70b9\u5b58\u5728\u3002 \u9996\u5148\uff0c\u5982\u679c\u5982\u679c\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u90a3\u53d4\u53d4\u8282\u70b9\u4e5f\u4e00\u5b9a\u662f\u7ea2\u8272\u3002\u56e0\u4e3a\u5982\u679c\u53d4\u53d4\u8282\u70b9\u662f\u9ed1\u8272\uff0c\u90a3\u8bf4\u660e\u901a\u8fc7\u53d4\u53d4\u8282\u70b9\u7684\u8def\u5f84\u6bd4\u901a\u8fc7\u7236\u8282\u70b9\u7684\u8def\u5f84\u591a\u4e86\u4e00\u4e2a\u9ed1\u8272\u8282\u70b9\uff0c\u8fd9\u6837\u5c31\u4e0d\u6ee1\u8db3\u5b9a\u7406\u7b2c5\u6761\u4e86\u3002 \u800c\u7531\u7ea2\u9ed1\u6811\u5b9a\u7406\u7b2c4\u6761\u53ef\u77e5\u7ea2\u8272\u8282\u70b9\u7684\u5b50\u8282\u70b9\u53ea\u80fd\u662f\u9ed1\u8272\uff0c\u6240\u4ee5\u7956\u7236\u8282\u70b9\u4e00\u5b9a\u662f\u9ed1\u8272\uff0c\u800c\u6211\u4eec\u65b0\u6dfb\u52a0\u7684\u8282\u70b9\u4e5f\u662f\u7ea2\u8272\uff0c\u548c\u7236\u8282\u70b9\u51b2\u7a81\u4e86\uff0c\u6240\u4ee5\u9700\u8981\u8fdb\u884c\u8c03\u6574\u3002 \u8c03\u6574\u7684\u7b56\u7565\u5982\u4e0b\uff1a \u8fd9\u91cc\u6ce8\u610f\u7684\u662f\uff0c\u6211\u4eec\u8c03\u6574\u7684\u7b56\u7565\u5f88\u7b80\u5355\uff0c\u628a\u7236\u8282\u70b9\u548c\u53d4\u53d4\u8282\u70b9\u53d8\u6210\u9ed1\u8272\uff0c\u628a\u7956\u7236\u8282\u70b9\u53d8\u6210\u7ea2\u8272\uff0c\u8fd9\u6837\u80fd\u591f\u4fdd\u8bc1\u901a\u8fc7\u7236\u8282\u70b9\u548c\u53d4\u53d4\u8282\u70b9\u7684\u8def\u5f84\u548c\u539f\u6765\u4e00\u6837\uff0c\u53ea\u5305\u542b\u4e00\u4e2a\u9ed1\u8272\u8282\u70b9\u3002 \u4f46\u662f\u628a\u7956\u7236\u8282\u70b9\u53d8\u6210\u7ea2\u8272\uff0c\u53ef\u80fd\u4f1a\u548c\u4e0a\u9762\u7684\u8282\u70b9\u7ee7\u7eed\u51b2\u649e\uff0c\u6240\u4ee5\u6211\u4eec\u8981\u4ee5\u7956\u7236\u8282\u70b9\u4e3a\u4e2d\u5fc3==\uff0c\u7ee7\u7eed\u5411\u4e0a\u8c03\u6574\uff0c\u76f4\u5230\u4e0d\u518d\u51b2\u7a81\u4e3a\u6b62==\u3002 \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a \u60c5\u51b54: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u53d4\u53d4\u8282\u70b9\u4e0d\u5b58\u5728\uff0c\u4e14\u63d2\u5165\u8282\u70b9\u548c\u7236\u8282\u70b9==\u540c\u5411==\u3002 \u4ec0\u4e48\u53eb\u540c\u5411\uff1f \u7236\u8282\u70b9\u5728\u7956\u7236\u8282\u70b9\u7684\u5de6\u5b50\u6811\uff0c\u65b0\u8282\u70b9\u5728\u7236\u8282\u70b9\u7684\u5de6\u5b50\u6811\uff1b\u6216\u8005 \u7236\u8282\u70b9\u5728\u7956\u7236\u8282\u70b9\u7684\u53f3\u5b50\u6811\uff0c\u65b0\u8282\u70b9\u5728\u7236\u8282\u70b9\u7684\u53f3\u5b50\u6811\u3002 \u8c03\u6574\u7b56\u7565\u5982\u4e0b\uff1a \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a \u60c5\u51b55: \u63d2\u5165\u8282\u70b9\u7684\u7236\u8282\u70b9\u662f\u7ea2\u8272\uff0c\u53d4\u53d4\u8282\u70b9\u4e0d\u5b58\u5728\uff0c\u4e14\u63d2\u5165\u8282\u70b9\u548c\u7236\u8282\u70b9==\u5f02\u5411==\u3002\u8c03\u6574\u7b56\u7565\u5982\u4e0b\uff1a \u60c5\u51b55\u53ea\u9700\u8981\u65cb\u8f6c\u4e00\u6b21\u5c31\u4f1a\u53d8\u6210\u548c\u60c5\u51b54\u76f8\u540c\u7684\u60c5\u51b5\uff0c\u8fd9\u65f6\u5229\u7528\u60c5\u51b54\u7684\u8c03\u6574\u7b56\u7565\u5373\u53ef\u3002 \u4e0b\u9762\u7684\u52a8\u56fe\u5c55\u793a\u4e86\u5b9e\u9645\u4f8b\u5b50\uff1a","title":"\u63d2\u5165"},{"location":"Algorithms/#_45","text":"\u6570\u636e\u7ed3\u6784\uff08\u5341\u4e09\uff09\uff1a\u7ea2\u9ed1\u6811-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Algorithms/#_46","text":"\u5220\u9664\u60c5\u51b5\uff1a5\u5927\u7c7b10\u5c0f\u7c7b \u7ea2\u9ed1\u6811\u8be6\u89e3-CSDN\u535a\u5ba2","title":"\u5220\u9664"},{"location":"Algorithms/#b-tree","text":"B\u6811\u662f\u4e00\u68f5 M \u8def\u5e73\u8861\u641c\u7d22\u6811\uff0c\u8fdb\u4e00\u6b65\u538b\u7f29\u4e86\u9ad8\u5ea6 h \uff0c\u591a\u7528\u4e8e==\u6587\u4ef6\u7cfb\u7edf\u3001\u6570\u636e\u5e93==\u7684\u5b9e\u73b0","title":"B Tree"},{"location":"Algorithms/#_47","text":"\u4ee5\u4e0a\u7ed3\u6784\u9002\u5408\u7528\u4e8e\u6570\u636e\u91cf\u76f8\u5bf9\u4e0d\u662f\u5f88\u5927\uff0c\u80fd\u591f\u4e00\u6b21\u6027\u5b58\u653e\u5728\u5185\u5b58\u4e2d\uff0c\u8fdb\u884c\u6570\u636e\u67e5\u627e\u7684\u573a\u666f\u3002\u5982\u679c\u6570\u636e\u91cf\u5f88\u5927\uff0c\u6bd4\u5982\u6709==100G\u6570\u636e==\uff0c\u65e0\u6cd5\u4e00\u6b21\u653e\u8fdb\u5185\u5b58\u4e2d\uff0c\u90a3\u5c31\u53ea\u80fd\u653e\u5728\u78c1\u76d8\u4e0a\u4e86\uff0c\u5982\u679c\u653e\u5728\u78c1\u76d8\u4e0a\uff0c\u6709\u9700\u8981 \u67e5\u627e \u67d0\u4e9b\u6570\u636e\uff0c\u90a3\u4e48\u5982\u679c\u5904\u7406\u5462\uff1f\u90a3\u4e48\u6211\u4eec\u53ef\u4ee5\u8003\u8651\u5c06==\u5b58\u653e\u5173\u952e\u5b57\u53ca\u5176\u6620\u5c04\u7684\u6570\u636e\u7684\u5730\u5740\u653e\u5230\u4e00\u4e2a\u5185\u5b58\u4e2d\u7684\u641c\u7d22\u6811\u7684\u8282\u70b9\u4e2d==\uff0c\u90a3\u4e48\u8981\u8bbf\u95ee\u6570\u636e\u65f6\uff0c\u5148\u53d6\u8fd9\u4e2a\u5730\u5740\u53bb\u78c1\u76d8\u8bbf\u95ee\u6570\u636e\u3002 \u4f7f\u7528\u5e73\u8861\u4e8c\u53c9\u6811\u641c\u7d22\u6811\u7684\u7f3a\u9677\uff1a\u5e73\u8861\u4e8c\u53c9\u6811\u641c\u7d22\u6811\u7684\u9ad8\u5ea6\u662f==logN\uff0c\u8fd9\u4e2a\u67e5\u627e\u6b21\u6570\u5728\u5185\u5b58\u4e2d\u662f\u5f88\u5feb\u7684\u3002\u4f46\u662f\u5f53\u6570\u636e\u90fd\u5728\u78c1\u76d8\u4e2d\u65f6\uff0c\u8bbf\u95ee\u78c1\u76d8\u901f\u5ea6\u5f88\u6162\uff0c\u5728\u6570\u636e\u91cf\u5f88\u5927\u65f6\uff0clogN\u6b21\u7684\u78c1\u76d8\u8bbf\u95ee\uff0c\u662f\u4e00\u4e2a\u96be\u4ee5\u63a5\u53d7\u7684\u7ed3\u679c\u3002== \u4f7f\u7528 \u54c8\u5e0c\u8868 \u7684\u7f3a\u9677\uff1a\u54c8\u5e0c\u8868\u7684\u6548\u7387\u5f88\u9ad8\u662fO(1)\uff0c\u4f46\u662f\u4e00\u4e9b\u6781\u7aef\u573a\u666f\u4e0b\u67d0\u4e2a\u4f4d\u7f6e \u51b2\u7a81 \u5f88\u591a\uff0c\u5bfc\u81f4\u8bbf\u95ee\u6b21\u6570\u5267\u589e\uff0c\u4e5f\u662f\u96be\u4ee5\u63a5\u53d7\u7684","title":"\u80cc\u666f"},{"location":"Algorithms/#_48","text":"\u5bf9\u4e8eB\u6811\uff0cm\u9636B\u6811 \u4e2d\u7684 m\u9636 \u7684\u503c\u662f\u6574\u4e2a B\u6811 \u4e2d\u53d6\u8282\u70b9\u7684\u6700\u5927\u7684\u5ea6\u3002 \u89c2\u5bdf\u4e0a\u9762\u51e0\u4e2aB\u6811\uff0c\u53ef\u4ee5\u53d1\u73b0\u4e00\u4e9b\u5171\u540c\u7684\u7279\u70b9\uff1a 1 \u4e2a\u8282\u70b9\u53ef\u4ee5\u5b58\u50a8\u8d85\u8fc7 2 \u4e2a\u5143\u7d20\u3001\u53ef\u4ee5\u62e5\u6709\u8d85\u8fc7 2 \u4e2a\u5b50\u8282\u70b9\uff1b \u62e5\u6709\u4e8c\u53c9\u641c\u7d22\u6811\u7684\u4e00\u4e9b\u6027\u8d28\uff1b \u5e73\u8861\uff1a\u6bcf\u4e2a\u8282\u70b9\u7684\u6240\u6709\u5b50\u6811\u9ad8\u5ea6\u4e00\u81f4\uff1b \u6bd4\u8f83\u77ee\u3002","title":"\u6027\u8d28"},{"location":"Algorithms/#_49","text":"","title":"\u67e5\u627e/\u6dfb\u52a0/\u5220\u9664\uff1a"},{"location":"Algorithms/#b-","text":"","title":"B\u6811- \u6398\u91d1"},{"location":"Algorithms/#_50","text":"\u9ad8\u9636\u6570\u636e\u7ed3\u6784\u2014\u2014B\u6811-CSDN\u535a\u5ba2 B\u6811 - \u6398\u91d1","title":"\u53c2\u8003"},{"location":"Algorithms/#o-tree","text":"","title":"O Tree"},{"location":"Algorithms/#_51","text":"\u4f18\u5148\u961f\u5217 \u7684\u4f7f\u7528\u573a\u666f\uff0c\u5806\u8fd9\u79cd\u6570\u636e\u7ed3\u6784\u4e5f\u53ef\u4ee5\u63d0\u9ad8\u5165\u961f\u548c\u51fa\u961f\u7684\u6548\u7387 \u5806\u7684\u6839\u8282\u70b9\u6700\u5927\u79f0\u4e3a \u6700\u5927\u5806","title":"\u5806"},{"location":"Algorithms/#_52","text":"\u4e8c\u53c9\u5806\u662f\u4e00\u9897 \u5b8c\u5168\u4e8c\u53c9\u6811 \uff0c\u4e14\u5806\u4e2d\u67d0\u4e2a\u8282\u70b9\u7684\u503c\u603b\u662f\u4e0d\u5927\u4e8e\u5176\u7236\u8282\u70b9\u7684\u503c\uff0c\u8be5\u5b8c\u5168\u4e8c\u53c9\u6811\u7684\u6df1\u5ea6\u4e3a k\uff0c\u9664\u7b2c k \u5c42\u5916\uff0c\u5176\u5b83\u5404\u5c42 (1\uff5ek-1) \u7684\u7ed3\u70b9\u6570\u90fd\u8fbe\u5230\u6700\u5927\u4e2a\u6570\uff0c\u7b2ck \u5c42\u6240\u6709\u7684\u7ed3\u70b9\u90fd\u8fde\u7eed\u96c6\u4e2d\u5728==\u6700\u5de6\u8fb9\u3002==","title":"\u4e8c\u53c9\u5806"},{"location":"Algorithms/#shift-up","text":"\u5411\u4e00\u4e2a\u6700\u5927\u5806\u4e2d==\u6dfb\u52a0\u5143\u7d20==\uff0c\u79f0\u4e3a shift up \u3002 \u5806\u7684 shift up | \u83dc\u9e1f\u6559\u7a0b","title":"\u5806\u7684 shift up"},{"location":"Algorithms/#shift-down","text":"\u4ece\u4e00\u4e2a\u6700\u5927\u5806\u4e2d\u53d6\u51fa\u6700\u5927\u4f18\u5148\u7ea7\u5143\u7d20\uff0c\u79f0\u4e3a shift down \u26a0\ufe0f\u53ea\u80fd\u53d6\u51fa\u6700\u5927\u4f18\u5148\u7ea7\u7684\u5143\u7d20\uff0c\u6240\u4ee5\u5f80\u5f80\u7528\u5728\u4f18\u5148\u961f\u5217\u4e0a \u5806\u7684 shift down | \u83dc\u9e1f\u6559\u7a0b","title":"\u5806\u7684 shift down"},{"location":"Algorithms/#_53","text":"\u5982\u679c\u5806\u4e2d\u5b58\u50a8\u7684==\u5143\u7d20\u8f83\u5927==\uff0c\u90a3\u4e48\u8fdb\u884c\u4ea4\u6362\u5c31\u8981\u6d88\u8017\u5927\u91cf\u7684\u65f6\u95f4\uff0c\u8fd9\u4e2a\u65f6\u5019\u53ef\u4ee5\u7528\u7d22\u5f15\u5806\u7684\u6570\u636e\u7ed3\u6784\u8fdb\u884c\u66ff\u4ee3\uff0c\u5806\u4e2d\u5b58\u50a8\u7684\u662f\u6570\u7ec4\u7684\u7d22\u5f15\uff0c\u6211\u4eec\u76f8\u5e94\u64cd\u4f5c\u7684\u662f\u7d22\u5f15\u3002 \u7d22\u5f15\u5806\u53ca\u5176\u4f18\u5316 | \u83dc\u9e1f\u6559\u7a0b","title":"\u7d22\u5f15\u5806\u53ca\u5176\u4f18\u5316"},{"location":"Algorithms/#_54","text":"\u4e5f\u53eb \u6563\u5217\u8868","title":"\u54c8\u5e0c\u8868"},{"location":"Algorithms/#_55","text":"\u5bb9\u5668 \u5934\u6587\u4ef6 \u662f\u5426\u6620\u5c04 key\u2192value \u662f\u5426\u5141\u8bb8\u91cd\u590d key \u4e3b\u8981\u7528\u9014/\u8bf4\u660e std::unordered_map \u662f\uff08\u6620\u5c04\uff09 \u5426\uff08\u552f\u4e00 key\uff09 \u5e38\u7528\u7684\u54c8\u5e0c\u6620\u5c04\uff0ckey\u2192value \u67e5\u627e/\u63d2\u5165\u5e73\u5747 O(1) std::unordered_multimap \u662f\uff08\u6620\u5c04\uff09 \u662f\uff08\u5141\u8bb8\u91cd\u590d key\uff09 \u9700\u8981\u76f8\u540c key \u5bf9\u5e94\u591a\u4e2a value \u65f6\u4f7f\u7528 std::unordered_set \u5426\uff08\u53ea\u6709 key\uff09 N/A\uff08\u96c6\u5408\uff0c\u5355\u4e00 key\uff09 \u96c6\u5408\u53bb\u91cd / membership \u6d4b\u8bd5 std::unordered_multiset \u5426\uff08\u53ea\u6709 key\uff09 \u662f\uff08\u5141\u8bb8\u91cd\u590d\uff09 \u9700\u8981\u8ba1\u6570\u6216\u4fdd\u7559\u91cd\u590d key \u7684\u96c6\u5408","title":"\u6807\u51c6\u5e93"},{"location":"Algorithms/#_56","text":"Tessil/robin-map: C++ implementation of a fast hash map and hash set using robin hood hashing \u8fd8\u6709\u4e00\u4e9b\u9488\u5bf9\u5e76\u884c\u7684\u54c8\u5e0c\u8868 greg7mdp/parallel-hashmap: A family of header-only, very fast and memory-friendly hashmap and btree containers.","title":"\u5f00\u6e90\u5e93"},{"location":"Algorithms/#_57","text":"","title":"\u57fa\u672c\u5185\u5bb9"},{"location":"Algorithms/#_58","text":"","title":"\u54c8\u5e0c\u51b2\u7a81"},{"location":"Algorithms/#link","text":"","title":"\u5177\u4f53\u65b9\u6cd5\u67e5\u770blink"},{"location":"Algorithms/#_59","text":"","title":"\u56fe"},{"location":"Algorithms/#_60","text":"","title":"\u90bb\u63a5\u77e9\u9635"},{"location":"Algorithms/#_61","text":"","title":"\u90bb\u63a5\u8868"},{"location":"Algorithms/#_62","text":"","title":"\u5341\u5b57\u94fe\u8868"},{"location":"Algorithms/#_63","text":"0.2 \u6570\u636e\u7ed3\u6784\u4e0e\u7b97\u6cd5 | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09","title":"\u53c2\u8003"},{"location":"Algorithms/#_64","text":"","title":"\u6392\u5e8f"},{"location":"Algorithms/#_65","text":"\u6392\u5e8f\u7b97\u6cd5 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u5e73\u5747\uff09 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u6700\u5dee\uff09 \u65f6\u95f4\u590d\u6742\u5ea6\uff08\u6700\u597d\uff09 \u7a7a\u95f4\u590d\u6742\u5ea6 \u6392\u5e8f\u65b9\u5f0f \u7a33\u5b9a\u6027 \u5192\u6ce1\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n) O(1) \u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u9009\u62e9\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n\u00b2) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u63d2\u5165\u6392\u5e8f O(n\u00b2) O(n\u00b2) O(n) O(1) \u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u5e0c\u5c14\u6392\u5e8f O(n log n) O(n\u00b2) O(n log n) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u5f52\u5e76\u6392\u5e8f O(n log n) O(n log n) O(n log n) O(n) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u5feb\u901f\u6392\u5e8f O(n log n) O(n\u00b2) O(n log n) O(log n) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u5806\u6392\u5e8f O(n log n) O(n log n) O(n log n) O(1) \u539f\u5730\u6392\u5e8f \u4e0d\u7a33\u5b9a \u8ba1\u6570\u6392\u5e8f O(n + k) O(n + k) O(n + k) O(k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u57fa\u6570\u6392\u5e8f O(nk) O(nk) O(nk) O(n + k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a \u6876\u6392\u5e8f O(n + k) O(n\u00b2) O(n + k) O(n + k) \u975e\u539f\u5730\u6392\u5e8f \u7a33\u5b9a","title":"\u5206\u7c7b"},{"location":"Algorithms/#_66","text":"\u6bd4\u8f83\u7c7b\u6392\u5e8f\u662f\u901a\u8fc7\u6bd4\u8f83\u6765\u51b3\u5b9a\u5143\u7d20\u95f4\u7684\u76f8\u5bf9\u6b21\u5e8f\uff0c\u7531\u4e8e\u5176\u65f6\u95f4\u590d\u6742\u5ea6\u4e0d\u80fd\u7a81\u7834 O(nlogn) \uff0c\u56e0\u6b64\u4e5f\u79f0\u4e3a\u975e\u7ebf\u6027\u65f6\u95f4\u6bd4\u8f83\u7c7b\u6392\u5e8f\u3002 \u6bd4\u8f83\u7c7b\u6392\u5e8f\u7684\u4f18\u52bf\u662f\uff0c\u9002\u7528\u4e8e\u5404\u79cd\u89c4\u6a21\u7684\u6570\u636e\uff0c\u4e5f\u4e0d\u5728\u4e4e\u6570\u636e\u7684\u5206\u5e03\uff0c\u90fd\u80fd\u8fdb\u884c\u6392\u5e8f\u3002\u53ef\u4ee5\u8bf4\uff0c \u6bd4\u8f83\u6392\u5e8f\u9002\u7528\u4e8e\u4e00\u5207\u9700\u8981\u6392\u5e8f\u7684\u60c5\u51b5 \u3002","title":"\u6bd4\u8f83\u7c7b\u6392\u5e8f"},{"location":"Algorithms/#_67","text":"\u975e\u6bd4\u8f83\u6392\u5e8f\u4e0d\u901a\u8fc7\u6bd4\u8f83\u6765\u51b3\u5b9a\u5143\u7d20\u95f4\u7684\u76f8\u5bf9\u6b21\u5e8f\uff0c\u800c\u662f\u901a\u8fc7\u786e\u5b9a\u6bcf\u4e2a\u5143\u7d20\u4e4b\u524d\uff0c\u5e94\u8be5\u6709\u591a\u5c11\u4e2a\u5143\u7d20\u6765\u6392\u5e8f\u3002\u7531\u4e8e\u5b83\u53ef\u4ee5\u7a81\u7834\u57fa\u4e8e\u6bd4\u8f83\u6392\u5e8f\u7684\u65f6\u95f4\u4e0b\u754c\uff0c\u4ee5\u7ebf\u6027\u65f6\u95f4\u8fd0\u884c\uff0c\u56e0\u6b64\u79f0\u4e3a \u7ebf\u6027\u65f6\u95f4\u975e\u6bd4\u8f83\u7c7b\u6392\u5e8f \u3002 \u975e\u6bd4\u8f83\u6392\u5e8f\u65f6\u95f4\u590d\u6742\u5ea6\u5e95\uff0c\u4f46\u7531\u4e8e\u975e\u6bd4\u8f83\u6392\u5e8f\u9700\u8981\u5360\u7528\u7a7a\u95f4\u6765\u786e\u5b9a\u552f\u4e00\u4f4d\u7f6e\u3002\u6240\u4ee5 \u5bf9\u6570\u636e\u89c4\u6a21\u548c\u6570\u636e\u5206\u5e03\u6709\u4e00\u5b9a\u7684\u8981\u6c42","title":"\u975e\u6bd4\u8f83\u7c7b\u6392\u5e8f"},{"location":"Algorithms/#bubble-sort","text":"\u5192\u6ce1\u6392\u5e8f\u6a21\u62df\u4e86\u201c\u6c14\u6ce1\u4e0a\u6d6e\u201d\u7684\u8fc7\u7a0b\uff0c\u901a\u8fc7\u4e0d\u65ad\u5730\u6bd4\u8f83\u76f8\u90bb\u4e24\u4e2a\u5143\u7d20\u5e76\u5c06\u8f83\u5927\u7684\u503c\u5411\u53f3\u4ea4\u6362\uff0c\u4f7f\u5f97\u6bcf\u4e00\u8f6e\u904d\u5386\u90fd\u80fd\u5c06\u5f53\u524d\u672a\u6392\u5e8f\u90e8\u5206\u7684\u6700\u5927\u503c\u79fb\u52a8\u5230\u672b\u5c3e\u3002\u6574\u4e2a\u6392\u5e8f\u8fc7\u7a0b\u5206\u4e3a\u591a\u8f6e\uff0c\u6bcf\u8f6e\u90fd\u4f1a\u8ba9\u4e00\u4e2a\u6700\u5927\u503c\u5f52\u4f4d\uff0c\u6700\u7ec8\u6574\u4e2a\u6570\u7ec4\u53d8\u4e3a\u6709\u5e8f\u3002\u5b83\u7684\u6838\u5fc3\u601d\u60f3\u662f\u91cd\u590d\u6bd4\u8f83\u76f8\u90bb\u5143\u7d20\uff0c\u53d1\u73b0\u9006\u5e8f\u5219\u4ea4\u6362\uff0c\u901a\u8fc7\u591a\u8f6e\u5c06\u6700\u5927\u503c\u9010\u6b65\u79fb\u52a8\u5230\u53f3\u4fa7\u3002 \u5f53\u67d0\u4e00\u8f6e\u904d\u5386\u4e2d\u672a\u53d1\u751f\u4efb\u4f55\u4ea4\u6362\u65f6\uff0c\u8bf4\u660e\u6570\u7ec4\u5df2\u7ecf\u6709\u5e8f\uff0c\u53ef\u4ee5\u63d0\u524d\u7ed3\u675f\u6392\u5e8f \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u7a33\u5b9a\uff08\u76f8\u540c\u5143\u7d20\u76f8\u5bf9\u4f4d\u7f6e\u4e0d\u53d8\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f","title":"\u5192\u6ce1\u6392\u5e8f\uff08Bubble Sort\uff09"},{"location":"Algorithms/#selection-sort","text":"\u9009\u62e9\u6392\u5e8f\u7684\u6838\u5fc3\u601d\u60f3\u662f\uff1a\u6bcf\u4e00\u8f6e\u4ece\u5f85\u6392\u5e8f\u90e8\u5206\u4e2d\u9009\u62e9\u6700\u5c0f\uff08\u6216\u6700\u5927\uff09\u7684\u5143\u7d20\uff0c\u5c06\u5176\u653e\u5230\u5df2\u6392\u5e8f\u5e8f\u5217\u7684\u672b\u5c3e\uff08\u6216\u5f00\u5934\uff09\u3002\u901a\u8fc7\u4e0d\u65ad\u5730\u9009\u62e9\u548c\u4ea4\u6362\uff0c\u6700\u7ec8\u6574\u4e2a\u6570\u7ec4\u53d8\u4e3a\u6709\u5e8f\u3002\u5b83\u4e0d\u4f9d\u8d56\u76f8\u90bb\u6bd4\u8f83\uff0c\u800c\u662f\u5168\u5c40\u626b\u63cf\u672a\u6392\u5e8f\u533a\u57df\u5bfb\u627e\u6700\u503c\uff0c\u7136\u540e\u548c\u5f53\u524d\u8d77\u59cb\u4f4d\u7f6e\u4ea4\u6362\u3002\u7531\u4e8e\u6bcf\u6b21\u90fd\u660e\u786e\u9009\u51fa\u6700\u5c0f\u503c\uff0c\u5176\u4ea4\u6362\u6b21\u6570\u56fa\u5b9a\u4e3a n-1 \u6b21\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n\u00b2)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a\uff08\u53ef\u80fd\u4ea4\u6362\u6389\u76f8\u540c\u5143\u7d20\u7684\u539f\u59cb\u987a\u5e8f\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f","title":"\u9009\u62e9\u6392\u5e8f\uff08Selection Sort\uff09"},{"location":"Algorithms/#insertion-sort","text":"\u63d2\u5165\u6392\u5e8f\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u6784\u5efa\u6709\u5e8f\u5e8f\u5217\uff0c\u5bf9\u4e8e\u672a\u6392\u5e8f\u6570\u636e\uff0c\u4ece\u540e\u5411\u524d\u626b\u63cf\u5df2\u6392\u5e8f\u5e8f\u5217\uff0c\u627e\u5230\u76f8\u5e94\u4f4d\u7f6e\u5e76\u63d2\u5165\u3002\u5b83==\u6a21\u62df\u7684\u662f\u6253\u6251\u514b\u724c\u65f6\u7406\u724c\u7684\u8fc7\u7a0b==\uff0c\u6bcf\u6b21\u5c06\u65b0\u724c\u63d2\u5165\u5230\u5408\u9002\u7684\u4f4d\u7f6e\u3002\u63d2\u5165\u6392\u5e8f\u901a\u8fc7\u6784\u5efa\u4e00\u4e2a\u9010\u6b65\u6269\u5927\u7684\u6709\u5e8f\u533a\uff0c\u4e0d\u65ad\u5c06\u65b0\u7684\u5143\u7d20\u63d2\u5165\u5176\u4e2d\uff0c\u6700\u7ec8\u4f7f\u6574\u4e2a\u6570\u7ec4\u6709\u5e8f\u3002\u63d2\u5165\u8fc7\u7a0b\u4f9d\u8d56\u4e8e\u6bd4\u8f83\u548c\u79fb\u52a8\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n)\uff08\u5df2\u6392\u5e8f\uff09\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n\u00b2) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f","title":"\u63d2\u5165\u6392\u5e8f\uff08Insertion Sort\uff09"},{"location":"Algorithms/#shell-sort","text":"\u5e0c\u5c14\u6392\u5e8f\u662f==\u63d2\u5165\u6392\u5e8f\u7684\u6539\u8fdb\u7248==\uff0c\u91c7\u7528\u5206\u7ec4\u63d2\u5165\u7684\u601d\u60f3\u3002\u5b83\u9996\u5148\u5c06\u6574\u4e2a\u5f85\u6392\u5e8f\u5143\u7d20==\u5206\u4e3a\u82e5\u5e72\u4e2a\u5c0f\u7ec4==\uff08\u7531\u6b65\u957f gap \u51b3\u5b9a\uff09\uff0c\u5728\u6bcf\u7ec4\u4e2d\u8fdb\u884c\u63d2\u5165\u6392\u5e8f\uff0c\u7136\u540e\u9010\u6e10\u7f29\u5c0f gap\uff0c\u6700\u7ec8 gap=1 \u65f6\u5bf9\u6574\u4f53\u505a\u4e00\u6b21\u63d2\u5165\u6392\u5e8f\u3002\u8fd9\u6837\u53ef\u4ee5\u5728\u521d\u671f\u5c31\u8ba9\u5143\u7d20\u5feb\u901f\u79fb\u52a8\u5230\u63a5\u8fd1\u6700\u7ec8\u4f4d\u7f6e\uff0c\u4ece\u800c\u52a0\u5feb\u6574\u4f53\u6392\u5e8f\u901f\u5ea6\u3002\u539f\u7406\u4e0a\u5b83\u662f\u901a\u8fc7\u201c\u9884\u6392\u5e8f + \u7f29\u5c0f\u589e\u91cf\u201d\u7684\u7b56\u7565\u51cf\u5c11\u6574\u4f53\u6bd4\u8f83\u6b21\u6570\uff0c\u662f==\u4e0d\u7a33\u5b9a==\u7684\u6392\u5e8f\u7b97\u6cd5\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b \u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u662f","title":"\u5e0c\u5c14\u6392\u5e8f\uff08Shell Sort\uff09"},{"location":"Algorithms/#merge-sort","text":"\u5f52\u5e76\u6392\u5e8f\u662f\u4e00\u79cd\u5178\u578b\u7684==\u5206\u6cbb\u7b97\u6cd5==\u3002\u5b83\u5c06\u4e00\u4e2a\u5927\u95ee\u9898\u5206\u89e3\u6210\u5c0f\u95ee\u9898\uff0c\u9010\u6b65\u89e3\u51b3\uff0c\u7136\u540e\u5408\u5e76\u7ed3\u679c\u3002\u5f52\u5e76\u6392\u5e8f\u7684\u601d\u60f3\u662f\u5c06\u6570\u7ec4\u5206\u6210\u4e24\u534a\uff0c\u5bf9\u6bcf\u4e00\u534a\u9012\u5f52\u5730\u8fdb\u884c\u5f52\u5e76\u6392\u5e8f\uff0c\u6700\u7ec8\u5408\u5e76\u4e24\u4e2a\u6709\u5e8f\u7684\u5b50\u6570\u7ec4\u3002\u5f52\u5e76\u6392\u5e8f\u65f6\u95f4\u590d\u6742\u5ea6\u7a33\u5b9a\u5728 O(n log n) \uff0c \u9002\u7528\u4e8e\u5927\u6570\u636e\u91cf\u6392\u5e8f \u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n log n)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(n)\uff0c \u9700\u8981\u989d\u5916\u7684\u7a7a\u95f4\u5b58\u50a8\u5b50\u6570\u7ec4 \u7a33\u5b9a\u6027 \u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u274c \u4e0d\u662f","title":"\u5f52\u5e76\u6392\u5e8f\uff08Merge Sort\uff09"},{"location":"Algorithms/#quick-sort","text":"\u53d6\u6570\u7ec4\u4e2d\u7b2c n \u5927\u7684\u5143\u7d20\u5e76\u4e0d\u9700\u8981\u5bf9\u6574\u4e2a\u6570\u7ec4\u8fdb\u884c\u6392\u5e8f\uff0c\u4f7f\u7528\u5feb\u901f\u6392\u5e8f\u7684\u601d\u8def\u6c42\u6570\u7ec4\u4e2d\u7b2c n \u5927\u5143\u7d20\u7b97\u6cd5\u590d\u6742\u5ea6\u4e3a O(n) \u3002 \u5feb\u901f\u6392\u5e8f==\u540c\u6837\u91c7\u7528\u5206\u6cbb\u6cd5==\uff0c\u5b83\u901a\u8fc7\u9009\u62e9\u4e00\u4e2a\u201c\u57fa\u51c6\u201d\u5143\u7d20\uff0c\u5c06\u6570\u7ec4\u5206\u6210\u4e24\u90e8\u5206\uff0c\u5de6\u8fb9\u90e8\u5206\u5c0f\u4e8e\u57fa\u51c6\u5143\u7d20\uff0c\u53f3\u8fb9\u90e8\u5206\u5927\u4e8e\u57fa\u51c6\u5143\u7d20\u3002\u7136\u540e\u9012\u5f52\u5730\u5bf9\u5de6\u53f3\u4e24\u90e8\u5206\u8fdb\u884c\u6392\u5e8f\uff0c\u6700\u540e\u5408\u5e76\u3002 \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n\u00b2)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(log n) \uff0c\u9012\u5f52\u6808\u7a7a\u95f4 \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a\uff08\u5143\u7d20\u4ea4\u6362\u53ef\u80fd\u6253\u4e71\u76f8\u540c\u5143\u7d20\u7684\u76f8\u5bf9\u987a\u5e8f\uff09 \u662f\u5426\u539f\u5730\u6392\u5e8f \u2705 \u662f","title":"\u5feb\u901f\u6392\u5e8f\uff08Quick Sort\uff09"},{"location":"Algorithms/#_68","text":"\u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u662f==\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u7684\u6539\u8fdb\u7248\u672c==\uff0cpartition \u8fc7\u7a0b\u4f7f\u7528\u4e24\u4e2a\u7d22\u5f15\u503c\uff08i\u3001j\uff09\u7528\u6765\u904d\u5386\u6570\u7ec4\uff0c\u5c06 v \u7684\u5143\u7d20\u653e\u5728\u7d22\u5f15j\u6240\u6307\u5411\u4f4d\u7f6e\u7684\u53f3\u8fb9\uff0c v \u4ee3\u8868\u6807\u5b9a\u503c\u3002 \u65f6\u95f4\u548c\u7a7a\u95f4\u590d\u6742\u5ea6\u540c\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u3002 \u5bf9\u4e8e\u6709\u5927\u91cf\u91cd\u590d\u5143\u7d20\u7684\u6570\u7ec4\uff0c\u5982\u679c\u4f7f\u7528\u4e0a\u4e00\u8282\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u6548\u7387\u662f\u975e\u5e38\u4f4e\u7684\uff0c\u5bfc\u81f4 partition \u540e\u5927\u4e8e\u57fa\u70b9\u6216\u8005\u5c0f\u4e8e\u57fa\u70b9\u6570\u636e\u7684\u5b50\u6570\u7ec4\u957f\u5ea6\u4f1a\u6781\u5ea6\u4e0d\u5e73\u8861\uff0c\u751a\u81f3\u4f1a\u9000\u5316\u6210 O(n*2) \u65f6\u95f4\u590d\u6742\u5ea6\u7684\u7b97\u6cd5\uff0c\u5bf9\u8fd9\u79cd\u60c5\u51b5\u53ef\u4ee5\u4f7f\u7528\u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u3002","title":"\u53cc\u8def\u5feb\u901f\u6392\u5e8f"},{"location":"Algorithms/#_69","text":"\u4e09\u8def\u5feb\u901f\u6392\u5e8f\u662f\u53cc\u8def\u5feb\u901f\u6392\u5e8f\u7684\u8fdb\u4e00\u6b65\u6539\u8fdb\u7248\u672c\uff0c\u4e09\u8def\u6392\u5e8f\u7b97\u6cd5\u628a\u6392\u5e8f\u7684\u6570\u636e\u5206\u4e3a\u4e09\u90e8\u5206\uff0c\u5206\u522b\u4e3a\u5c0f\u4e8e v\uff0c\u7b49\u4e8e v\uff0c\u5927\u4e8e v\uff0cv \u4e3a\u6807\u5b9a\u503c\uff0c\u8fd9\u6837\u4e09\u90e8\u5206\u7684\u6570\u636e\u4e2d\uff0c\u7b49\u4e8e v \u7684\u6570\u636e\u5728\u4e0b\u6b21\u9012\u5f52\u4e2d\u4e0d\u518d\u9700\u8981\u6392\u5e8f\uff0c\u5c0f\u4e8e v \u548c\u5927\u4e8e v \u7684\u6570\u636e\u4e5f\u4e0d\u4f1a\u51fa\u73b0\u67d0\u4e00\u4e2a\u7279\u522b\u591a\u7684\u60c5\u51b5\uff09\uff0c\u901a\u8fc7\u6b64\u65b9\u5f0f\u4e09\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u7684\u6027\u80fd\u66f4\u4f18\u3002 \u65f6\u95f4\u548c\u7a7a\u95f4\u590d\u6742\u5ea6\u540c\u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f\u3002 \u4e09\u8def\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u662f\u4f7f\u7528\u4e09\u8def\u5212\u5206\u7b56\u7565\u5bf9\u6570\u7ec4\u8fdb\u884c\u5212\u5206\uff0c\u5bf9\u5904\u7406\u5927\u91cf\u91cd\u590d\u5143\u7d20\u7684\u6570\u7ec4\u975e\u5e38\u6709\u6548\u63d0\u9ad8\u5feb\u901f\u6392\u5e8f\u7684\u8fc7\u7a0b\u3002\u5b83\u6dfb\u52a0\u5904\u7406\u7b49\u4e8e\u5212\u5206\u5143\u7d20\u503c\u7684\u903b\u8f91\uff0c\u5c06\u6240\u6709\u7b49\u4e8e\u5212\u5206\u5143\u7d20\u7684\u503c\u96c6\u4e2d\u5728\u4e00\u8d77\u3002","title":"\u4e09\u8def\u6392\u5e8f\u7b97\u6cd5"},{"location":"Algorithms/#heap-sort","text":"\u5806\u6392\u5e8f\u662f\u4e00\u79cd\u9009\u62e9\u6392\u5e8f\uff0c\u5b83\u5229\u7528==\u5806\u8fd9\u79cd\u6570\u636e\u7ed3\u6784==\u7684\u7279\u6027\u6765\u8fdb\u884c\u6392\u5e8f\u3002\u5806\u662f\u4e00\u79cd \u5b8c\u5168\u4e8c\u53c9\u6811 \uff0c\u6ee1\u8db3\u5806\u7684\u6027\u8d28\uff1a \u6bcf\u4e2a\u8282\u70b9\u7684\u503c\u90fd\u5927\u4e8e\u6216\u5c0f\u4e8e\u5176\u5b50\u8282\u70b9\u7684\u503c \u3002 \u5806\u6392\u5e8f\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u5c06\u5f85\u6392\u5e8f\u5e8f\u5217\u6784\u9020\u6210\u4e00\u4e2a \u5927\u9876\u5806 \uff08\u5f53\u7136\u5c0f\u5806\u9876\u4e5f\u884c\uff09\uff0c\u6b64\u65f6\uff0c\u6574\u4e2a\u5e8f\u5217\u7684\u6700\u5927\u503c\u5c31\u662f\u5806\u9876\u7684\u6839\u8282\u70b9\u3002\u5c06\u5176\u4e0e\u672b\u5c3e\u5143\u7d20\u8fdb\u884c\u4ea4\u6362\uff0c\u6b64\u65f6\u672b\u5c3e\u5c31\u4e3a\u6700\u5927\u503c\u3002\u7136\u540e\u5c06\u5269\u4f59n-1\u4e2a\u5143\u7d20\u91cd\u65b0\u6784\u9020\u6210\u4e00\u4e2a\u5806\uff0c\u8fd9\u6837\u4f1a\u5f97\u5230n\u4e2a\u5143\u7d20\u7684\u6b21\u5c0f\u503c\u3002\u5982\u6b64\u53cd\u590d\u6267\u884c\uff0c\u4fbf\u80fd\u5f97\u5230\u4e00\u4e2a\u6709\u5e8f\u5e8f\u5217\u4e86 \u5927\u9876\u5806\uff1aarr[i] >= arr[2i+1] && arr[i] >= arr[2i+2] \u5c0f\u9876\u5806\uff1aarr[i] <= arr[2i+1] && arr[i] <= arr[2i+2] \u7ef4\u5ea6 \u5206\u6790 \u65f6\u95f4\u590d\u6742\u5ea6 \u6700\u597d\uff1aO(n log n)\uff1b\u6700\u574f\uff1aO(n log n)\uff1b\u5e73\u5747\uff1aO(n log n) \u7a7a\u95f4\u590d\u6742\u5ea6 O(1)\uff0c\u539f\u5730\u6392\u5e8f \u7a33\u5b9a\u6027 \u274c \u4e0d\u7a33\u5b9a \u662f\u5426\u539f\u5730\u6392\u5e8f \u2705 \u662f","title":"\u5806\u6392\u5e8f\uff08Heap Sort\uff09"},{"location":"Algorithms/#counting-sort","text":"","title":"\u8ba1\u6570\u6392\u5e8f\uff08Counting Sort\uff09"},{"location":"Algorithms/#radix-sort","text":"","title":"\u57fa\u6570\u6392\u5e8f\uff08Radix Sort\uff09"},{"location":"Algorithms/#bucket-sort","text":"","title":"\u6876\u6392\u5e8f\uff08Bucket Sort\uff09"},{"location":"Algorithms/#_70","text":"","title":"\u6392\u5e8f\u7b97\u6cd5\u7a33\u5b9a\u6027\u5206\u6790"},{"location":"Algorithms/#_71","text":"1.3 \u5192\u6ce1\u6392\u5e8f | \u7b97\u6cd5\u901a\u5173\u624b\u518c\uff08LeetCode\uff09 (99+ \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u5341\u5927\u7ecf\u5178\u6392\u5e8f\u7b97\u6cd5\u8be6\u89e3\u4e0e\u52a8\u6001\u56fe\u89e3\uff1a\u4ece\u5165\u95e8\u5230\u7cbe\u901a - \u77e5\u4e4e \u968f\u673a\u5316\u5feb\u901f\u6392\u5e8f | \u83dc\u9e1f\u6559\u7a0b","title":"\u53c2\u8003"},{"location":"Algorithms/#graph-theory","text":"","title":"Graph Theory"},{"location":"Algorithms/#sssp-","text":"","title":"\u5355\u6e90\u6700\u77ed\u8def\u5f84(SSSP)-\u65e0\u6743"},{"location":"Algorithms/#_72","text":"\u4ece\u4e00\u4e2a\u8282\u70b9\u51fa\u53d1\uff0c\u5230\u6240\u6709\u8282\u70b9\u7684\u6700\u77ed\u8def\u5f84","title":"\u95ee\u9898\u63cf\u8ff0"},{"location":"Algorithms/#bfs","text":"","title":"BFS"},{"location":"Algorithms/#_73","text":"3.03. 11-2- \u65e0\u6743\u56fe\u7684\u6700\u77ed\u8def\u7b97\u6cd5 Finding Shortest P_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u53c2\u8003"},{"location":"Algorithms/#sssp-_1","text":"","title":"\u5355\u6e90\u6700\u77ed\u8def\u5f84(SSSP)-\u6709\u6b63\u6743"},{"location":"Algorithms/#_74","text":"\u4ece\u4e00\u4e2a\u8282\u70b9\u51fa\u53d1\uff0c\u6bcf\u4e2a\u8fb9\u90fd\u4e00\u4e2a\u6b63\u503c\u6743\u91cd\uff0c\u627e\u5230\u8fd9\u4e2a\u70b9\u5230\u6240\u6709\u8282\u70b9\u7684\u6700\u77ed\u8def\u5f84","title":"\u95ee\u9898\u63cf\u8ff0"},{"location":"Algorithms/#_75","text":"STOC Best Paper: Breaking the Sorting Barrier for Directed Single-Source Shortest Paths","title":"\u8fd1\u5e74\u7684\u7a81\u7834"},{"location":"Algorithms/#dijkstra","text":"\u539f\u7406\uff1a Dijkstra\u6700\u77ed\u8def\u5f84\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u5176\u5b9e\u5c31\u662fBFS\uff0c\u4e0d\u540c\u7684\u662f\u9700\u8981\u4f7f\u7528\u7684\u662f \u4f18\u5148\u961f\u5217 \u8fdb\u884c\u6392\u5e8f \u4f18\u5148\u961f\u5217\u4e00\u822c\u4f7f\u7528 \u4e8c\u53c9\u5806 \u6216\u8005 \u6590\u6ce2\u90a3\u5951\u5806 \u5b9e\u73b0\u5f85\u9009\u8282\u70b9\u7684==\u5220\u9664\u548c\u63d2\u5165== C++\u6807\u51c6\u5e93\u6709\u4f18\u5148\u961f\u5217\u7684\u5b9e\u73b0 priority_queue \u7b97\u6cd5\u7684==\u65f6\u95f4\u590d\u6742\u5ea6==(\u4e3b\u8981)\u53d6\u51b3\u4e8e\u4f18\u5148\u961f\u5217\u7684\u5b9e\u73b0\u65b9\u5f0f \u6ce8\u610f\uff1a\u8fb9\u6743\u91cd\u4e0d\u80fd\u4e3a\u8d1f\uff0c\u6709\u8d1f\u6743\u8fb9\u7684\u56fe\u9700\u8981\u4f7f\u7528 Bellman-Ford \u7b97\u6cd5 \u4f18\u5148\u961f\u5217\u548c\u5806 \u6392\u5e8f\u7b97\u6cd5\u4e2d\u6709 \u5806\u6392\u5e8f \uff0c\u5176\u4e2d\u4e5f\u6709\u76f8\u5173\u5185\u5bb9","title":"Dijkstra"},{"location":"Algorithms/#c","text":"#include <iostream> #include <vector> #include <queue> #include <utility> #include <limits> using std :: cout ; using std :: endl ; using std :: vector ; using std :: pair ; using std :: priority_queue ; using std :: make_pair ; using ll = long long ; const ll INF = std :: numeric_limits < ll >:: max () / 4 ; // Dijkstra: returns distance vector from src to all nodes (0..n-1) // adj: adjacency list where adj[u] contains pairs (v, weight) vector < ll > dijkstra ( int n , int src , const vector < vector < pair < int , int >>> & adj ) { vector < ll > dist ( n , INF ); dist [ src ] = 0 ; // min-heap of (distance, node) priority_queue < pair < ll , int > , vector < pair < ll , int >> , std :: greater < pair < ll , int >>> pq ; pq . push ( make_pair ( 0L L , src )); while ( ! pq . empty ()) { auto [ d , u ] = pq . top (); pq . pop (); if ( d != dist [ u ]) continue ; // stale entry for ( const auto & e : adj [ u ]) { int v = e . first ; int w = e . second ; if ( dist [ v ] > dist [ u ] + w ) { dist [ v ] = dist [ u ] + w ; pq . push ( make_pair ( dist [ v ], v )); } } } return dist ; } int main () { // simple test graph // 6 nodes: 0..5 int n = 6 ; vector < vector < pair < int , int >>> adj ( n ); auto add_edge = [ & ]( int u , int v , int w ) { adj [ u ]. push_back ( make_pair ( v , w )); // if undirected, also add adj[v].push_back({u,w}); }; add_edge ( 0 , 1 , 7 ); add_edge ( 0 , 2 , 9 ); add_edge ( 0 , 5 , 14 ); add_edge ( 1 , 2 , 10 ); add_edge ( 1 , 3 , 15 ); add_edge ( 2 , 3 , 11 ); add_edge ( 2 , 5 , 2 ); add_edge ( 3 , 4 , 6 ); add_edge ( 4 , 5 , 9 ); int src = 0 ; auto dist = dijkstra ( n , src , adj ); cout << \"Distances from node \" << src << \": \\n \" ; for ( int i = 0 ; i < n ; ++ i ) { if ( dist [ i ] >= INF / 2 ) cout << i << \": INF \\n \" ; else cout << i << \": \" << dist [ i ] << '\\n' ; } return 0 ; }","title":"C++\u793a\u4f8b"},{"location":"Algorithms/#_76","text":"4.04. 11-3- Dijkstra \u7b97\u6cd5 \u5bfb\u627e\u6709\u6743\u56fe\u4e2d\u6700\u77ed\u8def Findin_\u54d4\u54e9\u54d4\u54e9_bilibili Dijkstra\u6700\u77ed\u8def\u5f84\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili c++ STL\u4e8c\u53c9\u5806(\u4f18\u5148\u961f\u5217)_c++\u4e8c\u53c9\u5806\u5b9e\u73b0\u4f18\u5148\u961f\u5217-CSDN\u535a\u5ba2 \u6570\u636e\u7ed3\u6784\u5806(Heap)\u8be6\u89e3-\u5806\u7684\u5efa\u7acb\u3001\u63d2\u5165\u3001\u5220\u9664\u3001\u6700\u5927\u5806\u3001\u6700\u5c0f\u5806\u3001\u5806\u6392\u5e8f\u7b49_\u6700\u5927\u5806 heap \u662f\u4e00\u4e2a\u4ec0\u4e48\u6837\u7684\u5b58\u5728?-CSDN\u535a\u5ba2 \u6570\u636e\u7ed3\u6784-\u8be6\u89e3\u4f18\u5148\u961f\u5217\u7684\u4e8c\u53c9\u5806\uff08\u6700\u5927\u5806\uff09\u539f\u7406\u3001\u5b9e\u73b0\u548c\u5e94\u7528-C\u548cPython-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Algorithms/#mst","text":"Minimum Spanning Tree \u5173\u4e8eSpanning\u7684\u610f\u4e49\uff1a 5.05. 12-1- \u6700\u5c0f\u751f\u6210\u6811 Minimum Spanning Trees_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u6700\u5c0f\u751f\u6210\u6811(MST)"},{"location":"Algorithms/#_77","text":"\u6811\u548c\u65e0\u5411\u56fe\u7684\u533a\u522b\u662f\uff1a\u6811\u6ca1\u6709\u56de\u8def\uff0c\u5e76\u4e14\u662f\u4e00\u4e2a\u8fde\u901a\u56fe\u3002 \u6811\u662f\u4e00\u4e2a\u7279\u6b8a\u7684\u56fe \u6811\u5982\u679c\u6709n\u4e2a\u8282\u70b9\uff0c\u90a3\u4e48\u4e00\u5b9a\u6709n-1\u4e2a\u8fb9","title":"\u6811\u7684\u6982\u5ff5"},{"location":"Algorithms/#_78","text":"\u4ece\u6709\u6743\u7684\u8fde\u901a\u7684\u65e0\u5411\u56fe\u4e2d\uff0c\u627e\u5230\u4e00\u4e2a\u5305\u542b\u5176\u4e2d\u6240\u6709\u8282\u70b9\u7684\u6811\uff0c\u603b\u4f53\u6743\u91cd\u6700\u5c0f \u4e0d\u80fd\u6709\u73af","title":"\u95ee\u9898\u89e3\u91ca"},{"location":"Algorithms/#primkruskal","text":"","title":"Prim\u7b97\u6cd5\u548cKruskal\u7b97\u6cd5"},{"location":"Algorithms/#_79","text":"\u6570\u636e\u7ed3\u6784\u2014\u2014\u56db\u5206\u949f\u641e\u5b9aPrim\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u6570\u636e\u7ed3\u6784\u2014\u2014\u4e24\u5206\u949f\u641e\u5b9a\u6700\u5c0f\u751f\u6210\u6811Kruskal\u7b97\u6cd5_\u54d4\u54e9\u54d4\u54e9_bilibili \u65f6\u95f4\u590d\u6742\u5ea6\u5bf9\u6bd4 Kruskal\u7b97\u6cd5\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u6765\u81ea\u521d\u59cb\u7684\u6392\u5e8f\u6743\u91cd\uff0c\u800c\u975e\u5e76\u67e5\u96c6 \u26a0\ufe0fKruskal\u7b97\u6cd5\u4e2d\u5982\u4f55\u5224\u65ad\u4e24\u4e2a\u8282\u70b9\u662f\u5426\u5728\u540c\u4e00\u4e2a\u6811\u4e2d\uff1f\u5e76\u67e5\u96c6","title":"\u8fc7\u7a0b"},{"location":"Algorithms/#tarjan","text":"","title":"Tarjan\u7b97\u6cd5\u63d0\u53d6\u5f3a\u8fde\u901a\u5206\u91cf"},{"location":"Algorithms/#basic","text":"\u5f3a\u8054\u901a\u56fe \u5f3a\u8054\u901a\u5206\u91cf \u5728\u5f3a\u8fde\u56fe\u56fe\u7684\u57fa\u7840\u4e0a\u52a0\u5165\u4e00\u4e9b\u70b9\u548c\u8def\u5f84\uff0c\u4f7f\u5f97\u5f53\u524d\u7684\u56fe\u4e0d\u5728\u5f3a\u8fde\u901a\uff0c\u79f0\u539f\u6765\u7684\u5f3a\u8fde\u901a\u7684\u90e8\u5206\u4e3a\u5f3a\u8fde\u901a\u5206\u91cf\u3002","title":"basic"},{"location":"Algorithms/#_80","text":"\u5bf9\u4e8e\u6bcf\u6b21\u641c\u7d22\u7684\u70b9\uff0c\u6211\u4eec\u90fd\u52a0\u5165\u6808\u4e2d\uff0c\u9047\u5230\u56de\u8def\u65f6\uff0c\u5728\u628a\u6808\u4e2d\u7684\u5143\u7d20\u9010\u4e2a\u5f39\u51fa\uff0c\u8bb0\u5f55\u5b83\u4eec\u7684\u8d77\u59cb\u7ed3\u70b9\uff0c\u76f4\u5230\u6808\u4e2d\u5f39\u51fa\u7684\u5143\u7d20\u6b63\u597d\u662f\u8d77\u59cb\u7ed3\u70b9\u65f6\uff0c\u7ed3\u675f\u5f39\u6808\uff0c\u7ee7\u7eed\u641c\u7d22\u5176\u5b83\u5f3a\u8fde\u901a\u5206\u91cf \u5728\u8fd9\u4e2a\u8fc7\u7a0b\u4e2d\uff0c\u6240\u6709\u7684\u70b9\u548c\u90fd\u6709\u7684\u8fb9\u90fd\u88ab\u904d\u5386\u4e86\u4e00\u6b21\uff0c\u6240\u4ee5\u6700\u7ec8\u7684\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O ( N + E )","title":"\u57fa\u672c\u601d\u8def"},{"location":"Algorithms/#_81","text":"","title":"\u6d41\u7a0b\u4e3e\u4f8b"},{"location":"Algorithms/#eulerian-pathcircuit","text":"","title":"\u4e00\u7b14\u753b(Eulerian Path/Circuit)"},{"location":"Algorithms/#_82","text":"\u4e00\u7b14\u753b\u95ee\u9898\u3002\u7528\u56fe\u8bba\u7684\u672f\u8bed\u6765\u8bf4\uff0c\u5c31\u662f\u5224\u65ad\u8fd9\u4e2a\u56fe\u662f\u5426\u662f\u4e00\u4e2a\u80fd\u591f \u904d\u5386 \u5b8c\u6240\u6709\u7684\u8fb9\u800c\u6ca1\u6709\u91cd\u590d\u3002\u8fd9\u6837\u7684\u56fe\u73b0\u79f0\u4e3a \u6b27\u62c9\u56fe \u3002\u8fd9\u65f6\u904d\u5386\u7684\u8def\u5f84\u79f0\u4f5c \u6b27\u62c9\u8def\u5f84(Eulerian Path) \uff08\u4e00\u4e2a \u73af \u6216\u8005\u4e00\u6761\u94fe\uff09\uff0c\u5982\u679c\u8def\u5f84\u95ed\u5408\uff08\u4e00\u4e2a\u5708\uff09\uff0c\u5219\u79f0\u4e3a \u6b27\u62c9\u56de\u8def(Eulerian Circuit) [ 1] \u3002 \u4e00\u7b14\u753b\u95ee\u9898\u7684\u63a8\u5e7f\u662f \u591a\u7b14\u753b\u95ee\u9898 \uff0c\u5373\u5bf9\u4e8e\u4e0d\u80fd\u4e00\u7b14\u753b\u7684\u56fe\uff0c\u63a2\u8ba8\u6700\u5c11\u80fd\u7528\u591a\u5c11\u7b14\u6765\u753b\u6210\u3002 \u6b27\u62c9\u5bf9 \u54e5\u5c3c\u65af\u5821\u4e03\u6865\u95ee\u9898 \u7684\u7814\u7a76\u6b63\u662f\u56fe\u8bba\u7684\u5f00\u7aef \u54e5\u5c3c\u65af\u5821\u4e03\u6865\u95ee\u9898","title":"\u6982\u8ff0"},{"location":"Algorithms/#_83","text":"","title":"\u5b9a\u7406"},{"location":"Algorithms/#_84","text":"#include <iostream> #include <string> #include <vector> #include <stack> #include <algorithm> #include <boost/graph/adjacency_list.hpp> // Define Node property with a Name struct Node { std :: string name ; }; // Define Edge property with a Name struct Edge { std :: string name ; }; // Define the Graph type // Using listS for OutEdgeList to efficiently handle edge removal during Hierholzer's algorithm // while supporting multiple edges. // vecS for VertexList allows easy indexing. using Graph = boost :: adjacency_list < boost :: listS , boost :: vecS , boost :: undirectedS , Node , Edge > ; using Vertex = boost :: graph_traits < Graph >:: vertex_descriptor ; using EdgeDesc = boost :: graph_traits < Graph >:: edge_descriptor ; // Helper to find Eulerian Path/Circuit std :: vector < Vertex > find_eulerian_path ( Graph g ) { // Pass by value to modify a copy std :: vector < Vertex > circuit ; // 1. Check degrees std :: vector < Vertex > odd_degree_nodes ; auto v_pair = boost :: vertices ( g ); for ( auto it = v_pair . first ; it != v_pair . second ; ++ it ) { if ( boost :: out_degree ( * it , g ) % 2 != 0 ) { odd_degree_nodes . push_back ( * it ); } } if ( odd_degree_nodes . size () != 0 && odd_degree_nodes . size () != 2 ) { std :: cerr << \"Graph does not have an Eulerian Path (Odd degree count: \" << odd_degree_nodes . size () << \")\" << std :: endl ; return {}; } // 2. Determine start vertex Vertex curr = * boost :: vertices ( g ). first ; // Default to first vertex if ( ! odd_degree_nodes . empty ()) { curr = odd_degree_nodes [ 0 ]; // Start at one of the odd degree nodes } // Ensure we start at a vertex with edges if possible (for disconnected components logic, though assuming connected here) if ( boost :: out_degree ( curr , g ) == 0 ) { auto v_range = boost :: vertices ( g ); for ( auto it = v_range . first ; it != v_range . second ; ++ it ){ if ( boost :: out_degree ( * it , g ) > 0 ) { curr = * it ; break ; } } } // 3. Hierholzer's Algorithm std :: stack < Vertex > curr_path ; curr_path . push ( curr ); while ( ! curr_path . empty ()) { Vertex u = curr_path . top (); if ( boost :: out_degree ( u , g ) > 0 ) { // Pick the first available edge auto edges = boost :: out_edges ( u , g ); EdgeDesc e = * edges . first ; Vertex v = boost :: target ( e , g ); // Remove edge to mark as visited // Note: remove_edge(e, g) is safer than remove_edge(u, v, g) for multigraphs boost :: remove_edge ( e , g ); curr_path . push ( v ); } else { circuit . push_back ( u ); curr_path . pop (); } } // The circuit is constructed in reverse order std :: reverse ( circuit . begin (), circuit . end ()); return circuit ; } int main () { Graph g ; auto add_node = [ & ]( std :: string name ) { return boost :: add_vertex ( Node { std :: move ( name )}, g ); }; auto v_a = add_node ( \"A\" ); auto v_b = add_node ( \"B\" ); auto v_c = add_node ( \"C\" ); auto v_d = add_node ( \"D\" ); auto v_e = add_node ( \"E\" ); auto add_edge = [ & ]( Vertex u , Vertex v , std :: string name ) { boost :: add_edge ( u , v , Edge { std :: move ( name )}, g ); }; // --- Complex Multigraph Case --- std :: cout << \"Constructing complex multigraph...\" << std :: endl ; // 4 edges between A and B add_edge ( v_a , v_b , \"AB_1\" ); add_edge ( v_a , v_b , \"AB_2\" ); add_edge ( v_a , v_b , \"AB_3\" ); add_edge ( v_a , v_b , \"AB_4\" ); // Cycle B-C-D-B add_edge ( v_b , v_c , \"BC_1\" ); add_edge ( v_c , v_d , \"CD_1\" ); add_edge ( v_d , v_b , \"DB_1\" ); // Double edge between D and E add_edge ( v_d , v_e , \"DE_1\" ); add_edge ( v_d , v_e , \"DE_2\" ); // Degrees Analysis: // A: 4 (Even) // B: 4 + 1 + 1 = 6 (Even) // C: 1 + 1 = 2 (Even) // D: 1 + 1 + 2 = 4 (Even) // E: 2 (Even) // Result: Should have an Eulerian Circuit. std :: cout << \"Graph structure:\" << std :: endl ; boost :: graph_traits < Graph >:: edge_iterator ei , ei_end ; for ( boost :: tie ( ei , ei_end ) = boost :: edges ( g ); ei != ei_end ; ++ ei ) { std :: cout << g [ boost :: source ( * ei , g )]. name << \" -- \" << g [ boost :: target ( * ei , g )]. name << \" (\" << g [ * ei ]. name << \")\" << std :: endl ; } std :: cout << \" \\n Attempting to find Eulerian Circuit...\" << std :: endl ; std :: vector < Vertex > path = find_eulerian_path ( g ); if ( ! path . empty ()) { std :: cout << \"Eulerian Circuit found: \" ; for ( size_t i = 0 ; i < path . size (); ++ i ) { std :: cout << g [ path [ i ]]. name ; if ( i < path . size () - 1 ) std :: cout << \" -> \" ; } std :: cout << std :: endl ; } else { std :: cout << \"No Eulerian Path/Circuit found.\" << std :: endl ; } // --- Modify for Eulerian Path Case --- std :: cout << \" \\n Removing one A-B edge to create Eulerian Path case (A and B become odd degree)...\" << std :: endl ; // We need to remove one specific edge between A and B. // Since we don't have the descriptors saved, we iterate to find one. auto out_edges = boost :: out_edges ( v_a , g ); for ( auto it = out_edges . first ; it != out_edges . second ; ++ it ) { if ( boost :: target ( * it , g ) == v_b ) { boost :: remove_edge ( * it , g ); break ; // Remove only one } } // New Degrees: // A: 3 (Odd) // B: 5 (Odd) // Others unchanged (Even) // Result: Should find Eulerian Path starting at A or B. path = find_eulerian_path ( g ); if ( ! path . empty ()) { std :: cout << \"Eulerian Path found: \" ; for ( size_t i = 0 ; i < path . size (); ++ i ) { std :: cout << g [ path [ i ]]. name ; if ( i < path . size () - 1 ) std :: cout << \" -> \" ; } std :: cout << std :: endl ; } else { std :: cout << \"No Eulerian Path found.\" << std :: endl ; } return 0 ; }","title":"\u7b97\u6cd5"},{"location":"Algorithms/#ref","text":"\u4e00\u7b14\u753b\u95ee\u9898 - \u7ef4\u57fa\u767e\u79d1\uff0c\u81ea\u7531\u7684\u767e\u79d1\u5168\u4e66","title":"ref"},{"location":"Algorithms/#_85","text":"\u5f3a\u63a8\uff01\u6d59\u5927\u535a\u58eb\u738b\u6811\u68ee\u534a\u5929\u5c31\u6559\u4f1a\u4e86\u6211\u56fe\u8bba\u548c\u56fe\u7b97\u6cd5\uff0c\u539f\u7406\u8be6\u89e3+\u9879\u76ee\u5b9e\u6218\uff0c\u5b66\u4e0d\u4f1a\u6765\u6253\u6211\uff01_\u54d4\u54e9\u54d4\u54e9_bilibili \u56fe\u8bba\u2014\u2014\u5f3a\u8fde\u901a\u5206\u91cf\uff08Tarjan\u7b97\u6cd5)-CSDN\u535a\u5ba2 https://zhuanlan.zhihu.com/p/639902025","title":"\u53c2\u8003"},{"location":"Algorithms/#maze-algorithm","text":"","title":"Maze Algorithm"},{"location":"Algorithms/#_86","text":"\u66fc\u54c8\u987f\u8ddd\u79bb\uff1a\u6c34\u5e73+\u5782\u76f4\u4e3e\u4f8b \u6b27\u51e0\u91cc\u5f97\u8ddd\u79bb\uff1a\u76f4\u7ebf\u8ddd\u79bb","title":"\u57fa\u672c\u77e5\u8bc6"},{"location":"Algorithms/#_87","text":"F=G+H","title":"\u539f\u7406"},{"location":"Algorithms/#dp","text":"Dynamic Programing\u7b80\u79f0 DP \uff0c\u662f\u4e00\u79cd\u6c42\u89e3\u591a\u9636\u6bb5\u51b3\u7b56\u8fc7\u7a0b\u6700\u4f18\u5316\u95ee\u9898\u7684\u65b9\u6cd5\u3002\u5728\u52a8\u6001\u89c4\u5212\u4e2d\uff0c\u901a\u8fc7\u628a\u539f\u95ee\u9898\u5206\u89e3\u4e3a\u76f8\u5bf9\u7b80\u5355\u7684\u5b50\u95ee\u9898\uff0c\u5148\u6c42\u89e3\u5b50\u95ee\u9898\uff0c\u518d\u7531\u5b50\u95ee\u9898\u7684\u89e3\u800c\u5f97\u5230\u539f\u95ee\u9898\u7684\u89e3\u3002","title":"\u52a8\u6001\u89c4\u5212DP"},{"location":"Algorithms/#_88","text":"\u628a\u300c\u539f\u95ee\u9898\u300d\u5206\u89e3\u4e3a\u300c\u82e5\u5e72\u4e2a\u91cd\u53e0\u7684\u5b50\u95ee\u9898\u300d\uff0c\u6bcf\u4e2a\u5b50\u95ee\u9898\u7684\u6c42\u89e3\u8fc7\u7a0b\u90fd\u6784\u6210\u4e00\u4e2a \u300c\u9636\u6bb5\u300d \u3002\u5728\u5b8c\u6210\u4e00\u4e2a\u9636\u6bb5\u7684\u8ba1\u7b97\u4e4b\u540e\uff0c\u52a8\u6001\u89c4\u5212\u65b9\u6cd5\u624d\u4f1a\u6267\u884c\u4e0b\u4e00\u4e2a\u9636\u6bb5\u7684\u8ba1\u7b97\u3002 \u5728\u6c42\u89e3\u5b50\u95ee\u9898\u7684\u8fc7\u7a0b\u4e2d\uff0c\u6309\u7167\u300c\u81ea\u9876\u5411\u4e0b\u7684\u8bb0\u5fc6\u5316\u641c\u7d22\u65b9\u6cd5\u300d\u6216\u8005\u300c\u81ea\u5e95\u5411\u4e0a\u7684\u9012\u63a8\u65b9\u6cd5\u300d\u6c42\u89e3\u51fa\u300c\u5b50\u95ee\u9898\u7684\u89e3\u300d\uff0c\u628a\u7ed3\u679c\u5b58\u50a8\u5728==\u8868\u683c==\u4e2d\uff0c\u5f53\u9700\u8981\u518d\u6b21\u6c42\u89e3\u6b64\u5b50\u95ee\u9898\u65f6\uff0c\u76f4\u63a5\u4ece\u8868\u683c\u4e2d\u67e5\u8be2\u8be5\u5b50\u95ee\u9898\u7684\u89e3\uff0c\u4ece\u800c\u907f\u514d\u4e86\u5927\u91cf\u7684\u91cd\u590d\u8ba1\u7b97\u3002","title":"\u6838\u5fc3\u601d\u60f3"},{"location":"Algorithms/#_89","text":"\u6590\u6ce2\u90a3\u5951\u6570\u5217 class Solution : def fib ( self , n : int ) -> int : if n == 0 : return 0 if n == 1 : return 1 dp = [ 0 for _ in range ( n + 1 )] dp [ 0 ] = 0 dp [ 1 ] = 1 for i in range ( 2 , n + 1 ): dp [ i ] = dp [ i - 2 ] + dp [ i - 1 ] return dp [ n ]","title":"\u7b80\u5355\u4f8b\u5b50"},{"location":"Algorithms/#_90","text":"\u6700\u4f18\u5b50\u7ed3\u6784\u6027\u8d28 \u91cd\u53e0\u5b50\u95ee\u9898\u6027\u8d28 \u6307\u7684\u662f\u5728\u6c42\u89e3\u5b50\u95ee\u9898\u7684\u8fc7\u7a0b\u4e2d\uff0c\u6709\u5927\u91cf\u7684\u5b50\u95ee\u9898\u662f\u91cd\u590d\u7684\uff0c\u4e00\u4e2a\u5b50\u95ee\u9898\u5728\u4e0b\u4e00\u9636\u6bb5\u7684\u51b3\u7b56\u4e2d\u53ef\u80fd\u4f1a\u88ab\u591a\u6b21\u7528\u5230\u3002\u5982\u679c\u6709\u5927\u91cf\u91cd\u590d\u7684\u5b50\u95ee\u9898\uff0c\u90a3\u4e48\u53ea\u9700\u8981\u5bf9\u5176\u6c42\u89e3\u4e00\u6b21\uff0c\u7136\u540e\u7528\u8868\u683c\u5c06\u7ed3\u679c\u5b58\u50a8\u4e0b\u6765\uff0c\u4ee5\u540e\u4f7f\u7528\u65f6\u53ef\u4ee5\u76f4\u63a5\u67e5\u8be2\uff0c\u4e0d\u9700\u8981\u518d\u6b21\u6c42\u89e3 \u65e0\u540e\u6548\u6027 \u6307\u7684\u662f\u5b50\u95ee\u9898\u7684\u89e3\uff08\u72b6\u6001\u503c\uff09\u53ea\u4e0e\u4e4b\u524d\u9636\u6bb5\u6709\u5173\uff0c\u800c\u4e0e\u540e\u9762\u9636\u6bb5\u65e0\u5173\u3002\u5f53\u524d\u9636\u6bb5\u7684\u82e5\u5e72\u72b6\u6001\u503c\u4e00\u65e6\u786e\u5b9a\uff0c\u5c31\u4e0d\u518d\u6539\u53d8\uff0c\u4e0d\u4f1a\u518d\u53d7\u5230\u540e\u7eed\u9636\u6bb5\u51b3\u7b56\u7684\u5f71\u54cd\u3002","title":"\u4f7f\u7528\u6761\u4ef6"},{"location":"Algorithms/#_91","text":"","title":"\u80cc\u5305\u95ee\u9898"},{"location":"Algorithms/#_92","text":"\u80cc\u5305\u95ee\u9898\u53ef\u5206\u4e3a\uff1a 0-1 \u80cc\u5305\u95ee\u9898 \u3001 \u5b8c\u5168\u80cc\u5305\u95ee\u9898 \u3001 \u591a\u91cd\u80cc\u5305\u95ee\u9898 \u3001 \u5206\u7ec4\u80cc\u5305\u95ee\u9898 \uff0c\u4ee5\u53ca \u6df7\u5408\u80cc\u5305\u95ee\u9898 \u7b49","title":"\u5b9a\u4e49"},{"location":"Algorithms/#0-1","text":"(32 \u5c01\u79c1\u4fe1 / 59 \u6761\u6d88\u606f) \u52a8\u6001\u89c4\u5212\u6c42\u89e3\u201c\u7ec4\u5408\u603b\u548c\u201d\u95ee\u9898 - \u77e5\u4e4e \u6bcf\u79cd\u7269\u54c1\u6709\u4e14\u4ec5\u6709 1 \u4ef6\uff0c\u6bcf\u4ef6\u7269\u54c1\u53ef\u4ee5\u9009\u62e9\u4e0d\u653e\u5165\u80cc\u5305\uff0c\u4e5f\u53ef\u4ee5\u9009\u62e9\u653e\u5165\u80cc\u5305\u3002 \u5b9a\u4e49\u72b6\u6001 dp[i][w] \u8868\u793a\u4e3a\uff1a\u524d i \u4ef6\u7269\u54c1\u653e\u5165\u4e00\u4e2a\u6700\u591a\u80fd\u88c5\u91cd\u91cf\u4e3a w \u7684\u80cc\u5305\u4e2d\uff0c\u53ef\u4ee5\u83b7\u5f97\u7684\u6700\u5927\u4ef7\u503c\u3002","title":"0-1\u80cc\u5305\u95ee\u9898"},{"location":"Algorithms/#_93","text":"416. \u5206\u5272\u7b49\u548c\u5b50\u96c6 - \u529b\u6263\uff08LeetCode\uff09","title":"\u7c7b\u4f3c\u95ee\u9898"},{"location":"Algorithms/#_94","text":"","title":"\u5b8c\u5168\u80cc\u5305\u95ee\u9898"},{"location":"Algorithms/#_95","text":"\u57fa\u7840\uff1a \u722c\u697c\u68af \u6c42\u6590\u6ce2\u90a3\u5951\u6570\u5217--> \u6700\u957f\u9012\u589e\u5b50\u5e8f\u5217 --> \u6590\u6ce2\u90a3\u5951\u5b50\u5e8f\u5217\u7684\u957f\u5ea6 \u4e0d\u540c\u8def\u5f84-->\u62d3\u5c55--> \u51fa\u754c\u7684\u8def\u5f84\u6570 \u7ec4\u5408\u603b\u548c(01\u80cc\u5305) ( \u52a8\u6001\u89c4\u5212\u6c42\u89e3\u201c\u7ec4\u5408\u603b\u548c\u201d\u95ee\u9898 - \u77e5\u4e4e )--> \u76ee\u6807\u548c , \u5206\u5272\u7b49\u548c\u5b50\u96c6 \u53cc\u4e32\u7ebf\u6027DP\u95ee\u9898\uff1a \u6700\u957f\u516c\u5171\u5b50\u5e8f\u5217 \u548c \u6700\u957f\u91cd\u590d\u5b50\u6570\u7ec4 \uff0c \u7f16\u8f91\u8ddd\u79bb\uff08\u9700\u8981\u8f6c\u5316\uff09 \u77e9\u9635\u7ebf\u6027DP\u95ee\u9898\uff1a \u6700\u5c0f\u8def\u5f84\u548c \u65e0\u4e32\u7ebf\u6027DP\u95ee\u9898\uff1a \u6574\u6570\u62c6\u5206 \u2248 \u4e24\u4e2a\u952e\u7684\u952e\u76d8","title":"\u5e38\u89c1\u95ee\u9898"},{"location":"Algorithms/#lp","text":"","title":"\u7ebf\u6027\u89c4\u5212LP"},{"location":"Algorithms/#_96","text":"\u7ebf\u6027\u89c4\u5212\u7b97\u6cd5\u7684==\u6838\u5fc3\u601d\u60f3==\u662f\uff1a\u5728\u6ee1\u8db3\u7ea6\u675f\u6761\u4ef6\u7684\u524d\u63d0\u4e0b\uff0c\u627e\u5230\u76ee\u6807\u51fd\u6570\u7684\u6700\u4f18\u89e3\u3002 \u51e0\u4e4e\u4efb\u4f55\u6d89\u53ca \u201c\u6709\u9650\u8d44\u6e90\u4e0b\u5982\u4f55\u6700\u4f18\u914d\u7f6e\u201d \u7684\u95ee\u9898\u90fd\u53ef\u4ee5\u7528 LP \u5efa\u6a21","title":"\u6982\u8ff0"},{"location":"Algorithms/#_97","text":"\uff081\uff09\u76ee\u6807\u51fd\u6570\uff1a\u7ebf\u6027\u51fd\u6570\uff0c\u53ef\u4ee5\u662f\u6700\u5927\u5316\u6216\u6700\u5c0f\u5316\u3002 \uff082\uff09\u7ea6\u675f\u6761\u4ef6\uff1a\u7ebf\u6027\u4e0d\u7b49\u5f0f\u6216\u7b49\u5f0f\u3002 \uff083\uff09\u53d8\u91cf\uff1a\u51b3\u7b56\u53d8\u91cf\uff0c\u4e00\u822c\u4e3a\u5b9e\u6570\u3002","title":"\u8981\u7d20"},{"location":"Algorithms/#_98","text":"","title":"\u51f8\u51fd\u6570\u3001\u51f8\u89c4\u5212"},{"location":"Algorithms/#_99","text":"\u5728\u5b9e\u9645\u5e94\u7528\u3001\u8bba\u6587\u5199\u4f5c\u3001\u6570\u5b66\u5efa\u6a21\u7ade\u8d5b\u4e2d\uff0c\u6211\u4eec\u901a\u5e38 \u4e0d\u624b\u7b97\u5355\u7eaf\u5f62\u6cd5 \uff0c\u800c\u662f\u501f\u52a9\u4ee5\u4e0b\u5de5\u5177\u5feb\u901f\u5efa\u6a21\u4e0e\u6c42\u89e3\uff1a \u5de5\u5177 \u7279\u70b9 Python\uff08PuLP / SciPy / CVXPY\uff09 \u5f3a\u5927\u7075\u6d3b\uff0c\u9002\u5408\u5efa\u6a21\u4e0e\u81ea\u52a8\u5316\u6c42\u89e3 Lingo / Gurobi / CPLEX \u4e13\u4e1a\u4f18\u5316\u8f6f\u4ef6\uff0c\u6c42\u89e3\u5927\u89c4\u6a21 LP \u6781\u5feb\uff0c\u5e38\u7528\u4e8e\u5b66\u672f\u7814\u7a76\u4e0e\u5de5\u4e1a\u4f18\u5316 SYMPHONY SYMPHONY is an open-source solver, callable library, and development framework for mixed-integer linear programs (MILPs) written in C with a number of unique features CBC Ubuntu\u5b89\u88c5Gurobi+CMake\u4f7f\u7528\u8be6\u7ec6\u6307\u5357 - \u7f16\u7a0b\u7231\u597d\u8005\u535a\u5ba2","title":"\u5de5\u5177"},{"location":"Algorithms/#_100","text":"\u95ee\u9898\u7c7b\u578b \u53d8\u91cf\u7c7b\u578b \u76ee\u6807\u51fd\u6570\u548c\u7ea6\u675f \u5e38\u7528\u7b97\u6cd5 \u590d\u6742\u5ea6 \u7ebf\u6027\u89c4\u5212\uff08LP\uff09 \u8fde\u7eed \u7ebf\u6027 \u5355\u7eaf\u5f62\u6cd5\u3001\u5185\u70b9\u6cd5 \u591a\u9879\u5f0f\u65f6\u95f4\uff08\u5185\u70b9\u6cd5\uff09 \u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08ILP\uff09 \u6574\u6570 \u7ebf\u6027 \u5206\u652f\u5b9a\u754c\u3001\u5272\u5e73\u9762\u3001\u5206\u652f\u5207\u5272 NP\u96be \u6df7\u5408\u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08MILP\uff09 \u6574\u6570\u548c\u8fde\u7eed \u7ebf\u6027 \u5206\u652f\u5b9a\u754c\u3001\u5272\u5e73\u9762\u3001\u5206\u652f\u5207\u5272 NP\u96be \u975e\u7ebf\u6027\u89c4\u5212\uff08NLP\uff09 \u901a\u5e38\u8fde\u7eed\uff08\u4e5f\u53ef\u6574\u6570\uff0c\u4f46\u66f4\u96be\uff09 \u975e\u7ebf\u6027 \u68af\u5ea6\u4e0b\u964d\u3001\u725b\u987f\u6cd5\u3001SQP\u7b49 \u4e00\u822cNP\u96be\uff0c\u51f8\u4f18\u5316\u4e3a\u591a\u9879\u5f0f\u65f6\u95f4","title":"\u5206\u7c7b"},{"location":"Algorithms/#lp_1","text":"\u7ebf\u6027\u89c4\u5212\uff08Linear Programming\uff0c\u7b80\u79f0LP\uff09\u662f\u4e00\u79cd\u6570\u5b66\u65b9\u6cd5\uff0c\u7528\u4e8e\u5728\u7ed9\u5b9a\u7684\u7ebf\u6027\u7ea6\u675f\u6761\u4ef6\u4e0b\uff0c\u6c42\u89e3\u7ebf\u6027\u76ee\u6807\u51fd\u6570\u7684\u6700\u5927\u503c\u6216\u6700\u5c0f\u503c\u3002","title":"\u4e00\u822c\u7ebf\u6027\u89c4\u5212\uff08LP\uff09"},{"location":"Algorithms/#_101","text":"","title":"\u65b9\u6cd5"},{"location":"Algorithms/#-","text":"","title":"- \u5355\u7eaf\u5f62\u6cd5"},{"location":"Algorithms/#ilp","text":"","title":"\u6574\u6570\u89c4\u5212\uff08ILP\uff09"},{"location":"Algorithms/#_102","text":"","title":"\u4e3e\u4f8b"},{"location":"Algorithms/#nlp","text":"\u5982\u679c \u76ee\u6807\u51fd\u6570\u6216\u7ea6\u675f\u6761\u4ef6\u4e2d\u5305\u542b\u975e\u7ebf\u6027\u51fd\u6570 \uff0c\u5c31\u79f0\u8fd9\u79cd\u89c4\u5212\u95ee\u9898\u4e3a\u975e\u7ebf\u6027\u89c4\u5212\u95ee \u9898 \u4e00\u822c\u8bf4\u6765\uff0c\u89e3\u975e\u7ebf\u6027\u89c4\u5212\u8981\u6bd4\u89e3\u7ebf\u6027\u89c4\u5212\u95ee\u9898\u56f0\u96be\u5f97\u591a\u3002\u800c\u4e14\uff0c\u4e5f\u4e0d\u8c61\u7ebf\u6027\u89c4\u5212\u6709 \u5355\u7eaf\u5f62\u6cd5 \u8fd9\u4e00\u901a\u7528\u65b9\u6cd5","title":"\u975e\u7ebf\u6027\u89c4\u5212(NLP)"},{"location":"Algorithms/#_103","text":"","title":"\u65b9\u6cd5"},{"location":"Algorithms/#_104","text":"\u6df1\u5165\u89e3\u6790\uff1a\u6570\u5b66\u5efa\u6a21-\u7ebf\u6027\u89c4\u5212(LP) - yfceshi - \u535a\u5ba2\u56ed","title":"\u53c2\u8003"},{"location":"Algorithms/#combinatorial-optimization","text":"\u7ec4\u5408\u4f18\u5316\u95ee\u9898(COP)","title":"Combinatorial Optimization"},{"location":"Algorithms/#_105","text":"","title":"\u7cbe\u786e\u65b9\u6cd5\u548c\u8fd1\u4f3c\u65b9\u6cd5"},{"location":"Algorithms/#_106","text":"TSP \u7ed9\u5b9a\u4e00\u7cfb\u5217\u57ce\u5e02\u548c\u6bcf\u5bf9\u57ce\u5e02\u4e4b\u95f4\u7684\u8ddd\u79bb\uff0c\u6c42\u89e3\u8bbf\u95ee\u6bcf\u5ea7\u57ce\u5e02\u4e00\u6b21\u5e76\u56de\u5230\u8d77\u59cb\u57ce\u5e02\u7684\u6700\u77ed\u56de\u8def VRP \u7ed9\u5b9a\u4e00\u7ec4\u5ba2\u6237\u70b9\u3001\u8f66\u8f86\u5bb9\u91cf\u3001\u8f66\u8f86\u6570\u91cf\u3001\u8d77\u59cb\u70b9\u548c\u7ec8\u70b9\uff0c\u76ee\u6807\u662f\u627e\u5230\u4f7f\u5f97\u6240\u6709\u5ba2\u6237\u70b9\u90fd\u88ab\u8bbf\u95ee\u4e00\u6b21\u7684\u6700\u77ed\u8def\u5f84\u65b9\u6848\u3002 MVC(\u6700\u5c0f\u9876\u70b9\u8986\u76d6\u95ee\u9898) MDS(\u6700\u5c0f\u652f\u914d\u96c6) MIS(\u6700\u5927\u72ec\u7acb\u96c6) \u80cc\u5305\u95ee\u9898","title":"\u5e38\u89c1\u76f8\u5173\u573a\u666f/\u95ee\u9898"},{"location":"Algorithms/#heuristic-algorithm","text":"","title":"Heuristic algorithm"},{"location":"Algorithms/#sa","text":"Simulated Annealing","title":"SA"},{"location":"Algorithms/#ga","text":"Genetic Algorithm","title":"GA"},{"location":"Algorithms/#ge","text":"Grammatical Evolution","title":"GE"},{"location":"Algorithms/#nndl","text":"","title":"\u57fa\u4e8eNN\u548cDL\u7684\u65b9\u6cd5"},{"location":"Algorithms/#_107","text":"","title":"\u5206\u7c7b"},{"location":"Algorithms/#_108","text":"","title":"\u7279\u70b9"},{"location":"Algorithms/#_109","text":"","title":"\u4f18\u70b9"},{"location":"Algorithms/#_110","text":"","title":"\u7f3a\u70b9"},{"location":"Algorithms/#_111","text":"","title":"\u7ecf\u5178\u6a21\u578b"},{"location":"Algorithms/#pointer-network","text":"PointerNet \u662f\u57fa\u4e8e Sequence to Sequence \u7684 Attention \u673a\u5236\u7684\u6539\u8fdb PointerNet \u5f15\u5165\u4e86\u4e00\u79cd \u65b0\u7684\u795e\u7ecf\u4f53\u7cfb\u7ed3\u6784 \u6765\u5b66\u4e60\u8f93\u51fa\u5e8f\u5217\u7684\u6761\u4ef6\u6982\u7387\uff0c\u5176\u4e2d\u5143\u7d20\u662f\u4e0e \u8f93\u5165\u5e8f\u5217\u4e2d\u7684\u4f4d\u7f6e \u76f8\u5bf9\u5e94\u7684 \u79bb\u6563\u6807\u8bb0","title":"Pointer Network"},{"location":"Algorithms/#_112","text":"\u4f5c\u8005\u53d1\u73b0\uff0c $ A^i_j $ \u7ecf\u8fc7softmax\u540e\uff0c\u4e5f\u53ef\u4ee5\u76f4\u63a5\u4f5c\u4e3a\u9488\u5bf9\u539f\u5e8f\u5217\u7684\u6307\u9488\u8fdb\u884c\u8bad\u7ec3\uff1b\u7b80\u5355\u7406\u89e3\u4e3a\uff0c\u539f\u6765\u7684 $ A^i_j $ \u4e3a\u539f\u5e8f\u5217\u6bcf\u4e00\u4f4d\u7684\u6ce8\u610f\u529b\uff0c\u90a3\u4e48\u65b0\u7684 $ A^i_j $ \u53ef\u4ee5\u4f5c\u4e3a\u539f\u5e8f\u5217\u6bcf\u4e00\u4f4d\u653e\u5728\u6b64\u5904\u7684\u6982\u7387\uff0c\u6700\u540e\u9009\u62e9\u6982\u7387\u6700\u5927\u7684\u76f4\u63a5\u8f93\u51fa\u3002 \u7f16\u7801\u5668\u548c\u89e3\u7801\u5668\u5747\u4e3a LSTM","title":"\u6a21\u578b"},{"location":"Algorithms/#_113","text":"","title":"\u8bad\u7ec3\u7684\u95ee\u9898"},{"location":"Algorithms/#_114","text":"","title":"\u5f3a\u5316\u5b66\u4e60\u8fdb\u884c\u8bad\u7ec3"},{"location":"Algorithms/#_115","text":"","title":"\u8d1d\u53f6\u65af\u4f18\u5316"},{"location":"Algorithms/#_116","text":"GPflow","title":"\u5de5\u5177"},{"location":"Algorithms/#_117","text":"","title":"\u542f\u53d1\u5f0f\u4f18\u5316\u7b97\u6cd5"},{"location":"Algorithms/#sa_1","text":"","title":"SA"},{"location":"Algorithms/#_118","text":"SA\u662f\u4e00\u79cd\u76f8\u5bf9\u800c\u8a00\u6bd4\u8f83\u597d\u5b9e\u73b0\u7684\u7b97\u6cd5\uff0c","title":"\u6982\u8ff0"},{"location":"Algorithms/#_119","text":"\u56e0\u4e3a\u9700\u8981\u8f83\u9ad8\u7684\u521d\u59cb\u6e29\u5ea6\u4ee5\u53ca\u8f83\u4f4e\u7684\u964d\u706b\u901f\u7387\u548c\u7ec8\u6b62\u6e29\u5ea6\uff0c\u56e0\u6b64\u76ee\u6807\u51fd\u6570\u8c03\u7528\u6b21\u6570\u8f83\u591a\uff0c \u4e0d\u9002\u7528\u4e8e\u76ee\u6807\u51fd\u6570\u8bc4\u4f30\u65f6\u95f4\u8fc7\u957f\u7684\u6a21\u578b","title":"\u5e94\u7528\u573a\u666f"},{"location":"Algorithms/#ref_1","text":"\u6a21\u62df\u9000\u706b\u7b97\u6cd5\u6c42\u89e3\u7ec4\u5408\u4f18\u5316\uff08\u9644\u4ee3\u7801\u8be6\u89e3\uff09 - \u77e5\u4e4e","title":"ref"},{"location":"Algorithms/#ga_1","text":"","title":"GA"},{"location":"Algorithms/#de","text":"\u5dee\u5206\u8fdb\u5316\u7b97\u6cd5\u548c \u9057\u4f20\u7b97\u6cd5 \u5f88\u76f8\u4f3c\uff0c\u4e5f\u662f\u4e00\u79cd\u57fa\u4e8e\u7fa4\u4f53\u667a\u80fd\u7406\u8bba\u7684\u4f18\u5316\u7b97\u6cd5\uff0c\u901a\u8fc7\u7fa4\u4f53\u5185\u4e2a\u4f53\u95f4\u7684\u5408\u4f5c\u4e0e\u7ade\u4e89\u800c\u4ea7\u751f\u7684\u5168\u5c40\u641c\u7d22\u7b56\u7565\uff0c\u91c7\u7528\u5b9e\u6570\u7f16\u7801\u3001\u57fa\u4e8e\u5dee\u5206\u7684\u7b80\u5355\u53d8\u5f02\u64cd\u4f5c\u548c\u201c\u4e00\u5bf9\u4e00\u201d\u7684\u7ade\u4e89\u751f\u5b58\u7b56\u7565\uff0c\u964d\u4f4e\u4e86\u8fdb\u5316\u8ba1\u7b97\u64cd\u4f5c\u7684\u590d\u6742\u6027\u3002 \u5dee\u5206\u8fdb\u5316\u7b97\u6cd5 \u5177\u6709\u8bb0\u5fc6\u80fd\u529b\u4f7f\u5176\u53ef\u4ee5\u52a8\u6001\u8ddf\u8e2a\u5f53\u524d\u7684\u641c\u7d22\u60c5\u51b5\uff0c\u4ee5\u8c03\u6574\u5176\u641c\u7d22\u7b56\u7565\uff0c\u5177\u6709\u8f83\u5f3a\u7684\u5168\u5c40\u6536\u655b\u80fd\u529b\u548c\u7a33\u5065\u6027\uff0c\u4e14\u4e0d\u9700\u8981\u501f\u52a9\u95ee\u9898\u7684\u7279\u5f81\u4fe1\u606f\uff0c\u9002\u7528\u4e8e\u6c42\u89e3\u4e00\u4e9b\u5229\u7528\u5e38\u89c4\u7684\u6570\u5b66\u89c4\u5212\u65b9\u6cd5\u5f88\u96be\u6c42\u89e3\uff0c\u751a\u81f3\u65e0\u6cd5\u6c42\u89e3\u7684\u590d\u6742\u4f18\u5316\u95ee\u9898","title":"DE"},{"location":"Algorithms/#pso","text":"","title":"PSO"},{"location":"Algorithms/#ref_2","text":"\u5e38\u7528\u4f18\u5316\u7b97\u6cd5(\u6a21\u62df\u9000\u706b\u3001\u9057\u4f20\u7b97\u6cd5\u3001\u7c92\u5b50\u7fa4\u7b97\u6cd5\uff09\u53ca\u5176Python\u5b9e\u73b0","title":"ref"},{"location":"Algorithms/#_120","text":"","title":"\u4f18\u5316\u7406\u8bba"},{"location":"Algorithms/#other","text":"","title":"other"},{"location":"Algorithms/#sequence-pairs","text":"Sequence Pair (SP) is a floorplan representation by a pair of module-name sequences: positive locus, and negative locus. It does not gaurantee the floorplan to be compacted. Yet, it has a P*-admissible solution space.","title":"sequence pairs"},{"location":"Algorithms/#_121","text":"PD PA2 Report - HackMD","title":"\u53c2\u8003"},{"location":"EDA4PR-Analog/","text":"EDA4PR-Analog \u00b6 \u6982\u8ff0 \u00b6 \u80cc\u666f \u00b6 Implementing analog circuit layout is a heavily manual, timeconsuming, and error-prone task. analog ICs flow faces challenges regarding low design efficiency and slow development speed [AIPlacer: 1] \u548c\u6570\u5b57\u5728\u5e03\u5c40\u7684\u533a\u522b \u00b6 Digital designers have to deal with a large number of rectangular devices, but all the devices share the same height and are placed in rows rather than freely, which resembles 1D Bin Packing Problem (Munienand Ezugwu, 2021). On the other hand, Analog and Mixed-Signal (AMS) ICs usually contain fewer devices, which may have different sizes and voltage levels and can be freely placed on the canvas. Hence, routability is generally not a critical issue for analog circuit layouts. Unlike digital ICs, analog ICs contain a large number of design constraints and intricate performance metrics to meet, which requires a steep learning curve for designers with a wealth of specialized skills. performance-driven placement optimization \u00b6 AIPlacer: \u6307\u6807 \u00b6 area wirelength HPWL RWL symmetry parasitics power via thermal effects \u96be\u70b9 \u00b6 the impact of layout on analog circuit performance can be very large due to significant RC (Resistance and Capacitance) parasitic generated in layout the layout effect on performance is often very complex and thus difficult to be quickly and accurately estimated. analog circuit performance has much larger variety than digital circuits, and different performance metrics are used for different types of analog circuits. Unlike its counterpart in the digital domain, AMS circuits are sensitive to layout parasitics and coupling while lacking a practical approach to model the performance from layouts [21] Unlike typical digital designs, AMS circuits are sensitive to small perturbation and distortion on the signal and raise more considerable challenges on the layouts. \u4f01\u4e1a\u65b9\u9762\uff1a\u7528\u6237\u4e0d\u4e00\u5b9a\u6709 GPU flow auto \u7684\u7f3a\u70b9\uff1a 1) Analog circuit topologies are rapidly evolving with new design practices. A fully automated flow is not flexible enough to satisfy the versatile customization demands. 2) Analog layout drawing is designer-specific. That is, two designers can have quite different ways to layout the same circuit according to their own experience and taste, which is hard to be implemented in a fully automated flow. 3) Layouts generated by a fully automated flow may not align with designers\u2019 intuition, like the example in Figure 1, leading to performance degradation or difficulties in postsilicon debugging after tape-out. ![image-20251015091642612](assets/image-20251015091642612.png) \u7ea6\u675f\u7c7b\u578b \u00b6 [DATE22]: symmetry [5], common-centroid [6], regularity [7], proximity [8], pre-placed [9], fixed-boundary [10], and mimimum/maximum separation [11]. Performance-related constraints such as monotonic current flows [12] have also been studied. overlap \u00b6 symmetry \u00b6 \u5bf9\u79f0\u6027\u7ea6\u675f\u662f\u6a21\u62df\u7248\u56fe\u7efc\u5408\u8fc7\u7a0b\u4e2d\u5e94\u7528\u6700\u5e7f\u6cdb\u4e14\u81f3\u5173\u91cd\u8981\u7684\u7ea6\u675f\u4e4b\u4e00\u3002\u6a21\u62df\u8bbe\u8ba1\u7ecf\u5e38\u91c7\u7528\u5dee\u5206\u62d3\u6251\u7ed3\u6784\u6765\u6291\u5236\u5171\u6a21\u566a\u58f0\u5e76\u589e\u5f3a\u7535\u8def\u7684\u9c81\u68d2\u6027\u3002\u8fd9\u4e9b\u62d3\u6251\u7ed3\u6784\u4e2d\u5668\u4ef6\u7684\u5931\u914d\u4f1a\u663e\u8457\u964d\u4f4e\u7535\u8def\u6027\u80fd\u3002 \u5728\u7248\u56fe\u8bbe\u8ba1\u4e2d\uff0c\u9700\u8981\u5bf9\u8fd9\u4e9b\u5668\u4ef6\u8fdb\u884c\u5bf9\u79f0\u7684\u653e\u7f6e\u548c\u5e03\u7ebf\uff0c\u4ee5\u786e\u4fdd\u5339\u914d\u6027\u3002 Symmetry constraints are one of the most essential and widely adopted constraints applied during analog layout synthesis. Analog designs frequently use differential topologies to reject common-mode noise and enhance circuit robustness and performance [18]. Mismatch of sensitive devices in the layouts often cause performance degradation to offset and commonmode rejection ratio (CMRR) [19]. Thus correctly identifying symmetry constraints between sensitive devices are crucial for ensuring the quality of placement and routing Symmetry constraints are one of the most essential and widely adopted constraints applied during analog layout synthesis hierarchical symmetry constraints \u00b6 alignment \u00b6 common-centroid \u00b6 [ICCAD20:19, 33, 38] topo \u00b6 length \u00b6 current/signal-flow \u00b6 [ICCAD20] Current flow constraint requires that the path or direction of current flows must align with the circuit\u2019s design. Adhering to current flow constraints mitigates issues such as voltage drops, noise, electromagnetic interference, and localized overheating. regularity \u00b6 [ICCAD20: 7, 26, 39] proximity \u00b6 various minimum distances between devices [ICCAD20:6, 18, 25, 33\u201335, 41] thermal effects \u00b6 [ICCAD20:19, 20] area \u00b6 \u7248\u56fe\u57fa\u672c\u77e5\u8bc6 \u00b6 MOS \u00b6 finger & multiple&fin \u00b6 finger \u5c31\u662f\u505a\u6210==\u53c9\u6307==\u5f62\u72b6\u7684\u5355\u4e2a\u6676\u4f53\u7ba1 , mulitiplier \u662f\u591a\u4e2a\u5e76\u5217\u7684\u6676\u4f53\u7ba1 finger \u662f\u6307\u5c06\u4e00\u4e2aMOS\u7ba1\u7684 \u6c9f\u9053\u5206\u5272 \u6210\u591a\u4e2a \u5e76\u8054 \u7684\u90e8\u5206\uff0c\u6bcf\u4e2a\u90e8\u5206\u79f0\u4e3a\u4e00\u4e2afinger\u3002\u6bd4\u5982\uff0c\u5982\u679c\u4e00\u4e2aMOS\u7ba1\u7684\u5bbd\u5ea6\u592a\u5927\uff0c\u76f4\u63a5\u753b\u6210\u4e00\u4e2a\u5bbd\u6c9f\u9053\u53ef\u80fd\u4e0d\u7b26\u5408\u8bbe\u8ba1\u89c4\u5219\uff0c\u6216\u8005\u5bfc\u81f4\u7248\u56fe\u4e0d\u5747\u5300\u3002\u8fd9\u65f6\u5019\uff0c\u628a\u5b83\u5206\u6210\u591a\u4e2afinger\uff0c\u6bcf\u4e2afinger\u7684\u5bbd\u5ea6\u8f83\u5c0f\uff0c\u7136\u540e\u5e76\u8054\u8d77\u6765\uff0c\u603b\u5bbd\u5ea6\u5c31\u662f\u5404\u4e2afinger\u7684\u5bbd\u5ea6\u4e4b\u548c\u3002MOS\u7ba1\u7684\u6f0f\u7aef==\u7ed3\u7535\u5bb9\u548c\u6805\u7535\u963b\u5747\u4f1a\u51cf\u5c0f== multiplier \u662f\u6307\u5668\u4ef6\u88ab\u590d\u5236\u7684\u6b21\u6570\u3002\u6bd4\u5982\uff0c\u8bbe\u7f6emultiplier\u4e3a4\uff0c\u76f8\u5f53\u4e8e\u628a\u8fd9\u4e2aMOS\u7ba1 \u590d\u5236 4\u4e2a\uff0c \u5e76\u8054==\u5728\u4e00\u8d77\u3002\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c==\u6bcf\u4e2aMOS\u7ba1\u90fd\u662f\u72ec\u7acb\u7684\uff0c\u5b83\u4eec\u7684\u6e90\u3001\u6f0f\u3001\u6805\u90fd\u5206\u522b\u8fde\u63a5\u5728\u4e00\u8d77 \u3002\u8fd9\u6837==\u603b\u5bbd\u5ea6\u662f\u5355\u4e2aMOS\u5bbd\u5ea6\u76844\u500d==\uff0c\u7535\u6d41\u80fd\u529b\u4e5f\u53d8\u6210\u56db\u500d\u3002 \u4e00\u822c\u6765\u8bf4\uff0cfingers\u6570\u53d6\u5076\u6570\u4f1a\u597d\u4e00\u4e9b fin LDE\u6548\u5e94 \u00b6 layout-dependent effects layout dependent effect can affect device threshold voltage V_th , mobility and circuit performance (LDE) \u7248\u56fe\u57fa\u7840\u77e5\u8bc6 - \u5c0f\u5c0f\u6842\u82b1\u7cd5 - \u535a\u5ba2\u56ed LOD(Length of Diffusion) STI \u5e94\u529b\u5f15\u8d77\u7684 LOD \u6548\u5e94\u7684\u5f71\u54cd \u544a\u522b\u5931\u914d\uff01\u5b9e\u7528\u7684\u7248\u56fe\u5339\u914d\u6280\u5de7 \u2460\uff08\u9644\u4eff\u771f\u9a8c\u8bc1\u8bf4\u660e\uff09 - \u77e5\u4e4e \u4e0d\u8981\u76f2\u76ee\u5957\u7528 \u201c\u5339\u914d\u5c31\u662f ABBA\u201d \u7684\u7ecf\u9a8c\uff0cABBA \u80fd\u62b5\u6d88\u5168\u5c40\u68af\u5ea6\uff0c\u5374\u65e0\u6cd5\u6d88\u9664\u5c40\u90e8 STI \u5e94\u529b\u5dee\u5f02\u3002 WPE(Well Proximity Effect) OSE(OD Space Effect) PSE(Poly Space Effect) MBE(Metal Boundary Effect\uff09 PCE(Poly Cut Effect) LOD \u00b6 \u5b9e\u4f8b \u00b6 \u544a\u522b\u5931\u914d\uff01\u5b9e\u7528\u7684\u7248\u56fe\u5339\u914d\u6280\u5de7 \u2460\uff08\u9644\u4eff\u771f\u9a8c\u8bc1\u8bf4\u660e\uff09 - \u77e5\u4e4e WPE \u00b6 \u4e3a\u4e86\u51cf\u5c11\u95e9\u9501\u6548\u5e94\uff08latchup\uff09\uff0c\u5236\u9020\u8fc7\u7a0b\u4e2d\u4f1a\u4f7f\u7528\u9ad8\u80fd\u79bb\u5b50\u6ce8\u5165\u6765\u521b\u5efa\u6df1\u5012\u7f6e\u9631\u5256\u9762\uff08deep retrograde well profile\uff09\uff0c\u6539\u53d8\u4e86\u9631\u533a\u7684\u63ba\u6742\u5256\u9762\uff0c \u5728\u5148\u8fdb\u6280\u672f\u8282\u70b9\uff08\u5982\u7eb3\u7c73\u7ea7CMOS\uff09\uff0cLDEs\u4f1a\u5bfc\u81f4\u6676\u4f53\u7ba1\u6027\u80fd\u53c2\u6570\uff08\u5982\u9608\u503c\u7535\u538b\u3001\u8fc1\u79fb\u7387\uff09\u53d1\u751f\u53d8\u5316 \u5f71\u54cd\uff1a\u6539\u53d8 Vth of a device based on its distance from the well edge The WPE induced mismatch can be minimized by keeping well edges far from devices or by maintaining equal well spacing for the devices to be matched OSE \u00b6 \u6805\u6781\u4e4b\u95f4\u7684\u95f4\u8ddd\u53d8\u5316\u4f1a\u5f71\u54cd\u591a\u6676\u7845\u6805\u5468\u56f4\u5e94\u529b\u6750\u6599\uff08\u5982\u6c2e\u5316\u7845\uff09\u7684\u4f53\u79ef\uff0c\u4ece\u800c\u8c03\u5236\u5e94\u529b\u5e76\u6539\u53d8Vth\u3002 variations \u00b6 \u5b66\u672f\u89e3\u91ca\uff1a --cite--> Common-Centroid Layouts for Analog Circuits: Advantages and Limitations --cite--> Constructive Place-and-Route for FinFET-Based Transistor Arrays in Analog Circuits Under Nonlinear Gradients random variations \u00b6 Analog circuit performance can degrade due to random and spatial variations can be mitigated using larger-sized devices [2] [3] However, larger device may have more spatial variations as the distance between the devices increases [3]. --cit-->, Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations However, increasing the size may cause the devices to become more sensitive to process gradients [2]. random dopant fluctuations (RDF) spatial variations \u00b6 use common-centroid, which effectively reduces linear variations or first-order effect Several factors, including process variations , thermal distribution or uneven mechanical stress from other circuit layers, can contribute to spatial variations The spatial variations can be modeled by Taylor series, where the lower order terms have greater impacts on the mismatch among devices [3] [4] [5] [6] However, for high performance systems, layout must be optimized considering nonlinear or higher order effects [3] [4] [5] [6] [10] [11] Spatial variations have linear and nonlinear components Gradient-Based Variations \u00b6 \u7535\u8fc1\u79fb\uff08EM\uff09 \u00b6 \u7535\u8fc1\u79fb\u53ef\u4ee5\u88ab\u5f62\u8c61\u5730\u7406\u89e3\u4e3a\u91d1\u5c5e\u5bfc\u7ebf\u4e2d\u7684\u201c\u52a8\u8109\u786c\u5316\u201d\u3002\u5f53\u5927\u91cf\u7535\u5b50\uff08\u7535\u6d41\uff09\u957f\u65f6\u95f4\u6301\u7eed\u5730\u6d41\u8fc7\u4e00\u6839\u7ec6\u5c0f\u7684\u91d1\u5c5e\u5bfc\u7ebf\u65f6\uff0c\u4f1a\u50cf\u6c34\u6d41\u51b2\u51fb\u6cb3\u5e8a\u4e00\u6837\uff0c\u5bf9\u5bfc\u7ebf\u539f\u5b50\u4ea7\u751f\u4e00\u4e2a\u6301\u7eed\u7684\u63a8\u529b\uff08\u7535\u5b50\u98ce\uff09 \u5f71\u54cd\uff1a \u77ed\u671f \uff1a\u91d1\u5c5e\u539f\u5b50\u88ab\u201c\u5439\u8d70\u201d\uff0c\u5bfc\u81f4\u5bfc\u7ebf\u5c40\u90e8\u53d8\u8584\uff0c\u7535\u963b\u9010\u6e10\u589e\u5927\u3002 \u957f\u671f \uff1a\u6700\u7ec8\u4f1a\u5728\u9ad8\u7535\u6d41\u5bc6\u5ea6\u5904\u5f62\u6210 \u5f00\u8def \uff08\u5bfc\u7ebf\u65ad\u88c2\uff09\uff0c\u7535\u8def\u529f\u80fd\u5b8c\u5168\u5931\u6548\u3002 \u5de5\u827a\u6f14\u8fdb\u4e0b\u7684\u6076\u5316 \uff1a\u5728\u65e7\u5de5\u827a\u4e2d\uff0c\u8fd9\u4e2a\u95ee\u9898\u4e3b\u8981\u53d1\u751f\u5728\u8f83\u7c97\u7684\u4e0a\u5c42\u91d1\u5c5e\u3002\u4f46\u5728\u7eb3\u7c73\u7ea7\u5de5\u827a\u4e2d\uff0c\u6700\u5e95\u5c42\u7684\u91d1\u5c5e\u5bfc\u7ebf\u53d8\u5f97\u6781\u7ec6\uff0c\u7535\u6d41\u5bc6\u5ea6\u6025\u5267\u5347\u9ad8\uff0c\u4f7f\u5f97 \u7535\u8fc1\u79fb\u6210\u4e3a\u6240\u6709\u91d1\u5c5e\u5c42\u90fd\u5fc5\u987b\u4e25\u8083\u5bf9\u5f85\u7684\u53ef\u9760\u6027\u5934\u53f7\u6740\u624b \uff0c\u5c24\u5176\u662f\u5728\u5145\u6ee1\u5927\u76f4\u6d41\u7535\u6d41\u7684\u6a21\u62df\u7535\u8def\u548c\u7535\u6e90\u7f51\u7edc\u4e2d\u3002 \u5bf9\u5177\u4f53\u7535\u8def\u7684\u7834\u574f\u6027\u5f71\u54cd \uff1a \u7535\u6d41\u955c \uff1a\u8fde\u63a5\u5339\u914d\u6676\u4f53\u7ba1\u7684\u91d1\u5c5e\u7ebf\u4e0a\u7684\u5bc4\u751f\u7535\u963b\uff0c\u4f1a\u5bfc\u81f4\u5b83\u4eec\u7684\u6e90\u6781\u7535\u538b\u51fa\u73b0\u5fae\u5c0f\u5dee\u5f02\u3002\u8fd9\u4f1a\u76f4\u63a5\u7834\u574f\u7cbe\u786e\u7684 \u7535\u6d41\u6bd4\u4f8b\u5173\u7cfb \uff0c\u4f7f\u7535\u8def\u5931\u53bb\u529f\u80fd\u3002 \u5dee\u5206\u5bf9/OTA \uff1a\u5bc4\u751f\u7535\u963b\u4f1a\u964d\u4f4e\u7535\u8def\u7684 \u8de8\u5bfc\uff08Gm\uff09 \uff0c\u8fd9\u662f\u6a21\u62df\u7535\u8def\u7684\u6838\u5fc3\u6027\u80fd\u6307\u6807\uff0c\u76f4\u63a5\u5bfc\u81f4\u653e\u5927\u5668\u589e\u76ca\u3001\u5e26\u5bbd\u7b49\u5173\u952e\u6027\u80fd\u7684\u52a3\u5316\u3002 can be reduced by identifying sensitive wires and using multiple parallel connections between nodes, \u53c2\u8003 \u00b6 \u96c6\u6210\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u6280\u672f\u66f4\u65b0\u7248_\u54d4\u54e9\u54d4\u54e9_bilibili \u7248\u56fe\u77e5\u8bc6\u5927\u603b\u7ed3_\u9646\u6653\u6b22.pdf Finger\u5bf9MOS\u7ba1\u7684\u5f71\u54cd\u4ee5\u53cafinger\u4e0eMultiple\u7684\u533a\u522b\uff08\u6d45\u663e\u7406\u89e3\uff09 - \u77e5\u4e4e fingers\u548cmultiplier_inv\u7535\u8def\u4e2dmultiplier\u8ddffingers\u7684\u533a\u522b-CSDN\u535a\u5ba2 \u7248\u56fe\u7ed8\u5236\u65b9\u6cd5 \u00b6 placement \u00b6 clustered \u00b6 Interdigitating \u00b6 U may assume that interdigitization is a special case of a common centroid but with only one row \u76f8\u6bd4cc,\u5728==\u9762\u79ef\u6548\u7387\u548c\u5c40\u90e8\u70ed\u7ba1\u7406==\u4e0a\u66f4\u597d\uff0c\u4f46\u53ef\u80fd\u5f15\u5165\u989d\u5916\u5bc4\u751f\u7535\u5bb9\u3002 Interdigitated\u9002\u5408==\u9762\u79ef\u53d7\u9650\u6216\u9ad8\u9891\u573a\u666f== In transistor matching if the total length of the mirror exceeds 80um or 100um , try to use common centroid for better matching virtuoso\u7684\u64cd\u4f5chttps://youtu.be/hy_APHz8XwQ?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7 \u539f\u7406\uff1a [!WARNING] \u8c8c\u4f3cfinger\u5fc5\u987b\u662f\u53cc\u6570\u3002\u4e3a\u4e86\u6e90\u6f0f\u5171\u7528\uff1f in interdigitised pattern all the transistors are in interleaved pattern like suppose there are two transistors with 2 fingers each Interdigitation Patterns \u00b6 Common Centroid \u00b6 Common Centroid is more advanced matching technique, suitable for more complex analog structures, such as differential pairs , BJT arrays in Bandgaps, R/C DAC array etc. \u76f8\u6bd4idg\u5728\u964d\u4f4e\u504f\u79fb\u7535\u538b\u548c\u6539\u5584\u7ebf\u6027\u5ea6\u65b9\u9762\u66f4\u4f18\uff0c\u4f46\u9700\u8981\u66f4\u5927\u9762\u79ef\u548c\u66f4\u590d\u6742\u8def\u7531\u3002 Common-Centroid\u9002\u5408\u9ad8\u7cbe\u5ea6\u5e94\u7528\uff08\u5982\u4f4e\u504f\u79fb\u8981\u6c42\uff09 \u201c\u5171\u8d28\u5fc3\u5e03\u5c40\u7684\u7f3a\u70b9\u662f\u663e\u800c\u6613\u89c1\u7684\u3002\u8fd9\u5c31\u9700\u8981==\u4ea4\u53c9\u8fde\u63a5\u5668\u4ef6==\uff0c\u589e\u52a0\u4e86\u5339\u914d\u5668\u4ef6\u4e4b\u95f4\u7684==\u5206\u79bb==(area\u2b06\ufe0f)\uff0c\u5e76\u4e14\u5728\u7ebf\u6027\u5de5\u827a\u68af\u5ea6\u4e0d\u662f\u4e3b\u8981\u9650\u5236\u7684\u60c5\u51b5\u4e0b\u53ef\u80fd\u4f1a\u4f7f\u5339\u914d\u6076\u5316\u3002\u201d \u5728\u5339\u914dvs\u533a\u57df\u7684\u60c5\u51b5\u4e0b\uff0c\u8d62\u5bb6\u80af\u5b9a\u662f\u5339\u914d\u3002\u56e0\u6b64\uff0c\u5f53\u91c7\u7528cc\u6cd5\u65f6\uff0c\u9762\u79ef\u662f\u6700\u4e0d\u91cd\u8981\u7684\u3002\u5982\u679c\u6676\u4f53\u7ba1\u6ca1\u6709\u6b63\u786e\u5339\u914d\uff0c\u90a3\u4e48\u6574\u4e2a\u7535\u8def\u5c31\u4f1a\u88ab\u641e\u7838\u3002\u6240\u4ee5cc\u662f\u4e00\u4e2a\u798f\u97f3\u3002\u4e0d\u53ef\u80fd\u603b\u662f\u7528cc\uff0c\u4f46\u53ea\u8981\u6709\u53ef\u80fd\uff0c\u6700\u597d\u7684\u529e\u6cd5\u5c31\u662f\u7528\u5b83\u3002 Common Centroid & Interdigitization | Forum for Electronics common centroid layout provides better matching as in this method gradients are canceled in both X and Y direction . Interdigitized method provides gradient cancellation in one direction only . virtuoso\u7684\u64cd\u4f5chttps://youtu.be/mca7NKcTlhU?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7 Commoncentroid (CC) is a special layout technique which has been shown to be beneficial in reducing first-order variations [6] [7] [8] [9] Common-centroid (CC) layouts are widely used in analog design to make circuits resilient to variations by matching device characteristics. However, CC layout may involve increased routing complexity and higher parasitics than other alternative layout schemes. Commoncentroid (CC) layouts have been shown to be better than other alternatives such as clustered and interdigitated patterns for mitigating process-induced linear variations [3] and are widely used to match circuit elements [2], [4], [5], [6], [7]. square-like pattern offers the best matching performance [14] [11] --cite--> \u5e76\u6ca1\u6709\u8bf4\u65b9\u5f62\u4f1a\u5e26\u6765\u66f4\u597d\u7684\u6027\u80fd One of the fundamental rules for CC layouts underscores the importance of achieving the maximum degree of dispersion [1] It is important to note that CC layouts are generally not preferred for high-frequency applications due to high parasitic effects . \u5668\u4ef6\u5339\u914d\u5f97\u8d8a\u597d\uff0c\u8fde\u7ebf\u5f80\u5f80\u8d8a\u590d\u6742 \u539f\u7406\uff1a \u5b66\u672f\u89e3\u91cafirst-order process gradient --cite--> DATE21-Common-Centroid Layouts for Analog Circuits: Advantages and Limitations 2\u5668\u4ef6\u793a\u4f8b \u00b6 3\u5668\u4ef6\u793a\u4f8b \u00b6 4\u5668\u4ef6\u793a\u4f8b \u00b6 cc\u548cidg\u53ef\u4ee5\u6df7\u5408 \u00b6 [!WARNING] \u611f\u89c9\u5177\u4f53\u90a3\u79cd\u6548\u679c\u597d\u5f88\u96be\u8bf4 \u4e0d\u76f8\u7b49/\u4e0d\u89c4\u5219\u7684\u6570\u91cf \u00b6 CC Patterns \u00b6 \u7535\u963b\u7535\u5bb9\u6839\u5668\u4ef6\u6cd5(Root Device Method) \u00b6 Dummy\u865a\u62df\u5668\u4ef6 \u00b6 \u8003\u8651\u6e90\u6f0f\u5171\u7528 \u00b6 A layout that does not share diffusion region can lead to worse routing length and may degrade spatial variations due to increased layout area. Diffusion sharing is a widely used concept in analog applications [19] . Sharing diffusion region not only reduces layout area and routing cost but also minimizes spatial variation [21]. However, fully sharing diffusion region without using dummies is not always possible in a CC type layout minimizing only the dummy count leads to inferior results --cite--> Multiobjective Optimization for Common-Centroid Placement of Analog Transistors \u4e00\u4e2a\u5f88\u597d\u7684\u56fe\u8868\u793a\uff1a m\u548cnf\u7528\u6237\u5b9a\u4e0b\u4e86\uff0c\u6211\u4eec\u5e94\u8be5\u6539\u4e0d\u4e86\u3002\u8fd9\u4e5f\u7ea6\u675f\u4e86\u7b97\u6cd5\u7684\u901a\u7528\u6027\u3002 \u53c2\u8003 \u00b6 \u6a21\u62df\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u4e2d\u7684\u5339\u914d\u827a\u672f Matching patterns - AnalogHub Matching Technique in Analog Layout - Siliconvlsi CMOS Inverter Layout (Cadence Layout XL) Matching Technique in Analog Layout - Siliconvlsi Analog Layout Guide \u2013 Nextra people.engr.tamu.edu/spalermo/ecen474/Lab2.pdf Thanks to hejing0901@primarius-tech.com routing \u00b6 Route signals symmetrically to reduce IR drops and parasitic mismatches on either branch. \u8fc7\u5b54 \u00b6 \u7eb3\u7c73\u7ea7\u6280\u672f\u4e2d\u7684\u901a\u5b54\u7535\u963b\u540c\u6837\u663e\u8457\uff0c\u4e14\u8f83\u4f4e\u91d1\u5c5e\u5c42\u5bf9\u5355\u5411\u5e03\u7ebf\u7684\u8981\u6c42\u4f7f\u5f97CC\u5e03\u5c40\u5fc5\u987b\u91c7\u7528\u901a\u5b54\u6570\u91cf\u8f83\u5c11\u7684\u5e03\u7ebf\u65b9\u6848\u3002--cite-->[Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits] \u9ad8\u9891\u4fe1\u53f7\u7ebf \u00b6 \u9ad8\u9891\u4fe1\u53f7\u7ebf\u8d70\u7ebf\u91c7\u7528\u9ad8\u5c42\u91d1\u5c5e\u8d70\u7ebf\uff0c\u9ad8\u5c42\u91d1\u5c5e\u539a\u5ea6\u5927\uff0c\u5bc4\u751f\u7535\u963b\u5c0f\uff0c\u5bc4\u751f\u7535\u5bb9\u4e5f\u5c0f\uff1b\u9ad8\u9891\u4fe1\u53f7\u7ebf\u5c3d\u91cf\u8d70\u76f4\u7ebf\uff1b\u907f\u514d\u5e73\u884c\u8d70\u7ebf\uff0c\u91c7\u7528\u4e0d\u540c\u5c42\u91d1\u5c5e\u8d70\u7ebf\uff0c\u6216\u8005\u52a0\u5927\u540c\u5c42\u91d1\u5c5e\u8d70\u7ebf\u7684\u95f4\u8ddd\u4ee5\u51cf\u5c0f\u8026\u5408\u548c\u4e32\u6270 All the critical signals should be shielded with gnd or clean reference signal For high speed signals, the shield line shouldn\u2019t be put closer to the signal toavoid loading \u5173\u952e\u4fe1\u53f7 \u00b6 \u5173\u952e\u4fe1\u53f7\u8981\u79bbPAD\u8db3\u591f\u8fd1\uff0c\u4ee5\u51cf\u5c0f\u8d70\u7ebf\u5bc4\u751f\u7535\u5bb9\uff0c\u76f4\u6d41\u4fe1\u53f7\u7684PAD\u7531\u4e8e\u8003\u8651\u5230\u6f0f\u538b\u964d\u7684\u95ee\u9898\uff0c\u8d70\u7ebf\u8d8a\u5bbd\uff0c\u6709\u5229\u4e8e\u51cf\u5c0f\u538b\u964d\u3002 Use proper spacing between two signal \u7535\u8fc1\u79fb \u00b6 Tiling? \u00b6 Antenna Effect \u00b6 Latchup \u00b6 Power \u00b6 IR drop \u00b6 IR drop CANNOT BE IGNORED in modern nodes, particularly when wide metal lines are not used for power/ground or high-current paths. Always consider adding more metal width and multiple vias to keep IR drops minimal and symmetrical. \u53c2\u8003 \u00b6 eet.bme.hu/~bognar/rfic/Layout02.pdf ee.iitm.ac.in/vlsi/_media/courses/ee5325_2019/ee5325_lecture48_6nov2019.pdf \u51cf\u5c0f\u5931\u914d\u65b9\u6cd5\u603b\u7ed3 \u00b6 overview \u00b6 Place transistor segments in the areas of low-stress gradients. Place transistors in close proximity . Keep the layout of the transistors as compact as possible Orient transistors in the same direction. Whenever possible use Common centroid layouts. Place transistors well away from the power devices. For current matching keep the overdrive voltage large. For voltage, matching keeps overdrive voltage smaller. \u589e\u52a0\u5c3a\u5bf8 \u00b6 --cite--> TCAD17 \u8fdc\u79bb\u566a\u58f0\uff08\u76f8\u540c\u8ddd\u79bb\uff09 \u00b6 dummy \u00b6 [!CAUTION] \u4e0d\u8fc7\u8c8c\u4f3c\u6b63\u5e38\u90fd\u53ea\u662f\u5728\u4e24\u8fb9\u653edummy\uff0c\u53ef\u80fd\u4e25\u683c\u7684\u624d\u9700\u8981\uff1f [!WARNING] \u5de5\u827a\u8d8a\u5148\u8fdb\u8d8a\u8981\u4e8c\u7ef4\u7684dummy CC\u8003\u8651\u4e8c\u9636\u6548\u5e94 \u00b6 --cite--> TCAD17 other \u00b6 \u4e3a\u4e86\u9632\u6b62 \u95e9\u9501\u6548\u5e94 \uff0c\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u7684\u89d2\u5ea6\uff0cNMOS\u548cPMOS\u9644\u8fd1\u8bbe\u7f6e\u5c3d\u53ef\u80fd\u591a\u7684\u63a5\u89e6\u5b54\u4ee5\u51cf\u5c0f\u5bc4\u751f\u7535\u963b\uff0c\u6216\u8005\u6dfb\u52a0\u4fdd\u62a4\u73af\uff1b \u8981\u6ce8\u610f \u5929\u7ebf\u6548\u5e94 \u548c \u7535\u8fc1\u79fb \uff0c\u957f\u7684\u91d1\u5c5e\u8981\u4e0d\u65ad\u8fdb\u884c\u8df3\u7ebf\u6765\u51cf\u5f31\u5929\u7ebf\u6548\u5e94\uff0c\u5728\u5927\u7535\u6d41\u7684\u8d70\u7ebf\u4e0a\uff0c\u91d1\u5c5e\u7ebf\u5bbd\u8981\u8db3\u591f\u5927\uff0c\u5982\u679c\u4e0d\u591f\u53ef\u4ee5\u91c7\u7528\u591a\u5c42\u91d1\u5c5e\u5206\u6d41\u3002 \u5728\u6a21\u62df\u6a21\u5757\u548c\u6570\u5b57\u6a21\u5757\u4e4b\u95f4\u8981\u52a0\u9694\u79bb\u73af\u4ee5\u9694\u79bb\u566a\u58f0\u5e72\u6270\u3002 \u65e0\u8bba\u600e\u4e48\u52aa\u529b\u6539\u8fdb\u5931\u914d\uff0cBipolar\u5de5\u827a\u6bd4CMOS\u5de5\u827a\u7684\u5339\u914d\u6027\u66f4\u597d\uff0c\u539f\u56e0\u5982\u4e0b\uff1a \uff081\uff09Bipolar\u5931\u8c03\u8868\u8fbe\u5f0f\u4e2d\u4e0d\u5305\u542b\u9608\u503c\u7535\u538bVt\u7684\u79bb\u6563\u5f71\u54cd\uff1b \uff082\uff09Bipolar\u7684\u6bd4\u4f8b\u56e0\u5b50\u4e3akT/q\uff0c\u5c0f\u4e8eCMOS\u5668\u4ef6\u7684Vov/2\uff1b \uff083\uff09Bipolar\u5931\u8c03\u7535\u538b\u968f\u6e29\u5ea6\u7684\u6f02\u79fb\u5f88\u5bb9\u6613\u63a7\u5236\uff0c\u51cf\u5c0fVos\u7684\u540c\u65f6\u4e5f\u4f1a\u51cf\u5c0f\u5931\u8c03\u7535\u538b\u7684\u6e29\u6f02\uff1b \u53c2\u8003 \u00b6 Analog Layout Guide \u2013 Nextra \u5e38\u89c1pattern\u7248\u56fe \u00b6 overview \u00b6 the Interdigitation is a less complex method, and it would be sufficient for structures like small current mirrors and biasing circuits . Using this pattern will be more area-efficient and allows simple routing . When we are talking about structures that require maximum precision - such as R/C DAC arrays, differential pairs - we have to use the Common Centroid to achieve the best performance. \u4e5f\u4e0d\u4e00\u5b9a\uff0c\u6211\u770b\u4e5f\u6709\u633a\u591a\u7535\u6d41\u955c\u7528CC\u7684 -- cite--> DATE21-Common-Centroid Layouts for Analog Circuits: Advantages and Limitations -- cite--> DATE24 Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations \u7535\u6d41\u955c \u00b6 \u57fa\u672c\u7535\u6d41\u955c \u00b6 cascode\u7535\u6d41\u955c \u00b6 \u6e90\u6f0f\u5171\u7528 \u5171\u6e90\u5171\u6805\u7535\u6d41\u955c \u00b6 IC Layout\u7248\u56fe\u5b9e\u64cd\u91cd\u8981\u77e5\u8bc6-\u7535\u6d41\u955c_\u7535\u6d41\u955c\u7248\u56fe\u5339\u914d\u8bbe\u8ba1-CSDN\u535a\u5ba2 \u4e24\u79cd\u5339\u914d\u65b9\u5f0f\uff0c\u4e00\u79cd\u662fB A A B\uff0c\u5c06\u5668\u4ef6\u6446\u653e\u6210\u4e00\u6392\u7136\u540e\u4e24\u8fb9\u52a0dummy\uff0c\u6700\u540e\u518d\u56f4\u4e0aP\u73af \u53e6\u5916\u4e00\u79cd\u5339\u914d\u65b9\u5f0f\u662f\u6446\u653e\u6210\u4e24\u6392\uff0c\u4ea4\u53c9\u5339\u914d\uff0c\u5373\u7b2c\u4e00\u6392\u4e3adummy A B dummy\uff0c\u7b2c\u4e8c\u6392\u4e3adummy B A dummy\uff0c\u7136\u540e\u518d\u56f4\u4e0aP\u73af \u591a\u8def\u8f93\u51fa\u7535\u6d41\u955c \u00b6 https://www.youtube.com/watch?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7&v=mca7NKcTlhU&embeds_referring_euri=https%3A%2F%2Fanaloghub.ie%2F&source_ve_path=MjM4NTE [!WARNING] \u76f8\u6bd4idg\uff0ccc\u6570\u91cf\u7ffb\u500d\u4e86\uff1f\u4e3a\u4e86\u5168\u90e8\u6e90\u6f0f\u5171\u7528\uff0cidg\u53ea\u80fd\u8fd9\u4e48\u8bbe\u8ba1\uff01\u6ce8\u610f\u6bcf\u4e00\u4e2aB-B\u6216\u8005C-C\u4e4b\u95f4\u90fd\u662fD\u7aef\u7684\uff0c\u4e24\u8fb9\u7684\u90fd\u662f\u5171\u7528\u7684GND [!WARNING] M7\u98de\u54ea\u53bb\u4e86\uff1f \u5dee\u5206\u5bf9 \u00b6 \u7248\u56fe\u5339\u914d\u4e4b\u5dee\u5206\u7535\u6d41\u955c_\u7535\u6d41\u955c\u7248\u56fe\u5339\u914d\u8bbe\u8ba1-CSDN\u535a\u5ba2 \u5dee\u5206\u5bf9\u5fc5\u987b\u91c7\u7528\u53cc\u6392\u7684==\u5171\u8d28\u5fc3ABBA==\u5f62\u5f0f\u3002\u9664\u975e\u5728\u4e0d\u91cd\u8981\u7684cell\uff0c\u5f97\u5230\u7535\u8def\u51c6\u8bb8\u624d\u53ef\u753b\u4e00\u6392\u3002 \u5fc5\u987b\u52a0dummy (\u4e00\u6392\uff0c\u4e24\u6392) \uff01\u4e00\u5b9a\u662f\u4e00\u5bf9\u7684\u5417 \u5728m<4\u7684\u60c5\u51b5\u4e0b\uff0cs/D\u7aef\u4e0d\u5408\u5e76\u7684\u753b\u6cd5\u5339\u914d\u5ea6\u6bd4\u6e90\u6f0f\u5408\u5e76\u7684\u9ad8\u4e00\u4e9b\u3002\u5177\u4f53\u770b\u957f\u5ea6\u5dee\u8ddd\u5206\u6790\uff0c\u8d85\u8fc74\u4e2a\u4e0d\u5efa\u8bae\u7528s\u3001D\u4e0d\u5408\u5e76\u65b9\u6cd5 \u5dee\u5206\u5bf9\u7684\u5339\u914d\u9700\u52a0dummy \u5dee\u5206\u5bf9\u4e00\u822c\u91c7\u7528ABBA\u3001\u4e8c\u7ef4\u7684\u5339\u914d\u65b9\u5f0f\uff0c\u8f83\u4e4bAABB\u5f0f\u7684\u5339\u914d\u5177\u6709\u4e2d\u5fc3\u5bf9\u79f0\uff0c\u80fd\u591f\u51cf\u5c0f\u5931\u914d\uff0c\u66f4\u4f73\u6027\u80fd\u7684\u4f18\u70b9\uff0c\u5dee\u5206\u5bf9\u4e2d\u7684ABBA\u5339\u914d\u5f62\u5f0f\u4e14merge\u7684\u60c5\u51b5\u9700\u8981\u4fdd\u8bc1\u5de6\u53f3\uff0c\u4e0a\u4e0b\u90fd\u5177\u5907\u8fd9\u79cd\u5f62\u5f0f\uff0c\u4e14\u5728\u4e00\u4e2a\u65b9\u5411\u4e0a\u7ba1\u5b50\u6570\u91cf\u4e3a4X(X > 1\u65f6),A\u53ef\u4ee5\u7b49\u4e8eaa\uff0cB=bb \u5dee\u5206\u5bf9\u7684gate\u8fde\u7ebf\u9700\u8981\u7279\u522b\u6ce8\u610f\uff0c\u975e\u4ea4\u53c9\u4f4d\u7f6e\u76f8\u90bbgate\u95f4\u7684\u8fde\u7ebf\u4e0d\u8981\u51fa\u73b0\u591a\u5c42\u91d1\u5c5e\u53e0\u5c42\u8fde\u901a\u7684\u60c5\u51b5\uff0c\u4e14\u6700\u597d\u7528m2\u8fde\u63a5\uff0c\u6240\u6709gate\u4e0a\u9762\u7684\u91d1\u5c5e\u5b54\u8981\u4e00\u81f4 \u5dee\u5206\u7684gate\u4e0e\u6e90\u6f0f\u7684\u7ebf\u5206\u522b\u51fa\u5728\u4e24\u8fb9\uff0cgate\u5fc5\u987b\u52a0\u5c4f\u853d\u7ebf \u5dee\u5206\u5bf9\u4e0a\u9762\u4e0d\u5141\u8bb8\u8de8\u5176\u4ed6\u7ebf\uff0c\u81ea\u8eab\u6e90\u6f0f\u7ebf\u4e5f\u5c3d\u91cf\u4e0d\u8981\u8de8\uff0c\u6709\u7ebf\u9053\u7684\u60c5\u51b5\u4e0b\u8981\u7559\u51fa\u6e90\u6f0f\u7ebf\u7684\u8d70\u7ebf\u4f4d\u7f6e\uff0c\u4e14\u6700\u597d\u6709\u5c4f\u853d\uff0c\u52a0\u5c4f\u853d\u65f6\u5934\u7684\u5730\u65b9\u8981\u6bcf\u5c42\u91d1\u5c5e\u90fd\u5305\u4f4f \u3010Analog Layout Considerations\u3011\u5e03\u5c40\u4e2d\u7684\u5339\u914d\u4e0e\u5bf9\u79f0\u6027\u6280\u672f_Importance of Symmetry in Analog Layout - CSDN\u6587\u5e93 \u7535\u8def\u8bbe\u8ba1\uff1a\u5dee\u5206\u5bf9\u539f\u7406\u4e0e\u7248\u56fe\u7ed8\u5236\u5173\u952e-CSDN\u535a\u5ba2 cap \u00b6 \u5176\u4ed6 \u00b6 placement \u7b97\u6cd5 \u00b6 \u4e09\u79cd\u5e03\u5c40\u8303\u5f0f \u00b6 \u7ed3\u5408\u6570\u5b57 APR \u7efc\u5408\u7684 \u4ecd\u7136\u7f3a\u4e4f\u666e\u904d\u9002\u7528\u6027 Procedural \u7a0b\u5e8f\u6027\u5e03\u5c40\u751f\u6210\u5668\u5728\u5f00\u53d1\u53c2\u6570\u5316\u5355\u5143\u4ee5\u53ca\u6574\u5408\u7528\u4e8e\u7f16\u7801\u5668\u4ef6\u653e\u7f6e\u548c\u5e03\u7ebf\u7684\u811a\u672c\u65b9\u9762\u4ecd\u7136\u9700\u8981\u5927\u91cf\u7684\u4eba\u5de5\u52b3\u52a8\u3002\u5c3d\u7ba1\u5982\u6b64\uff0c\u8fd9\u4e9b\u65b9\u6cd5\u5728\u5c06\u8bbe\u8ba1\u8fc1\u79fb\u5230\u4e0d\u540c\u6280\u672f\u8282\u70b9\u65f6\u5df2\u663e\u8457\u51cf\u5c11\u4e86\u4eba\u5de5\u5de5\u4f5c\u91cf\u3002 \u57fa\u4e8e\u4f18\u5316\u7684 \u57fa\u4e8e\u4f18\u5316\u7684\u5e03\u5c40\u7efc\u5408\u7684\u5178\u578b\u6d41\u7a0b\u5c06\u5e03\u5c40\u8003\u8651\u56e0\u7d20\u8868\u8ff0\u4e3a\u7528\u6237\u5b9a\u4e49\u7684\u53c2\u6570\u6216\u7ea6\u675f GA \u00b6 Kubal\u00edk et al. (2019) and Kubal\u00edk et al. (2023) FLP Simulated Annealing \u00b6 Historically, most analog placement methods were based on simulated annealing and focused on handling geometrical constraints such as symmetry that are specific to analog ICs DATE22[4]\u2013[8] \u4f18\u70b9 \u00b6 flexibility in incorporating different types of cost functions \u7f3a\u70b9 \u00b6 not a fast algorithm in general its runtime speed is acceptable for analog IC designs, which typically have much less elements than digital circuits. the approach cannot guarantee good performance for large-scale analog netlists cannot utilize past or external knowledge to enhance exploration of the solution space, as each problem instance is optimized anew. \u76f8\u5173\u8bba\u6587 \u00b6 Cohn, J., Garrod, D., et al. (1991). KOAN/ANAGRAM II: new tools for device-level analog placement and routing. IEEE Journal of Solid-State Circuits, 26(3): 330\u2013342 Martins, R., Lourenc\u00b8o, N., and Horta, N. (2015). Multiobjective optimization of analog integrated circuit placement hierarchy in absolute coordinates. Expert Systems with Applications, 42(23): 9137\u20139151. LP \u00b6 Analytical Approaches NLP \u00b6 non-linear programming (NLP) absolute representation, where each element is described by its actual coordinates. While this approach makes it easy to describe the majority of the constraints , it can produce infeasible solutions due to the overlapping of design elements. which initially determine the global placement using Nonlinear Programming and then produce feasible placement using Linear Programming (LP) or other methods. (\u7c7b\u4f3c SA) For conventional performanceoblivious analog placement, analytical techniques are 55\u00d7 faster than simulated annealing . However, not all analytical techniques can reduce area and wirelength compared to simulated annealing. cannot utilize past or external knowledge to enhance exploration of the solution space, as each problem instance is optimized anew. [ICCAD20: 29, 40] in theory has advantages in scalability. However, NLP needs to relax the constraints and therefore requires extra post-processing step to legalize the results. the constraint relaxation and the extra legalization step restrict its potential to handle various constraints simultaneously. Xu et al. (2017) (Mirhoseini et al., 2021) Chen, T.-C., Jiang, Z.-W., et al. (2008). NTUplace3 Xu, B., Li, S., et al. (2019a). Device layer-aware analytical placement for analog circuits. Lin, Y., Li, Y., et al. (2022). Are analytical techniques worthwhile for analog IC placement? ILP \u00b6 \u76f8\u5173\u8bba\u6587\uff1a ROC24: Automated placement of analog integrated circuits using priority-based constructive heuristic Grus et al. (2023) Xu, B., Li, S., et al. (2017). Hierarchical and analytical placement techniques for high-performance analog circuits. It is important to mention that although ILP does not scale well for large problems, the problem sizes of analog circuits are generally small, making an ILP solution tractable Since our layout system is built on discrete grids, integer solutions are preferred. MILP \u00b6 mixed-integer-programming (MILP) [ICCAD20: 39, 41] B. Xu et al., \u201cHierarchical and analytical placement techniques for highperformance analog circuits,\u201d in Proc. ISPD, 2017, pp. 55\u201362 MILP is limited to linear objective and constraints and its scalability is concerned. it suffers from poor scalability for large-scale circuits. combinatorial optimization \u00b6 \u76f8\u5173\u8bba\u6587\uff1a ROC24: Automated placement of analog integrated circuits using priority-based constructive heuristic pocket: additional free space around the devices SMT formulation \u00b6 \u7279\u70b9\uff1a The flexible syntax of SMT enables efficient problem modeling and various constraint support. SMT formulas supports richer modeling expressions (e.g., if-then-else, either-or, Boolean cardinality), thus amenable for efficient, versatile formulations for placement instances \u4ecb\u7ecd\uff1a \u76f8\u5173\u8bba\u6587\uff1a S. M. Saif et al. , \u201cPareto front analog layout placement using satisfiability modulo theories,\u201d in Proc. DATE, 2016, pp. 1411\u20131416. DATE22: Routability-Aware Placement for Advanced FinFET Mixed-Signal Circuits using Satisfiability Modulo Theories Used in Lin et al. (2009), Dayasagar and Sudhakar (2023) and Shanthi et al. (2022), B*-tree/O-tree \u00b6 \u4e00\u822c\u548c\u542f\u53d1\u5f0f\u65b9\u6cd5\u914d\u5408 deterministic \u76f8\u5173\u8bba\u6587 P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, \u201cHeterogeneous b*-trees for analog placement with symmetry and regularity considerations,\u201d in Proc. ICCAD. IEEE, 2011 , pp. 512\u2013516. Y. Pang, F. Balasa, K. Lampaert, and C.-K. Cheng, \u201cBlock placement with symmetry constraints based on the o-tree non-slicing representation,\u201d in Proc. DAC, 2000 , pp. 464\u2013467 sequence pairs \u00b6 \u4e00\u822c\u548c\u542f\u53d1\u5f0f\u65b9\u6cd5\u914d\u5408 topological representation, which determines the relative positions between devices. \u76f8\u5173\u8bba\u6587 - \u00b6 Forced-directed approach \u00b6 Spindler, P., Schlichtmann, U., and Johannes, F. M. (2008). Kraftwerk2\u2014A fast force-directed quadratic placement approach using an accurate net model. \u76f8\u5173\u8bba\u6587\uff1a originally proposed in Murata et al. (1996). It utilizes two permutations of devices, which encode the placement. Authors of Balasa and Lampaert (1999) extend this representation to handle crucial features such as symmetry groups. The sequence pair representation was further extended to handle general constraints such as abutment (two devices are placed exactly next to each other) in Ma et al. (2011), and this work finally became the core of the placer of the open-source tool ALIGN (Dhar et al., 2021). Oliveira, J. F., Junior, A. N., et al. (2016). A survey on \u00b4heuristics for the two-dimensional rectangular strip packing problem . Pesquisa Operacional, 36:197\u2013226. \u6570\u636e\u96c6 \u00b6 MAGICAL \u00b6 ALIGN \u00b6 consisting of 1390 OTA circuits, including bias networks MCNC \u00b6 GSRC \u00b6 AMSnet \u00b6 AMSnet 2.0: A Large AMS Database with AI Segmentation for Net Detection AICircuit \u00b6 aiccircuit \u662f\u4e00\u4e2a\u5168\u9762\u7684\u591a\u5c42\u6b21\u6570\u636e\u96c6\u548c\u57fa\u51c6\uff0c\u7528\u4e8e\u5f00\u53d1\u548c\u8bc4\u4f30\u6a21\u62df\u548c\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\u4e2d\u7684 ML \u7b97\u6cd5\u3002aiccircuit \u5305\u62ec\u4e03\u4e2a\u5e38\u7528\u7684\u57fa\u672c\u7535\u8def\u548c\u4e24\u4e2a\u7531\u591a\u4e2a\u7535\u8def\u5757\u7ec4\u6210\u7684\u590d\u6742\u65e0\u7ebf\u6536\u53d1\u5668\u7cfb\u7edf\uff0c\u6db5\u76d6\u4e86\u5b9e\u9645\u5e94\u7528\u4e2d\u9047\u5230\u7684\u5404\u79cd\u8bbe\u8ba1\u573a\u666f\u3002\u6211\u4eec\u5e7f\u6cdb\u8bc4\u4f30\u4e86\u6570\u636e\u96c6\u4e0a\u7684\u5404\u79cd ML \u7b97\u6cd5\uff0c\u63ed\u793a\u4e86 ML \u7b97\u6cd5\u5728\u5b66\u4e60\u4ece\u8bbe\u8ba1\u89c4\u8303\u5230\u6240\u9700\u7535\u8def\u53c2\u6570\u7684\u6620\u5c04\u65b9\u9762\u7684\u6f5c\u529b\u3002 \u7efc\u8ff0 \u00b6 -routing-IEEE Access-2023-Analog Integrated Circuit Routing Techniques: An Extensive Review--- \u00b6 Background \u00b6 as A/RF design moved into advanced integration technology nodes , the increasing number of design rules/constraints, wire resistance, congestion, and interwire parasitic growth is constantly challenging existing automatic routing techniques and keeping pressure on their improvement. average number of layout design rules contained in process design kits (PDKs) has escalated from below 1000 rules in 180/130-nanometer nodes to more than 10 times in 22-nanometer and below [5] In the analog domain, it is widely acknowledged that circuits/systems\u2019 performance is critically dependent on the parasitic structures induced by the layout. Thus, analog routing has historically been a handcrafting process, requiring a different level of attention and detail than its digital counterpart designers are usually skeptical about the success/reliability of other routing tools with a higher level of automation, as they usually involve non-systematic/stochastic processes PiS & LaS flow Language: BALLISTIC [21], MSL [22] procedural routing generators (PRGs) method: template-based routing generators (TbRGs) They are particularly useful when a validated previously designed layout, i.e., a legacy layout, has to be migrated to other(s) close/similar technology node(s) or changes in the design are needed. sequential path-finding generators (SPfGs). \u6a21\u62df\u5e03\u7ebf\u4e2d\u7814\u7a76\u6700\u5e7f\u6cdb\u7684\u4e24\u79cd\u975e\u7406\u60f3\u73b0\u8c61\u662f\u7535\u8fc1\u79fb\u548c IR \u538b\u964d\u3002\u7535\u8fc1\u79fb\u6307\u7684\u662f\u5728\u9ad8\u7535\u6d41\u5bc6\u5ea6\u4f5c\u7528\u4e0b\uff0c\u7535\u6e90\u7f51\u7edc\u548c\u4fe1\u53f7\u7ebf\u4e2d\u7684\u6750\u6599\u8fc1\u79fb\uff1b IR \u538b\u964d\u5219\u662f\u7531\u4e8e\u4e92\u8fde\u7ebf\u7535\u963b\u5bfc\u81f4\u7684\u7f51\u7edc\u7535\u538b\u6ce2\u52a8\uff0c\u4f1a\u5f71\u54cd\u7535\u8def\u6027\u80fd\u3002\u8fd9\u4e9b\u975e\u7406\u60f3\u73b0\u8c61\u6700\u7ec8\u53ef\u4ee5\u901a\u8fc7\u4f7f\u7528\u5177\u6709 \u53ef\u53d8\u7ebf\u5bbd\u7684\u5e03\u7ebf\u7b97\u6cd5 \u6765\u7f13\u89e3 integer linear programming (ILP) and evolutionary routing generators \u540c\u65f6\u5904\u7406\u6240\u6709\u7f51\u7edc ML ARouter Timeline --ASP DAC-2024-Performance Driven Analog Layout Automation: Current Status and Future Directions--CUHK Bei Yu \u00b6 Background \u00b6 Conventionally, research in academic analog place-and-route (PNR) algorithms often targets the optimization of proxy objectives, such as wire length and area [1]. Such an approach fails to reveal the capability of the automation algorithms for important metrics such as performance and manufacturability. template-based methods utilize user-defined layout patterns or floorplans to implement the layout BAG [2] and LAYGO [3], [4] a general and effective approach to considering post-layout circuit performance remains an open question. Analog circuit performance is highly sensitive to layout intricacies and can be adversely affected by layout parasitics, coupling, and noise Manual design often relies on experience, design expertise, and trial-and-error to search for a satisfactory layout. Symmetry constraints have played a crucial role in analog layout design Challenges and opportunities toward fully automated analog layout design-JoS20-DZP \u00b6 Placement \u00b6 Routability-aware placement for advanced finfet mixed-signal circuits using satisfiability modulo theories Placer-stochastic \u00b6 SA/ TCAD10-SA-EFYY \u00b6 Placer-analytical \u00b6 -system signal flow-ICCAD20--UTA \u00b6 OpenSource! non-linear programming-based ( NLP ) global placement linear-programming-based ( LP ) legalization, minimizing the area and wirelength . we spread the modules considering the placement objectives and the constraint penalties using gradient descent-based optimization . background \u00b6 However, the hyper-edge net models often underestimate the importance of the directions of signals problem1: \u9700\u8981\u7684\u662f\u5173\u952e\u4fe1\u53f7\u7ebf\u7684\u7ebf\u77ed\u4e9b privious work: current flow-related constraints: the direct current from the supply (VDD) to the sink (VSS) is constrained to be monotonic in one direction [28, 31, 36, 37] such constraints are not easy to be extended to general signals and system-level circuits. contribution \u00b6 NLP-based global placement leveraging the prior knowledge of power/ground routing in analog layouts a holistic method to update the parameters and multipliers flow \u00b6 model \u00b6 NLP for GP: \u00b6 \u76ee\u6807\u548c\u7ea6\u675f overlap \u8ba1\u7b97 \u5bf9\u79f0\u8ba1\u7b97 [!TIP] \u8fd9\u91cc\u53ea\u5199\u4e86\u4e00\u4e2a\u65b9\u5411\u7684 \u66f4\u8be6\u7ec6\u7684\u76ee\u6807\uff1a SSF SWL HPWL+log-sum-exponential (LSE) PWL (PG) nets are often routed in a different approach from the signals the pins of PG nets are more likely to be individually connected to the current supply/sink for the PG nets pins are considered separately instead of being modeled as in a net-wise hyper-edge only the vertical distance to the current supply/sink is considered. CRF \ud835\udefe\ud835\udc36\ud835\udc45\ud835\udc39 is a parameter to control the smoothness and accuracy of the LSE approximation OVL smoothed version of Equation 1 ASYM The asymmetry penalty is the smoothed version of Equation 2 ADAM optimizer \u00b6 \ud835\udf40 settings \u00b6 \ud835\udf38 settings \u00b6 Legalization \u00b6 based on the plane sweep line algorithm from [9] experiment \u00b6 used detailed router [5] We achieve 34%, 23%, and 10% reductions in area, routed wirelength and number of VIAs over [40] \u00b6 -GAN+Well Generation-ASPDAC22-GAN-UTA \u00b6 analytical well-aware non-linear programming-based analog placer formulate the well proximity effect (WPE) handling as constraints and solve them in our placement engine. uses a generative adversarial network (GAN) for generating wells and guides the placement process optimizes for area and wirelength. \u524d\u7f6e\u5de5\u4f5c\uff1a WellGAN : Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout. WellGAN generates the wells after the placement which might be sub-optimal NLP Placer \u7c7b\u4f3c ICCAD20 SSF \u90a3\u7bc7 to reduce area and half-perimeter wirelength problem formulation background \u00b6 what is well: automatic layout frameworks often use individual wells for each PMOS, e.g., ALIGN [3] and MAGICAL [4], [5]. contribution \u00b6 propose a new well-aware placement methodology consider wells as fence region constraints formulate WPE as minimum device-well-edge distance constraints and propose an efficient well legalization algorithm. flow \u00b6 model \u00b6 GAN \u00b6 WPE \u00b6 NLP Placer \u00b6 NLP \u76ee\u6807\uff1a data \u00b6 from WellGAN \uff1a(OTA) with different architectures (OTA1, OTA2, OTA3, and OTA4), two comparators with the same topology but with different sizing (COMP1 and COMP2), a bootstrap switch (BOOTSTRAP), and a resistor digital-to-analog converter unit (RDAC). experiment \u00b6 baseline: The first baseline uses individual wells, denoted as \u201cindividual wells\u201d second baseline is to generate wells after placement using GANbased well generation, denoted as \u201cWellGAN after placements\u201d. single well type \u00b6 multi-well type \u00b6 WPE effect \u00b6 ePlace A-NLP+GNN-DATE22-Are Analytical Techniques Worthwhile for Analog IC Placement-TAU \u00b6 GNN Device Flipping privious work : J. Lu et al., \u201cePlace-MS: Electrostatics-based placement for mixed-size circuits,\u201d IEEE TCAD, vol. 34, no. 5, pp. 685\u2013698, 2015 results indicate that not every analytical technique is superior to simulated annealing in solution quality. it is widely recognized that analog circuit performance can be seriously affected by the quality of placement [18], [19], most existing placement techniques are unable to directly optimize performance. background \u00b6 contribution \u00b6 flow \u00b6 global placement based on NLP and a stage of legalization and detailed placement . model \u00b6 GP: NLP \u00b6 Legalization and Detailed Placement\uff1aILP \u00b6 device flipping data \u00b6 The testcases include three Operational Transconductance Amplifier (OTA) designs, two comparator designs, two Voltage Controlled Oscillator (VCO) designs, an analog adder, a Variable Gain Amplifier (VGA) and an Switched Capacitor Filter (SCF). GF12nm PDK experiment \u00b6 -ILP+COR24Pre- ICORES23--STM \u00b6 Our proposed ILP solution derives its core ideas from approaches used for general rectangle packing problem (Korf et al., 2010; Berger et al., 2009). FLP \u95ee\u9898 BCD \u5de5\u827a background \u00b6 contribution \u00b6 ILP formulation of the placement problem. Method based on force-directed graph drawing (FDGD) for finding partial initial solution used as a warm start to ILP model, which significantly improves the performance of the utilized Gurobi (Gurobi Optimization, LLC, 2021) solver. model \u00b6 constraintion \u00b6 block \u00b6 Aspect Ratio \u00b6 FDGD \u00b6 \u80cc\u666f\uff1a \u4e00\u4e2a\u7ee7\u7eed\u6539\u8fdb\u7684\u70b9\uff1aa number of decision variables grows quadratically with an increasing number of independent rectangles to be placed. data \u00b6 experiment \u00b6 Gurobi ILP solver v9.1.2 four threads [!TIP] \u90fd\u6bd4\u624b\u5de5\u7684\u5dee -Priority-based+associated constraints -COR24-CO+heuristic+RL- \u00b6 build on our previous conference papers (Grus et al., 2023; Grus and Hanz\u00e1lek , 2024), and FLP (Kubal\u00edk et al., 2019). Method based on force-directed graph drawing (FDGD) for finding partial initial solution used as a warm start to ILP model, which significantly improves the performance of the utilized Gurobi solver background \u00b6 contribution \u00b6 associated constraints Priority-based constructive heuristic inspired by Kubal\u00edk et al. (2019) maps each indirect representation to a feasible placement flow \u00b6 model \u00b6 constraints \u00b6 \u5bf9\u79f0\u7ea6\u675f \u00b6 \u6ce8\u610f\u4e00\u4e2a G \u53ea\u6709\u4e00\u4e2a x~G~ \u7248\u56fe\u5f62\u72b6 \u00b6 \u5bbd\u9ad8\u6bd4 \u00b6 \u9762\u79ef\u8fd1\u4f3c \u00b6 Constructive heuristic \u00b6 data \u00b6 experiment \u00b6 AIPlacer-GNN unsupervised-ASPDAC25--USTC \u00b6 the first multi-task learning model for analog placement automation. baseline: DAC21 Concept of global position is interesting [! WARNING] > \u8fd9\u91cc\u7684\u975e\u76d1\u7763\u5176\u5b9e\u548c NLP \u662f\u5dee\u4e0d\u591a\u7684\u6982\u5ff5\uff1f\u26a0\ufe0f \u975e\u76d1\u7763\u4f46\u662f\u4e5f\u5206\u4e86\u6d4b\u8bd5\u96c6\u548c\u8bad\u7ec3\u96c6 > \u6ca1\u6709\u63d0 `Legalization`\uff1f\u662f\u4e0d\u9700\u8981\u5417\uff1f background \u00b6 Although recent works have investigated ML-based analog placement automation, these arts face complex training datasets and efficiency challenges. contribution \u00b6 the first multi-task learning model for analog placement automation. A practical scheme An unsupervised loss function flow \u00b6 Input \u00b6 a SPICE netlist(an un-directed graph) node feature(12 dim): (length and width) , 2 dim device type (i.e., NMOS, PMOS, PASSIVE), 3 dim global positional info (5 dim) calculate the shortest path from the POWER(GND) port to PMOS (NMOS), respectively. The shortest path length refers to the device position, which is transformed into a 5-dimensional one-hot vector. the global position of the device is highly consistent with the actual order of current flows in the circuit (shown in the red arrow). [! WARNING] \u56fa\u5b9a\u53ea\u80fd\u6709 5 \u4e2a dim \u611f\u89c9\u7535\u8def\u5982\u679c\u518d\u5927\u70b9\u5c31\u4e0d\u9002\u914d\u4e86 init positional info (2 dim) constraint relation \ud835\udc741 matrix: [!WARNING] \u662f\u5426\u4f1a\u6709\u4f8b\u5916\uff1f \ud835\udc742 matrix: \u5bf9\u79f0\u4fe1\u606f [!TIP] \u6ca1\u6709\u533a\u5206 x/y \u5bf9\u79f0\uff0c\u8fd8\u6709\u5bf9\u79f0\u7ec4\uff1f \u611f\u89c9\u8fd8\u6709\u5f88\u5927\u63d0\u5347\u7a7a\u95f4 \ud835\udc743 matrix: current-flow VDD2VSS mode \u00b6 GAT to realize the feature interactions between nodes. RGCN for constraint relation MTN Decoder MMOE-based loss \u00b6 \u65e0\u76d1\u7763\u611f\u89c9\u5c31\u662f\u60f3 NLP \u4e00\u6837\u627e\u6700\u5c0f\u503c\uff1f data \u00b6 TSMC180 13 type OTA only experiment \u00b6 \u26a0\ufe0f \u975e\u76d1\u7763\u4f46\u662f\u4e5f\u5206\u4e86\u6d4b\u8bd5\u96c6\u548c\u8bad\u7ec3\u96c6 global position \u5206\u5f00\u7684\u5f88\u660e\u786e Ablation Study Placer-DL \u00b6 SACPlace-MADRL+symmetry-DATE25-MADRL-CAS \u00b6 background \u00b6 - \u00b6 contribution \u00b6 symmetry-aware introduce cumulative rewards multi-agent flow \u00b6 SACPlace initially extracts layout information and various constraints as the input information for placement refinement and evaluation. model \u00b6 each device to be placed is treated as an individual agent Initially, all devices are intentionally overlapped to facilitate the forward progress of DRL optimization. state \u00b6 action \u00b6 action space A ensures symmetrical actions reward \u00b6 MARL \u00b6 \u6ca1\u770b\u61c2 data \u00b6 SAGERoute! experiment \u00b6 compare different SOTA DRL approaches \u90fd\u662f\u548c RL \u7684\u65b9\u6cd5\u6bd4\u8f83\uff0c\u548c Virtuoso \u7684\u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf Virtuoso, struggles to adequately meet symmetry constraints Placer-other \u00b6 -Interactive Layout Editing+instant legalization-DAC21--PEK Gao, Lin \u00b6 legalization \u4ea4\u4e92\u7684 adopt analog placement engine of MAGICAL [2] to generate the initial placement results shown to the users. background \u00b6 shortcoming of full-auto flow In other words, designers expect a tool to improve their productivity but still have full control over the design process. So far, developing an end-to-end flow that can generate highquality and stable solutions is still challenging, as it is hard to define a universal analytical objective for analog layout problems. contribution \u00b6 interactive analog placement framework that supports commands for fast layout editing an instant legalization algorithm for incremental layout update with linear time complexity Experimental results on open-source analog circuits such as comparators, amplifiers, and data converters demonstrate that the framework can enable efficient layout editing and reduce the turn-around time for layout designers. flow \u00b6 All events on the interface are encoded as commands. model \u00b6 command set \u00b6 constraint graph \u00b6 Instant Legalization \u00b6 legalizer can handle both flat circuits and hierarchical circuits. For hierarchical circuits, the legalization process starts with the leaf-level subcircuits in the circuit hierarchy tree. MCG(G^M^) \u00b6 \u6709\u5411\u65e0\u73af\u56fe directed acyclic graph (DAG) linear ordering S ={v2; v1; v5; v3; v4} Layout Partitioning \u00b6 two symmetry groups topo-sort based legalization \u00b6 [!TIP] \u524d\u9762\u6ca1\u600e\u4e48\u770b\u61c2\uff0c\u4e4b\u540e\u518d\u770b\u770b experiment \u00b6 [!WARNING] A~2~\u662f\u4ec0\u4e48\uff1f \u6bd4 MAGICAL\uff08\u57fa\u4e8e LP\uff09\u7684\u5feb\u5f88\u591a Placer-adv \u00b6 -AMS+FinFET-DATE22--DZP \u00b6 FinFET SMT formulation problem formulation\uff1a background \u00b6 FinFET reigon-based layout \u65b0\u589e\u7684 constraint: \u4e24\u4e2a\u76f8\u5173 privious works contributuion \u00b6 an SMT-based placement framework targeting a new region-based layout for advanced FinFET AMS designs a window-based pin density checking SMT formulation for placement routability consideration. leverage incremental SMT solving techniques for efficient wirelength optimization, enabling the application of our framework to large-scale designs. experiment \u00b6 Z3 SMT solver \u5546\u7528\u6570\u636e\u96c6\uff1aBUF, VCO TSMC 5nm use ICCAD20 analog router [18] POpt-DL \u00b6 -survey ML+SA-ISVLSI20--UTA- \u00b6 \u4e00\u4e2a\u5b9e\u9a8c\u6027\u8d28\u7684\u5bf9\u6bd4\u5de5\u4f5c\uff0cNN, RF, SVM Placer \u57fa\u4e8e TCAD10-SA-EFYY \u7684\u5de5\u4f5c OTA only background \u00b6 most of the previous works are focused on geometric constraint the impact of layout on analog circuit performance can be very large due to significant RC (Resistance and Capacitance) parasitic generated in layout. the layout effect on performance is often very complex and thus difficult to be quickly and accurately estimated contribution \u00b6 directly optimizes circuit performance during placement It can directly optimize analog circuit performance along with conventional objectives, including wirelength, area and geometric constraints such as symmetry constraints experiment \u00b6 -Placement Quality Prediction via Transfer Learning-DATE20-CNN-UTA \u00b6 OTA only a new methodology to shorten the gap in post layout performance modeling for analog circuits. Magical to generate layouts Opensource! background \u00b6 hand-crafted constraints are often questionable in explainability and confidence, and lack flexibility and generality in meeting the detailed needs of different scenarios. a mapping between a given layout and the expected post layout performance is imperative yet still challenging One major bottleneck of design exploration is the runtime involved with post layout simulations. contribution \u00b6 proposed approach leverages an automatic flow to generate high-quality labeled training data a transfer learning scheme that significantly reduces the amount of data needed during training model \u00b6 data \u00b6 create a balanced data with the worst performing 25th percentile layout labeled as 1 and the best 25th as 0. \uff08\u5206\u7c7b\uff09 \u4ed6\u8bf4\u7684\u6570\u636e\u526a\u679d\u8c8c\u4f3c\u5c31\u662f\u5206\u7c7b\u4e3a 0 \u7684\u7535\u8def\u53ea\u9009\u6027\u80fd 25%\u4ee5\u4e0b\u7684\uff0c1 \u7684\u7535\u8def\u53ea\u9009 75%\u4ee5\u4e0a\u7684 we propose divide the circuit into the following subcircuits based on functionality In all our experiment, the image size is selected to be 64*64. experiment \u00b6 -Constraint Evaluation-ASPDAC21-SVM+MLP- \u00b6 \u57fa\u4e8e TCAD10-SA \u65b9\u6cd5\u7684 Placer testcase: three 12nm OTA background \u00b6 the interconnect parasitic correlation may not be linear over the search space experiment \u00b6 -Analog Placement Quality Prediction-ASPDAC23-NAS-DU \u00b6 DATE20 \u7684\u5ef6\u4f38\uff0c\u5c31\u662f\u7528 NAS \u4f18\u5316\u4e86\u4e00\u4e0b\uff1f NAS: \u795e\u7ecf\u67b6\u6784\u641c\u7d22\uff08NAS\uff09\u7b80\u8981\u4ecb\u7ecd - \u77e5\u4e4e background \u00b6 Severalrecent studies apply machine learning (ML) techniques to directly predict the impact of placement on circuit performance or even guide the placement process. However, the significant diversity in analog design topologies can lead to different impacts on performance metrics (e.g., common-mode rejection ratio (CMRR) or offset voltage). data \u00b6 using the same open-sourced dataset and the same setting as the work DATE20 Routing \u00b6 LDS\u2014A description script for layout templates \u00b6 BAG \u00b6 grid and template-based LAYGO1 \u00b6 grid and template-based \u7c7b\u4f3c BAG LAYGO2 \u00b6 OpenSource! Analog and mixed-signal layout automation using digital place-and-route tools \u00b6 digital PR tools base a fully automated solution where the physical design process is treated as an optimization process. DTCO \u00b6 -BO+closed loop+SSF post-DAC20--UTA \u00b6 closed loop MAGICAL \u7684\u4e00\u90e8\u5206 problem formulation background \u00b6 contribution \u00b6 closed loop automatic symmetry constraint detection both between devices and subcircuits flow \u00b6 DFS-based model \u00b6 Gaussian process regression (GPR) and MOBO classify symmetry constraints into two categories Device Symmetry, graph isomorphic algorithms System Symmetry Close loop: data \u00b6 experiment \u00b6 GPflow to do MOBO Gate Sizing \u00b6 - -DAC-2024-MARL-Mohsen et al- \u00b6 Model-Based Policy Optimization (MBPO) to highly boost the sample efficiency of reinforcement learning for analog circuit sizing Integrated in the Twin Delayed DDPG (TD3) algorithm PZTA-Transferable Circuit Theory-Inspired-ISEDA-2025- -Fudan- \u00b6 a transferable pole-zero-based transient assertion (PZTA) system background \u00b6 Transient simulation is a major computational bottleneck in analog circuit sizing optimization, especially when the circuit is unstable. Simulation-based methods achieve high accuracy but suffer from inefficiency, while surrogate-based ap proaches promise speedups but struggle with prediction errors and high computational costs. Routing \u00b6 \u6982\u4f26\u548c\u5317\u5927\u5408\u4f5c\u7684 for analog/mixed-signal integrated circuits. background \u00b6 Most previous work has focused only on geometric constraints or basic electrical constraints , lacking holistic and systematic investigation. categorize routing constraints into\uff1a geometric constraints (e.g., design rules) electrical constraints (e.g., EM and IR drop constraints on power/ground nets, symmetry nets, sensitive area constraint, etc.) privious works\u2018 limitation no tackles multiple constraints ignore the differences in resistance and capacitance caused by different net routing topologies when handling EM and IR drop constraints contribution \u00b6 considers both geometric and electrical constraints compatible with manually placed layouts a novel Steiner tree based wire sizing scheme considers both net routing topologies and wire sizes with accurate estimation of resistance and capacitance for EM and IR drop constraints a multi-constraint aware routing algorithm work with complicated constraints and the wire sizing scheme Netlist Annotation & Constraint Generation \u00b6 Liu M, Li W, Zhu K, et al. S3DET: Detecting system symmetry constraints for analog circuits with graph similarity. Proc ASPDAC, 2020, 193 \u57fa\u4e8e\u5feb\u901f\u56fe\u76f8\u4f3c\u6027 Kunal K, Poojary P, Dhar T, et al. A general approach for identifying hierarchical symmetry constraints for analog circuit layout. Proc ICCAD, 2020 Kunal K, Dhar T, Madhusudan M, et al. GANA: Graph convolutional network based automated netlist annotation for analog circuits. Proc DATE, 2020 templates-based: knowledge-based: templates and knowledge-based Design rule abstraction \u00b6 PCell Generator \u00b6 ALIGN-opt-DATE21-- \u00b6 \u4e00\u4e2a\u65b9\u6cd5\u4e0a\u7684\u6539\u8fdb\uff0c\u4f46\u662f\u6ca1\u4ed4\u7ec6\u8bf4PCell\u7684\u751f\u6210 background \u00b6 The quality of primitive cell layout is critical for design performance Array CC PR \u00b6 TOREAD \u00b6 cap \u00b6 mos \u00b6 diffusion share \u6587\u732e[13]\u548c[14]\u63d0\u51fa\u4e86\u6784\u9020\u6027\u7b97\u6cd5\u6765\u751f\u6210\u6676\u4f53\u7ba1\u9635\u5217\u7684\u5171\u8d28\u5fc3\uff08CC\uff09\u7248\u56fe\u6a21\u5f0f\u3002\u5176\u4e2d[14]\u8fd8\u5728\u5e03\u5c40\u751f\u6210\u8fc7\u7a0b\u4e2d\u8003\u8651\u4e86\u70ed\u6548\u5e94\u3002\u7136\u800c\uff0c\u8fd9\u4e24\u9879\u7814\u7a76\u5747\u672a\u89e3\u51b3\u5e03\u7ebf\u95ee\u9898\u3001\u6676\u4f53\u7ba1\u95f4\u6269\u6563\u533a\u5171\u4eab\u95ee\u9898\u6216\u5e03\u5c40\u76f8\u5173\u6548\u5e94\uff08LDEs\uff09\u3002\u6587\u732e[15]\u63d0\u51fa\u4e86\u4e00\u79cd\u6269\u6563\u533a\u5171\u4eab\u611f\u77e5\u7684CC\u5e03\u5c40\u5e03\u7ebf\u7b97\u6cd5\uff0c -Eulerian Path-ICASIC-03--Tsinghua \u00b6 $\\mathcal{O}(n)$ dummy insert two dimension cc background \u00b6 contribution \u00b6 flow \u00b6 model \u00b6 the follow five rules should beconsidered [9]. Coincidence Symmetry Dispersion Compactness Orientation data \u00b6 experiment \u00b6 Layout Symmetries--TCAD-17-- \u00b6 arbitrary numbers of rows and columns applicable to all device types \u4e3b\u8981\u662f\u6bd4\u8f83\u4e0e\u603b\u7ed3\uff0c\u975e\u5e38\u5168\u9762 \u4f46\u662f\u53ea\u6709AB\u4e24\u4e2a\u5668\u4ef6 contribution \u00b6 model \u00b6 \u5339\u914d\u68af\u5ea6\u6a21\u578b \u00b6 \u5bf9\u79f0\u7c7b\u578b \u00b6 \u79bb\u6563\u5ea6 \u00b6 \u4e09\u79cd\u7b97\u6cd5 \u00b6 \u884c\u6570\u6a214\u4f591 \u884c\u6570\u6a214\u4f593 \u884c\u6570\u4e3a\u5076\u6570 \u53ea\u9002\u5408\u4e24\u4e2a\u5668\u4ef6\uff0c\u540c\u65f6\u4e0d\u8003\u8651abut \u5927\u6570\u91cf\u7684\u4e8c\u7ba1\u5dee\u5206\u5bf9\u548c\u7535\u6d41\u955c\u53ef\u4ee5\u7528 DO LINEAR GRADIENTS CANCEL IN COMMON CENTROID LAYOUTS\uff1f \u00b6 experiment \u00b6 -Choose pattern-DATE-21--Sharma \u00b6 \u8ba8\u8bba\u4e86\u4ec0\u4e48\u65f6\u5019\u7528\u4ec0\u4e48pattern\uff0c \u5f88\u6df1\u7684\u7406\u8bba\u5206\u6790\uff0c TODO: \u6ca1\u770b\u61c2. \u7ed3\u8bba background \u00b6 LDE and Variation -Performance-Aware Common-Centroid Placement and Routing-ICCAD-21--Sharma \u00b6 Performance-Aware: maximizes diffusion sharing, incorporates length of diffusion (LOD) based stress-induced performance variations, and mitigates resistive parasitics and electromigration (EM) hotspots Placement and Routing FinFET background \u00b6 LDE flow \u00b6 model \u00b6 placement \u00b6 routing \u00b6 EM and IR drop aware can be reduced by identifying sensitive wires and using multiple parallel connections between nodes, overall scheme is to connect all cells of the same device in a row using horiztontal wires, and to connect cells across rows using vertical wires. experiment \u00b6 env simulate spatial variations random fields tool: GeoStat-Framework/GSTools: GSTools - A geostatistical toolbox: random fields, variogram estimation, covariance models, kriging and much more -CC nonlinear spatial variations Opt-DATE-24-SA-UTA \u00b6 minimizing nonlinear spatial variations. placment only more general: consider diffusion break, routing complexity, nonlinear spatial variations and LDE not-cc \u6ca1\u540e\u4eff background \u00b6 LDE and Variation [14, 7] have proposed custom algorithm for symmetric transistor placement, which handles layout constraints. However, this method is limited to producing layouts of the CC type, making it inefficient in handling nonlinear variations\uff1f The method also lacks a welldefined objective in the problem formulation, hindering the ability to prioritize one constraint over another. Furthermore, the layout constraints are handled separately through post-processing steps after placement, which can lead to sub-optimal results. contribution \u00b6 flow \u00b6 Our approach starts with an initial placement of unit cells model \u00b6 \u7a7a\u95f4\u8bef\u5dee \u00b6 \u5e03\u7ebf\u590d\u6742\u5ea6 \u00b6 56 \ud835\udc42(\ud835\udc5b2) LOD\u6548\u5e94 \u00b6 Diffusion Break \u00b6 SA \u4f18\u5316 \u00b6 SA\u9002\u5408\u8fd9\u79cd\u5c0f\u89c4\u6a21\u7684\u95ee\u9898 init solution: Random Perturbation data \u00b6 experiments \u00b6 setting \u00b6 g: random result \u8fd9\u4e2a\u751f\u6210\u7684pattern\u4e00\u773c\u770b\u7740\u5e94\u8be5\u633a\u96be\u63a5\u53d7\u7684 [!WARNING] \u6ca1\u8bf4\u65f6\u95f4\uff0c\u6ca1\u540e\u4eff -Nonlinear Gradients -TCAD-24--Sharma \u00b6 FinFET-Based Sharma \u8fd9\u4e2a\u65b9\u5411\u7684\u7b2c\u4e09\u7bc7 dispersion optimize the placement for second-order gradients routing \u548c\u4e4b\u524d\u7684\u5de5\u4f5c\u4e00\u6837 \u8be6\u7ec6\u9610\u8ff0\u4e86\u4e3a\u4ec0\u4e48\u8981\u5f15\u5165\u7a7a\u95f4\u4f4d\u7f6e\u7684\u975e\u7ebf\u6027\u6210\u5206 background \u00b6 LED, EM, Variation [!CAUTION] \u8fd9\u91cc\u662f\u5206\u5f00\u6765\u76f8\u7b49\uff0c\u4f46\u662f\u5728 DATE24 \u4e2d\uff0c\u6bcf\u4e2acomponent\u548c\u8d77\u6765\u76f8\u7b49 model \u00b6 \u4e4b\u524d\u7684\u65b9\u6cd5\uff1a \u00b6 [!CAUTION] \u5982\u679c\u662f8\u5217 (g)\u4e0b\u4e00\u6b21\u653e\u7f6e\u5c31\u5b8c\u86cb\u4e86 new method \u00b6 extensible to higher than second-order gradients, but in practice it is unlikely that such an analysis is necessary in real world scenarios. by swapping unit cell [!CAUTION] data/setting \u00b6 experiment \u00b6 impact of secondorder gradients increases significantly with the layout size Intel(R) Core i7 8665U CPU @1.90 GHz -Multiobjective Optimization-TCAD-25-SA-Supriyo \u00b6 Multi-object: degree of dispersion, routing complexity, diffusion sharing, and layout dependent effects. constraints, including degree of dispersion, routing complexity, diffusion sharing, and layout dependent effects. Supriyo \u4e0a\u4e00\u4e2a\u5de5\u4f5c\u7684\u671f\u520a\uff0c\u591a\u4e86\u5f88\u591a\u4e1c\u897f SA\u6362\u6210 \u652f\u6301==\u591a\u76ee\u6807\u4f18\u5316==\u7684 AMOSA [22]\uff0c \u4e0d\u9700\u8981\u8c03\u53c2\u4e86 CC-type\uff0c \u4e0a\u4e00\u4e2a\u5de5\u4f5c\u53ef\u80fd\u51fa\u73b0 not CC? \u589e\u52a0\u4e86dummy count\u7684\u8003\u8651 \u589e\u52a0\u4e86\u79bb\u6563\u7a0b\u5ea6\u7684 \uff0c\u6ca1\u6709\u4f7f\u7528 placement only \u53ef\u4ee5\u4e5f\u6ca1\u7ed9run time \u4e4b\u540e\u53ef\u80fd\u5f80\u9ad8\u9891/routing/Post-Layout Aware\u53bb\u505a\uff1f background \u00b6 LED and Variation contribution \u00b6 XY/180\u00b0 flow \u00b6 init placement \u00b6 mirroring strategy of device placement using the X==X==/180 transformation proves insufficient XY/180\u25e6 transformation can be applied only to devices having the same number of units model \u00b6 AMOSA-based \u00b6 we store the solution==s== in new-pts\uff08AMOSA store one solution\uff09 TOREAD constration \u00b6 Degree of Dispersion Layout Dependent Effects Routing Cost [!CAUTION] \u518d\u6362\u6210RSMT\uff1f \u6709\u8fd9\u4e48\u9ebb\u70e6\u5417 Data and Env \u00b6 TSMC 40 nm PDK Virtuoso schematic and GXL layout environment manually create the topology (i.e., the pattern) using the Modgen feature Modgen feature \u662f\u4ec0\u4e48\uff1f Calibre nmLVS and PEX \u4e0d\u7528\u8fc7DRC\uff0c\u4e5f\u96be\u8fc7 Labels and NWELL are created manually \u611f\u89c9case\u7684\u5355\u5143\u6570\u91cf\u90fd\u633a\u5927\u7684\u3002\u4e0d\u8fc7\u5c0f\u7684\u8bdd\u597d\u50cf\u4e5f\u6ca1\u4ec0\u4e48\u4f18\u5316\u5fc5\u8981 experiment \u00b6 Tools \u00b6 Generator \u00b6 PCell \u00b6 - Cadence \u00b6 PyCells \u00b6 related tools\uff1apycell studio Synopsys BAG1/2 \u00b6 2013/2018 Berkeley Analog Generator (BAG) OpenSource PyCell-based procedural based, users have to write significant amount of codes, limiting the wide adoption of the solutions \u7a0b\u5e8f\u6027\u5e03\u5c40\u751f\u6210\u5668\u5728\u5f00\u53d1\u53c2\u6570\u5316\u5355\u5143\u4ee5\u53ca\u6574\u5408\u7528\u4e8e\u7f16\u7801\u5668\u4ef6\u653e\u7f6e\u548c\u5e03\u7ebf\u7684\u811a\u672c\u65b9\u9762\u4ecd\u7136\u9700\u8981\u5927\u91cf\u7684\u4eba\u5de5\u52b3\u52a8\u3002\u5c3d\u7ba1\u5982\u6b64\uff0c\u8fd9\u4e9b\u65b9\u6cd5\u5728\u5c06\u8bbe\u8ba1\u8fc1\u79fb\u5230\u4e0d\u540c\u6280\u672f\u8282\u70b9\u65f6\u5df2\u663e\u8457\u51cf\u5c11\u4e86\u4eba\u5de5\u5de5\u4f5c\u91cf\u3002 Netlist2GDS \u00b6 MAGICAL \u00b6 magical-eda/MAGICAL: Machine Generated Analog IC Layout IDEA program \u201cno human in the loop\u201d flow \u00b6 MAGICAL supports different device types, including PMOS, NMOS, MOM capacitors, and poly resisters. Transistors can have additional attributes such as lvt (low threshold voltage), hvt (high threshold voltage) and na (native device) files \u00b6 Benchmark circuit examples are under examples/ case \u00b6 three OTA one COMP two ADC The ADC circuits are relatively large and have a hierarchy. All circuits contain symmetry group constraints. model \u00b6 MAGICAL \u4f1a\u4e3a\u6bcf\u4e2a PMOS \u5668\u4ef6\u751f\u6210\u5355\u72ec\u7684 NWELL \u63a5\u89e6\u5b54 CONSTRAINT EXTRACTION \u00b6 Graph Abstraction \u00b6 netlist -> graph Devices , pins , and nets are all represented as nodes. Seed Pattern Detection \u00b6 \u6a21\u5f0f\u5339\u914d Signal Flow Based Graph Traversal \u00b6 define current directions Constraints Post-processing \u00b6 placer \u00b6 IO: The inputs to the placer include the circuit netlist, extracted constraints, generated devices, and process technologydependent design rules The outputs are the legalized GDSII layout of the placement result and pin information for routing. satisfying the symmetry constraints and design rules. \u57fa\u4e8e ISPD19, XU , NLP NLP we can get a global placement result encouraging symmetry and boundary constraints with short wirelength and small device overlapping legalization and detailed placement constructing the constraint graphs constraint graphs and plane sweep algorithm : J. Doenhardt and T. Lengauer, \u201cAlgorithmic aspects of one-dimensional layout compaction,\u201d IEEE TCAD, vol. 6, no. 5, pp. 863\u2013878, 1987 missing positional constraint edges: ISPD19, XU linear programming (LP) optimize the wirelength for the given legal placement Post-Placement Optimization \uff1aWellGAN router \u00b6 two stages, global and detailed routing global routing: grid-based A* search routing engine, 3D grid, two-pin nets, RRR detailed routing: a sequential A* search kernel is applied net constraintion Install \u00b6 To clone the repository and submodules, go to the path to download the repository. # clone the repository git clone https://github.com/magical-eda/MAGICAL.git git submodule init git submodule update You can use the Docker container to avoid building all the dependencies yourself. Install Docker on Linux . Navigate to the repository. cd MAGICAL Get the docker container with either of the following options. Option 1 (Recommended): pull from the cloud jayl940712/magical . docker pull jayl940712/magical:latest Option 2: build the container. docker build . --file Dockerfile --tag magical:latest Run the docker container docker run -it -v $(pwd):/MAGICAL jayl940712/magical:latest bash Or if you used option 2 to build the container docker run -it -v $(pwd):/MAGICAL magical:latest bash ALIGN \u00b6 ALIGN-analoglayout/ALIGN-public ALIGN: Document , MAGICAL \u6ca1\u6709\u6587\u6863 The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout . also releases a set of analog circuit designs. covering four broad classes of functionality Core concept \u00b6 hierarchical flow \u00b6 ALIGN: flow \u2014 ALIGN netlist \"Only one .sp file allowed\" primitive_lib = generate_hierarchy(netlist, subckt, topology_dir, flatten, pdk_dir) align/config \"basic_template.sp\"\uff1a template library \"user_template.sp\" read_lib \u83b7\u53d6 template(PCell) primitives = generate_primitives(primitive_lib, pdk_dir, primitive_dir, netlist_dir, blackbox_dir, scale) \u4e00\u4e2aprimitive\u7684dict\u5185\u5bb9\uff1a generate_pnr Netlist auto-annotation \u00b6 The input to ALIGN is a SPICE netlist that is converted to a graph representation uses two approaches ML-based methods Details of the approach are provided in GANA Graph-traversal-based methods for blocks that lie outside the scope of the GCN training set , we use graph-based approaches to recognize repeated structures within a circuit. approximate subgraph isomorphism \u53ef\u4ee5\u627e\u5230 primitives/hierarchy/symmetry example: It is important to note that the best layout hierarchy may sometimes differ from a logical netlist hierarchy Design rule capture \u00b6 Constraint generation \u00b6 two type of constraints: Geometric constraints, symmetry, matching, and common-centroid constraints GCN-based method Electrical constraints bound the maximum parasitics at any node of the circuit Parameterized primitive layout generation \u00b6 provides the user with a predefined library of parameterizable primitives Hierarchical block assembly \u00b6 placement SA+sequence pairs [TCAD11] router can employ one of the two detailed routers integer linear programming formulation and an A* algorithm ; this works particularly well for more sparse designs A satisfiability-based detailed router , released by Intel, is well suited for congested designs constraintion \u00b6 Constraints \u2014 ALIGN SymmetricBlocks Order align Enclose Spread aspect ratio Define lower and upper bounds on aspect ratio (=width/height) of a subcircuit Boundary CompactPlacement\uff1f SameTemplate\uff1f CreateAlias\uff1f GroupBlocks Forces a hierarchy creation for group of instances. This brings the instances closer . This reduces the problem statement for placer thus providing better solutions. DoNotIdentify BlockDistance guard ring GroupCaps NetConst PortLocation SymmetricNets MultiConnection PowerPorts GroundPorts ClockPorts DoNotUseLib PDK abstraction \u00b6 Doc PDK abstraction \u2014 Detailed explanation Files: layer.json \u00b6 What is Front End(FEOL), Middle End, and Back End of Line(BEOL) Metal names in the \u2018layers.json\u2019 must start with \u2018M\u2019 Via names in the \u2018layers.json\u2019 must start with \u2018V\u2019 Do not use FEOL layer names starting with \u2018M\u2019 or \u2018V\u2019 All dimensions are in nanometer PDK abstraction \u2014 Detailed explanation \u4e2d\u6709 json \u5b57\u6bb5\u7684\u8be6\u7ec6\u89e3\u91ca Metal/Via Poly Fin N/Pwell vt_type(RVT/LVT/HVT/SLVT) active Boundary Layers MOM Cap BEOL(Back End of Line) Design rules FEOL (Front End of Line) Design rules These layers are used by the cell generator and may vary based on the PDK . \u4e00\u4e9b\u5173\u4e8e\u886c\u5e95\u7684\uff0c\u6bd4\u5982 PC \u5c42 model.sp \u00b6 Define models for devices available in a pdk The model names are used in \u2018annotation phase\u2019 example PCell Generator \u00b6 four basic cell types: Transistor Capacitor Resistor . Guard ring . Cell fabric module defines the common structure for cell generation utilities which are used in the primitive generator. This remains common across PDKs. Hierarchical Analog Placer and Router Flow \u00b6 ALIGN-public/PlaceRouteHierFlow/README.md at master \u00b7 ALIGN-analoglayout/ALIGN-public install \u00b6 [!CAUTION] CMake \u7248\u672c\u4e0d\u80fd\u592a\u9ad8\uff0c\u5b9e\u6d4b cmake4.1 \u4e0d\u884c\u3002 cmake3.29.3 \u53ef\u4ee5\u4f46\u662f\u4e5f\u6709\u8b66\u544a\u3002 \u4e3a\u4e86\u9632\u6b62 github \u5728\u7ebf\u4e0b\u8f7d\u95ee\u9898\uff0c\u9700\u8981\u624b\u52a8\u4e0b\u8f7d\u4e00\u4efd https://github.com/ArthurSonzogni/nlohmann_json_cmake_fetchcontent/archive/refs/tags/v3.7.3.tar.gz \u548c https://sourceforge.net/projects/lpsolve/files/lpsolve/5.5.2.11/lp_solve_5.5.2.11_source.tar.gz/download \u89e3\u538b\u7136\u540e\u6307\u5b9a CMAKE_ARGS \u5230\u5bf9\u5e94\u8def\u5f84 \u5b66\u6821\u670d\u52a1\u5668 g++\u7248\u672c\u592a\u4f4e\uff0c\u9700\u8981\u81ea\u5df1\u4e0b conda install -y -c conda-forge gcc_linux-64=10 gxx_linux-64=10 cmake=3.29.3 make gdb conda create -y -n align python = 3 .10 conda activate align conda install -c conda-forge -y boost lpsolve55 conda run python -m pip install --upgrade pip source install_deps.sh conda list pip uninstall cmake pip install cmake == 3 .29.3 # \u4e3a\u4e86\u9632\u6b62github\u5728\u7ebf\u4e0b\u8f7d\u95ee\u9898\uff0c\u9700\u8981\u624b\u52a8\u4e0b\u8f7d\u4e00\u4efd`https://github.com/ArthurSonzogni/nlohmann_json_cmake_fetchcontent/archive/refs/tags/v3.7.3.tar.gz` \u548c `https://sourceforge.net/projects/lpsolve/files/lpsolve/5.5.2.11/lp_solve_5.5.2.11_source.tar.gz/download` export FETCHCONTENT_SOURCE_DIR_JSON = ${ HOME } /Downloads/nlohmann_json_cmake_fetchcontent-3.7.3 export FETCHCONTENT_SOURCE_DIR_LPSOLVE = ${ HOME } /Downloads/lp_solve_5.5 # export FETCHCONTENT_FULLY_DISCONNECTED=ON # \u53ef\u4fdd\u6301\uff0c\u9632\u6b62\u518d\u6b21\u8bbf\u95ee\u5916\u7f51 export CMAKE_ARGS = \"-DFETCHCONTENT_SOURCE_DIR_JSON= ${ HOME } /Downloads/nlohmann_json_cmake_fetchcontent-3.7.3 \\ -DFETCHCONTENT_SOURCE_DIR_LPSOLVE= ${ HOME } /Downloads/lp_solve_5.5\" BUILD_TYPE = 'RelWithDebInfo' BUILD_TESTING = 'ON' python setup.py develop -v (align) pengxuan@user-Super-Server:~/Software/ALIGN-public$ conda list # packages in environment at /home/pengxuan/Software/miniconda3/envs/align: # # Name Version Build Channel _libgcc_mutex 0.1 main _openmp_mutex 5.1 1_gnu align 0.9.8 pypi_0 pypi blinker 1.9.0 pypi_0 pypi boost 1.78.0 py310hc4a4660_0 conda-forge boost-cpp 1.78.0 h75c5d50_1 conda-forge bzip2 1.0.8 h5eee18b_6 ca-certificates 2025.10.5 hbd8a1cb_0 conda-forge certifi 2025.10.5 pypi_0 pypi cffi 1.15.1 pypi_0 pypi charset-normalizer 3.4.4 pypi_0 pypi click 8.3.0 pypi_0 pypi cmake 3.29.3 pypi_0 pypi colorlog 6.10.1 pypi_0 pypi coverage 7.11.0 pypi_0 pypi dash 3.2.0 pypi_0 pypi distro 1.9.0 pypi_0 pypi exceptiongroup 1.3.0 pypi_0 pypi execnet 2.1.1 pypi_0 pypi expat 2.7.1 h6a678d5_0 flask 3.1.2 pypi_0 pypi flatdict 4.0.1 pypi_0 pypi gdspy 1.6.13 pypi_0 pypi icu 70.1 h27087fc_0 conda-forge idna 3.11 pypi_0 pypi importlib-metadata 8.7.0 pypi_0 pypi iniconfig 2.3.0 pypi_0 pypi itsdangerous 2.2.0 pypi_0 pypi jinja2 3.1.6 pypi_0 pypi ld_impl_linux-64 2.44 h153f514_2 libblas 3.9.0 37_h4a7cf45_openblas conda-forge libcblas 3.9.0 37_h0358290_openblas conda-forge libffi 3.4.4 h6a678d5_1 libgcc-ng 11.2.0 h1234567_1 libgfortran-ng 13.2.0 h69a702a_0 conda-forge libgfortran5 13.2.0 ha4646dd_0 conda-forge libgomp 11.2.0 h1234567_1 liblapack 3.9.0 37_h47877c9_openblas conda-forge libnsl 2.0.0 h5eee18b_0 libopenblas 0.3.30 h46f56fc_0 libstdcxx-ng 11.2.0 h1234567_1 libuuid 1.41.5 h5eee18b_0 libxcb 1.17.0 h9b100fa_0 libzlib 1.3.1 hb25bd0a_0 lp_solve 5.5.2.5 h14c3975_1001 conda-forge lpsolve55 5.5 py310h96516ba_1004 conda-forge lz4-c 1.9.3 h9c3ff4c_1 conda-forge markupsafe 3.0.3 pypi_0 pypi memory-profiler 0.61.0 pypi_0 pypi mip 1.15.0 pypi_0 pypi more-itertools 10.8.0 pypi_0 pypi narwhals 2.9.0 pypi_0 pypi ncurses 6.5 h7934f7d_0 nest-asyncio 1.6.0 pypi_0 pypi networkx 3.4.2 pypi_0 pypi ninja 1.13.0 pypi_0 pypi numpy 2.2.6 pypi_0 pypi openssl 3.0.18 hd6dcaed_0 packaging 25.0 pypi_0 pypi pandas 2.3.3 pypi_0 pypi pip 25.3 pypi_0 pypi plotly 6.3.1 pypi_0 pypi pluggy 1.6.0 pypi_0 pypi psutil 7.1.2 pypi_0 pypi pthread-stubs 0.3 h0ce48e5_1 pybind11 3.0.1 pypi_0 pypi pycparser 2.23 pypi_0 pypi pydantic 1.10.24 pypi_0 pypi pygments 2.19.2 pypi_0 pypi pytest 8.4.2 pypi_0 pypi pytest-cov 7.0.0 pypi_0 pypi pytest-cpp 2.6.0 pypi_0 pypi pytest-rerunfailures 16.1 pypi_0 pypi pytest-timeout 2.4.0 pypi_0 pypi pytest-xdist 3.8.0 pypi_0 pypi python 3.10.19 h6fa692b_0 python-dateutil 2.9.0.post0 pypi_0 pypi python-gdsii 0.2.1 pypi_0 pypi python_abi 3.10 2_cp310 conda-forge pytz 2025.2 pypi_0 pypi pyyaml 6.0.3 pypi_0 pypi readline 8.3 hc2a1206_0 requests 2.32.5 pypi_0 pypi retrying 1.4.2 pypi_0 pypi scikit-build 0.18.1 pypi_0 pypi setuptools 80.9.0 py310h06a4308_0 six 1.17.0 pypi_0 pypi sqlite 3.50.2 hb25bd0a_1 tk 8.6.15 h54e0aa7_0 tomli 2.3.0 pypi_0 pypi typing-extensions 4.15.0 pypi_0 pypi tzdata 2025.2 pypi_0 pypi urllib3 2.5.0 pypi_0 pypi werkzeug 3.1.3 pypi_0 pypi wheel 0.45.1 py310h06a4308_0 xorg-libx11 1.8.12 h9b100fa_1 xorg-libxau 1.0.12 h9b100fa_0 xorg-libxdmcp 1.1.5 h9b100fa_0 xorg-xorgproto 2024.1 h5eee18b_1 xz 5.6.4 h5eee18b_1 z3-solver 4.15.3.0 pypi_0 pypi zipp 3.23.0 pypi_0 pypi zlib 1.3.1 hb25bd0a_0 zstd 1.5.2 h8a70e8d_1 conda-forge bug \u00b6 GLIBCXX_3.4.30' not found Traceback ( most recent call last ) : File \"/home/pengxuan/Software/miniconda3/envs/align/bin/schematic2layout.py\" , line 2 , in <module> import align File \"/home/pengxuan/Software/ALIGN-public/align/__init__.py\" , line 6 , in <module> from .main import schematic2layout File \"/home/pengxuan/Software/ALIGN-public/align/main.py\" , line 14 , in <module> from .pnr import generate_pnr File \"/home/pengxuan/Software/ALIGN-public/align/pnr/__init__.py\" , line 1 , in <module> from .checkers import * File \"/home/pengxuan/Software/ALIGN-public/align/pnr/checkers.py\" , line 7 , in <module> from .router import NType File \"/home/pengxuan/Software/ALIGN-public/align/pnr/router.py\" , line 12 , in <module> from .. import PnR ImportError: /home/pengxuan/Software/miniconda3/envs/align/bin/../lib/libstdc++.so.6: version ` GLIBCXX_3.4.30 ' not found ( required by /home/pengxuan/Software/ALIGN-public/align/PnR.cpython-310-x86_64-linux-gnu.so ) fix: conda install -c conda-forge \"libstdcxx-ng>=13.2.0\" debug \u00b6 { \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"Debug schematic2layout\" , \"type\" : \"debugpy\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/bin/schematic2layout.py\" , \"args\" : [ \"${workspaceFolder}/examples/telescopic_ota\" , \"-p\" , \"${workspaceFolder}/pdks/FinFET14nm_Mock_PDK/\" ], \"cwd\" : \"${workspaceFolder}/work\" , \"console\" : \"integratedTerminal\" , \"justMyCode\" : false } ] } viewer \u00b6 KLayout \u00b6 KLayout Layout Viewer And Editor install \u00b6 \u65e0 sudo \u6743\u9650 local \u4e0b\u8f7d 535 rm -rf ../local/ 536 mkdir -p ~/local/klayout && cd ~/local/klayout 537 dpkg-deb -x ~/Downloads/klayout_0.30.4-1_amd64.deb . 538 ls 539 source ~/.bashrc 540 klayout -v 541 find ~/local/klayout -name 'libklayout_tl.so*' 542 find ~/local/klayout -name 'x86_64-linux-gnu' 543 source ~/.bashrc 544 klayout -v 545 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 546 klayout -v 547 tree usr/ 548 apt download libgit2-28 549 ls 550 find \"libgit2*\" 551 find -name \"libgit2*\" 552 dpkg-deb -x libgit2-28_*.deb ~/local/klayout 553 find -name \"libgit2*\" 554 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 555 klayout -v 556 find libQt5Xml.so.5 557 apt download libqt5xml5 558 dpkg-deb -x libqt5xml5_*_amd64.deb ~/local/klayout 559 tree . 560 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 561 export QT_PLUGIN_PATH = \" $HOME /local/klayout/usr/lib/qt5/plugins: $QT_PLUGIN_PATH \" 562 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 563 klayout -v 564 cd ~/Downloads 565 apt download libqt5printsupport5 libqt5sql5 libqt5designer5 libqt5multimediawidgets5 libqt5multimedia5 libqt5xmlpatterns5 libmbedcrypto3 libmbedtls12 libmbedx509-0 libhttp-parser2.9 libssh2-1 566 for pkg in libqt5printsupport5_* libqt5sql5_* libqt5designer5_* libqt5multimediawidgets5_* libqt5multimedia5_* libqt5xmlpatterns5_* libmbedcrypto3_* libmbedtls12_* libmbedx509-0_* libhttp-parser2.9_* libssh2-1_* ; do dpkg-deb -x \" $pkg \" ~/local/klayout ; done 567 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 568 export QT_PLUGIN_PATH = \" $HOME /local/klayout/usr/lib/qt5/plugins: $QT_PLUGIN_PATH \" 569 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 570 cd ~/Downloads 571 apt download libqt5opengl5 572 dpkg-deb -x libqt5opengl5_*_amd64.deb ~/local/klayout 573 source ~/.bashrc 574 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 575 klayout -v","title":"EDA4PR-Analog"},{"location":"EDA4PR-Analog/#eda4pr-analog","text":"","title":"EDA4PR-Analog"},{"location":"EDA4PR-Analog/#_1","text":"","title":"\u6982\u8ff0"},{"location":"EDA4PR-Analog/#_2","text":"Implementing analog circuit layout is a heavily manual, timeconsuming, and error-prone task. analog ICs flow faces challenges regarding low design efficiency and slow development speed [AIPlacer: 1]","title":"\u80cc\u666f"},{"location":"EDA4PR-Analog/#_3","text":"Digital designers have to deal with a large number of rectangular devices, but all the devices share the same height and are placed in rows rather than freely, which resembles 1D Bin Packing Problem (Munienand Ezugwu, 2021). On the other hand, Analog and Mixed-Signal (AMS) ICs usually contain fewer devices, which may have different sizes and voltage levels and can be freely placed on the canvas. Hence, routability is generally not a critical issue for analog circuit layouts. Unlike digital ICs, analog ICs contain a large number of design constraints and intricate performance metrics to meet, which requires a steep learning curve for designers with a wealth of specialized skills.","title":"\u548c\u6570\u5b57\u5728\u5e03\u5c40\u7684\u533a\u522b"},{"location":"EDA4PR-Analog/#performance-driven-placement-optimization","text":"AIPlacer:","title":"performance-driven placement optimization"},{"location":"EDA4PR-Analog/#_4","text":"area wirelength HPWL RWL symmetry parasitics power via thermal effects","title":"\u6307\u6807"},{"location":"EDA4PR-Analog/#_5","text":"the impact of layout on analog circuit performance can be very large due to significant RC (Resistance and Capacitance) parasitic generated in layout the layout effect on performance is often very complex and thus difficult to be quickly and accurately estimated. analog circuit performance has much larger variety than digital circuits, and different performance metrics are used for different types of analog circuits. Unlike its counterpart in the digital domain, AMS circuits are sensitive to layout parasitics and coupling while lacking a practical approach to model the performance from layouts [21] Unlike typical digital designs, AMS circuits are sensitive to small perturbation and distortion on the signal and raise more considerable challenges on the layouts. \u4f01\u4e1a\u65b9\u9762\uff1a\u7528\u6237\u4e0d\u4e00\u5b9a\u6709 GPU flow auto \u7684\u7f3a\u70b9\uff1a 1) Analog circuit topologies are rapidly evolving with new design practices. A fully automated flow is not flexible enough to satisfy the versatile customization demands. 2) Analog layout drawing is designer-specific. That is, two designers can have quite different ways to layout the same circuit according to their own experience and taste, which is hard to be implemented in a fully automated flow. 3) Layouts generated by a fully automated flow may not align with designers\u2019 intuition, like the example in Figure 1, leading to performance degradation or difficulties in postsilicon debugging after tape-out. ![image-20251015091642612](assets/image-20251015091642612.png)","title":"\u96be\u70b9"},{"location":"EDA4PR-Analog/#_6","text":"[DATE22]: symmetry [5], common-centroid [6], regularity [7], proximity [8], pre-placed [9], fixed-boundary [10], and mimimum/maximum separation [11]. Performance-related constraints such as monotonic current flows [12] have also been studied.","title":"\u7ea6\u675f\u7c7b\u578b"},{"location":"EDA4PR-Analog/#overlap","text":"","title":"overlap"},{"location":"EDA4PR-Analog/#symmetry","text":"\u5bf9\u79f0\u6027\u7ea6\u675f\u662f\u6a21\u62df\u7248\u56fe\u7efc\u5408\u8fc7\u7a0b\u4e2d\u5e94\u7528\u6700\u5e7f\u6cdb\u4e14\u81f3\u5173\u91cd\u8981\u7684\u7ea6\u675f\u4e4b\u4e00\u3002\u6a21\u62df\u8bbe\u8ba1\u7ecf\u5e38\u91c7\u7528\u5dee\u5206\u62d3\u6251\u7ed3\u6784\u6765\u6291\u5236\u5171\u6a21\u566a\u58f0\u5e76\u589e\u5f3a\u7535\u8def\u7684\u9c81\u68d2\u6027\u3002\u8fd9\u4e9b\u62d3\u6251\u7ed3\u6784\u4e2d\u5668\u4ef6\u7684\u5931\u914d\u4f1a\u663e\u8457\u964d\u4f4e\u7535\u8def\u6027\u80fd\u3002 \u5728\u7248\u56fe\u8bbe\u8ba1\u4e2d\uff0c\u9700\u8981\u5bf9\u8fd9\u4e9b\u5668\u4ef6\u8fdb\u884c\u5bf9\u79f0\u7684\u653e\u7f6e\u548c\u5e03\u7ebf\uff0c\u4ee5\u786e\u4fdd\u5339\u914d\u6027\u3002 Symmetry constraints are one of the most essential and widely adopted constraints applied during analog layout synthesis. Analog designs frequently use differential topologies to reject common-mode noise and enhance circuit robustness and performance [18]. Mismatch of sensitive devices in the layouts often cause performance degradation to offset and commonmode rejection ratio (CMRR) [19]. Thus correctly identifying symmetry constraints between sensitive devices are crucial for ensuring the quality of placement and routing Symmetry constraints are one of the most essential and widely adopted constraints applied during analog layout synthesis","title":"symmetry"},{"location":"EDA4PR-Analog/#hierarchical-symmetry-constraints","text":"","title":"hierarchical symmetry constraints"},{"location":"EDA4PR-Analog/#alignment","text":"","title":"alignment"},{"location":"EDA4PR-Analog/#common-centroid","text":"[ICCAD20:19, 33, 38]","title":"common-centroid"},{"location":"EDA4PR-Analog/#topo","text":"","title":"topo"},{"location":"EDA4PR-Analog/#length","text":"","title":"length"},{"location":"EDA4PR-Analog/#currentsignal-flow","text":"[ICCAD20] Current flow constraint requires that the path or direction of current flows must align with the circuit\u2019s design. Adhering to current flow constraints mitigates issues such as voltage drops, noise, electromagnetic interference, and localized overheating.","title":"current/signal-flow"},{"location":"EDA4PR-Analog/#regularity","text":"[ICCAD20: 7, 26, 39]","title":"regularity"},{"location":"EDA4PR-Analog/#proximity","text":"various minimum distances between devices [ICCAD20:6, 18, 25, 33\u201335, 41]","title":"proximity"},{"location":"EDA4PR-Analog/#thermal-effects","text":"[ICCAD20:19, 20]","title":"thermal effects"},{"location":"EDA4PR-Analog/#area","text":"","title":"area"},{"location":"EDA4PR-Analog/#_7","text":"","title":"\u7248\u56fe\u57fa\u672c\u77e5\u8bc6"},{"location":"EDA4PR-Analog/#mos","text":"","title":"MOS"},{"location":"EDA4PR-Analog/#finger-multiplefin","text":"finger \u5c31\u662f\u505a\u6210==\u53c9\u6307==\u5f62\u72b6\u7684\u5355\u4e2a\u6676\u4f53\u7ba1 , mulitiplier \u662f\u591a\u4e2a\u5e76\u5217\u7684\u6676\u4f53\u7ba1 finger \u662f\u6307\u5c06\u4e00\u4e2aMOS\u7ba1\u7684 \u6c9f\u9053\u5206\u5272 \u6210\u591a\u4e2a \u5e76\u8054 \u7684\u90e8\u5206\uff0c\u6bcf\u4e2a\u90e8\u5206\u79f0\u4e3a\u4e00\u4e2afinger\u3002\u6bd4\u5982\uff0c\u5982\u679c\u4e00\u4e2aMOS\u7ba1\u7684\u5bbd\u5ea6\u592a\u5927\uff0c\u76f4\u63a5\u753b\u6210\u4e00\u4e2a\u5bbd\u6c9f\u9053\u53ef\u80fd\u4e0d\u7b26\u5408\u8bbe\u8ba1\u89c4\u5219\uff0c\u6216\u8005\u5bfc\u81f4\u7248\u56fe\u4e0d\u5747\u5300\u3002\u8fd9\u65f6\u5019\uff0c\u628a\u5b83\u5206\u6210\u591a\u4e2afinger\uff0c\u6bcf\u4e2afinger\u7684\u5bbd\u5ea6\u8f83\u5c0f\uff0c\u7136\u540e\u5e76\u8054\u8d77\u6765\uff0c\u603b\u5bbd\u5ea6\u5c31\u662f\u5404\u4e2afinger\u7684\u5bbd\u5ea6\u4e4b\u548c\u3002MOS\u7ba1\u7684\u6f0f\u7aef==\u7ed3\u7535\u5bb9\u548c\u6805\u7535\u963b\u5747\u4f1a\u51cf\u5c0f== multiplier \u662f\u6307\u5668\u4ef6\u88ab\u590d\u5236\u7684\u6b21\u6570\u3002\u6bd4\u5982\uff0c\u8bbe\u7f6emultiplier\u4e3a4\uff0c\u76f8\u5f53\u4e8e\u628a\u8fd9\u4e2aMOS\u7ba1 \u590d\u5236 4\u4e2a\uff0c \u5e76\u8054==\u5728\u4e00\u8d77\u3002\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c==\u6bcf\u4e2aMOS\u7ba1\u90fd\u662f\u72ec\u7acb\u7684\uff0c\u5b83\u4eec\u7684\u6e90\u3001\u6f0f\u3001\u6805\u90fd\u5206\u522b\u8fde\u63a5\u5728\u4e00\u8d77 \u3002\u8fd9\u6837==\u603b\u5bbd\u5ea6\u662f\u5355\u4e2aMOS\u5bbd\u5ea6\u76844\u500d==\uff0c\u7535\u6d41\u80fd\u529b\u4e5f\u53d8\u6210\u56db\u500d\u3002 \u4e00\u822c\u6765\u8bf4\uff0cfingers\u6570\u53d6\u5076\u6570\u4f1a\u597d\u4e00\u4e9b fin","title":"finger &amp; multiple&amp;fin"},{"location":"EDA4PR-Analog/#lde","text":"layout-dependent effects layout dependent effect can affect device threshold voltage V_th , mobility and circuit performance (LDE) \u7248\u56fe\u57fa\u7840\u77e5\u8bc6 - \u5c0f\u5c0f\u6842\u82b1\u7cd5 - \u535a\u5ba2\u56ed LOD(Length of Diffusion) STI \u5e94\u529b\u5f15\u8d77\u7684 LOD \u6548\u5e94\u7684\u5f71\u54cd \u544a\u522b\u5931\u914d\uff01\u5b9e\u7528\u7684\u7248\u56fe\u5339\u914d\u6280\u5de7 \u2460\uff08\u9644\u4eff\u771f\u9a8c\u8bc1\u8bf4\u660e\uff09 - \u77e5\u4e4e \u4e0d\u8981\u76f2\u76ee\u5957\u7528 \u201c\u5339\u914d\u5c31\u662f ABBA\u201d \u7684\u7ecf\u9a8c\uff0cABBA \u80fd\u62b5\u6d88\u5168\u5c40\u68af\u5ea6\uff0c\u5374\u65e0\u6cd5\u6d88\u9664\u5c40\u90e8 STI \u5e94\u529b\u5dee\u5f02\u3002 WPE(Well Proximity Effect) OSE(OD Space Effect) PSE(Poly Space Effect) MBE(Metal Boundary Effect\uff09 PCE(Poly Cut Effect)","title":"LDE\u6548\u5e94"},{"location":"EDA4PR-Analog/#lod","text":"","title":"LOD"},{"location":"EDA4PR-Analog/#_8","text":"\u544a\u522b\u5931\u914d\uff01\u5b9e\u7528\u7684\u7248\u56fe\u5339\u914d\u6280\u5de7 \u2460\uff08\u9644\u4eff\u771f\u9a8c\u8bc1\u8bf4\u660e\uff09 - \u77e5\u4e4e","title":"\u5b9e\u4f8b"},{"location":"EDA4PR-Analog/#wpe","text":"\u4e3a\u4e86\u51cf\u5c11\u95e9\u9501\u6548\u5e94\uff08latchup\uff09\uff0c\u5236\u9020\u8fc7\u7a0b\u4e2d\u4f1a\u4f7f\u7528\u9ad8\u80fd\u79bb\u5b50\u6ce8\u5165\u6765\u521b\u5efa\u6df1\u5012\u7f6e\u9631\u5256\u9762\uff08deep retrograde well profile\uff09\uff0c\u6539\u53d8\u4e86\u9631\u533a\u7684\u63ba\u6742\u5256\u9762\uff0c \u5728\u5148\u8fdb\u6280\u672f\u8282\u70b9\uff08\u5982\u7eb3\u7c73\u7ea7CMOS\uff09\uff0cLDEs\u4f1a\u5bfc\u81f4\u6676\u4f53\u7ba1\u6027\u80fd\u53c2\u6570\uff08\u5982\u9608\u503c\u7535\u538b\u3001\u8fc1\u79fb\u7387\uff09\u53d1\u751f\u53d8\u5316 \u5f71\u54cd\uff1a\u6539\u53d8 Vth of a device based on its distance from the well edge The WPE induced mismatch can be minimized by keeping well edges far from devices or by maintaining equal well spacing for the devices to be matched","title":"WPE"},{"location":"EDA4PR-Analog/#ose","text":"\u6805\u6781\u4e4b\u95f4\u7684\u95f4\u8ddd\u53d8\u5316\u4f1a\u5f71\u54cd\u591a\u6676\u7845\u6805\u5468\u56f4\u5e94\u529b\u6750\u6599\uff08\u5982\u6c2e\u5316\u7845\uff09\u7684\u4f53\u79ef\uff0c\u4ece\u800c\u8c03\u5236\u5e94\u529b\u5e76\u6539\u53d8Vth\u3002","title":"OSE"},{"location":"EDA4PR-Analog/#variations","text":"\u5b66\u672f\u89e3\u91ca\uff1a --cite--> Common-Centroid Layouts for Analog Circuits: Advantages and Limitations --cite--> Constructive Place-and-Route for FinFET-Based Transistor Arrays in Analog Circuits Under Nonlinear Gradients","title":"variations"},{"location":"EDA4PR-Analog/#random-variations","text":"Analog circuit performance can degrade due to random and spatial variations can be mitigated using larger-sized devices [2] [3] However, larger device may have more spatial variations as the distance between the devices increases [3]. --cit-->, Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations However, increasing the size may cause the devices to become more sensitive to process gradients [2]. random dopant fluctuations (RDF)","title":"random variations"},{"location":"EDA4PR-Analog/#spatial-variations","text":"use common-centroid, which effectively reduces linear variations or first-order effect Several factors, including process variations , thermal distribution or uneven mechanical stress from other circuit layers, can contribute to spatial variations The spatial variations can be modeled by Taylor series, where the lower order terms have greater impacts on the mismatch among devices [3] [4] [5] [6] However, for high performance systems, layout must be optimized considering nonlinear or higher order effects [3] [4] [5] [6] [10] [11] Spatial variations have linear and nonlinear components","title":"spatial variations"},{"location":"EDA4PR-Analog/#gradient-based-variations","text":"","title":"Gradient-Based Variations"},{"location":"EDA4PR-Analog/#em","text":"\u7535\u8fc1\u79fb\u53ef\u4ee5\u88ab\u5f62\u8c61\u5730\u7406\u89e3\u4e3a\u91d1\u5c5e\u5bfc\u7ebf\u4e2d\u7684\u201c\u52a8\u8109\u786c\u5316\u201d\u3002\u5f53\u5927\u91cf\u7535\u5b50\uff08\u7535\u6d41\uff09\u957f\u65f6\u95f4\u6301\u7eed\u5730\u6d41\u8fc7\u4e00\u6839\u7ec6\u5c0f\u7684\u91d1\u5c5e\u5bfc\u7ebf\u65f6\uff0c\u4f1a\u50cf\u6c34\u6d41\u51b2\u51fb\u6cb3\u5e8a\u4e00\u6837\uff0c\u5bf9\u5bfc\u7ebf\u539f\u5b50\u4ea7\u751f\u4e00\u4e2a\u6301\u7eed\u7684\u63a8\u529b\uff08\u7535\u5b50\u98ce\uff09 \u5f71\u54cd\uff1a \u77ed\u671f \uff1a\u91d1\u5c5e\u539f\u5b50\u88ab\u201c\u5439\u8d70\u201d\uff0c\u5bfc\u81f4\u5bfc\u7ebf\u5c40\u90e8\u53d8\u8584\uff0c\u7535\u963b\u9010\u6e10\u589e\u5927\u3002 \u957f\u671f \uff1a\u6700\u7ec8\u4f1a\u5728\u9ad8\u7535\u6d41\u5bc6\u5ea6\u5904\u5f62\u6210 \u5f00\u8def \uff08\u5bfc\u7ebf\u65ad\u88c2\uff09\uff0c\u7535\u8def\u529f\u80fd\u5b8c\u5168\u5931\u6548\u3002 \u5de5\u827a\u6f14\u8fdb\u4e0b\u7684\u6076\u5316 \uff1a\u5728\u65e7\u5de5\u827a\u4e2d\uff0c\u8fd9\u4e2a\u95ee\u9898\u4e3b\u8981\u53d1\u751f\u5728\u8f83\u7c97\u7684\u4e0a\u5c42\u91d1\u5c5e\u3002\u4f46\u5728\u7eb3\u7c73\u7ea7\u5de5\u827a\u4e2d\uff0c\u6700\u5e95\u5c42\u7684\u91d1\u5c5e\u5bfc\u7ebf\u53d8\u5f97\u6781\u7ec6\uff0c\u7535\u6d41\u5bc6\u5ea6\u6025\u5267\u5347\u9ad8\uff0c\u4f7f\u5f97 \u7535\u8fc1\u79fb\u6210\u4e3a\u6240\u6709\u91d1\u5c5e\u5c42\u90fd\u5fc5\u987b\u4e25\u8083\u5bf9\u5f85\u7684\u53ef\u9760\u6027\u5934\u53f7\u6740\u624b \uff0c\u5c24\u5176\u662f\u5728\u5145\u6ee1\u5927\u76f4\u6d41\u7535\u6d41\u7684\u6a21\u62df\u7535\u8def\u548c\u7535\u6e90\u7f51\u7edc\u4e2d\u3002 \u5bf9\u5177\u4f53\u7535\u8def\u7684\u7834\u574f\u6027\u5f71\u54cd \uff1a \u7535\u6d41\u955c \uff1a\u8fde\u63a5\u5339\u914d\u6676\u4f53\u7ba1\u7684\u91d1\u5c5e\u7ebf\u4e0a\u7684\u5bc4\u751f\u7535\u963b\uff0c\u4f1a\u5bfc\u81f4\u5b83\u4eec\u7684\u6e90\u6781\u7535\u538b\u51fa\u73b0\u5fae\u5c0f\u5dee\u5f02\u3002\u8fd9\u4f1a\u76f4\u63a5\u7834\u574f\u7cbe\u786e\u7684 \u7535\u6d41\u6bd4\u4f8b\u5173\u7cfb \uff0c\u4f7f\u7535\u8def\u5931\u53bb\u529f\u80fd\u3002 \u5dee\u5206\u5bf9/OTA \uff1a\u5bc4\u751f\u7535\u963b\u4f1a\u964d\u4f4e\u7535\u8def\u7684 \u8de8\u5bfc\uff08Gm\uff09 \uff0c\u8fd9\u662f\u6a21\u62df\u7535\u8def\u7684\u6838\u5fc3\u6027\u80fd\u6307\u6807\uff0c\u76f4\u63a5\u5bfc\u81f4\u653e\u5927\u5668\u589e\u76ca\u3001\u5e26\u5bbd\u7b49\u5173\u952e\u6027\u80fd\u7684\u52a3\u5316\u3002 can be reduced by identifying sensitive wires and using multiple parallel connections between nodes,","title":"\u7535\u8fc1\u79fb\uff08EM\uff09"},{"location":"EDA4PR-Analog/#_9","text":"\u96c6\u6210\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u6280\u672f\u66f4\u65b0\u7248_\u54d4\u54e9\u54d4\u54e9_bilibili \u7248\u56fe\u77e5\u8bc6\u5927\u603b\u7ed3_\u9646\u6653\u6b22.pdf Finger\u5bf9MOS\u7ba1\u7684\u5f71\u54cd\u4ee5\u53cafinger\u4e0eMultiple\u7684\u533a\u522b\uff08\u6d45\u663e\u7406\u89e3\uff09 - \u77e5\u4e4e fingers\u548cmultiplier_inv\u7535\u8def\u4e2dmultiplier\u8ddffingers\u7684\u533a\u522b-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"EDA4PR-Analog/#_10","text":"","title":"\u7248\u56fe\u7ed8\u5236\u65b9\u6cd5"},{"location":"EDA4PR-Analog/#placement","text":"","title":"placement"},{"location":"EDA4PR-Analog/#clustered","text":"","title":"clustered"},{"location":"EDA4PR-Analog/#interdigitating","text":"U may assume that interdigitization is a special case of a common centroid but with only one row \u76f8\u6bd4cc,\u5728==\u9762\u79ef\u6548\u7387\u548c\u5c40\u90e8\u70ed\u7ba1\u7406==\u4e0a\u66f4\u597d\uff0c\u4f46\u53ef\u80fd\u5f15\u5165\u989d\u5916\u5bc4\u751f\u7535\u5bb9\u3002 Interdigitated\u9002\u5408==\u9762\u79ef\u53d7\u9650\u6216\u9ad8\u9891\u573a\u666f== In transistor matching if the total length of the mirror exceeds 80um or 100um , try to use common centroid for better matching virtuoso\u7684\u64cd\u4f5chttps://youtu.be/hy_APHz8XwQ?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7 \u539f\u7406\uff1a [!WARNING] \u8c8c\u4f3cfinger\u5fc5\u987b\u662f\u53cc\u6570\u3002\u4e3a\u4e86\u6e90\u6f0f\u5171\u7528\uff1f in interdigitised pattern all the transistors are in interleaved pattern like suppose there are two transistors with 2 fingers each","title":"Interdigitating"},{"location":"EDA4PR-Analog/#interdigitation-patterns","text":"","title":"Interdigitation Patterns"},{"location":"EDA4PR-Analog/#common-centroid_1","text":"Common Centroid is more advanced matching technique, suitable for more complex analog structures, such as differential pairs , BJT arrays in Bandgaps, R/C DAC array etc. \u76f8\u6bd4idg\u5728\u964d\u4f4e\u504f\u79fb\u7535\u538b\u548c\u6539\u5584\u7ebf\u6027\u5ea6\u65b9\u9762\u66f4\u4f18\uff0c\u4f46\u9700\u8981\u66f4\u5927\u9762\u79ef\u548c\u66f4\u590d\u6742\u8def\u7531\u3002 Common-Centroid\u9002\u5408\u9ad8\u7cbe\u5ea6\u5e94\u7528\uff08\u5982\u4f4e\u504f\u79fb\u8981\u6c42\uff09 \u201c\u5171\u8d28\u5fc3\u5e03\u5c40\u7684\u7f3a\u70b9\u662f\u663e\u800c\u6613\u89c1\u7684\u3002\u8fd9\u5c31\u9700\u8981==\u4ea4\u53c9\u8fde\u63a5\u5668\u4ef6==\uff0c\u589e\u52a0\u4e86\u5339\u914d\u5668\u4ef6\u4e4b\u95f4\u7684==\u5206\u79bb==(area\u2b06\ufe0f)\uff0c\u5e76\u4e14\u5728\u7ebf\u6027\u5de5\u827a\u68af\u5ea6\u4e0d\u662f\u4e3b\u8981\u9650\u5236\u7684\u60c5\u51b5\u4e0b\u53ef\u80fd\u4f1a\u4f7f\u5339\u914d\u6076\u5316\u3002\u201d \u5728\u5339\u914dvs\u533a\u57df\u7684\u60c5\u51b5\u4e0b\uff0c\u8d62\u5bb6\u80af\u5b9a\u662f\u5339\u914d\u3002\u56e0\u6b64\uff0c\u5f53\u91c7\u7528cc\u6cd5\u65f6\uff0c\u9762\u79ef\u662f\u6700\u4e0d\u91cd\u8981\u7684\u3002\u5982\u679c\u6676\u4f53\u7ba1\u6ca1\u6709\u6b63\u786e\u5339\u914d\uff0c\u90a3\u4e48\u6574\u4e2a\u7535\u8def\u5c31\u4f1a\u88ab\u641e\u7838\u3002\u6240\u4ee5cc\u662f\u4e00\u4e2a\u798f\u97f3\u3002\u4e0d\u53ef\u80fd\u603b\u662f\u7528cc\uff0c\u4f46\u53ea\u8981\u6709\u53ef\u80fd\uff0c\u6700\u597d\u7684\u529e\u6cd5\u5c31\u662f\u7528\u5b83\u3002 Common Centroid & Interdigitization | Forum for Electronics common centroid layout provides better matching as in this method gradients are canceled in both X and Y direction . Interdigitized method provides gradient cancellation in one direction only . virtuoso\u7684\u64cd\u4f5chttps://youtu.be/mca7NKcTlhU?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7 Commoncentroid (CC) is a special layout technique which has been shown to be beneficial in reducing first-order variations [6] [7] [8] [9] Common-centroid (CC) layouts are widely used in analog design to make circuits resilient to variations by matching device characteristics. However, CC layout may involve increased routing complexity and higher parasitics than other alternative layout schemes. Commoncentroid (CC) layouts have been shown to be better than other alternatives such as clustered and interdigitated patterns for mitigating process-induced linear variations [3] and are widely used to match circuit elements [2], [4], [5], [6], [7]. square-like pattern offers the best matching performance [14] [11] --cite--> \u5e76\u6ca1\u6709\u8bf4\u65b9\u5f62\u4f1a\u5e26\u6765\u66f4\u597d\u7684\u6027\u80fd One of the fundamental rules for CC layouts underscores the importance of achieving the maximum degree of dispersion [1] It is important to note that CC layouts are generally not preferred for high-frequency applications due to high parasitic effects . \u5668\u4ef6\u5339\u914d\u5f97\u8d8a\u597d\uff0c\u8fde\u7ebf\u5f80\u5f80\u8d8a\u590d\u6742 \u539f\u7406\uff1a \u5b66\u672f\u89e3\u91cafirst-order process gradient --cite--> DATE21-Common-Centroid Layouts for Analog Circuits: Advantages and Limitations","title":"Common Centroid"},{"location":"EDA4PR-Analog/#2","text":"","title":"2\u5668\u4ef6\u793a\u4f8b"},{"location":"EDA4PR-Analog/#3","text":"","title":"3\u5668\u4ef6\u793a\u4f8b"},{"location":"EDA4PR-Analog/#4","text":"","title":"4\u5668\u4ef6\u793a\u4f8b"},{"location":"EDA4PR-Analog/#ccidg","text":"[!WARNING] \u611f\u89c9\u5177\u4f53\u90a3\u79cd\u6548\u679c\u597d\u5f88\u96be\u8bf4","title":"cc\u548cidg\u53ef\u4ee5\u6df7\u5408"},{"location":"EDA4PR-Analog/#_11","text":"","title":"\u4e0d\u76f8\u7b49/\u4e0d\u89c4\u5219\u7684\u6570\u91cf"},{"location":"EDA4PR-Analog/#cc-patterns","text":"","title":"CC Patterns"},{"location":"EDA4PR-Analog/#root-device-method","text":"","title":"\u7535\u963b\u7535\u5bb9\u6839\u5668\u4ef6\u6cd5(Root Device Method)"},{"location":"EDA4PR-Analog/#dummy","text":"","title":"Dummy\u865a\u62df\u5668\u4ef6"},{"location":"EDA4PR-Analog/#_12","text":"A layout that does not share diffusion region can lead to worse routing length and may degrade spatial variations due to increased layout area. Diffusion sharing is a widely used concept in analog applications [19] . Sharing diffusion region not only reduces layout area and routing cost but also minimizes spatial variation [21]. However, fully sharing diffusion region without using dummies is not always possible in a CC type layout minimizing only the dummy count leads to inferior results --cite--> Multiobjective Optimization for Common-Centroid Placement of Analog Transistors \u4e00\u4e2a\u5f88\u597d\u7684\u56fe\u8868\u793a\uff1a m\u548cnf\u7528\u6237\u5b9a\u4e0b\u4e86\uff0c\u6211\u4eec\u5e94\u8be5\u6539\u4e0d\u4e86\u3002\u8fd9\u4e5f\u7ea6\u675f\u4e86\u7b97\u6cd5\u7684\u901a\u7528\u6027\u3002","title":"\u8003\u8651\u6e90\u6f0f\u5171\u7528"},{"location":"EDA4PR-Analog/#_13","text":"\u6a21\u62df\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u4e2d\u7684\u5339\u914d\u827a\u672f Matching patterns - AnalogHub Matching Technique in Analog Layout - Siliconvlsi CMOS Inverter Layout (Cadence Layout XL) Matching Technique in Analog Layout - Siliconvlsi Analog Layout Guide \u2013 Nextra people.engr.tamu.edu/spalermo/ecen474/Lab2.pdf Thanks to hejing0901@primarius-tech.com","title":"\u53c2\u8003"},{"location":"EDA4PR-Analog/#routing","text":"Route signals symmetrically to reduce IR drops and parasitic mismatches on either branch.","title":"routing"},{"location":"EDA4PR-Analog/#_14","text":"\u7eb3\u7c73\u7ea7\u6280\u672f\u4e2d\u7684\u901a\u5b54\u7535\u963b\u540c\u6837\u663e\u8457\uff0c\u4e14\u8f83\u4f4e\u91d1\u5c5e\u5c42\u5bf9\u5355\u5411\u5e03\u7ebf\u7684\u8981\u6c42\u4f7f\u5f97CC\u5e03\u5c40\u5fc5\u987b\u91c7\u7528\u901a\u5b54\u6570\u91cf\u8f83\u5c11\u7684\u5e03\u7ebf\u65b9\u6848\u3002--cite-->[Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits]","title":"\u8fc7\u5b54"},{"location":"EDA4PR-Analog/#_15","text":"\u9ad8\u9891\u4fe1\u53f7\u7ebf\u8d70\u7ebf\u91c7\u7528\u9ad8\u5c42\u91d1\u5c5e\u8d70\u7ebf\uff0c\u9ad8\u5c42\u91d1\u5c5e\u539a\u5ea6\u5927\uff0c\u5bc4\u751f\u7535\u963b\u5c0f\uff0c\u5bc4\u751f\u7535\u5bb9\u4e5f\u5c0f\uff1b\u9ad8\u9891\u4fe1\u53f7\u7ebf\u5c3d\u91cf\u8d70\u76f4\u7ebf\uff1b\u907f\u514d\u5e73\u884c\u8d70\u7ebf\uff0c\u91c7\u7528\u4e0d\u540c\u5c42\u91d1\u5c5e\u8d70\u7ebf\uff0c\u6216\u8005\u52a0\u5927\u540c\u5c42\u91d1\u5c5e\u8d70\u7ebf\u7684\u95f4\u8ddd\u4ee5\u51cf\u5c0f\u8026\u5408\u548c\u4e32\u6270 All the critical signals should be shielded with gnd or clean reference signal For high speed signals, the shield line shouldn\u2019t be put closer to the signal toavoid loading","title":"\u9ad8\u9891\u4fe1\u53f7\u7ebf"},{"location":"EDA4PR-Analog/#_16","text":"\u5173\u952e\u4fe1\u53f7\u8981\u79bbPAD\u8db3\u591f\u8fd1\uff0c\u4ee5\u51cf\u5c0f\u8d70\u7ebf\u5bc4\u751f\u7535\u5bb9\uff0c\u76f4\u6d41\u4fe1\u53f7\u7684PAD\u7531\u4e8e\u8003\u8651\u5230\u6f0f\u538b\u964d\u7684\u95ee\u9898\uff0c\u8d70\u7ebf\u8d8a\u5bbd\uff0c\u6709\u5229\u4e8e\u51cf\u5c0f\u538b\u964d\u3002 Use proper spacing between two signal","title":"\u5173\u952e\u4fe1\u53f7"},{"location":"EDA4PR-Analog/#_17","text":"","title":"\u7535\u8fc1\u79fb"},{"location":"EDA4PR-Analog/#tiling","text":"","title":"Tiling?"},{"location":"EDA4PR-Analog/#antenna-effect","text":"","title":"Antenna Effect"},{"location":"EDA4PR-Analog/#latchup","text":"","title":"Latchup"},{"location":"EDA4PR-Analog/#power","text":"","title":"Power"},{"location":"EDA4PR-Analog/#ir-drop","text":"IR drop CANNOT BE IGNORED in modern nodes, particularly when wide metal lines are not used for power/ground or high-current paths. Always consider adding more metal width and multiple vias to keep IR drops minimal and symmetrical.","title":"IR drop"},{"location":"EDA4PR-Analog/#_18","text":"eet.bme.hu/~bognar/rfic/Layout02.pdf ee.iitm.ac.in/vlsi/_media/courses/ee5325_2019/ee5325_lecture48_6nov2019.pdf","title":"\u53c2\u8003"},{"location":"EDA4PR-Analog/#_19","text":"","title":"\u51cf\u5c0f\u5931\u914d\u65b9\u6cd5\u603b\u7ed3"},{"location":"EDA4PR-Analog/#overview","text":"Place transistor segments in the areas of low-stress gradients. Place transistors in close proximity . Keep the layout of the transistors as compact as possible Orient transistors in the same direction. Whenever possible use Common centroid layouts. Place transistors well away from the power devices. For current matching keep the overdrive voltage large. For voltage, matching keeps overdrive voltage smaller.","title":"overview"},{"location":"EDA4PR-Analog/#_20","text":"--cite--> TCAD17","title":"\u589e\u52a0\u5c3a\u5bf8"},{"location":"EDA4PR-Analog/#_21","text":"","title":"\u8fdc\u79bb\u566a\u58f0\uff08\u76f8\u540c\u8ddd\u79bb\uff09"},{"location":"EDA4PR-Analog/#dummy_1","text":"[!CAUTION] \u4e0d\u8fc7\u8c8c\u4f3c\u6b63\u5e38\u90fd\u53ea\u662f\u5728\u4e24\u8fb9\u653edummy\uff0c\u53ef\u80fd\u4e25\u683c\u7684\u624d\u9700\u8981\uff1f [!WARNING] \u5de5\u827a\u8d8a\u5148\u8fdb\u8d8a\u8981\u4e8c\u7ef4\u7684dummy","title":"dummy"},{"location":"EDA4PR-Analog/#cc","text":"--cite--> TCAD17","title":"CC\u8003\u8651\u4e8c\u9636\u6548\u5e94"},{"location":"EDA4PR-Analog/#other","text":"\u4e3a\u4e86\u9632\u6b62 \u95e9\u9501\u6548\u5e94 \uff0c\u7535\u8def\u7248\u56fe\u8bbe\u8ba1\u7684\u89d2\u5ea6\uff0cNMOS\u548cPMOS\u9644\u8fd1\u8bbe\u7f6e\u5c3d\u53ef\u80fd\u591a\u7684\u63a5\u89e6\u5b54\u4ee5\u51cf\u5c0f\u5bc4\u751f\u7535\u963b\uff0c\u6216\u8005\u6dfb\u52a0\u4fdd\u62a4\u73af\uff1b \u8981\u6ce8\u610f \u5929\u7ebf\u6548\u5e94 \u548c \u7535\u8fc1\u79fb \uff0c\u957f\u7684\u91d1\u5c5e\u8981\u4e0d\u65ad\u8fdb\u884c\u8df3\u7ebf\u6765\u51cf\u5f31\u5929\u7ebf\u6548\u5e94\uff0c\u5728\u5927\u7535\u6d41\u7684\u8d70\u7ebf\u4e0a\uff0c\u91d1\u5c5e\u7ebf\u5bbd\u8981\u8db3\u591f\u5927\uff0c\u5982\u679c\u4e0d\u591f\u53ef\u4ee5\u91c7\u7528\u591a\u5c42\u91d1\u5c5e\u5206\u6d41\u3002 \u5728\u6a21\u62df\u6a21\u5757\u548c\u6570\u5b57\u6a21\u5757\u4e4b\u95f4\u8981\u52a0\u9694\u79bb\u73af\u4ee5\u9694\u79bb\u566a\u58f0\u5e72\u6270\u3002 \u65e0\u8bba\u600e\u4e48\u52aa\u529b\u6539\u8fdb\u5931\u914d\uff0cBipolar\u5de5\u827a\u6bd4CMOS\u5de5\u827a\u7684\u5339\u914d\u6027\u66f4\u597d\uff0c\u539f\u56e0\u5982\u4e0b\uff1a \uff081\uff09Bipolar\u5931\u8c03\u8868\u8fbe\u5f0f\u4e2d\u4e0d\u5305\u542b\u9608\u503c\u7535\u538bVt\u7684\u79bb\u6563\u5f71\u54cd\uff1b \uff082\uff09Bipolar\u7684\u6bd4\u4f8b\u56e0\u5b50\u4e3akT/q\uff0c\u5c0f\u4e8eCMOS\u5668\u4ef6\u7684Vov/2\uff1b \uff083\uff09Bipolar\u5931\u8c03\u7535\u538b\u968f\u6e29\u5ea6\u7684\u6f02\u79fb\u5f88\u5bb9\u6613\u63a7\u5236\uff0c\u51cf\u5c0fVos\u7684\u540c\u65f6\u4e5f\u4f1a\u51cf\u5c0f\u5931\u8c03\u7535\u538b\u7684\u6e29\u6f02\uff1b","title":"other"},{"location":"EDA4PR-Analog/#_22","text":"Analog Layout Guide \u2013 Nextra","title":"\u53c2\u8003"},{"location":"EDA4PR-Analog/#pattern","text":"","title":"\u5e38\u89c1pattern\u7248\u56fe"},{"location":"EDA4PR-Analog/#overview_1","text":"the Interdigitation is a less complex method, and it would be sufficient for structures like small current mirrors and biasing circuits . Using this pattern will be more area-efficient and allows simple routing . When we are talking about structures that require maximum precision - such as R/C DAC arrays, differential pairs - we have to use the Common Centroid to achieve the best performance. \u4e5f\u4e0d\u4e00\u5b9a\uff0c\u6211\u770b\u4e5f\u6709\u633a\u591a\u7535\u6d41\u955c\u7528CC\u7684 -- cite--> DATE21-Common-Centroid Layouts for Analog Circuits: Advantages and Limitations -- cite--> DATE24 Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations","title":"overview"},{"location":"EDA4PR-Analog/#_23","text":"","title":"\u7535\u6d41\u955c"},{"location":"EDA4PR-Analog/#_24","text":"","title":"\u57fa\u672c\u7535\u6d41\u955c"},{"location":"EDA4PR-Analog/#cascode","text":"\u6e90\u6f0f\u5171\u7528","title":"cascode\u7535\u6d41\u955c"},{"location":"EDA4PR-Analog/#_25","text":"IC Layout\u7248\u56fe\u5b9e\u64cd\u91cd\u8981\u77e5\u8bc6-\u7535\u6d41\u955c_\u7535\u6d41\u955c\u7248\u56fe\u5339\u914d\u8bbe\u8ba1-CSDN\u535a\u5ba2 \u4e24\u79cd\u5339\u914d\u65b9\u5f0f\uff0c\u4e00\u79cd\u662fB A A B\uff0c\u5c06\u5668\u4ef6\u6446\u653e\u6210\u4e00\u6392\u7136\u540e\u4e24\u8fb9\u52a0dummy\uff0c\u6700\u540e\u518d\u56f4\u4e0aP\u73af \u53e6\u5916\u4e00\u79cd\u5339\u914d\u65b9\u5f0f\u662f\u6446\u653e\u6210\u4e24\u6392\uff0c\u4ea4\u53c9\u5339\u914d\uff0c\u5373\u7b2c\u4e00\u6392\u4e3adummy A B dummy\uff0c\u7b2c\u4e8c\u6392\u4e3adummy B A dummy\uff0c\u7136\u540e\u518d\u56f4\u4e0aP\u73af","title":"\u5171\u6e90\u5171\u6805\u7535\u6d41\u955c"},{"location":"EDA4PR-Analog/#_26","text":"https://www.youtube.com/watch?list=PL0oLvNvFrW9xbe26NgdX-HsknCJ4ioGT7&v=mca7NKcTlhU&embeds_referring_euri=https%3A%2F%2Fanaloghub.ie%2F&source_ve_path=MjM4NTE [!WARNING] \u76f8\u6bd4idg\uff0ccc\u6570\u91cf\u7ffb\u500d\u4e86\uff1f\u4e3a\u4e86\u5168\u90e8\u6e90\u6f0f\u5171\u7528\uff0cidg\u53ea\u80fd\u8fd9\u4e48\u8bbe\u8ba1\uff01\u6ce8\u610f\u6bcf\u4e00\u4e2aB-B\u6216\u8005C-C\u4e4b\u95f4\u90fd\u662fD\u7aef\u7684\uff0c\u4e24\u8fb9\u7684\u90fd\u662f\u5171\u7528\u7684GND [!WARNING] M7\u98de\u54ea\u53bb\u4e86\uff1f","title":"\u591a\u8def\u8f93\u51fa\u7535\u6d41\u955c"},{"location":"EDA4PR-Analog/#_27","text":"\u7248\u56fe\u5339\u914d\u4e4b\u5dee\u5206\u7535\u6d41\u955c_\u7535\u6d41\u955c\u7248\u56fe\u5339\u914d\u8bbe\u8ba1-CSDN\u535a\u5ba2 \u5dee\u5206\u5bf9\u5fc5\u987b\u91c7\u7528\u53cc\u6392\u7684==\u5171\u8d28\u5fc3ABBA==\u5f62\u5f0f\u3002\u9664\u975e\u5728\u4e0d\u91cd\u8981\u7684cell\uff0c\u5f97\u5230\u7535\u8def\u51c6\u8bb8\u624d\u53ef\u753b\u4e00\u6392\u3002 \u5fc5\u987b\u52a0dummy (\u4e00\u6392\uff0c\u4e24\u6392) \uff01\u4e00\u5b9a\u662f\u4e00\u5bf9\u7684\u5417 \u5728m<4\u7684\u60c5\u51b5\u4e0b\uff0cs/D\u7aef\u4e0d\u5408\u5e76\u7684\u753b\u6cd5\u5339\u914d\u5ea6\u6bd4\u6e90\u6f0f\u5408\u5e76\u7684\u9ad8\u4e00\u4e9b\u3002\u5177\u4f53\u770b\u957f\u5ea6\u5dee\u8ddd\u5206\u6790\uff0c\u8d85\u8fc74\u4e2a\u4e0d\u5efa\u8bae\u7528s\u3001D\u4e0d\u5408\u5e76\u65b9\u6cd5 \u5dee\u5206\u5bf9\u7684\u5339\u914d\u9700\u52a0dummy \u5dee\u5206\u5bf9\u4e00\u822c\u91c7\u7528ABBA\u3001\u4e8c\u7ef4\u7684\u5339\u914d\u65b9\u5f0f\uff0c\u8f83\u4e4bAABB\u5f0f\u7684\u5339\u914d\u5177\u6709\u4e2d\u5fc3\u5bf9\u79f0\uff0c\u80fd\u591f\u51cf\u5c0f\u5931\u914d\uff0c\u66f4\u4f73\u6027\u80fd\u7684\u4f18\u70b9\uff0c\u5dee\u5206\u5bf9\u4e2d\u7684ABBA\u5339\u914d\u5f62\u5f0f\u4e14merge\u7684\u60c5\u51b5\u9700\u8981\u4fdd\u8bc1\u5de6\u53f3\uff0c\u4e0a\u4e0b\u90fd\u5177\u5907\u8fd9\u79cd\u5f62\u5f0f\uff0c\u4e14\u5728\u4e00\u4e2a\u65b9\u5411\u4e0a\u7ba1\u5b50\u6570\u91cf\u4e3a4X(X > 1\u65f6),A\u53ef\u4ee5\u7b49\u4e8eaa\uff0cB=bb \u5dee\u5206\u5bf9\u7684gate\u8fde\u7ebf\u9700\u8981\u7279\u522b\u6ce8\u610f\uff0c\u975e\u4ea4\u53c9\u4f4d\u7f6e\u76f8\u90bbgate\u95f4\u7684\u8fde\u7ebf\u4e0d\u8981\u51fa\u73b0\u591a\u5c42\u91d1\u5c5e\u53e0\u5c42\u8fde\u901a\u7684\u60c5\u51b5\uff0c\u4e14\u6700\u597d\u7528m2\u8fde\u63a5\uff0c\u6240\u6709gate\u4e0a\u9762\u7684\u91d1\u5c5e\u5b54\u8981\u4e00\u81f4 \u5dee\u5206\u7684gate\u4e0e\u6e90\u6f0f\u7684\u7ebf\u5206\u522b\u51fa\u5728\u4e24\u8fb9\uff0cgate\u5fc5\u987b\u52a0\u5c4f\u853d\u7ebf \u5dee\u5206\u5bf9\u4e0a\u9762\u4e0d\u5141\u8bb8\u8de8\u5176\u4ed6\u7ebf\uff0c\u81ea\u8eab\u6e90\u6f0f\u7ebf\u4e5f\u5c3d\u91cf\u4e0d\u8981\u8de8\uff0c\u6709\u7ebf\u9053\u7684\u60c5\u51b5\u4e0b\u8981\u7559\u51fa\u6e90\u6f0f\u7ebf\u7684\u8d70\u7ebf\u4f4d\u7f6e\uff0c\u4e14\u6700\u597d\u6709\u5c4f\u853d\uff0c\u52a0\u5c4f\u853d\u65f6\u5934\u7684\u5730\u65b9\u8981\u6bcf\u5c42\u91d1\u5c5e\u90fd\u5305\u4f4f \u3010Analog Layout Considerations\u3011\u5e03\u5c40\u4e2d\u7684\u5339\u914d\u4e0e\u5bf9\u79f0\u6027\u6280\u672f_Importance of Symmetry in Analog Layout - CSDN\u6587\u5e93 \u7535\u8def\u8bbe\u8ba1\uff1a\u5dee\u5206\u5bf9\u539f\u7406\u4e0e\u7248\u56fe\u7ed8\u5236\u5173\u952e-CSDN\u535a\u5ba2","title":"\u5dee\u5206\u5bf9"},{"location":"EDA4PR-Analog/#cap","text":"","title":"cap"},{"location":"EDA4PR-Analog/#_28","text":"","title":"\u5176\u4ed6"},{"location":"EDA4PR-Analog/#placement_1","text":"","title":"placement \u7b97\u6cd5"},{"location":"EDA4PR-Analog/#_29","text":"\u7ed3\u5408\u6570\u5b57 APR \u7efc\u5408\u7684 \u4ecd\u7136\u7f3a\u4e4f\u666e\u904d\u9002\u7528\u6027 Procedural \u7a0b\u5e8f\u6027\u5e03\u5c40\u751f\u6210\u5668\u5728\u5f00\u53d1\u53c2\u6570\u5316\u5355\u5143\u4ee5\u53ca\u6574\u5408\u7528\u4e8e\u7f16\u7801\u5668\u4ef6\u653e\u7f6e\u548c\u5e03\u7ebf\u7684\u811a\u672c\u65b9\u9762\u4ecd\u7136\u9700\u8981\u5927\u91cf\u7684\u4eba\u5de5\u52b3\u52a8\u3002\u5c3d\u7ba1\u5982\u6b64\uff0c\u8fd9\u4e9b\u65b9\u6cd5\u5728\u5c06\u8bbe\u8ba1\u8fc1\u79fb\u5230\u4e0d\u540c\u6280\u672f\u8282\u70b9\u65f6\u5df2\u663e\u8457\u51cf\u5c11\u4e86\u4eba\u5de5\u5de5\u4f5c\u91cf\u3002 \u57fa\u4e8e\u4f18\u5316\u7684 \u57fa\u4e8e\u4f18\u5316\u7684\u5e03\u5c40\u7efc\u5408\u7684\u5178\u578b\u6d41\u7a0b\u5c06\u5e03\u5c40\u8003\u8651\u56e0\u7d20\u8868\u8ff0\u4e3a\u7528\u6237\u5b9a\u4e49\u7684\u53c2\u6570\u6216\u7ea6\u675f","title":"\u4e09\u79cd\u5e03\u5c40\u8303\u5f0f"},{"location":"EDA4PR-Analog/#ga","text":"Kubal\u00edk et al. (2019) and Kubal\u00edk et al. (2023) FLP","title":"GA"},{"location":"EDA4PR-Analog/#simulated-annealing","text":"Historically, most analog placement methods were based on simulated annealing and focused on handling geometrical constraints such as symmetry that are specific to analog ICs DATE22[4]\u2013[8]","title":"Simulated Annealing"},{"location":"EDA4PR-Analog/#_30","text":"flexibility in incorporating different types of cost functions","title":"\u4f18\u70b9"},{"location":"EDA4PR-Analog/#_31","text":"not a fast algorithm in general its runtime speed is acceptable for analog IC designs, which typically have much less elements than digital circuits. the approach cannot guarantee good performance for large-scale analog netlists cannot utilize past or external knowledge to enhance exploration of the solution space, as each problem instance is optimized anew.","title":"\u7f3a\u70b9"},{"location":"EDA4PR-Analog/#_32","text":"Cohn, J., Garrod, D., et al. (1991). KOAN/ANAGRAM II: new tools for device-level analog placement and routing. IEEE Journal of Solid-State Circuits, 26(3): 330\u2013342 Martins, R., Lourenc\u00b8o, N., and Horta, N. (2015). Multiobjective optimization of analog integrated circuit placement hierarchy in absolute coordinates. Expert Systems with Applications, 42(23): 9137\u20139151.","title":"\u76f8\u5173\u8bba\u6587"},{"location":"EDA4PR-Analog/#lp","text":"Analytical Approaches","title":"LP"},{"location":"EDA4PR-Analog/#nlp","text":"non-linear programming (NLP) absolute representation, where each element is described by its actual coordinates. While this approach makes it easy to describe the majority of the constraints , it can produce infeasible solutions due to the overlapping of design elements. which initially determine the global placement using Nonlinear Programming and then produce feasible placement using Linear Programming (LP) or other methods. (\u7c7b\u4f3c SA) For conventional performanceoblivious analog placement, analytical techniques are 55\u00d7 faster than simulated annealing . However, not all analytical techniques can reduce area and wirelength compared to simulated annealing. cannot utilize past or external knowledge to enhance exploration of the solution space, as each problem instance is optimized anew. [ICCAD20: 29, 40] in theory has advantages in scalability. However, NLP needs to relax the constraints and therefore requires extra post-processing step to legalize the results. the constraint relaxation and the extra legalization step restrict its potential to handle various constraints simultaneously. Xu et al. (2017) (Mirhoseini et al., 2021) Chen, T.-C., Jiang, Z.-W., et al. (2008). NTUplace3 Xu, B., Li, S., et al. (2019a). Device layer-aware analytical placement for analog circuits. Lin, Y., Li, Y., et al. (2022). Are analytical techniques worthwhile for analog IC placement?","title":"NLP"},{"location":"EDA4PR-Analog/#ilp","text":"\u76f8\u5173\u8bba\u6587\uff1a ROC24: Automated placement of analog integrated circuits using priority-based constructive heuristic Grus et al. (2023) Xu, B., Li, S., et al. (2017). Hierarchical and analytical placement techniques for high-performance analog circuits. It is important to mention that although ILP does not scale well for large problems, the problem sizes of analog circuits are generally small, making an ILP solution tractable Since our layout system is built on discrete grids, integer solutions are preferred.","title":"ILP"},{"location":"EDA4PR-Analog/#milp","text":"mixed-integer-programming (MILP) [ICCAD20: 39, 41] B. Xu et al., \u201cHierarchical and analytical placement techniques for highperformance analog circuits,\u201d in Proc. ISPD, 2017, pp. 55\u201362 MILP is limited to linear objective and constraints and its scalability is concerned. it suffers from poor scalability for large-scale circuits.","title":"MILP"},{"location":"EDA4PR-Analog/#combinatorial-optimization","text":"\u76f8\u5173\u8bba\u6587\uff1a ROC24: Automated placement of analog integrated circuits using priority-based constructive heuristic pocket: additional free space around the devices","title":"combinatorial optimization"},{"location":"EDA4PR-Analog/#smt-formulation","text":"\u7279\u70b9\uff1a The flexible syntax of SMT enables efficient problem modeling and various constraint support. SMT formulas supports richer modeling expressions (e.g., if-then-else, either-or, Boolean cardinality), thus amenable for efficient, versatile formulations for placement instances \u4ecb\u7ecd\uff1a \u76f8\u5173\u8bba\u6587\uff1a S. M. Saif et al. , \u201cPareto front analog layout placement using satisfiability modulo theories,\u201d in Proc. DATE, 2016, pp. 1411\u20131416. DATE22: Routability-Aware Placement for Advanced FinFET Mixed-Signal Circuits using Satisfiability Modulo Theories Used in Lin et al. (2009), Dayasagar and Sudhakar (2023) and Shanthi et al. (2022),","title":"SMT formulation"},{"location":"EDA4PR-Analog/#b-treeo-tree","text":"\u4e00\u822c\u548c\u542f\u53d1\u5f0f\u65b9\u6cd5\u914d\u5408 deterministic \u76f8\u5173\u8bba\u6587 P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, \u201cHeterogeneous b*-trees for analog placement with symmetry and regularity considerations,\u201d in Proc. ICCAD. IEEE, 2011 , pp. 512\u2013516. Y. Pang, F. Balasa, K. Lampaert, and C.-K. Cheng, \u201cBlock placement with symmetry constraints based on the o-tree non-slicing representation,\u201d in Proc. DAC, 2000 , pp. 464\u2013467","title":"B*-tree/O-tree"},{"location":"EDA4PR-Analog/#sequence-pairs","text":"\u4e00\u822c\u548c\u542f\u53d1\u5f0f\u65b9\u6cd5\u914d\u5408 topological representation, which determines the relative positions between devices. \u76f8\u5173\u8bba\u6587","title":"sequence pairs"},{"location":"EDA4PR-Analog/#-","text":"","title":"-"},{"location":"EDA4PR-Analog/#forced-directed-approach","text":"Spindler, P., Schlichtmann, U., and Johannes, F. M. (2008). Kraftwerk2\u2014A fast force-directed quadratic placement approach using an accurate net model. \u76f8\u5173\u8bba\u6587\uff1a originally proposed in Murata et al. (1996). It utilizes two permutations of devices, which encode the placement. Authors of Balasa and Lampaert (1999) extend this representation to handle crucial features such as symmetry groups. The sequence pair representation was further extended to handle general constraints such as abutment (two devices are placed exactly next to each other) in Ma et al. (2011), and this work finally became the core of the placer of the open-source tool ALIGN (Dhar et al., 2021). Oliveira, J. F., Junior, A. N., et al. (2016). A survey on \u00b4heuristics for the two-dimensional rectangular strip packing problem . Pesquisa Operacional, 36:197\u2013226.","title":"Forced-directed approach"},{"location":"EDA4PR-Analog/#_33","text":"","title":"\u6570\u636e\u96c6"},{"location":"EDA4PR-Analog/#magical","text":"","title":"MAGICAL"},{"location":"EDA4PR-Analog/#align","text":"consisting of 1390 OTA circuits, including bias networks","title":"ALIGN"},{"location":"EDA4PR-Analog/#mcnc","text":"","title":"MCNC"},{"location":"EDA4PR-Analog/#gsrc","text":"","title":"GSRC"},{"location":"EDA4PR-Analog/#amsnet","text":"AMSnet 2.0: A Large AMS Database with AI Segmentation for Net Detection","title":"AMSnet"},{"location":"EDA4PR-Analog/#aicircuit","text":"aiccircuit \u662f\u4e00\u4e2a\u5168\u9762\u7684\u591a\u5c42\u6b21\u6570\u636e\u96c6\u548c\u57fa\u51c6\uff0c\u7528\u4e8e\u5f00\u53d1\u548c\u8bc4\u4f30\u6a21\u62df\u548c\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\u4e2d\u7684 ML \u7b97\u6cd5\u3002aiccircuit \u5305\u62ec\u4e03\u4e2a\u5e38\u7528\u7684\u57fa\u672c\u7535\u8def\u548c\u4e24\u4e2a\u7531\u591a\u4e2a\u7535\u8def\u5757\u7ec4\u6210\u7684\u590d\u6742\u65e0\u7ebf\u6536\u53d1\u5668\u7cfb\u7edf\uff0c\u6db5\u76d6\u4e86\u5b9e\u9645\u5e94\u7528\u4e2d\u9047\u5230\u7684\u5404\u79cd\u8bbe\u8ba1\u573a\u666f\u3002\u6211\u4eec\u5e7f\u6cdb\u8bc4\u4f30\u4e86\u6570\u636e\u96c6\u4e0a\u7684\u5404\u79cd ML \u7b97\u6cd5\uff0c\u63ed\u793a\u4e86 ML \u7b97\u6cd5\u5728\u5b66\u4e60\u4ece\u8bbe\u8ba1\u89c4\u8303\u5230\u6240\u9700\u7535\u8def\u53c2\u6570\u7684\u6620\u5c04\u65b9\u9762\u7684\u6f5c\u529b\u3002","title":"AICircuit"},{"location":"EDA4PR-Analog/#_34","text":"","title":"\u7efc\u8ff0"},{"location":"EDA4PR-Analog/#-routing-ieee-access-2023-analog-integrated-circuit-routing-techniques-an-extensive-review-","text":"","title":"-routing-IEEE Access-2023-Analog Integrated Circuit Routing Techniques: An Extensive Review---"},{"location":"EDA4PR-Analog/#background","text":"as A/RF design moved into advanced integration technology nodes , the increasing number of design rules/constraints, wire resistance, congestion, and interwire parasitic growth is constantly challenging existing automatic routing techniques and keeping pressure on their improvement. average number of layout design rules contained in process design kits (PDKs) has escalated from below 1000 rules in 180/130-nanometer nodes to more than 10 times in 22-nanometer and below [5] In the analog domain, it is widely acknowledged that circuits/systems\u2019 performance is critically dependent on the parasitic structures induced by the layout. Thus, analog routing has historically been a handcrafting process, requiring a different level of attention and detail than its digital counterpart designers are usually skeptical about the success/reliability of other routing tools with a higher level of automation, as they usually involve non-systematic/stochastic processes PiS & LaS flow Language: BALLISTIC [21], MSL [22] procedural routing generators (PRGs) method: template-based routing generators (TbRGs) They are particularly useful when a validated previously designed layout, i.e., a legacy layout, has to be migrated to other(s) close/similar technology node(s) or changes in the design are needed. sequential path-finding generators (SPfGs). \u6a21\u62df\u5e03\u7ebf\u4e2d\u7814\u7a76\u6700\u5e7f\u6cdb\u7684\u4e24\u79cd\u975e\u7406\u60f3\u73b0\u8c61\u662f\u7535\u8fc1\u79fb\u548c IR \u538b\u964d\u3002\u7535\u8fc1\u79fb\u6307\u7684\u662f\u5728\u9ad8\u7535\u6d41\u5bc6\u5ea6\u4f5c\u7528\u4e0b\uff0c\u7535\u6e90\u7f51\u7edc\u548c\u4fe1\u53f7\u7ebf\u4e2d\u7684\u6750\u6599\u8fc1\u79fb\uff1b IR \u538b\u964d\u5219\u662f\u7531\u4e8e\u4e92\u8fde\u7ebf\u7535\u963b\u5bfc\u81f4\u7684\u7f51\u7edc\u7535\u538b\u6ce2\u52a8\uff0c\u4f1a\u5f71\u54cd\u7535\u8def\u6027\u80fd\u3002\u8fd9\u4e9b\u975e\u7406\u60f3\u73b0\u8c61\u6700\u7ec8\u53ef\u4ee5\u901a\u8fc7\u4f7f\u7528\u5177\u6709 \u53ef\u53d8\u7ebf\u5bbd\u7684\u5e03\u7ebf\u7b97\u6cd5 \u6765\u7f13\u89e3 integer linear programming (ILP) and evolutionary routing generators \u540c\u65f6\u5904\u7406\u6240\u6709\u7f51\u7edc ML ARouter Timeline","title":"Background"},{"location":"EDA4PR-Analog/#-asp-dac-2024-performance-driven-analog-layout-automation-current-status-and-future-directions-cuhk-bei-yu","text":"","title":"--ASP DAC-2024-Performance Driven Analog Layout Automation: Current Status and Future Directions--CUHK Bei Yu"},{"location":"EDA4PR-Analog/#background_1","text":"Conventionally, research in academic analog place-and-route (PNR) algorithms often targets the optimization of proxy objectives, such as wire length and area [1]. Such an approach fails to reveal the capability of the automation algorithms for important metrics such as performance and manufacturability. template-based methods utilize user-defined layout patterns or floorplans to implement the layout BAG [2] and LAYGO [3], [4] a general and effective approach to considering post-layout circuit performance remains an open question. Analog circuit performance is highly sensitive to layout intricacies and can be adversely affected by layout parasitics, coupling, and noise Manual design often relies on experience, design expertise, and trial-and-error to search for a satisfactory layout. Symmetry constraints have played a crucial role in analog layout design","title":"Background"},{"location":"EDA4PR-Analog/#challenges-and-opportunities-toward-fully-automated-analog-layout-design-jos20-dzp","text":"","title":"Challenges and opportunities toward fully automated analog layout design-JoS20-DZP"},{"location":"EDA4PR-Analog/#placement_2","text":"Routability-aware placement for advanced finfet mixed-signal circuits using satisfiability modulo theories","title":"Placement"},{"location":"EDA4PR-Analog/#placer-stochastic","text":"SA/","title":"Placer-stochastic"},{"location":"EDA4PR-Analog/#tcad10-sa-efyy","text":"","title":"TCAD10-SA-EFYY"},{"location":"EDA4PR-Analog/#placer-analytical","text":"","title":"Placer-analytical"},{"location":"EDA4PR-Analog/#-system-signal-flow-iccad20-uta","text":"OpenSource! non-linear programming-based ( NLP ) global placement linear-programming-based ( LP ) legalization, minimizing the area and wirelength . we spread the modules considering the placement objectives and the constraint penalties using gradient descent-based optimization .","title":"-system signal flow-ICCAD20--UTA"},{"location":"EDA4PR-Analog/#background_2","text":"However, the hyper-edge net models often underestimate the importance of the directions of signals problem1: \u9700\u8981\u7684\u662f\u5173\u952e\u4fe1\u53f7\u7ebf\u7684\u7ebf\u77ed\u4e9b privious work: current flow-related constraints: the direct current from the supply (VDD) to the sink (VSS) is constrained to be monotonic in one direction [28, 31, 36, 37] such constraints are not easy to be extended to general signals and system-level circuits.","title":"background"},{"location":"EDA4PR-Analog/#contribution","text":"NLP-based global placement leveraging the prior knowledge of power/ground routing in analog layouts a holistic method to update the parameters and multipliers","title":"contribution"},{"location":"EDA4PR-Analog/#flow","text":"","title":"flow"},{"location":"EDA4PR-Analog/#model","text":"","title":"model"},{"location":"EDA4PR-Analog/#nlp-for-gp","text":"\u76ee\u6807\u548c\u7ea6\u675f overlap \u8ba1\u7b97 \u5bf9\u79f0\u8ba1\u7b97 [!TIP] \u8fd9\u91cc\u53ea\u5199\u4e86\u4e00\u4e2a\u65b9\u5411\u7684 \u66f4\u8be6\u7ec6\u7684\u76ee\u6807\uff1a SSF SWL HPWL+log-sum-exponential (LSE) PWL (PG) nets are often routed in a different approach from the signals the pins of PG nets are more likely to be individually connected to the current supply/sink for the PG nets pins are considered separately instead of being modeled as in a net-wise hyper-edge only the vertical distance to the current supply/sink is considered. CRF \ud835\udefe\ud835\udc36\ud835\udc45\ud835\udc39 is a parameter to control the smoothness and accuracy of the LSE approximation OVL smoothed version of Equation 1 ASYM The asymmetry penalty is the smoothed version of Equation 2","title":"NLP for GP:"},{"location":"EDA4PR-Analog/#adam-optimizer","text":"","title":"ADAM optimizer"},{"location":"EDA4PR-Analog/#settings","text":"","title":"\ud835\udf40 settings"},{"location":"EDA4PR-Analog/#settings_1","text":"","title":"\ud835\udf38 settings"},{"location":"EDA4PR-Analog/#legalization","text":"based on the plane sweep line algorithm from [9]","title":"Legalization"},{"location":"EDA4PR-Analog/#experiment","text":"used detailed router [5] We achieve 34%, 23%, and 10% reductions in area, routed wirelength and number of VIAs over [40]","title":"experiment"},{"location":"EDA4PR-Analog/#_35","text":"","title":""},{"location":"EDA4PR-Analog/#-ganwell-generation-aspdac22-gan-uta","text":"analytical well-aware non-linear programming-based analog placer formulate the well proximity effect (WPE) handling as constraints and solve them in our placement engine. uses a generative adversarial network (GAN) for generating wells and guides the placement process optimizes for area and wirelength. \u524d\u7f6e\u5de5\u4f5c\uff1a WellGAN : Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout. WellGAN generates the wells after the placement which might be sub-optimal NLP Placer \u7c7b\u4f3c ICCAD20 SSF \u90a3\u7bc7 to reduce area and half-perimeter wirelength problem formulation","title":"-GAN+Well Generation-ASPDAC22-GAN-UTA"},{"location":"EDA4PR-Analog/#background_3","text":"what is well: automatic layout frameworks often use individual wells for each PMOS, e.g., ALIGN [3] and MAGICAL [4], [5].","title":"background"},{"location":"EDA4PR-Analog/#contribution_1","text":"propose a new well-aware placement methodology consider wells as fence region constraints formulate WPE as minimum device-well-edge distance constraints and propose an efficient well legalization algorithm.","title":"contribution"},{"location":"EDA4PR-Analog/#flow_1","text":"","title":"flow"},{"location":"EDA4PR-Analog/#model_1","text":"","title":"model"},{"location":"EDA4PR-Analog/#gan","text":"","title":"GAN"},{"location":"EDA4PR-Analog/#wpe_1","text":"","title":"WPE"},{"location":"EDA4PR-Analog/#nlp-placer","text":"NLP \u76ee\u6807\uff1a","title":"NLP Placer"},{"location":"EDA4PR-Analog/#data","text":"from WellGAN \uff1a(OTA) with different architectures (OTA1, OTA2, OTA3, and OTA4), two comparators with the same topology but with different sizing (COMP1 and COMP2), a bootstrap switch (BOOTSTRAP), and a resistor digital-to-analog converter unit (RDAC).","title":"data"},{"location":"EDA4PR-Analog/#experiment_1","text":"baseline: The first baseline uses individual wells, denoted as \u201cindividual wells\u201d second baseline is to generate wells after placement using GANbased well generation, denoted as \u201cWellGAN after placements\u201d.","title":"experiment"},{"location":"EDA4PR-Analog/#single-well-type","text":"","title":"single well type"},{"location":"EDA4PR-Analog/#multi-well-type","text":"","title":"multi-well type"},{"location":"EDA4PR-Analog/#wpe-effect","text":"","title":"WPE effect"},{"location":"EDA4PR-Analog/#eplace-a-nlpgnn-date22-are-analytical-techniques-worthwhile-for-analog-ic-placement-tau","text":"GNN Device Flipping privious work : J. Lu et al., \u201cePlace-MS: Electrostatics-based placement for mixed-size circuits,\u201d IEEE TCAD, vol. 34, no. 5, pp. 685\u2013698, 2015 results indicate that not every analytical technique is superior to simulated annealing in solution quality. it is widely recognized that analog circuit performance can be seriously affected by the quality of placement [18], [19], most existing placement techniques are unable to directly optimize performance.","title":"ePlace A-NLP+GNN-DATE22-Are Analytical Techniques Worthwhile for Analog IC Placement-TAU"},{"location":"EDA4PR-Analog/#background_4","text":"","title":"background"},{"location":"EDA4PR-Analog/#contribution_2","text":"","title":"contribution"},{"location":"EDA4PR-Analog/#flow_2","text":"global placement based on NLP and a stage of legalization and detailed placement .","title":"flow"},{"location":"EDA4PR-Analog/#model_2","text":"","title":"model"},{"location":"EDA4PR-Analog/#gp-nlp","text":"","title":"GP: NLP"},{"location":"EDA4PR-Analog/#legalization-and-detailed-placementilp","text":"device flipping","title":"Legalization and Detailed Placement\uff1aILP"},{"location":"EDA4PR-Analog/#data_1","text":"The testcases include three Operational Transconductance Amplifier (OTA) designs, two comparator designs, two Voltage Controlled Oscillator (VCO) designs, an analog adder, a Variable Gain Amplifier (VGA) and an Switched Capacitor Filter (SCF). GF12nm PDK","title":"data"},{"location":"EDA4PR-Analog/#experiment_2","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#-ilpcor24pre-icores23-stm","text":"Our proposed ILP solution derives its core ideas from approaches used for general rectangle packing problem (Korf et al., 2010; Berger et al., 2009). FLP \u95ee\u9898 BCD \u5de5\u827a","title":"-ILP+COR24Pre- ICORES23--STM"},{"location":"EDA4PR-Analog/#background_5","text":"","title":"background"},{"location":"EDA4PR-Analog/#contribution_3","text":"ILP formulation of the placement problem. Method based on force-directed graph drawing (FDGD) for finding partial initial solution used as a warm start to ILP model, which significantly improves the performance of the utilized Gurobi (Gurobi Optimization, LLC, 2021) solver.","title":"contribution"},{"location":"EDA4PR-Analog/#model_3","text":"","title":"model"},{"location":"EDA4PR-Analog/#constraintion","text":"","title":"constraintion"},{"location":"EDA4PR-Analog/#block","text":"","title":"block"},{"location":"EDA4PR-Analog/#aspect-ratio","text":"","title":"Aspect Ratio"},{"location":"EDA4PR-Analog/#fdgd","text":"\u80cc\u666f\uff1a \u4e00\u4e2a\u7ee7\u7eed\u6539\u8fdb\u7684\u70b9\uff1aa number of decision variables grows quadratically with an increasing number of independent rectangles to be placed.","title":"FDGD"},{"location":"EDA4PR-Analog/#data_2","text":"","title":"data"},{"location":"EDA4PR-Analog/#experiment_3","text":"Gurobi ILP solver v9.1.2 four threads [!TIP] \u90fd\u6bd4\u624b\u5de5\u7684\u5dee","title":"experiment"},{"location":"EDA4PR-Analog/#-priority-basedassociated-constraints-cor24-coheuristicrl-","text":"build on our previous conference papers (Grus et al., 2023; Grus and Hanz\u00e1lek , 2024), and FLP (Kubal\u00edk et al., 2019). Method based on force-directed graph drawing (FDGD) for finding partial initial solution used as a warm start to ILP model, which significantly improves the performance of the utilized Gurobi solver","title":"-Priority-based+associated constraints -COR24-CO+heuristic+RL-"},{"location":"EDA4PR-Analog/#background_6","text":"","title":"background"},{"location":"EDA4PR-Analog/#contribution_4","text":"associated constraints Priority-based constructive heuristic inspired by Kubal\u00edk et al. (2019) maps each indirect representation to a feasible placement","title":"contribution"},{"location":"EDA4PR-Analog/#flow_3","text":"","title":"flow"},{"location":"EDA4PR-Analog/#model_4","text":"","title":"model"},{"location":"EDA4PR-Analog/#constraints","text":"","title":"constraints"},{"location":"EDA4PR-Analog/#_36","text":"\u6ce8\u610f\u4e00\u4e2a G \u53ea\u6709\u4e00\u4e2a x~G~","title":"\u5bf9\u79f0\u7ea6\u675f"},{"location":"EDA4PR-Analog/#_37","text":"","title":"\u7248\u56fe\u5f62\u72b6"},{"location":"EDA4PR-Analog/#_38","text":"","title":"\u5bbd\u9ad8\u6bd4"},{"location":"EDA4PR-Analog/#_39","text":"","title":"\u9762\u79ef\u8fd1\u4f3c"},{"location":"EDA4PR-Analog/#constructive-heuristic","text":"","title":"Constructive heuristic"},{"location":"EDA4PR-Analog/#data_3","text":"","title":"data"},{"location":"EDA4PR-Analog/#experiment_4","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#aiplacer-gnn-unsupervised-aspdac25-ustc","text":"the first multi-task learning model for analog placement automation. baseline: DAC21 Concept of global position is interesting [! WARNING] > \u8fd9\u91cc\u7684\u975e\u76d1\u7763\u5176\u5b9e\u548c NLP \u662f\u5dee\u4e0d\u591a\u7684\u6982\u5ff5\uff1f\u26a0\ufe0f \u975e\u76d1\u7763\u4f46\u662f\u4e5f\u5206\u4e86\u6d4b\u8bd5\u96c6\u548c\u8bad\u7ec3\u96c6 > \u6ca1\u6709\u63d0 `Legalization`\uff1f\u662f\u4e0d\u9700\u8981\u5417\uff1f","title":"AIPlacer-GNN unsupervised-ASPDAC25--USTC"},{"location":"EDA4PR-Analog/#background_7","text":"Although recent works have investigated ML-based analog placement automation, these arts face complex training datasets and efficiency challenges.","title":"background"},{"location":"EDA4PR-Analog/#contribution_5","text":"the first multi-task learning model for analog placement automation. A practical scheme An unsupervised loss function","title":"contribution"},{"location":"EDA4PR-Analog/#flow_4","text":"","title":"flow"},{"location":"EDA4PR-Analog/#input","text":"a SPICE netlist(an un-directed graph) node feature(12 dim): (length and width) , 2 dim device type (i.e., NMOS, PMOS, PASSIVE), 3 dim global positional info (5 dim) calculate the shortest path from the POWER(GND) port to PMOS (NMOS), respectively. The shortest path length refers to the device position, which is transformed into a 5-dimensional one-hot vector. the global position of the device is highly consistent with the actual order of current flows in the circuit (shown in the red arrow). [! WARNING] \u56fa\u5b9a\u53ea\u80fd\u6709 5 \u4e2a dim \u611f\u89c9\u7535\u8def\u5982\u679c\u518d\u5927\u70b9\u5c31\u4e0d\u9002\u914d\u4e86 init positional info (2 dim) constraint relation \ud835\udc741 matrix: [!WARNING] \u662f\u5426\u4f1a\u6709\u4f8b\u5916\uff1f \ud835\udc742 matrix: \u5bf9\u79f0\u4fe1\u606f [!TIP] \u6ca1\u6709\u533a\u5206 x/y \u5bf9\u79f0\uff0c\u8fd8\u6709\u5bf9\u79f0\u7ec4\uff1f \u611f\u89c9\u8fd8\u6709\u5f88\u5927\u63d0\u5347\u7a7a\u95f4 \ud835\udc743 matrix: current-flow VDD2VSS","title":"Input"},{"location":"EDA4PR-Analog/#mode","text":"GAT to realize the feature interactions between nodes. RGCN for constraint relation MTN Decoder MMOE-based","title":"mode"},{"location":"EDA4PR-Analog/#loss","text":"\u65e0\u76d1\u7763\u611f\u89c9\u5c31\u662f\u60f3 NLP \u4e00\u6837\u627e\u6700\u5c0f\u503c\uff1f","title":"loss"},{"location":"EDA4PR-Analog/#data_4","text":"TSMC180 13 type OTA only","title":"data"},{"location":"EDA4PR-Analog/#experiment_5","text":"\u26a0\ufe0f \u975e\u76d1\u7763\u4f46\u662f\u4e5f\u5206\u4e86\u6d4b\u8bd5\u96c6\u548c\u8bad\u7ec3\u96c6 global position \u5206\u5f00\u7684\u5f88\u660e\u786e Ablation Study","title":"experiment"},{"location":"EDA4PR-Analog/#placer-dl","text":"","title":"Placer-DL"},{"location":"EDA4PR-Analog/#sacplace-madrlsymmetry-date25-madrl-cas","text":"","title":"SACPlace-MADRL+symmetry-DATE25-MADRL-CAS"},{"location":"EDA4PR-Analog/#background_8","text":"","title":"background"},{"location":"EDA4PR-Analog/#-_1","text":"","title":"-"},{"location":"EDA4PR-Analog/#contribution_6","text":"symmetry-aware introduce cumulative rewards multi-agent","title":"contribution"},{"location":"EDA4PR-Analog/#flow_5","text":"SACPlace initially extracts layout information and various constraints as the input information for placement refinement and evaluation.","title":"flow"},{"location":"EDA4PR-Analog/#model_5","text":"each device to be placed is treated as an individual agent Initially, all devices are intentionally overlapped to facilitate the forward progress of DRL optimization.","title":"model"},{"location":"EDA4PR-Analog/#state","text":"","title":"state"},{"location":"EDA4PR-Analog/#action","text":"action space A ensures symmetrical actions","title":"action"},{"location":"EDA4PR-Analog/#reward","text":"","title":"reward"},{"location":"EDA4PR-Analog/#marl","text":"\u6ca1\u770b\u61c2","title":"MARL"},{"location":"EDA4PR-Analog/#data_5","text":"SAGERoute!","title":"data"},{"location":"EDA4PR-Analog/#experiment_6","text":"compare different SOTA DRL approaches \u90fd\u662f\u548c RL \u7684\u65b9\u6cd5\u6bd4\u8f83\uff0c\u548c Virtuoso \u7684\u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf Virtuoso, struggles to adequately meet symmetry constraints","title":"experiment"},{"location":"EDA4PR-Analog/#placer-other","text":"","title":"Placer-other"},{"location":"EDA4PR-Analog/#-interactive-layout-editinginstant-legalization-dac21-pek-gao-lin","text":"legalization \u4ea4\u4e92\u7684 adopt analog placement engine of MAGICAL [2] to generate the initial placement results shown to the users.","title":"-Interactive Layout Editing+instant legalization-DAC21--PEK Gao, Lin"},{"location":"EDA4PR-Analog/#background_9","text":"shortcoming of full-auto flow In other words, designers expect a tool to improve their productivity but still have full control over the design process. So far, developing an end-to-end flow that can generate highquality and stable solutions is still challenging, as it is hard to define a universal analytical objective for analog layout problems.","title":"background"},{"location":"EDA4PR-Analog/#contribution_7","text":"interactive analog placement framework that supports commands for fast layout editing an instant legalization algorithm for incremental layout update with linear time complexity Experimental results on open-source analog circuits such as comparators, amplifiers, and data converters demonstrate that the framework can enable efficient layout editing and reduce the turn-around time for layout designers.","title":"contribution"},{"location":"EDA4PR-Analog/#flow_6","text":"All events on the interface are encoded as commands.","title":"flow"},{"location":"EDA4PR-Analog/#model_6","text":"","title":"model"},{"location":"EDA4PR-Analog/#command-set","text":"","title":"command set"},{"location":"EDA4PR-Analog/#constraint-graph","text":"","title":"constraint graph"},{"location":"EDA4PR-Analog/#instant-legalization","text":"legalizer can handle both flat circuits and hierarchical circuits. For hierarchical circuits, the legalization process starts with the leaf-level subcircuits in the circuit hierarchy tree.","title":"Instant Legalization"},{"location":"EDA4PR-Analog/#mcggm","text":"\u6709\u5411\u65e0\u73af\u56fe directed acyclic graph (DAG) linear ordering S ={v2; v1; v5; v3; v4}","title":"MCG(G^M^)"},{"location":"EDA4PR-Analog/#layout-partitioning","text":"two symmetry groups","title":"Layout Partitioning"},{"location":"EDA4PR-Analog/#topo-sort-based-legalization","text":"[!TIP] \u524d\u9762\u6ca1\u600e\u4e48\u770b\u61c2\uff0c\u4e4b\u540e\u518d\u770b\u770b","title":"topo-sort based legalization"},{"location":"EDA4PR-Analog/#experiment_7","text":"[!WARNING] A~2~\u662f\u4ec0\u4e48\uff1f \u6bd4 MAGICAL\uff08\u57fa\u4e8e LP\uff09\u7684\u5feb\u5f88\u591a","title":"experiment"},{"location":"EDA4PR-Analog/#placer-adv","text":"","title":"Placer-adv"},{"location":"EDA4PR-Analog/#-amsfinfet-date22-dzp","text":"FinFET SMT formulation problem formulation\uff1a","title":"-AMS+FinFET-DATE22--DZP"},{"location":"EDA4PR-Analog/#background_10","text":"FinFET reigon-based layout \u65b0\u589e\u7684 constraint: \u4e24\u4e2a\u76f8\u5173 privious works","title":"background"},{"location":"EDA4PR-Analog/#contributuion","text":"an SMT-based placement framework targeting a new region-based layout for advanced FinFET AMS designs a window-based pin density checking SMT formulation for placement routability consideration. leverage incremental SMT solving techniques for efficient wirelength optimization, enabling the application of our framework to large-scale designs.","title":"contributuion"},{"location":"EDA4PR-Analog/#experiment_8","text":"Z3 SMT solver \u5546\u7528\u6570\u636e\u96c6\uff1aBUF, VCO TSMC 5nm use ICCAD20 analog router [18]","title":"experiment"},{"location":"EDA4PR-Analog/#popt-dl","text":"","title":"POpt-DL"},{"location":"EDA4PR-Analog/#-survey-mlsa-isvlsi20-uta-","text":"\u4e00\u4e2a\u5b9e\u9a8c\u6027\u8d28\u7684\u5bf9\u6bd4\u5de5\u4f5c\uff0cNN, RF, SVM Placer \u57fa\u4e8e TCAD10-SA-EFYY \u7684\u5de5\u4f5c OTA only","title":"-survey ML+SA-ISVLSI20--UTA-"},{"location":"EDA4PR-Analog/#background_11","text":"most of the previous works are focused on geometric constraint the impact of layout on analog circuit performance can be very large due to significant RC (Resistance and Capacitance) parasitic generated in layout. the layout effect on performance is often very complex and thus difficult to be quickly and accurately estimated","title":"background"},{"location":"EDA4PR-Analog/#contribution_8","text":"directly optimizes circuit performance during placement It can directly optimize analog circuit performance along with conventional objectives, including wirelength, area and geometric constraints such as symmetry constraints","title":"contribution"},{"location":"EDA4PR-Analog/#experiment_9","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#-placement-quality-prediction-via-transfer-learning-date20-cnn-uta","text":"OTA only a new methodology to shorten the gap in post layout performance modeling for analog circuits. Magical to generate layouts Opensource!","title":"-Placement Quality Prediction via Transfer Learning-DATE20-CNN-UTA"},{"location":"EDA4PR-Analog/#background_12","text":"hand-crafted constraints are often questionable in explainability and confidence, and lack flexibility and generality in meeting the detailed needs of different scenarios. a mapping between a given layout and the expected post layout performance is imperative yet still challenging One major bottleneck of design exploration is the runtime involved with post layout simulations.","title":"background"},{"location":"EDA4PR-Analog/#contribution_9","text":"proposed approach leverages an automatic flow to generate high-quality labeled training data a transfer learning scheme that significantly reduces the amount of data needed during training","title":"contribution"},{"location":"EDA4PR-Analog/#model_7","text":"","title":"model"},{"location":"EDA4PR-Analog/#data_6","text":"create a balanced data with the worst performing 25th percentile layout labeled as 1 and the best 25th as 0. \uff08\u5206\u7c7b\uff09 \u4ed6\u8bf4\u7684\u6570\u636e\u526a\u679d\u8c8c\u4f3c\u5c31\u662f\u5206\u7c7b\u4e3a 0 \u7684\u7535\u8def\u53ea\u9009\u6027\u80fd 25%\u4ee5\u4e0b\u7684\uff0c1 \u7684\u7535\u8def\u53ea\u9009 75%\u4ee5\u4e0a\u7684 we propose divide the circuit into the following subcircuits based on functionality In all our experiment, the image size is selected to be 64*64.","title":"data"},{"location":"EDA4PR-Analog/#experiment_10","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#-constraint-evaluation-aspdac21-svmmlp-","text":"\u57fa\u4e8e TCAD10-SA \u65b9\u6cd5\u7684 Placer testcase: three 12nm OTA","title":"-Constraint Evaluation-ASPDAC21-SVM+MLP-"},{"location":"EDA4PR-Analog/#background_13","text":"the interconnect parasitic correlation may not be linear over the search space","title":"background"},{"location":"EDA4PR-Analog/#experiment_11","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#-analog-placement-quality-prediction-aspdac23-nas-du","text":"DATE20 \u7684\u5ef6\u4f38\uff0c\u5c31\u662f\u7528 NAS \u4f18\u5316\u4e86\u4e00\u4e0b\uff1f NAS: \u795e\u7ecf\u67b6\u6784\u641c\u7d22\uff08NAS\uff09\u7b80\u8981\u4ecb\u7ecd - \u77e5\u4e4e","title":"-Analog Placement Quality Prediction-ASPDAC23-NAS-DU"},{"location":"EDA4PR-Analog/#background_14","text":"Severalrecent studies apply machine learning (ML) techniques to directly predict the impact of placement on circuit performance or even guide the placement process. However, the significant diversity in analog design topologies can lead to different impacts on performance metrics (e.g., common-mode rejection ratio (CMRR) or offset voltage).","title":"background"},{"location":"EDA4PR-Analog/#data_7","text":"using the same open-sourced dataset and the same setting as the work DATE20","title":"data"},{"location":"EDA4PR-Analog/#routing_1","text":"","title":"Routing"},{"location":"EDA4PR-Analog/#ldsa-description-script-for-layout-templates","text":"","title":"LDS\u2014A description script for layout templates"},{"location":"EDA4PR-Analog/#bag","text":"grid and template-based","title":"BAG"},{"location":"EDA4PR-Analog/#laygo1","text":"grid and template-based \u7c7b\u4f3c BAG","title":"LAYGO1"},{"location":"EDA4PR-Analog/#laygo2","text":"OpenSource!","title":"LAYGO2"},{"location":"EDA4PR-Analog/#analog-and-mixed-signal-layout-automation-using-digital-place-and-route-tools","text":"digital PR tools base a fully automated solution where the physical design process is treated as an optimization process.","title":"Analog and mixed-signal layout automation using digital place-and-route tools"},{"location":"EDA4PR-Analog/#dtco","text":"","title":"DTCO"},{"location":"EDA4PR-Analog/#-boclosed-loopssf-post-dac20-uta","text":"closed loop MAGICAL \u7684\u4e00\u90e8\u5206 problem formulation","title":"-BO+closed loop+SSF post-DAC20--UTA"},{"location":"EDA4PR-Analog/#background_15","text":"","title":"background"},{"location":"EDA4PR-Analog/#contribution_10","text":"closed loop automatic symmetry constraint detection both between devices and subcircuits","title":"contribution"},{"location":"EDA4PR-Analog/#flow_7","text":"DFS-based","title":"flow"},{"location":"EDA4PR-Analog/#model_8","text":"Gaussian process regression (GPR) and MOBO classify symmetry constraints into two categories Device Symmetry, graph isomorphic algorithms System Symmetry Close loop:","title":"model"},{"location":"EDA4PR-Analog/#data_8","text":"","title":"data"},{"location":"EDA4PR-Analog/#experiment_12","text":"GPflow to do MOBO","title":"experiment"},{"location":"EDA4PR-Analog/#gate-sizing","text":"","title":"Gate Sizing"},{"location":"EDA4PR-Analog/#-dac-2024-marl-mohsen-et-al-","text":"Model-Based Policy Optimization (MBPO) to highly boost the sample efficiency of reinforcement learning for analog circuit sizing Integrated in the Twin Delayed DDPG (TD3) algorithm","title":"- -DAC-2024-MARL-Mohsen et al-"},{"location":"EDA4PR-Analog/#pzta-transferable-circuit-theory-inspired-iseda-2025-fudan-","text":"a transferable pole-zero-based transient assertion (PZTA) system","title":"PZTA-Transferable Circuit Theory-Inspired-ISEDA-2025- -Fudan-"},{"location":"EDA4PR-Analog/#background_16","text":"Transient simulation is a major computational bottleneck in analog circuit sizing optimization, especially when the circuit is unstable. Simulation-based methods achieve high accuracy but suffer from inefficiency, while surrogate-based ap proaches promise speedups but struggle with prediction errors and high computational costs.","title":"background"},{"location":"EDA4PR-Analog/#routing_2","text":"\u6982\u4f26\u548c\u5317\u5927\u5408\u4f5c\u7684 for analog/mixed-signal integrated circuits.","title":"Routing"},{"location":"EDA4PR-Analog/#background_17","text":"Most previous work has focused only on geometric constraints or basic electrical constraints , lacking holistic and systematic investigation. categorize routing constraints into\uff1a geometric constraints (e.g., design rules) electrical constraints (e.g., EM and IR drop constraints on power/ground nets, symmetry nets, sensitive area constraint, etc.) privious works\u2018 limitation no tackles multiple constraints ignore the differences in resistance and capacitance caused by different net routing topologies when handling EM and IR drop constraints","title":"background"},{"location":"EDA4PR-Analog/#contribution_11","text":"considers both geometric and electrical constraints compatible with manually placed layouts a novel Steiner tree based wire sizing scheme considers both net routing topologies and wire sizes with accurate estimation of resistance and capacitance for EM and IR drop constraints a multi-constraint aware routing algorithm work with complicated constraints and the wire sizing scheme","title":"contribution"},{"location":"EDA4PR-Analog/#netlist-annotation-constraint-generation","text":"Liu M, Li W, Zhu K, et al. S3DET: Detecting system symmetry constraints for analog circuits with graph similarity. Proc ASPDAC, 2020, 193 \u57fa\u4e8e\u5feb\u901f\u56fe\u76f8\u4f3c\u6027 Kunal K, Poojary P, Dhar T, et al. A general approach for identifying hierarchical symmetry constraints for analog circuit layout. Proc ICCAD, 2020 Kunal K, Dhar T, Madhusudan M, et al. GANA: Graph convolutional network based automated netlist annotation for analog circuits. Proc DATE, 2020 templates-based: knowledge-based: templates and knowledge-based","title":"Netlist Annotation &amp; Constraint Generation"},{"location":"EDA4PR-Analog/#design-rule-abstraction","text":"","title":"Design rule abstraction"},{"location":"EDA4PR-Analog/#pcell-generator","text":"","title":"PCell Generator"},{"location":"EDA4PR-Analog/#align-opt-date21-","text":"\u4e00\u4e2a\u65b9\u6cd5\u4e0a\u7684\u6539\u8fdb\uff0c\u4f46\u662f\u6ca1\u4ed4\u7ec6\u8bf4PCell\u7684\u751f\u6210","title":"ALIGN-opt-DATE21--"},{"location":"EDA4PR-Analog/#background_18","text":"The quality of primitive cell layout is critical for design performance","title":"background"},{"location":"EDA4PR-Analog/#array-cc-pr","text":"","title":"Array CC PR"},{"location":"EDA4PR-Analog/#toread","text":"","title":"TOREAD"},{"location":"EDA4PR-Analog/#cap_1","text":"","title":"cap"},{"location":"EDA4PR-Analog/#mos_1","text":"diffusion share \u6587\u732e[13]\u548c[14]\u63d0\u51fa\u4e86\u6784\u9020\u6027\u7b97\u6cd5\u6765\u751f\u6210\u6676\u4f53\u7ba1\u9635\u5217\u7684\u5171\u8d28\u5fc3\uff08CC\uff09\u7248\u56fe\u6a21\u5f0f\u3002\u5176\u4e2d[14]\u8fd8\u5728\u5e03\u5c40\u751f\u6210\u8fc7\u7a0b\u4e2d\u8003\u8651\u4e86\u70ed\u6548\u5e94\u3002\u7136\u800c\uff0c\u8fd9\u4e24\u9879\u7814\u7a76\u5747\u672a\u89e3\u51b3\u5e03\u7ebf\u95ee\u9898\u3001\u6676\u4f53\u7ba1\u95f4\u6269\u6563\u533a\u5171\u4eab\u95ee\u9898\u6216\u5e03\u5c40\u76f8\u5173\u6548\u5e94\uff08LDEs\uff09\u3002\u6587\u732e[15]\u63d0\u51fa\u4e86\u4e00\u79cd\u6269\u6563\u533a\u5171\u4eab\u611f\u77e5\u7684CC\u5e03\u5c40\u5e03\u7ebf\u7b97\u6cd5\uff0c","title":"mos"},{"location":"EDA4PR-Analog/#-eulerian-path-icasic-03-tsinghua","text":"$\\mathcal{O}(n)$ dummy insert two dimension cc","title":"-Eulerian Path-ICASIC-03--Tsinghua"},{"location":"EDA4PR-Analog/#background_19","text":"","title":"background"},{"location":"EDA4PR-Analog/#contribution_12","text":"","title":"contribution"},{"location":"EDA4PR-Analog/#flow_8","text":"","title":"flow"},{"location":"EDA4PR-Analog/#model_9","text":"the follow five rules should beconsidered [9]. Coincidence Symmetry Dispersion Compactness Orientation","title":"model"},{"location":"EDA4PR-Analog/#data_9","text":"","title":"data"},{"location":"EDA4PR-Analog/#experiment_13","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#layout-symmetries-tcad-17-","text":"arbitrary numbers of rows and columns applicable to all device types \u4e3b\u8981\u662f\u6bd4\u8f83\u4e0e\u603b\u7ed3\uff0c\u975e\u5e38\u5168\u9762 \u4f46\u662f\u53ea\u6709AB\u4e24\u4e2a\u5668\u4ef6","title":"Layout Symmetries--TCAD-17--"},{"location":"EDA4PR-Analog/#contribution_13","text":"","title":"contribution"},{"location":"EDA4PR-Analog/#model_10","text":"","title":"model"},{"location":"EDA4PR-Analog/#_40","text":"","title":"\u5339\u914d\u68af\u5ea6\u6a21\u578b"},{"location":"EDA4PR-Analog/#_41","text":"","title":"\u5bf9\u79f0\u7c7b\u578b"},{"location":"EDA4PR-Analog/#_42","text":"","title":"\u79bb\u6563\u5ea6"},{"location":"EDA4PR-Analog/#_43","text":"\u884c\u6570\u6a214\u4f591 \u884c\u6570\u6a214\u4f593 \u884c\u6570\u4e3a\u5076\u6570 \u53ea\u9002\u5408\u4e24\u4e2a\u5668\u4ef6\uff0c\u540c\u65f6\u4e0d\u8003\u8651abut \u5927\u6570\u91cf\u7684\u4e8c\u7ba1\u5dee\u5206\u5bf9\u548c\u7535\u6d41\u955c\u53ef\u4ee5\u7528","title":"\u4e09\u79cd\u7b97\u6cd5"},{"location":"EDA4PR-Analog/#do-linear-gradients-cancel-in-common-centroid-layouts","text":"","title":"DO LINEAR GRADIENTS CANCEL IN COMMON CENTROID LAYOUTS\uff1f"},{"location":"EDA4PR-Analog/#experiment_14","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#-choose-pattern-date-21-sharma","text":"\u8ba8\u8bba\u4e86\u4ec0\u4e48\u65f6\u5019\u7528\u4ec0\u4e48pattern\uff0c \u5f88\u6df1\u7684\u7406\u8bba\u5206\u6790\uff0c TODO: \u6ca1\u770b\u61c2. \u7ed3\u8bba","title":"-Choose pattern-DATE-21--Sharma"},{"location":"EDA4PR-Analog/#background_20","text":"LDE and Variation","title":"background"},{"location":"EDA4PR-Analog/#-performance-aware-common-centroid-placement-and-routing-iccad-21-sharma","text":"Performance-Aware: maximizes diffusion sharing, incorporates length of diffusion (LOD) based stress-induced performance variations, and mitigates resistive parasitics and electromigration (EM) hotspots Placement and Routing FinFET","title":"-Performance-Aware Common-Centroid Placement and Routing-ICCAD-21--Sharma"},{"location":"EDA4PR-Analog/#background_21","text":"LDE","title":"background"},{"location":"EDA4PR-Analog/#flow_9","text":"","title":"flow"},{"location":"EDA4PR-Analog/#model_11","text":"","title":"model"},{"location":"EDA4PR-Analog/#placement_3","text":"","title":"placement"},{"location":"EDA4PR-Analog/#routing_3","text":"EM and IR drop aware can be reduced by identifying sensitive wires and using multiple parallel connections between nodes, overall scheme is to connect all cells of the same device in a row using horiztontal wires, and to connect cells across rows using vertical wires.","title":"routing"},{"location":"EDA4PR-Analog/#experiment_15","text":"env simulate spatial variations random fields tool: GeoStat-Framework/GSTools: GSTools - A geostatistical toolbox: random fields, variogram estimation, covariance models, kriging and much more","title":"experiment"},{"location":"EDA4PR-Analog/#-cc-nonlinear-spatial-variations-opt-date-24-sa-uta","text":"minimizing nonlinear spatial variations. placment only more general: consider diffusion break, routing complexity, nonlinear spatial variations and LDE not-cc \u6ca1\u540e\u4eff","title":"-CC nonlinear spatial variations Opt-DATE-24-SA-UTA"},{"location":"EDA4PR-Analog/#background_22","text":"LDE and Variation [14, 7] have proposed custom algorithm for symmetric transistor placement, which handles layout constraints. However, this method is limited to producing layouts of the CC type, making it inefficient in handling nonlinear variations\uff1f The method also lacks a welldefined objective in the problem formulation, hindering the ability to prioritize one constraint over another. Furthermore, the layout constraints are handled separately through post-processing steps after placement, which can lead to sub-optimal results.","title":"background"},{"location":"EDA4PR-Analog/#contribution_14","text":"","title":"contribution"},{"location":"EDA4PR-Analog/#flow_10","text":"Our approach starts with an initial placement of unit cells","title":"flow"},{"location":"EDA4PR-Analog/#model_12","text":"","title":"model"},{"location":"EDA4PR-Analog/#_44","text":"","title":"\u7a7a\u95f4\u8bef\u5dee"},{"location":"EDA4PR-Analog/#_45","text":"56 \ud835\udc42(\ud835\udc5b2)","title":"\u5e03\u7ebf\u590d\u6742\u5ea6"},{"location":"EDA4PR-Analog/#lod_1","text":"","title":"LOD\u6548\u5e94"},{"location":"EDA4PR-Analog/#diffusion-break","text":"","title":"Diffusion Break"},{"location":"EDA4PR-Analog/#sa","text":"SA\u9002\u5408\u8fd9\u79cd\u5c0f\u89c4\u6a21\u7684\u95ee\u9898 init solution: Random Perturbation","title":"SA \u4f18\u5316"},{"location":"EDA4PR-Analog/#data_10","text":"","title":"data"},{"location":"EDA4PR-Analog/#experiments","text":"","title":"experiments"},{"location":"EDA4PR-Analog/#setting","text":"g: random result \u8fd9\u4e2a\u751f\u6210\u7684pattern\u4e00\u773c\u770b\u7740\u5e94\u8be5\u633a\u96be\u63a5\u53d7\u7684 [!WARNING] \u6ca1\u8bf4\u65f6\u95f4\uff0c\u6ca1\u540e\u4eff","title":"setting"},{"location":"EDA4PR-Analog/#-nonlinear-gradients-tcad-24-sharma","text":"FinFET-Based Sharma \u8fd9\u4e2a\u65b9\u5411\u7684\u7b2c\u4e09\u7bc7 dispersion optimize the placement for second-order gradients routing \u548c\u4e4b\u524d\u7684\u5de5\u4f5c\u4e00\u6837 \u8be6\u7ec6\u9610\u8ff0\u4e86\u4e3a\u4ec0\u4e48\u8981\u5f15\u5165\u7a7a\u95f4\u4f4d\u7f6e\u7684\u975e\u7ebf\u6027\u6210\u5206","title":"-Nonlinear Gradients -TCAD-24--Sharma"},{"location":"EDA4PR-Analog/#background_23","text":"LED, EM, Variation [!CAUTION] \u8fd9\u91cc\u662f\u5206\u5f00\u6765\u76f8\u7b49\uff0c\u4f46\u662f\u5728 DATE24 \u4e2d\uff0c\u6bcf\u4e2acomponent\u548c\u8d77\u6765\u76f8\u7b49","title":"background"},{"location":"EDA4PR-Analog/#model_13","text":"","title":"model"},{"location":"EDA4PR-Analog/#_46","text":"[!CAUTION] \u5982\u679c\u662f8\u5217 (g)\u4e0b\u4e00\u6b21\u653e\u7f6e\u5c31\u5b8c\u86cb\u4e86","title":"\u4e4b\u524d\u7684\u65b9\u6cd5\uff1a"},{"location":"EDA4PR-Analog/#new-method","text":"extensible to higher than second-order gradients, but in practice it is unlikely that such an analysis is necessary in real world scenarios. by swapping unit cell [!CAUTION]","title":"new method"},{"location":"EDA4PR-Analog/#datasetting","text":"","title":"data/setting"},{"location":"EDA4PR-Analog/#experiment_16","text":"impact of secondorder gradients increases significantly with the layout size Intel(R) Core i7 8665U CPU @1.90 GHz","title":"experiment"},{"location":"EDA4PR-Analog/#-multiobjective-optimization-tcad-25-sa-supriyo","text":"Multi-object: degree of dispersion, routing complexity, diffusion sharing, and layout dependent effects. constraints, including degree of dispersion, routing complexity, diffusion sharing, and layout dependent effects. Supriyo \u4e0a\u4e00\u4e2a\u5de5\u4f5c\u7684\u671f\u520a\uff0c\u591a\u4e86\u5f88\u591a\u4e1c\u897f SA\u6362\u6210 \u652f\u6301==\u591a\u76ee\u6807\u4f18\u5316==\u7684 AMOSA [22]\uff0c \u4e0d\u9700\u8981\u8c03\u53c2\u4e86 CC-type\uff0c \u4e0a\u4e00\u4e2a\u5de5\u4f5c\u53ef\u80fd\u51fa\u73b0 not CC? \u589e\u52a0\u4e86dummy count\u7684\u8003\u8651 \u589e\u52a0\u4e86\u79bb\u6563\u7a0b\u5ea6\u7684 \uff0c\u6ca1\u6709\u4f7f\u7528 placement only \u53ef\u4ee5\u4e5f\u6ca1\u7ed9run time \u4e4b\u540e\u53ef\u80fd\u5f80\u9ad8\u9891/routing/Post-Layout Aware\u53bb\u505a\uff1f","title":"-Multiobjective Optimization-TCAD-25-SA-Supriyo"},{"location":"EDA4PR-Analog/#background_24","text":"LED and Variation","title":"background"},{"location":"EDA4PR-Analog/#contribution_15","text":"XY/180\u00b0","title":"contribution"},{"location":"EDA4PR-Analog/#flow_11","text":"","title":"flow"},{"location":"EDA4PR-Analog/#init-placement","text":"mirroring strategy of device placement using the X==X==/180 transformation proves insufficient XY/180\u25e6 transformation can be applied only to devices having the same number of units","title":"init placement"},{"location":"EDA4PR-Analog/#model_14","text":"","title":"model"},{"location":"EDA4PR-Analog/#amosa-based","text":"we store the solution==s== in new-pts\uff08AMOSA store one solution\uff09 TOREAD","title":"AMOSA-based"},{"location":"EDA4PR-Analog/#constration","text":"Degree of Dispersion Layout Dependent Effects Routing Cost [!CAUTION] \u518d\u6362\u6210RSMT\uff1f \u6709\u8fd9\u4e48\u9ebb\u70e6\u5417","title":"constration"},{"location":"EDA4PR-Analog/#data-and-env","text":"TSMC 40 nm PDK Virtuoso schematic and GXL layout environment manually create the topology (i.e., the pattern) using the Modgen feature Modgen feature \u662f\u4ec0\u4e48\uff1f Calibre nmLVS and PEX \u4e0d\u7528\u8fc7DRC\uff0c\u4e5f\u96be\u8fc7 Labels and NWELL are created manually \u611f\u89c9case\u7684\u5355\u5143\u6570\u91cf\u90fd\u633a\u5927\u7684\u3002\u4e0d\u8fc7\u5c0f\u7684\u8bdd\u597d\u50cf\u4e5f\u6ca1\u4ec0\u4e48\u4f18\u5316\u5fc5\u8981","title":"Data and Env"},{"location":"EDA4PR-Analog/#experiment_17","text":"","title":"experiment"},{"location":"EDA4PR-Analog/#tools","text":"","title":"Tools"},{"location":"EDA4PR-Analog/#generator","text":"","title":"Generator"},{"location":"EDA4PR-Analog/#pcell","text":"","title":"PCell"},{"location":"EDA4PR-Analog/#-cadence","text":"","title":"- Cadence"},{"location":"EDA4PR-Analog/#pycells","text":"related tools\uff1apycell studio Synopsys","title":"PyCells"},{"location":"EDA4PR-Analog/#bag12","text":"2013/2018 Berkeley Analog Generator (BAG) OpenSource PyCell-based procedural based, users have to write significant amount of codes, limiting the wide adoption of the solutions \u7a0b\u5e8f\u6027\u5e03\u5c40\u751f\u6210\u5668\u5728\u5f00\u53d1\u53c2\u6570\u5316\u5355\u5143\u4ee5\u53ca\u6574\u5408\u7528\u4e8e\u7f16\u7801\u5668\u4ef6\u653e\u7f6e\u548c\u5e03\u7ebf\u7684\u811a\u672c\u65b9\u9762\u4ecd\u7136\u9700\u8981\u5927\u91cf\u7684\u4eba\u5de5\u52b3\u52a8\u3002\u5c3d\u7ba1\u5982\u6b64\uff0c\u8fd9\u4e9b\u65b9\u6cd5\u5728\u5c06\u8bbe\u8ba1\u8fc1\u79fb\u5230\u4e0d\u540c\u6280\u672f\u8282\u70b9\u65f6\u5df2\u663e\u8457\u51cf\u5c11\u4e86\u4eba\u5de5\u5de5\u4f5c\u91cf\u3002","title":"BAG1/2"},{"location":"EDA4PR-Analog/#netlist2gds","text":"","title":"Netlist2GDS"},{"location":"EDA4PR-Analog/#magical_1","text":"magical-eda/MAGICAL: Machine Generated Analog IC Layout IDEA program \u201cno human in the loop\u201d","title":"MAGICAL"},{"location":"EDA4PR-Analog/#flow_12","text":"MAGICAL supports different device types, including PMOS, NMOS, MOM capacitors, and poly resisters. Transistors can have additional attributes such as lvt (low threshold voltage), hvt (high threshold voltage) and na (native device)","title":"flow"},{"location":"EDA4PR-Analog/#files","text":"Benchmark circuit examples are under examples/","title":"files"},{"location":"EDA4PR-Analog/#case","text":"three OTA one COMP two ADC The ADC circuits are relatively large and have a hierarchy. All circuits contain symmetry group constraints.","title":"case"},{"location":"EDA4PR-Analog/#model_15","text":"MAGICAL \u4f1a\u4e3a\u6bcf\u4e2a PMOS \u5668\u4ef6\u751f\u6210\u5355\u72ec\u7684 NWELL \u63a5\u89e6\u5b54","title":"model"},{"location":"EDA4PR-Analog/#constraint-extraction","text":"","title":"CONSTRAINT EXTRACTION"},{"location":"EDA4PR-Analog/#graph-abstraction","text":"netlist -> graph Devices , pins , and nets are all represented as nodes.","title":"Graph Abstraction"},{"location":"EDA4PR-Analog/#seed-pattern-detection","text":"\u6a21\u5f0f\u5339\u914d","title":"Seed Pattern Detection"},{"location":"EDA4PR-Analog/#signal-flow-based-graph-traversal","text":"define current directions","title":"Signal Flow Based Graph Traversal"},{"location":"EDA4PR-Analog/#constraints-post-processing","text":"","title":"Constraints Post-processing"},{"location":"EDA4PR-Analog/#placer","text":"IO: The inputs to the placer include the circuit netlist, extracted constraints, generated devices, and process technologydependent design rules The outputs are the legalized GDSII layout of the placement result and pin information for routing. satisfying the symmetry constraints and design rules. \u57fa\u4e8e ISPD19, XU , NLP NLP we can get a global placement result encouraging symmetry and boundary constraints with short wirelength and small device overlapping legalization and detailed placement constructing the constraint graphs constraint graphs and plane sweep algorithm : J. Doenhardt and T. Lengauer, \u201cAlgorithmic aspects of one-dimensional layout compaction,\u201d IEEE TCAD, vol. 6, no. 5, pp. 863\u2013878, 1987 missing positional constraint edges: ISPD19, XU linear programming (LP) optimize the wirelength for the given legal placement Post-Placement Optimization \uff1aWellGAN","title":"placer"},{"location":"EDA4PR-Analog/#router","text":"two stages, global and detailed routing global routing: grid-based A* search routing engine, 3D grid, two-pin nets, RRR detailed routing: a sequential A* search kernel is applied net constraintion","title":"router"},{"location":"EDA4PR-Analog/#install","text":"To clone the repository and submodules, go to the path to download the repository. # clone the repository git clone https://github.com/magical-eda/MAGICAL.git git submodule init git submodule update You can use the Docker container to avoid building all the dependencies yourself. Install Docker on Linux . Navigate to the repository. cd MAGICAL Get the docker container with either of the following options. Option 1 (Recommended): pull from the cloud jayl940712/magical . docker pull jayl940712/magical:latest Option 2: build the container. docker build . --file Dockerfile --tag magical:latest Run the docker container docker run -it -v $(pwd):/MAGICAL jayl940712/magical:latest bash Or if you used option 2 to build the container docker run -it -v $(pwd):/MAGICAL magical:latest bash","title":"Install"},{"location":"EDA4PR-Analog/#align_1","text":"ALIGN-analoglayout/ALIGN-public ALIGN: Document , MAGICAL \u6ca1\u6709\u6587\u6863 The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout . also releases a set of analog circuit designs. covering four broad classes of functionality","title":"ALIGN"},{"location":"EDA4PR-Analog/#core-concept","text":"hierarchical","title":"Core concept"},{"location":"EDA4PR-Analog/#flow_13","text":"ALIGN: flow \u2014 ALIGN netlist \"Only one .sp file allowed\" primitive_lib = generate_hierarchy(netlist, subckt, topology_dir, flatten, pdk_dir) align/config \"basic_template.sp\"\uff1a template library \"user_template.sp\" read_lib \u83b7\u53d6 template(PCell) primitives = generate_primitives(primitive_lib, pdk_dir, primitive_dir, netlist_dir, blackbox_dir, scale) \u4e00\u4e2aprimitive\u7684dict\u5185\u5bb9\uff1a generate_pnr","title":"flow"},{"location":"EDA4PR-Analog/#netlist-auto-annotation","text":"The input to ALIGN is a SPICE netlist that is converted to a graph representation uses two approaches ML-based methods Details of the approach are provided in GANA Graph-traversal-based methods for blocks that lie outside the scope of the GCN training set , we use graph-based approaches to recognize repeated structures within a circuit. approximate subgraph isomorphism \u53ef\u4ee5\u627e\u5230 primitives/hierarchy/symmetry example: It is important to note that the best layout hierarchy may sometimes differ from a logical netlist hierarchy","title":"Netlist auto-annotation"},{"location":"EDA4PR-Analog/#design-rule-capture","text":"","title":"Design rule capture"},{"location":"EDA4PR-Analog/#constraint-generation","text":"two type of constraints: Geometric constraints, symmetry, matching, and common-centroid constraints GCN-based method Electrical constraints bound the maximum parasitics at any node of the circuit","title":"Constraint generation"},{"location":"EDA4PR-Analog/#parameterized-primitive-layout-generation","text":"provides the user with a predefined library of parameterizable primitives","title":"Parameterized primitive layout generation"},{"location":"EDA4PR-Analog/#hierarchical-block-assembly","text":"placement SA+sequence pairs [TCAD11] router can employ one of the two detailed routers integer linear programming formulation and an A* algorithm ; this works particularly well for more sparse designs A satisfiability-based detailed router , released by Intel, is well suited for congested designs","title":"Hierarchical block assembly"},{"location":"EDA4PR-Analog/#constraintion_1","text":"Constraints \u2014 ALIGN SymmetricBlocks Order align Enclose Spread aspect ratio Define lower and upper bounds on aspect ratio (=width/height) of a subcircuit Boundary CompactPlacement\uff1f SameTemplate\uff1f CreateAlias\uff1f GroupBlocks Forces a hierarchy creation for group of instances. This brings the instances closer . This reduces the problem statement for placer thus providing better solutions. DoNotIdentify BlockDistance guard ring GroupCaps NetConst PortLocation SymmetricNets MultiConnection PowerPorts GroundPorts ClockPorts DoNotUseLib","title":"constraintion"},{"location":"EDA4PR-Analog/#pdk-abstraction","text":"Doc PDK abstraction \u2014 Detailed explanation Files:","title":"PDK abstraction"},{"location":"EDA4PR-Analog/#layerjson","text":"What is Front End(FEOL), Middle End, and Back End of Line(BEOL) Metal names in the \u2018layers.json\u2019 must start with \u2018M\u2019 Via names in the \u2018layers.json\u2019 must start with \u2018V\u2019 Do not use FEOL layer names starting with \u2018M\u2019 or \u2018V\u2019 All dimensions are in nanometer PDK abstraction \u2014 Detailed explanation \u4e2d\u6709 json \u5b57\u6bb5\u7684\u8be6\u7ec6\u89e3\u91ca Metal/Via Poly Fin N/Pwell vt_type(RVT/LVT/HVT/SLVT) active Boundary Layers MOM Cap BEOL(Back End of Line) Design rules FEOL (Front End of Line) Design rules These layers are used by the cell generator and may vary based on the PDK . \u4e00\u4e9b\u5173\u4e8e\u886c\u5e95\u7684\uff0c\u6bd4\u5982 PC \u5c42","title":"layer.json"},{"location":"EDA4PR-Analog/#modelsp","text":"Define models for devices available in a pdk The model names are used in \u2018annotation phase\u2019 example","title":"model.sp"},{"location":"EDA4PR-Analog/#pcell-generator_1","text":"four basic cell types: Transistor Capacitor Resistor . Guard ring . Cell fabric module defines the common structure for cell generation utilities which are used in the primitive generator. This remains common across PDKs.","title":"PCell Generator"},{"location":"EDA4PR-Analog/#hierarchical-analog-placer-and-router-flow","text":"ALIGN-public/PlaceRouteHierFlow/README.md at master \u00b7 ALIGN-analoglayout/ALIGN-public","title":"Hierarchical Analog Placer and Router Flow"},{"location":"EDA4PR-Analog/#install_1","text":"[!CAUTION] CMake \u7248\u672c\u4e0d\u80fd\u592a\u9ad8\uff0c\u5b9e\u6d4b cmake4.1 \u4e0d\u884c\u3002 cmake3.29.3 \u53ef\u4ee5\u4f46\u662f\u4e5f\u6709\u8b66\u544a\u3002 \u4e3a\u4e86\u9632\u6b62 github \u5728\u7ebf\u4e0b\u8f7d\u95ee\u9898\uff0c\u9700\u8981\u624b\u52a8\u4e0b\u8f7d\u4e00\u4efd https://github.com/ArthurSonzogni/nlohmann_json_cmake_fetchcontent/archive/refs/tags/v3.7.3.tar.gz \u548c https://sourceforge.net/projects/lpsolve/files/lpsolve/5.5.2.11/lp_solve_5.5.2.11_source.tar.gz/download \u89e3\u538b\u7136\u540e\u6307\u5b9a CMAKE_ARGS \u5230\u5bf9\u5e94\u8def\u5f84 \u5b66\u6821\u670d\u52a1\u5668 g++\u7248\u672c\u592a\u4f4e\uff0c\u9700\u8981\u81ea\u5df1\u4e0b conda install -y -c conda-forge gcc_linux-64=10 gxx_linux-64=10 cmake=3.29.3 make gdb conda create -y -n align python = 3 .10 conda activate align conda install -c conda-forge -y boost lpsolve55 conda run python -m pip install --upgrade pip source install_deps.sh conda list pip uninstall cmake pip install cmake == 3 .29.3 # \u4e3a\u4e86\u9632\u6b62github\u5728\u7ebf\u4e0b\u8f7d\u95ee\u9898\uff0c\u9700\u8981\u624b\u52a8\u4e0b\u8f7d\u4e00\u4efd`https://github.com/ArthurSonzogni/nlohmann_json_cmake_fetchcontent/archive/refs/tags/v3.7.3.tar.gz` \u548c `https://sourceforge.net/projects/lpsolve/files/lpsolve/5.5.2.11/lp_solve_5.5.2.11_source.tar.gz/download` export FETCHCONTENT_SOURCE_DIR_JSON = ${ HOME } /Downloads/nlohmann_json_cmake_fetchcontent-3.7.3 export FETCHCONTENT_SOURCE_DIR_LPSOLVE = ${ HOME } /Downloads/lp_solve_5.5 # export FETCHCONTENT_FULLY_DISCONNECTED=ON # \u53ef\u4fdd\u6301\uff0c\u9632\u6b62\u518d\u6b21\u8bbf\u95ee\u5916\u7f51 export CMAKE_ARGS = \"-DFETCHCONTENT_SOURCE_DIR_JSON= ${ HOME } /Downloads/nlohmann_json_cmake_fetchcontent-3.7.3 \\ -DFETCHCONTENT_SOURCE_DIR_LPSOLVE= ${ HOME } /Downloads/lp_solve_5.5\" BUILD_TYPE = 'RelWithDebInfo' BUILD_TESTING = 'ON' python setup.py develop -v (align) pengxuan@user-Super-Server:~/Software/ALIGN-public$ conda list # packages in environment at /home/pengxuan/Software/miniconda3/envs/align: # # Name Version Build Channel _libgcc_mutex 0.1 main _openmp_mutex 5.1 1_gnu align 0.9.8 pypi_0 pypi blinker 1.9.0 pypi_0 pypi boost 1.78.0 py310hc4a4660_0 conda-forge boost-cpp 1.78.0 h75c5d50_1 conda-forge bzip2 1.0.8 h5eee18b_6 ca-certificates 2025.10.5 hbd8a1cb_0 conda-forge certifi 2025.10.5 pypi_0 pypi cffi 1.15.1 pypi_0 pypi charset-normalizer 3.4.4 pypi_0 pypi click 8.3.0 pypi_0 pypi cmake 3.29.3 pypi_0 pypi colorlog 6.10.1 pypi_0 pypi coverage 7.11.0 pypi_0 pypi dash 3.2.0 pypi_0 pypi distro 1.9.0 pypi_0 pypi exceptiongroup 1.3.0 pypi_0 pypi execnet 2.1.1 pypi_0 pypi expat 2.7.1 h6a678d5_0 flask 3.1.2 pypi_0 pypi flatdict 4.0.1 pypi_0 pypi gdspy 1.6.13 pypi_0 pypi icu 70.1 h27087fc_0 conda-forge idna 3.11 pypi_0 pypi importlib-metadata 8.7.0 pypi_0 pypi iniconfig 2.3.0 pypi_0 pypi itsdangerous 2.2.0 pypi_0 pypi jinja2 3.1.6 pypi_0 pypi ld_impl_linux-64 2.44 h153f514_2 libblas 3.9.0 37_h4a7cf45_openblas conda-forge libcblas 3.9.0 37_h0358290_openblas conda-forge libffi 3.4.4 h6a678d5_1 libgcc-ng 11.2.0 h1234567_1 libgfortran-ng 13.2.0 h69a702a_0 conda-forge libgfortran5 13.2.0 ha4646dd_0 conda-forge libgomp 11.2.0 h1234567_1 liblapack 3.9.0 37_h47877c9_openblas conda-forge libnsl 2.0.0 h5eee18b_0 libopenblas 0.3.30 h46f56fc_0 libstdcxx-ng 11.2.0 h1234567_1 libuuid 1.41.5 h5eee18b_0 libxcb 1.17.0 h9b100fa_0 libzlib 1.3.1 hb25bd0a_0 lp_solve 5.5.2.5 h14c3975_1001 conda-forge lpsolve55 5.5 py310h96516ba_1004 conda-forge lz4-c 1.9.3 h9c3ff4c_1 conda-forge markupsafe 3.0.3 pypi_0 pypi memory-profiler 0.61.0 pypi_0 pypi mip 1.15.0 pypi_0 pypi more-itertools 10.8.0 pypi_0 pypi narwhals 2.9.0 pypi_0 pypi ncurses 6.5 h7934f7d_0 nest-asyncio 1.6.0 pypi_0 pypi networkx 3.4.2 pypi_0 pypi ninja 1.13.0 pypi_0 pypi numpy 2.2.6 pypi_0 pypi openssl 3.0.18 hd6dcaed_0 packaging 25.0 pypi_0 pypi pandas 2.3.3 pypi_0 pypi pip 25.3 pypi_0 pypi plotly 6.3.1 pypi_0 pypi pluggy 1.6.0 pypi_0 pypi psutil 7.1.2 pypi_0 pypi pthread-stubs 0.3 h0ce48e5_1 pybind11 3.0.1 pypi_0 pypi pycparser 2.23 pypi_0 pypi pydantic 1.10.24 pypi_0 pypi pygments 2.19.2 pypi_0 pypi pytest 8.4.2 pypi_0 pypi pytest-cov 7.0.0 pypi_0 pypi pytest-cpp 2.6.0 pypi_0 pypi pytest-rerunfailures 16.1 pypi_0 pypi pytest-timeout 2.4.0 pypi_0 pypi pytest-xdist 3.8.0 pypi_0 pypi python 3.10.19 h6fa692b_0 python-dateutil 2.9.0.post0 pypi_0 pypi python-gdsii 0.2.1 pypi_0 pypi python_abi 3.10 2_cp310 conda-forge pytz 2025.2 pypi_0 pypi pyyaml 6.0.3 pypi_0 pypi readline 8.3 hc2a1206_0 requests 2.32.5 pypi_0 pypi retrying 1.4.2 pypi_0 pypi scikit-build 0.18.1 pypi_0 pypi setuptools 80.9.0 py310h06a4308_0 six 1.17.0 pypi_0 pypi sqlite 3.50.2 hb25bd0a_1 tk 8.6.15 h54e0aa7_0 tomli 2.3.0 pypi_0 pypi typing-extensions 4.15.0 pypi_0 pypi tzdata 2025.2 pypi_0 pypi urllib3 2.5.0 pypi_0 pypi werkzeug 3.1.3 pypi_0 pypi wheel 0.45.1 py310h06a4308_0 xorg-libx11 1.8.12 h9b100fa_1 xorg-libxau 1.0.12 h9b100fa_0 xorg-libxdmcp 1.1.5 h9b100fa_0 xorg-xorgproto 2024.1 h5eee18b_1 xz 5.6.4 h5eee18b_1 z3-solver 4.15.3.0 pypi_0 pypi zipp 3.23.0 pypi_0 pypi zlib 1.3.1 hb25bd0a_0 zstd 1.5.2 h8a70e8d_1 conda-forge","title":"install"},{"location":"EDA4PR-Analog/#bug","text":"GLIBCXX_3.4.30' not found Traceback ( most recent call last ) : File \"/home/pengxuan/Software/miniconda3/envs/align/bin/schematic2layout.py\" , line 2 , in <module> import align File \"/home/pengxuan/Software/ALIGN-public/align/__init__.py\" , line 6 , in <module> from .main import schematic2layout File \"/home/pengxuan/Software/ALIGN-public/align/main.py\" , line 14 , in <module> from .pnr import generate_pnr File \"/home/pengxuan/Software/ALIGN-public/align/pnr/__init__.py\" , line 1 , in <module> from .checkers import * File \"/home/pengxuan/Software/ALIGN-public/align/pnr/checkers.py\" , line 7 , in <module> from .router import NType File \"/home/pengxuan/Software/ALIGN-public/align/pnr/router.py\" , line 12 , in <module> from .. import PnR ImportError: /home/pengxuan/Software/miniconda3/envs/align/bin/../lib/libstdc++.so.6: version ` GLIBCXX_3.4.30 ' not found ( required by /home/pengxuan/Software/ALIGN-public/align/PnR.cpython-310-x86_64-linux-gnu.so ) fix: conda install -c conda-forge \"libstdcxx-ng>=13.2.0\"","title":"bug"},{"location":"EDA4PR-Analog/#debug","text":"{ \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"Debug schematic2layout\" , \"type\" : \"debugpy\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/bin/schematic2layout.py\" , \"args\" : [ \"${workspaceFolder}/examples/telescopic_ota\" , \"-p\" , \"${workspaceFolder}/pdks/FinFET14nm_Mock_PDK/\" ], \"cwd\" : \"${workspaceFolder}/work\" , \"console\" : \"integratedTerminal\" , \"justMyCode\" : false } ] }","title":"debug"},{"location":"EDA4PR-Analog/#viewer","text":"","title":"viewer"},{"location":"EDA4PR-Analog/#klayout","text":"KLayout Layout Viewer And Editor","title":"KLayout"},{"location":"EDA4PR-Analog/#install_2","text":"\u65e0 sudo \u6743\u9650 local \u4e0b\u8f7d 535 rm -rf ../local/ 536 mkdir -p ~/local/klayout && cd ~/local/klayout 537 dpkg-deb -x ~/Downloads/klayout_0.30.4-1_amd64.deb . 538 ls 539 source ~/.bashrc 540 klayout -v 541 find ~/local/klayout -name 'libklayout_tl.so*' 542 find ~/local/klayout -name 'x86_64-linux-gnu' 543 source ~/.bashrc 544 klayout -v 545 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 546 klayout -v 547 tree usr/ 548 apt download libgit2-28 549 ls 550 find \"libgit2*\" 551 find -name \"libgit2*\" 552 dpkg-deb -x libgit2-28_*.deb ~/local/klayout 553 find -name \"libgit2*\" 554 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 555 klayout -v 556 find libQt5Xml.so.5 557 apt download libqt5xml5 558 dpkg-deb -x libqt5xml5_*_amd64.deb ~/local/klayout 559 tree . 560 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 561 export QT_PLUGIN_PATH = \" $HOME /local/klayout/usr/lib/qt5/plugins: $QT_PLUGIN_PATH \" 562 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 563 klayout -v 564 cd ~/Downloads 565 apt download libqt5printsupport5 libqt5sql5 libqt5designer5 libqt5multimediawidgets5 libqt5multimedia5 libqt5xmlpatterns5 libmbedcrypto3 libmbedtls12 libmbedx509-0 libhttp-parser2.9 libssh2-1 566 for pkg in libqt5printsupport5_* libqt5sql5_* libqt5designer5_* libqt5multimediawidgets5_* libqt5multimedia5_* libqt5xmlpatterns5_* libmbedcrypto3_* libmbedtls12_* libmbedx509-0_* libhttp-parser2.9_* libssh2-1_* ; do dpkg-deb -x \" $pkg \" ~/local/klayout ; done 567 export LD_LIBRARY_PATH = \" $HOME /local/klayout/usr/lib/x86_64-linux-gnu: $HOME /local/klayout/usr/lib/klayout: $HOME /local/klayout/usr/lib: $LD_LIBRARY_PATH \" 568 export QT_PLUGIN_PATH = \" $HOME /local/klayout/usr/lib/qt5/plugins: $QT_PLUGIN_PATH \" 569 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 570 cd ~/Downloads 571 apt download libqt5opengl5 572 dpkg-deb -x libqt5opengl5_*_amd64.deb ~/local/klayout 573 source ~/.bashrc 574 ldd ~/local/klayout/usr/bin/klayout | grep \"not found\" 575 klayout -v","title":"install"},{"location":"EDA4PR-Digtal/","text":"EDA4PR-Digtal \u00b6 Cross-Stage Prediction \u00b6 Earlystage prediction can enhance design quality by proactively detecting potential design issues in advance --cite-->[cluster-net] Shift left \u51fa\u5904\uff1aV. Bhardwaj, \u201cShift left trends for design convergence in soc: An eda perspective,\u201d International Journal of Computer Applications, vol. 174, no. 16, pp. 22\u201327, Jan 2021 congestion \u00b6 background \u00b6 Routing congestion can overwhelm routing resources and lead to low cell utilization and routing detours congestion is not known accurately until late in the design cycle, after placement and routing. Many modern placement and synthesis tools leverage congestion estimation in their cost analysis in order to minimize the effects of congestion in the final physical design It is known that the total net length can be a good proxy for congestion A simple approximation for congestion prediction is to use the size of the local neighborhood \u548c fan-in, fan-out \u5f3a\u76f8\u5173 Precise congestion prediction from a placement solution plays a crucial role in circuit placement Multiple previous works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution: RUDY, POLAR 2.0. All these techniques are implemented in the placement step and need the position information of cells . To avoid the high computation cost of placement, it is more useful to be able to predict congestion in the logic synthesis phase. congestion prediction problem can be frame as node regression problem with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map . Current machine learning models commonly follow a two-phase workflow. First, based on domain knowledge, human experts generate various local features on the circuit using predefined functions on netlist. Then, based on the generated features, a specific model, e.g. convolution neural network (CNN) model is designed to predict either the routing demand map or the congestion map the emergence of Graph Neural Network (GNN) triggered applications of undirected homogeneous graphs models on routing congestion prediction, since a VLSI circuit can be naturally represented by a graph RouteNet-DRC Hotspot Prediction-ICCAD-2018-CNN \u00b6 background \u00b6 Every chip design project must complete routing without design rule violation before tapeout. However, this basic requirement is often difficult to be satisfied especially when routability is not adequately considered in early design stages. In light of this fact, routability prediction has received serious attention in both academic research and industrial tool development. Moreover, routability is widely recognized as a main objective for cell placement CNN and Transfer Learning CNN learns more abstract patterns from images Our RouteNet transfers such state-of-the-art ability in image pattern recognition to circuits for capturing the patterns about routability. RouteNet predicts routability based on a pretrained ResNet architecture Fully Convolutional Network (FCN): outputs an image with size equal to or smaller than input. many FCNs have both deep and shallow paths in one network. RUDY(Rectangular Uniform wire DensitY) \u5b83\u88ab\u7528\u4f5c\u6211\u4eec RouteNet \u7684\u8f93\u5165\u7279\u5f81\uff0c\u56e0\u4e3a\u5b83\u4e0e\u8def\u7531\u62e5\u585e\u90e8\u5206\u76f8\u5173\uff0c\u83b7\u53d6\u901f\u5ea6\u5feb\uff0c\u53ef\u4ee5\u76f4\u63a5\u8868\u793a\u4e3a\u4e0e RouteNet \u76f8\u543b\u5408\u7684\u56fe\u50cf challenge of macros The orange circles in Figure 3 indicate a strong tendency for hotspots to aggregate at the small gap between neighboring macros Blue dashed circles indicate the remaining sparsely distributed hotspots \u6709 macro\uff0c\u7ebf\u6027\u7a0b\u5ea6\u4f4e task \u00b6 predict overall routability (DRC count), \u5206\u7c7b\u4efb\u52a1\uff0c\u9884\u6d4b\u603b\u7684#DRV predict DRC hotspot locations.DRC hotspots mean the specific locations with high density of DRVs. like an end-to-end object detection task, which is more difficult to solve. GCell \u5185#DRV \u8d85\u8fc7\u8bbe\u5b9a\u503c\u5219\u4e3a DRC hotspot contribution: \u00b6 mixed-size macros first systematic study on CNN-based routability prediction high accuracy and high speed flow \u00b6 model \u00b6 DRV prediction \u00b6 ResNet18-based preprocess ResNet \u662f\u4e00\u4e2a\u56fa\u5b9a\u8f93\u5165\uff08224*224\uff09\u7684\u6a21\u578b\uff0c\u4e3a\u4e86\u4f7f\u7528\u77e5\u8bc6\u8fc1\u79fb\uff0c\u5c06\u8f93\u5165 \u901a\u8fc7\u63d2\u503c\u7684\u65b9\u6cd5\u53d8\u6210 \u3002\u5177\u4f53\u600e\u4e48\u63d2\uff1f hotspot prediction data \u00b6 dataset: ISPD 2015 benchmarks different placement made by \u201cobstacle-aware macro placement \" algorithm [5]. each floorplan is placed and routed by Cadence Encounter v14.20 [2] experiment \u00b6 we compare the TPR of all methods under the same FPR (error under 1%) CongestionNet-predict congestion hotspots-IFIP-2019-GNN(GAT)-nvidia \u00b6 a graph -based deep learning method for predicting routing congestion hotspots from a netlist before placement. Predict the detail routed lower metal layer congestion values why low layer? \u56e0\u4e3a\u8f83\u4f4e\u91d1\u5c5e\u5c42\u4e0a\u7684\u62e5\u585e\u4e3b\u8981\u662f\u7531\u5c40\u90e8\u903b\u8f91\u7ed3\u6784\u9a71\u52a8\u7684\uff0c\u800c\u4e0d\u662f\u7531\u65e0\u5173\u903b\u8f91\u7c07\u4e4b\u95f4\u7684\u8f83\u957f\u4e92\u8fde\u9a71\u52a8\u7684\uff0c\u540e\u8005\u5f80\u5f80\u5728\u8f83\u9ad8\u91d1\u5c5e\u5c42\u4e0a\u8fd0\u884c. predicting lower metal layer congestion is not only more important for the underlying task of identifying congested logic structures, but also simplifies the task for our graph based network contribution \u00b6 \u9636\u6bb5\u65e9, \u53ea\u4f7f\u7528\u7f51\u8868 \u7531\u4e8e\u8be5\u6a21\u578b\u4ec5\u57fa\u4e8e\u7f51\u8868\u7684\u903b\u8f91\u7ed3\u6784\u800c\u4e0d\u662f\u4efb\u4f55\u7279\u5b9a\u7684\u5355\u5143\u5e03\u5c40\u8fdb\u884c\u9884\u6d4b\uff0c\u56e0\u6b64\u5b83\u6d88\u9664\u4e86\u57fa\u4e8e\u5e03\u5c40\u7684\u65b9\u6cd5\u4e2d\u5b58\u5728\u7684\u6b21\u4f18\u5e03\u5c40\u7684\u4f2a\u5f71 can be done without any physical information GNN, \u5feb the first work exploring the use of graph based deep learning for physical design problems \u6570\u636e: roughly 5000 distinct cell types we project our per cell predictions back onto their respective 2D grid (using the final ground truth physical placement ) and average all cells within each grid cell to come up with a predicted value that can be compared to the original ground truth grid value. \u6a21\u578b\u53c2\u6570: an 8 layer Graph Attention Network (GAT) with size 16 intermediate (or hidden) state \u65e0\u5411\u56fe, each node corresponds to a cell \u8282\u70b9\u7279\u5f81: length 50 for each cell type and each cell\u2019s logic description as well as the pin count and cell size of that cell \u5b9e\u9a8c: report correlation values using the Kendall ranking coefficient \u5b9e\u9645\u6548\u679c\u53ef\u89c6\u5316 \u5bf9\u6bd4\u5b9e\u9a8c \u6d88\u878d\u5b9e\u9a8c cell type or function is an essential part of our predictions. cell type \u4e0d\u662f\u6ca1\u8d77\u4f5c\u7528\u5417 \u7f3a\u70b9: model needs to be retrained for every new process technology , since the embeddings are over cell types specific to a process technology. it occasionally over predicts congestion in areas of low to moderate congestion, such as in most failing parts of Partition A due to the graph based nature of the model, it sometimes makes overly soft decision boundaries the CongestionNet uses informative cell attributes (cell size and pin count) alone as the input to the GAT and does not use any embedding encoding the netlist structure \u53ef\u6539\u8fdb\u7684\u70b9: -Congestion prediction + embedding + matrix factorization + partition-arXiv-2021-GNN(Sage)-NAL+ \u00b6 a framework that can directly learn embeddings for the given netlist to enhance the quality of our node features \u76ee\u7684\u662f\u4f7f\u7528\u7f51\u8868\u6570\u636e\uff0c\u51cf\u5c11 placement \u8fed\u4ee3 The key difference between this work and CongestionNet model lies in our construction of an embedding pipeline for EDA netlists background \u00b6 predicting cell congestion due to improper logic combination can reduce the burden of subsequent physical implementations. previous work: require informative cell features an awareness of high congestion areas at an early design stage is of great importance to provide fast feedback and shorten design cycles Although the global routing result provides a good estimation of routing congestion [6], [19], an awareness of high congestion areas at an early design stage is of great importance to provide fast feedback and shorten design cycles Multiple works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution The process of node embedding involves learning a free vector ev for each node. Embedding learning has achieved great success in the field of Natural Language Processing (NLP), where methods such as Word2Vec Random-walk based embedding method Node2vec, LINE, DeepWalk These methods are derived from the skip-gram encoding method Word2vec there are two aspects of EDA that pose difficulties for standard random-walk based methods the typical circuit is extremely large in the congestion prediction context, the desired prediction is often on the unseen cells in a new circuit. (\u50cf\u6587\u672c\u90a3\u79cd\uff0c\u5e94\u8be5\u662f\u6240\u6709\u6587\u672c\u90fd\u4f5c\u4e3a\u8bad\u7ec3\u96c6\uff0c\u6240\u4ee5\u548c\u7535\u8def\u4e0d\u4e00\u6837)\u3002training and testing on distinct graphs requires extra alignment post-processing [26], [27], which is both challenging and extremely time consuming. Embedding alignment Wasserstein-Procrustes alignment uses a \u6b63\u4ea4\u53d8\u6362\u77e9\u9635 $Q \\in \\mathbb{R}^{d \\times d}$ \u548c\u6392\u5217\uff08\u7f6e\u6362\uff09\u77e9\u9635 $P \\in \\mathbb{R}^{V \\times V} $ to align two graphs G, G' with $X \\in \\mathbb{R}^{V \\times d}$ \u6700\u7ec8\u76ee\u6807\uff1a\u8ba9\u4e24\u4e2a\u56fe\u7684\u8282\u70b9\u5750\u6807\u5c3d\u53ef\u80fd\u91cd\u5408\uff0c\u5373\u4f7f\u5b83\u4eec\u6700\u521d\u770b\u8d77\u6765\u4e0d\u4e00\u6837\u3002 \u6253\u4e2a\u6bd4\u65b9\uff1a\u5047\u8bbe\u4f60\u6709\u4e00\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u8868\uff0c\u6bcf\u4e2a\u5b66\u751f\u7684\u4f4d\u7f6e\u7528\u5750\u6807\uff08\u6bd4\u5982 x, y\uff09\u8868\u793a\u3002\u73b0\u5728\u9694\u58c1\u73ed\u4e5f\u6709\u4e00\u4e2a\u5ea7\u4f4d\u8868\uff0c\u5ea7\u4f4d\u5f62\u72b6\u548c\u4f60\u4eec\u73ed\u5b8c\u5168\u4e00\u6837\uff0c\u4f46\u53ef\u80fd\uff1a \u4ed6\u4eec\u7684\u5ea7\u4f4d\u6574\u4f53\u65cb\u8f6c\u4e86\u67d0\u4e2a\u89d2\u5ea6\uff08\u6bd4\u5982\u4f60\u4eec\u73ed\u6b63\u5317\u65b9\u5411\u662f\u8bb2\u53f0\uff0c\u4ed6\u4eec\u73ed\u6b63\u4e1c\u65b9\u5411\u662f\u8bb2\u53f0\uff09 \u5b66\u751f\u7684\u5ea7\u4f4d\u7f16\u53f7\u987a\u5e8f\u88ab\u6253\u4e71\u4e86\uff08\u6bd4\u5982\u4f60\u4eec\u73ed 1 \u53f7\u5750\u5728\u524d\u6392\u5de6\uff0c\u4ed6\u4eec\u73ed 1 \u53f7\u53ef\u80fd\u5750\u5728\u540e\u6392\u53f3\uff09 \u5bf9\u5e94\u5230\u56fe\u4e2d\u7684\u6982\u5ff5\uff1a \u00b6 \u56fe\u5d4c\u5165\uff08Node Embedding\uff09 \u5c31\u50cf\u628a\u6bcf\u4e2a\u5b66\u751f\u7528\u5750\u6807\u8868\u793a\uff0c\u8fd9\u91cc\u7684 \"\u5750\u6807\" \u5c31\u662f\u7b97\u6cd5\u751f\u6210\u7684 d \u7ef4\u5411\u91cf X\u3002\u8fd9\u4e9b\u5750\u6807\u8981\u4fdd\u7559\u540c\u5b66\u4e4b\u95f4\u7684\u5173\u7cfb\uff08\u6bd4\u5982\u7ecf\u5e38\u4e92\u52a8\u7684\u540c\u5b66\u5750\u6807\u66f4\u63a5\u8fd1\uff09\u3002 \u6b63\u4ea4\u53d8\u6362\u77e9\u9635 Q \u76f8\u5f53\u4e8e\u65cb\u8f6c\u6216\u955c\u50cf\u6574\u4e2a\u5ea7\u4f4d\u8868\uff08\u6bd4\u5982\u628a\u6574\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u987a\u65f6\u9488\u8f6c 90 \u5ea6\uff09\u3002\u8fd9\u79cd\u53d8\u6362\u4e0d\u6539\u53d8\u540c\u5b66\u4e4b\u95f4\u7684\u76f8\u5bf9\u8ddd\u79bb\u2014\u2014\u539f\u672c\u5750\u5728\u4e00\u8d77\u7684\u540c\u5b66\uff0c\u65cb\u8f6c\u540e\u8fd8\u662f\u5750\u5728\u4e00\u8d77\u3002 \u6392\u5217\u77e9\u9635 P \u76f8\u5f53\u4e8e\u91cd\u65b0\u7ed9\u5ea7\u4f4d\u7f16\u53f7\u3002\u6bd4\u5982\u628a\u539f\u672c 1 \u53f7\u540c\u5b66\u7684\u6807\u7b7e\u8d34\u5230 5 \u53f7\u5ea7\u4f4d\u4e0a\uff0c\u4f46\u5ea7\u4f4d\u672c\u8eab\u7684\u4f4d\u7f6e\u6ca1\u53d8\u3002\u8fd9\u5c31\u50cf\u6d17\u724c\u4e00\u6837\u6253\u4e71\u987a\u5e8f\uff0c\u4f46\u5b9e\u9645\u5ea7\u4f4d\u5e03\u5c40\u4e0d\u53d8\u3002 \u5177\u4f53\u5230\u4f60\u7684\u95ee\u9898\uff1a \u00b6 \u7b2c\u4e00\u6b65\uff1a\u5bf9\u9f50\u65cb\u8f6c/\u955c\u50cf\uff08\u627e Q\uff09 \u5047\u8bbe\u4e24\u4e2a\u73ed\u7ea7\u5ea7\u4f4d\u5e03\u5c40\u5b8c\u5168\u4e00\u6837\uff0c\u4f46\u65b9\u5411\u4e0d\u540c\u3002\u6211\u4eec\u9700\u8981\u627e\u5230\u4e00\u4e2a \"\u65cb\u8f6c\u89d2\u5ea6\" Q\uff0c\u8ba9\u4e24\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u8868\u65b9\u5411\u4e00\u81f4\u3002 \u6bd4\u5982\u4f60\u4eec\u73ed\u5ea7\u4f4d\u8868\u662f\u6b63\u5e38\u65b9\u5411\uff0c\u9694\u58c1\u73ed\u88ab\u65cb\u8f6c\u4e86 90 \u5ea6\u3002\u901a\u8fc7 Q \u8fd9\u4e2a\u65cb\u8f6c\u77e9\u9635\uff0c\u53ef\u4ee5\u628a\u4ed6\u4eec\u7684\u5ea7\u4f4d\u8868\u8f6c\u56de\u6765\uff0c\u8fd9\u6837\u4e24\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u5750\u6807\u5c31\u80fd\u5bf9\u9f50\u3002 \u7b2c\u4e8c\u6b65\uff1a\u5bf9\u9f50\u7f16\u53f7\u987a\u5e8f\uff08\u627e P\uff09 \u5373\u4f7f\u5ea7\u4f4d\u65b9\u5411\u5bf9\u9f50\u4e86\uff0c\u540c\u5b66\u7684\u7f16\u53f7\u53ef\u80fd\u8fd8\u662f\u4e71\u7684\u3002\u6bd4\u5982\u4f60\u4eec\u73ed 1 \u53f7\u540c\u5b66\u5750\u5728(1,1)\uff0c\u800c\u9694\u58c1\u73ed 1 \u53f7\u53ef\u80fd\u5750\u5728(1,1)\u7684\u662f\u4ed6\u4eec\u73ed\u7684 5 \u53f7\u540c\u5b66\u3002\u8fd9\u65f6\u5019\u9700\u8981\u4e00\u4e2a \"\u7f16\u53f7\u91cd\u6392\" \u77e9\u9635 P\uff0c\u628a\u4ed6\u4eec\u7684\u7f16\u53f7\u987a\u5e8f\u8c03\u6574\u5230\u548c\u4f60\u4eec\u73ed\u4e00\u81f4\u3002 \u5b9e\u9645\u5e94\u7528\u573a\u666f\uff1a \u00b6 \u5047\u8bbe\u6dd8\u5b9d\u548c\u4eac\u4e1c\u90fd\u6709\u7528\u6237\u5173\u7cfb\u7f51\u56fe\uff1a \u6dd8\u5b9d\u56fe \uff1a\u7528\u6237 A\u3001B\u3001C \u7684\u5d4c\u5165\u5750\u6807\u662f X \u4eac\u4e1c\u56fe \uff1a\u540c\u6837\u7684\u7528\u6237\u88ab\u79f0\u4f5c X'\u3001Y\u3001Z\uff0c\u5d4c\u5165\u5750\u6807\u662f X' \u5373\u4f7f\u4e24\u4e2a\u5e73\u53f0\u7684\u7528\u6237\u5173\u7cfb\u5b8c\u5168\u76f8\u540c\uff1a \u4eac\u4e1c\u53ef\u80fd\u7528\u4e86\u4e0d\u540c\u7684\u5d4c\u5165\u7b97\u6cd5\uff08\u5bfc\u81f4\u9700\u8981\u65cb\u8f6c Q\uff09 \u7528\u6237\u7684 ID \u7f16\u53f7\u4e0d\u540c\uff08\u5bfc\u81f4\u9700\u8981\u91cd\u65b0\u6392\u5217 P\uff09 \u901a\u8fc7\u627e\u5230 Q \u548c P\uff0c\u5c31\u80fd\u5224\u65ad \"\u6dd8\u5b9d\u7528\u6237 A\" \u5bf9\u5e94 \"\u4eac\u4e1c\u7528\u6237 X\"\uff0c\u5b9e\u73b0\u8de8\u5e73\u53f0\u7528\u6237\u5bf9\u9f50\u3002 \u518d\u7b80\u5316\u603b\u7ed3\uff1a \u00b6 \u8fd9\u4e2a\u6570\u5b66\u95ee\u9898\u5c31\u50cf\u5728\u505a\u4e24\u4ef6\u4e8b\uff1a \u7ea0\u6b63\u65b9\u5411\u5dee\u5f02 \uff1a\u7528 Q \u65cb\u8f6c/\u955c\u50cf\uff0c\u8ba9\u4e24\u4e2a\u56fe\u7684\u65b9\u5411\u4e00\u81f4 \u7ea0\u6b63\u7f16\u53f7\u6df7\u4e71 \uff1a\u7528 P \u91cd\u65b0\u6392\u5217\uff0c\u8ba9\u5bf9\u5e94\u7684\u8282\u70b9\u627e\u5230\u5f7c\u6b64 \u6700\u7ec8\u76ee\u6807\uff1a\u8ba9\u4e24\u4e2a\u56fe\u7684\u8282\u70b9\u5750\u6807\u5c3d\u53ef\u80fd\u91cd\u5408\uff0c\u5373\u4f7f\u5b83\u4eec\u6700\u521d\u770b\u8d77\u6765\u4e0d\u4e00\u6837\u3002 Pointwise Mutual Information (PMI) Matrices PMI \u77e9\u9635\u662f\u7528\u6765\u8861\u91cf\u56fe\u4e2d\u4efb\u610f\u4e24\u4e2a\u8282\u70b9\u4e4b\u95f4\u76f8\u4f3c\u5ea6\u7684\u5de5\u5177\u3002\u6bd4\u5982\uff0c\u5b83\u53ef\u4ee5\u544a\u8bc9\u4f60\u4e24\u4e2a\u7528\u6237\u7684\u5173\u7cfb\u6709\u591a\u7d27\u5bc6\u3002 \u5b9a\u4e49\uff1a \u63a8\u5bfc\uff1a \u4e3e\u4e2a\u4f8b\u5b50 \u00b6 >\u5047\u8bbe\u4f60\u6709\u4e00\u4e2a\u793e\u4ea4\u7f51\u7edc\uff0c\u6709 3 \u4e2a\u7528\u6237\uff1aA\u3001B\u3001C\u3002\u4ed6\u4eec\u7684\u5d4c\u5165\u5411\u91cf\u5982\u4e0b\uff1a >- A \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 1 = [1,0] >- B \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 2 = [0,1] >- C \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 3 = [1,1] >\u4e5f\u5c31\u662f $X \\in \\mathbb{R}^{3 \\times 2}$ >#### **1. \u8ba1\u7b97\u76f8\u4f3c\u5ea6** >- A \u548c B \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 1, *X* 2\u27e9 = 1\u00d70+0\u00d71 = 0 >- A \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 1, *X* 3\u27e9 = 1\u00d71+0\u00d71 = 1 >- B \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 2, *X* 3\u27e9 = 0\u00d71+1\u00d71 = 1 >#### **2. \u6784\u5efa PMI \u77e9\u9635** >PMI \u77e9\u9635\u5c31\u662f\uff1a >![image-20250301145748553](assets/image-20250301145748553.png) >- \u7b2c (1,2) \u9879\u662f 0\uff0c\u8868\u793a A \u548c B \u4e0d\u76f8\u4f3c\u3002 >- \u7b2c (1,3) \u9879\u662f 1\uff0c\u8868\u793a A \u548c C \u76f8\u4f3c\u3002 >#### **3. \u6b63\u4ea4\u77e9\u9635\u7684\u4f5c\u7528** >\u5047\u8bbe\u6211\u4eec\u7528\u4e00\u4e2a\u6b63\u4ea4\u77e9\u9635 *Q* \u65cb\u8f6c\u5d4c\u5165\u5411\u91cf\uff0c\u6bd4\u5982\uff1a >*Q* = [0110] >\u65b0\u7684\u5d4c\u5165\u77e9\u9635 `X~=XQ` \u5c31\u662f\uff1a >- A \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~1 = [0,1] >- B \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~2 = [1,0] >- C \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~3 = [1,1] >\u91cd\u65b0\u8ba1\u7b97\u76f8\u4f3c\u5ea6\uff1a >- A \u548c B \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~1, *X*~2\u27e9 = 0\u00d71+1\u00d70 = 0 >- A \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~1, *X*~3\u27e9 = 0\u00d71+1\u00d71 = 1 >- B \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~2, *X*~3\u27e9 = 1\u00d71+0\u00d71 = 1 >PMI \u77e9\u9635\u4ecd\u7136\u662f\uff1a >![image-20250301150907011](assets/image-20250301150907011.png) >\u4e5f\u5c31\u662f\u8bf4\uff0c\u6b63\u4ea4\u53d8\u6362\u4e0d\u4f1a\u6539\u53d8\u8282\u70b9\u4e4b\u95f4\u7684\u76f8\u4f3c\u5ea6\u3002 PMI Matrix eigendecomposition for network embedding \u7531\u4e8e\u4e0a\u4e00\u7ae0\u5df2\u7ecf\u8bc1\u660e\uff1aX \u4e58\u4e0a Q \u4ee5\u540e\uff0c PMI \u4e0d\u53d8\uff0c\u6240\u4ee5\u4e0d\u7528\u627e Q \u77e9\u9635 \u540e\u9762\u5173\u4e8e\u7279\u5f81\u5411\u91cf\u6ca1\u770b\u660e\u767d \u7ed3\u8bba\u662f PMI \u77e9\u9635\u5206\u89e3\u6bd4\u968f\u673a\u6e38\u8d70\u5feb contribution \u00b6 an efficient mini-batch training method at the sub-graph level can guarantee parallel training and satisfy the memory restriction for large-scale netlists Matrix-factorization based embedding learning data \u00b6 task \u00b6 during the logic synthesis stage \u5230\u5e95\u662f\u4ec0\u4e48\u65f6\u5019\u7684 congestion \u6570\u636e? Routing \u540e\u7684\u771f\u5b9e\u503c\u8fd8\u662f\u9884\u6d4b plcament \u540e\u7684 congestion RUDY \u9884\u6d4b\u503c? \u5e94\u8be5\u662f Global Routing \u540e\u7684: \u5f3a\u8c03\u4e86 congestion value = wiring demand/routing capacity contrbution data \u00b6 DAC2012 contest benchmark http://archive.sigda.org/dac2012/contest/dac2012_contest.html OpenROAD dataset place via DREAMPLACE Macros and terminals are removed from the graph Nets with degree more than 10 are excluded from the final graph as they introduce cliques too large to work with efficiently. node features (pin number, cell size) , This follows the flow of CongestionNet flow \u00b6 congestion value for each grid cell computed as the wiring demand divided by the routing capacity , The output along the z-axis is reduced by a max function, Our focus is on predicting congestion due to local logic structure, which manifests itself on lower metal layers. Therefore, we use congestion labels from the lower half of the metal layers to train and evaluate the model \u63a8\u7406\u7684\u65f6\u5019\u53d6\u6240\u6709 cell \u7684\u9884\u6d4b\u5e73\u5747\u503c principle \u63d0\u51fa\u76f8\u8fde\u8d8a\u8fd1\u7684\u8282\u70b9\u76f8\u4f3c\u5ea6\u8d8a\u9ad8, \u63d0\u51fa structural node similarity Sub-graph partition ? METIS? ClusterGCN? Matrix Factorization ? model \u00b6 The key difference between this approach and CongestionNet lies in embedding pipeline graph is undirected complete circuit is too large for direct matrix factorization and must be partitioned into clusters, use METIS partitioning tool in ClusterGCN Sub-graph partition: clusters of \u2248 5000 nodes each Matrix Factorization ? experiment \u00b6 three metrics of correlation to measure performance: Pearson, Spearman, Kendall Before evaluation, both the prediction and the label have some (very low) noise added to them. PGNN-DRVs prediction+Pin Proximity Graph-ICCAD-2022-GNN+UNet(CNN)-Korea \u00b6 background \u00b6 (1) pin accessibility and (2) routing congestion are two major causes of DRVs (design rule violations) Particularly, the complex design rules put so much burden on physical design, demanding lots of iterations on the time-consuming process of cell placement and net routing to clean up all DRVs (design rule violations) before tapping out . Thus, at the placement stage, if we were able to identify, with high confidence, DRC (design rule check) hotspots that would be likely to occur at the routing stage, we can pay more attention shortcoming of image based : local pin accessibility cannot be accurately modeled by pin pattern image alone using high-resolution pin pattern images incur significant additional run-time as well as memory overhead to the prediction models to optimize the placement before routing. task \u00b6 a novel ML based DRC hotspot prediction technique, GNN is used to embed pin accessibility information, U-net is used to extract routing congestion information from grid-based features placement \u5206\u5272\u4e3a grid, \u957f\u5bbd = G-Cell DRVs are extracted as the ground-truth after detailed routing contribution \u00b6 - GNN model, base pin proximity graph \u00b6 model \u00b6 PGNN can adopt pin proximity graph as well as grid-based feature map as input feature Pin Proximity Graph : \u65e0\u5411\u56fe\uff0c \u540c\u6784\u56fe U-Net: featrue: \u6574\u4f53\u6a21\u578b: \u6570\u636e\u96c6 : \u4ee5\u540e\u4e5f\u53ef\u4ee5\u8fd9\u4e48\u505a, \u540c\u4e00\u4e2a benchmark \u4e0d\u540c\u7684 config \u53c2\u6570\u5c31\u6709\u4e0d\u540c\u7684\u6570\u636e experiment \u00b6 Nangate 15nm library 9 groups are used for training and the remaining 1 group for test. K \u6298\u9a8c\u8bc1 positive \u548c negative \u662f\u4ec0\u4e48\u610f\u601d? \u53ef\u89c6\u5316: \u6d88\u878d\u5b9e\u9a8c: \u4ee5\u540e\u4e5f\u53ef\u4ee5\u8fd9\u6837\u7528\u7279\u5f81\u6d88\u878d? \u5bf9\u6bd4\u5b9e\u9a8c(F1-score): \u6ce8\u610f\u4e0d\u9700\u8981 GR! GR-Cong is obtained from ICC2 after global routing stage, and grids with high routing congestion are classified as DRC hotspot. \u5546\u7528 RouteNet \u548c J-Net \u90fd\u662f\u76f8\u5173\u7684\u5b66\u672f\u5de5\u4f5c \u65f6\u95f4\u5bf9\u6bd4: LHNN-CongestionPrediction-DAC-2022-GNN-CUHK+Huawei+YiboLin \u00b6 background \u00b6 \u56fe\u7684\u8282\u70b9\u7684\u8bbe\u7f6e\u5f88\u65b0\u9896 with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map . due to the need for the \"shift-left\" in circuit design, researchers begin to seek alternative solutions in machine learning [4] [5] to achieve accurate and fast congestion map prediction task \u00b6 two related tasks, routing demand regression and congestion classification data \u00b6 regard each G-cell as a node and add an edge between two nodes if the respective two G-cells are adjacent. hypergraphs and heterogeneous graph , \u4e24\u79cd\u8282\u70b9\uff1aG-cell \u548c G-net feature\uff1a ISPD 2011 [16] and DAC 2012 [17] contest benchmarks , model \u00b6 \u4ed6\u8fd9\u91cc\u8bf4 congestion map \u662f\u4e00\u4e2a\u4e8c\u503c\u5316(0/1?)\u7684\u6570\u636e\u96c6\uff0c \u6240\u4ee5\u662f\u5206\u7c7b\u4efb\u52a1, \u4f46\u662f\u4e3a\u4e86\u5229\u7528\u6570\u636e\uff0c\u540c\u65f6\u9632\u6b62 routing demand \u7684\u4fe1\u606f\u4e22\u5931\uff0c \u8fd8\u8bbe\u7f6e\u4e86\u4e00\u4e2a\u9884\u6d4b routing demand \u7684\u4efb\u52a1\uff1f experiment \u00b6 15benchmarks: 10 for training and 5 for testing run DREAMPlace [18] on each of the designs to generate placement solutions NCTU-GR 2.0 [2] to attain horizontal/vertical routing demand maps , and set the congestion maps as a binary indicator according to whether the horizontal/vertical routing demand of the G-cell exceeds the circuit\u2019s capacity \u5bf9\u6bd4\u5b9e\u9a8c\uff1a \u53ef\u89c6\u5316\uff1a \u6d88\u878d\u5b9e\u9a8c\uff1a ClusterNet- -ICCAD-2023--Korea \u00b6 Netlist as input MEDUSA-2D&3D-Trans-2023-CNN-Columbia \u00b6 Routing congestion is one of the many factors that need to be minimized during the physical design phase of large integrated circuits. compare with c-DCGAN [33] , which is GAN-based. One of the drawbacks of GANs, however, is that they are generally difficult to train and so the performance benefits that they may yield comes at a significant computing cost. background \u00b6 feature encoding algorithm. Features extracted from the routing topology are stored in a multi-layer hyper-image that preserves the circuit\u2019s structural information a customized CNN takes our proposed hyper-image as inputs and produces congestion maps that are comparable to ground truth simplified customized CNNs embedded them with two open source routers contribution \u00b6 flow \u00b6 model \u00b6 In 3D routing m = 16; input feature: Vertex related: Pin density and level-one pin density Vertex-east-edge related: Wire density, wire usage, and wire capacity Vertex-north-edge related: Wire density, wire usage, and wire capacity 3D information: Via usage and capacity. Wire density\u662fpattern routing\u7684\u7ed3\u679c pattern routing \u5177\u4f53\u662f\u600e\u4e48\u505a\u7684\uff1f CU-GR-M and UBC-Route In the case of 2D routing, m = 2 \uff1b the via feature is not considered when using MEDUSA-2D The cost functions of CU-GR [21] do not take into consideration the estimated via usage produced by MEDUSA-3D data \u00b6 developed MEDUSA-3D, which is used with CU-GR [21] for performing 3D routing on ICCAD 2019 benchmarks MEDUSA-2D, was also developed to be used for traditional 2D routing using ISPD 2008 benchmarks [1]. experiment \u00b6 PD, NP, ND, LN, GN, and C are abbreviations for pin density, neighborhood pin density, net density, local net, global net, and capacity (both pin capacity and via capacity if applicable), respectively -NN Robustness improve-arXiv-2024- -UC- \u00b6 background \u00b6 \u6700\u8fd1\u7684\u5de5\u4f5c\u5df2\u7ecf\u8bc1\u660e\u795e\u7ecf\u7f51\u7edc\u901a\u5e38\u662f\u5bb9\u6613\u53d7\u5230\u7cbe\u5fc3\u9009\u62e9\u7684\u8f93\u5165\u5c0f\u6270\u52a8\u7684\u5f71\u54cd Our definition of imperceptibility is characterized by a guarantee that a perturbation to a layout will not alter its global routing recent work [10, 18] has demonstrated that image classifiers can be fooled by small, carefully chosen perturbations of their input task \u00b6 design two efficient methods for finding perturbations that demonstrate brittleness of recently proposed congestion predictors one potential approach to address the issues by modifying the training procedure to promote robustness contribution \u00b6 Painting on PIacement-predict the routing congestion-ACM-2019-GAN- -DRC Hotspot Prediction-ISCAS-2021-CNN -Routing Congestion Prediction-ASPDAC-2020-GAN slice FPGACong_ASPDAC20 (yibolin.com) -predict #DRV, a macro placer-DATE-2019-CNN Timing \u00b6 background \u00b6 TimingGCN-STA prediction-DAC-2022-GNN \u00b6 the first work\uff01 opensource still relies on local net/cell delay prediction as auxiliary tasks no optimization, not fit the real-world scenario where timing optimization is taken into account PreRoutGNN-STA prediction-AAAI-2024-GNN opensource Multimodal Fusion-Restructure tolerant+CNN+Endpoint-wise Masking4Layout -DAC-2023-GNN+CNN-7nm RISCV \u00b6 slice Restructure\uff1a\u9884\u6d4b\u7ec8\u70b9\u7684\u5ef6\u65f6\uff0c\u4f46\u662f Timing Opt \u4f1a\u6539\u53d8\u7f51\u8868\u7ed3\u6784(end point \u4e0d\u53d8\uff09\u3002\u5bf9\u4e00\u4e2a Pre-routing \u4efb\u52a1\u6765\u8bf4\uff0c\u8f93\u5165\u7684\u7f51\u8868\u548c\u6700\u7ec8\u7684\u7f51\u8868\u4e0d\u4e00\u6837 netlist restructuring causes a mismatch between local input features and ground-truth features in the restructured sub-regions As a result, prior local-view models can only be trained on the unchanged regions in a semi-supervised manner . In other words, the better the models fit on labeled (unreplaced) net/cell delays, the worse they fit on replaced regions and eventually on endpoint arrival time \u6570\u636e\u96c6\uff1a\u57fa\u672c\u4fe1\u606f\u548c Timing \u4f18\u5316\u5bfc\u81f4\u7684\u7f51\u8868\u53d8\u5316 average 40% nets and 21% cells are replaced during timing optimization timing optimization brings an average change of 59.6% to net delays and 33.3% to cell delays \u4e3a\u4ec0\u4e48\u7528 layout \u4fe1\u606f\uff1aSince most timing optimization techniques include gate insertion or gate sizing, placement should reserve space for subsequent timing optimization. In other words, the timing optimizer\u2019s efficacy is tied closely to global layout information. The layout information plays a dominant role in determining the timing optimizer\u2019s impact since most optimization techniques need space to be applied \u6574\u4f53\u6a21\u578b \u7ec4\u6210\uff1a GNN+CNN+Endpoint-wise Masking Netlist(GNN): \u548c TimingGCN-STA prediction-DAC-2022-GNN \u5f88\u50cf(\u6ca1\u53d1\u73b0\u4e0d\u540c) Layout(CNN+Endpoint-wise Masking) \u4e09\u4e2a\u7279\u5f81\uff1acell density, rectangular uniform wire density (RUDY), and macro cells region Endpoint-wise Masking \u5bf9\u6bd4\u5b9e\u9a8c\uff1a run time \u5b9e\u9a8c other \u00b6 Ahead RC network-STA prediction-DAC-2022-? Doomed Run Prediction-TNS prediction-ACM-2021-GNN+RNN not DL \u00b6 The two-stage approaches [2], [3] first predict localnet/cell delays and then apply PERT traversals [5] to evaluate the global timing metrics, i.e., endpoint arrival time. Optimization \u00b6 Timing \u00b6 TSteiner - Steiner Points Opt-DAC-2023-GNN-CUHK \u00b6 background \u00b6 \u5bf9\u4e8e multi-pin net \u9700\u8981\u6784\u5efa steiner tree \u6765\u8fdb\u884c routing\uff0c\u6545 steiner tree \u4e2d steiner points \u4e5f\u4f1a\u5f71\u54cd routing FLUTE [ 3] \u662f\u5e38\u7528\u7684\u751f\u6210 steiner tree \u7684\u7b97\u6cd5\u3002\u5728\u751f\u6210 steiner tree \u540e\uff0c\u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u8fd1\u4e00\u6b65\u4f18\u5316 steiner point \u6765\u4f18\u5316 timing the previous early-stage timing optimization works only focus on improving early timing metrics. \u63d0\u51fa\u4e86\u8bf8\u5982 net \u52a0\u6743\u548c\u53ef\u5fae\u5206\u65f6\u95f4\u76ee\u6807\u7b49\u7b56\u7565\u6765\u4f18\u5316\u65f6\u95f4, only focus on improving pre-routing timing metrics, which may have a considerable gap to signoff timing performance. \u65af\u5766\u90a3\u70b9\u66f4\u52a0\u9760\u8fd1\u5e03\u7ebf\u9636\u6bb5(\u548c\u5e03\u7ebf\u66f4\u52a0\u76f8\u5173) all the aforementioned works are not directly targeted at sign-off timing performance due to its high acquisition cost \u4efb\u52a1: In this paper, we focus on explicit sign-off timing optimization at the pre-routing stage to reduce the turnaround time optimization framework is built to adjust Steiner point positions for better sign-off timing performance iteratively The most popular Steiner minimum tree construction algorithms aim to minimize wirelength . Moreover, the Steiner point refinement is introduced to update the generated Steiner point positions for specific objectives, e.g., sign-off timing performance, while maintaining the two-pin net connections \u542f\u53d1: we surprisingly find that the signoff timing performance could be significantly affected even by a random disturbance on Steiner point positions, as shown in Fig. 2. Nevertheless, the impact of random moving is considerately unstable, and its average performance is slight (with a ratio close to 1.0). \u6240\u4ee5\u542f\u53d1\u627e\u5230\u4e00\u4e2a\u597d\u7684\u65b9\u6cd5\u6765\u66f4\u65b0\u65af\u5766\u7eb3\u70b9\u6765\u964d\u4f4e TNS \u5728\u6700\u5e7f\u6cdb\u4f7f\u7528\u7684\u6280\u672f\u8282\u70b9\u4e2d\uff0c\u4e0e \u8def\u5f84\u957f\u5ea6 \u6700\u76f8\u5173\u7684\u5b9a\u65f6\u5ea6\u91cf\u2014\u2014\u51c0\u5ef6\u8fdf\uff0c\u5e76\u4e0d\u80fd\u89e3\u91ca\u5927\u90e8\u5206\u7684\u6574\u4f53\u5b9a\u65f6\u6027\u80fd. \u8fd9\u91cc\u7528\u7684\u521d\u59cb\u5316\u65af\u6cf0\u7eb3\u6811\u7684\u65b9\u6cd5\u7684\u4f18\u5316\u76ee\u6807\u90fd\u662f\u8def\u5f84\u957f\u5ea6\u6700\u77ed contribution: \u00b6 first earlystage timing optimization framework via Steiner point refinement GNN TSteiner framework is fully automated with an adaptive stepsize scheme and the auto-convergence scheme improves 11.2% and 7.1% on average (up to 45.8% and 43.9%) for WNS and TNS \u6a21\u578b: Steiner tree construction decomposes each multi-pin net into a set of two-pin nets via additional Steiner points before global routing to reduce the problem complexity The proposed framework can be divided into two stages, sign-off timing gradient generation (Section III-A) and concurrent Steiner point refinement (Section III-B) \u548c TimingGCN \u76f8\u6bd4\u5c31\u662f\u591a\u4e86 Steiner \u8282\u70b9, \u7136\u540e\u5427\u7b2c\u4e00\u90e8\u5206\u7684\u7684 node embedding \u90e8\u5206\u52a0\u4e0a\u4e86 steiner \u7684\u90e8\u5206 \u5b9e\u9645\u662f: \u4f18\u5316\u7684\u6307\u6807, WNS \u548c TNS \u7684\u52a0\u6743 \u6839\u636e\u4f18\u5316\u6307\u6807\u5bf9\u65af\u6cf0\u7eb3\u70b9\u5750\u6807\u53c2\u6570\u505a\u68af\u5ea6\u4e0b\u964d \u76f8\u6bd4\u7b80\u5355\u7684\u68af\u5ea6\u4e0b\u964d\uff0c\u53ea\u662f\u51cf\u5c0f\u4e86\u5bf9\u4e0d\u540c benchmark \u7684\u624b\u52a8\u5b66\u4e60\u7387\u5fae\u8c03 \u6570\u636e \u5b9e\u9a8c Placement \u00b6 -Pin Accessibility+DRV prediction-DAC-2019-CNN-NTU \u00b6 background \u00b6 Standard cells on the lower metal layers severely suffer from low routability due to high pin density, low pin accessibility, and limited routing resources. It can be observed that the access points of pin B are blocked by the metal 2 (M2) routing segments routed from Pin A and Pin C, so an M2 short design rule violation (DRV) will be induced when dropping a via12 on Pin B. pin accessibility is not only determined by cell layout design but also strongly affected by adjacent cells \u5bf9\u4e8e\u4f20\u7edf\u65b9\u6cd5\uff0c\u4e24\u4e2a\u7f3a\u70b9\uff1a Cell libraries provided by foundries should not be considerably redesigned because the optimized cell performance and manufacturability may be highly sensitive to cell layouts Deterministic approaches based on human knowledge have been shown to be less effective in advanced nodes for optimization problems such as DRV prediction and minimization because of the extremely high complexity through the overall design flow It can be observed that most of the congested regions in the layout do not have DRVs, while some regions with DRVs are not so congested. \u4f46\u662f\u6211\u611f\u89c9\u8fd8\u662f\u6709\u76f8\u5173\u6027\u7684\u3002\u4ed6\u662f\u60f3\u8bf4\u660e congestion \u51fa\u73b0\u7684\u5730\u65b9\u4e0d\u4e00\u5b9a\u6709 DRV\uff0c\u4f46\u662f\u6ca1 congestion \u7684\u5730\u65b9\u53ef\u80fd\u56e0\u4e3a poor pin accessibility \u5bfc\u81f4 DRV \u4e5f\u662f\u8bf4\u660e\uff1acongestion \u51fa\u73b0\u7684\u5730\u65b9\u4e0d\u4e00\u5b9a\u6709 DRV\uff0c\u4f46\u662f\u6ca1 congestion \u7684\u5730\u65b9\u53ef\u80fd\u56e0\u4e3a poor pin accessibility \u5bfc\u81f4 DRV the two M2 shorts occur at the locations having the same pin pattern in the top cell-row and mid cell-row task \u00b6 DRV prediction, \u4e8c\u5206\u7c7b pin accessibility optimization, \u7ed9\u4e00\u4e2a\u5408\u6cd5\u5316\u540e\u7684\u5e03\u5c40\u7ed3\u6784\uff0c\u901a\u8fc7\u7b97\u6cd5\u8fdb\u884c\u51cf\u5c11 bad pin accessibility \u7684 detailed placement \u5176\u5b9e\u4e5f\u662f\u4e00\u4e2a\u9884\u6d4b\u6a21\u578b\uff0c\u4e00\u4e2a\u4f18\u5316\u6a21\u578b contribution \u00b6 - first work to apply pin pattern as the input features of DRV prediction models . \u00b6 flow \u00b6 model: PPR&DFPPR: Model-guided Detailed Placement : Dynamic Programming-based Placement Blockage Insertion \u8fd8\u4f1a\u6539\u65b9\u5411\uff1f Cell Displacement Refinement data \u00b6 Both the width and height of each pixel are set as the minimum spacing of the M1 layer in order to prevent a pixel from being occupied by two different pins. \u6ca1\u770b\u89c1\u5173\u4e8e benchmark \u7684\u63cf\u8ff0 experiment \u00b6 shortcoming: flow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries \u5bf9\u4e8e VLSI\uff0c\u4e00\u884c\u4e00\u884c\uff0c\u4e00\u5bf9\u4e00\u5bf9\u8fdb\u884c\uff0c\u5f88\u6162\uff1f -Pin Accessibility+activ-ISPD-2020- -NTU+Synopsys \u00b6 background \u00b6 With the development of advanced process nodes of semiconductor, the problem of pin access has become one of the major factors to impact the occurrences of design rule violations (DRVs) due to complex design rules and limited routing resource supervised learning approaches extract the labels of training data by generating a great number of routed designs in advance, giving rise to large effort on training data preparation. the pre-trained model could hardly predict unseen data Unlike most of existing studies that aim at design-specific training, we propose a library-based model which can be applied to all designs referencing to the same standard cell library set. Due to the shrinking of modern process nodes of semiconductor, the pin access problem of standard cells has become more harder to be coped with, especially on the lower metal layers . \u5728\u8fd9\u79cd placement \u4e0b\uff0cMetal1 pin A/B \u7531\u4e8e\u5404\u81ea\u5de6\u53f3\u4e24\u8fb9\u5728 Metal2 \u6709 pin\uff0c\u800c\u4e14\u53ea\u80fd\u5728\u9ec4\u8272 track \u4e0b\u6a2a\u5411\u7ed5\u7ebf\uff0c\uff08Metal1 \u4e0d\u80fd\u7ed5\u7ebf\uff1f\uff09\uff0c\u90a3\u4e48 Pin A/B \u901a\u8fc7 Via12 \u540e\u5fc5\u5b9a\u4f1a\u77ed\u8def 19 \u5e74\u5de5\u4f5c [5] \u7684\u4e24\u4e2a\u7f3a\u70b9 flow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries contribution \u00b6 first work of cell library-based pin accessibility prediction (PAP), which can be applied to predict other designs referencing to the same cell library set applies active learning to train a PAP model the proposed cell library-based PAP model can be trained at the earlier stage in a process development flow: once the cell libraries are provided. Placement Optimization with Deep Reinforcement Learning- -ISPD-2020-RL+GNN-Google \u00b6 PL GNN-Affinity Aware for ICC2- ISPD-2021-GNN-Atlanta \u00b6 background: \u00b6 Placement is one of the most crucial problems , placement directly impacts the final quality of a full-chip design multiple placement iterations to optimize key metrics(WL, timing), which is time-consuming and computationally inefficient, VLSI the logical affinity among design instancesdominates the quality of the placement logical affinity \u6e90\u4e8e\u8fd9\u7bc7\u6587\u7ae0\uff1f performing placement guidance requires in-depth design-specific knowledge, which is only achievable by experienced designers who knows the underlying data flows in Register-Transistor Level (RTL) well K-means \u57fa\u7840\uff1a task \u00b6 \u57fa\u4e8e\u7f51\u8868\u6570\u636e\uff0c\u548c floorplan \u7ed3\u679c\uff08marco \u5df2\u7ecf\u653e\u597d\uff09 placement guidance (grouping information) for commercial placers ICC2 , by generating cell clusters based on logical affinity and manually defined attributes of design instances our framework will determine the cell clusters in an unsupervised manner which serve as placement guidance in order to guide commercial placers to optimize the key metrics such as wirelength, power, and timing by placing cells with a common cluster together flow \u00b6 Two stages: GNN do unsupervised node representation learning, (it is generalizable to any design) weighted K-means clustering algorithm [3] to group instances into different clusters\u3002To find the optimal number of groups for clustering, we introduce the Silhouette score [19] and perform sweeping experiments to find the sweet spot K-means \u7b97\u6cd5\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u901a\u8fc7\u8fed\u4ee3\u7684\u65b9\u5f0f\uff0c\u5c06\u6570\u636e\u5212\u5206\u4e3a K \u4e2a\u4e0d\u540c\u7684\u7c07 \uff0c\u5e76\u4f7f\u5f97\u6bcf\u4e2a\u6570\u636e\u70b9\u4e0e\u5176\u6240\u5c5e\u7c07\u7684\u8d28\u5fc3\uff08\u6216\u79f0\u4e3a\u4e2d\u5fc3\u70b9\u3001\u5747\u503c\u70b9\uff09\u4e4b\u95f4\u7684 \u8ddd\u79bb\u4e4b\u548c\u6700\u5c0f \u3002 data \u00b6 two multi-core CPU designs\uff1a nf design hierarchy : \u6839\u636e\u7f51\u8868\u5c42\u7ea7. top/inst1/sky130_INV/A. (\u540c\u65f6 zero-padding) logical affinity of memory macros \uff1alogical levels to memory macros \ud835\udc40 as features. because the logic to memory paths are often the critical timing paths ef: model \u00b6 GraphSAGE-based\uff0c two layers Loss Function: Silhouette score \u7528\u4e8e\u8bc4\u4f30\u5206\u7c7b\u7ed3\u679c\uff0c\u626b\u63cf\u5206\u7c7b\u6570\u76ee\uff0c\u9009\u62e9\u6700\u9ad8\u7684\u5206\u7684 experiment \u00b6 env : 2.40\ud835\udc3a\ud835\udc3b\ud835\udc4d CPU NVIDIA RTX 2070 16\ud835\udc3a\ud835\udc35 memory. PyTorch Geometric setting: the placement of memory macros is achieved manually based on design manuals provided by the design-house Adam result Louvain\uff1a\u6bd4\u8f83\u5b9e\u9a8c\u5bf9\u6bd4\u6a21\u578b Question : benchmark \u5c11 \u626b\u63cf\u5230\u7684\u5c31\u9002\u7528\u6240\u6709\uff1f \u5f00\u73af\uff1f -Innovus PPA placement optimize-Neurips-2021-RL \u00b6 contribution: \u00b6 -GP Routability Opt-DAC-2021-FCN-CUHK(SitingLiu BeiYu)+Yibo Lin \u00b6 background \u00b6 flow \u00b6 three input features are extracted from the cell placement solution Through the inference of the pre-trained routability prediction model, we get the predicted congestion map. take mean squared Frobenius norm of this congestion map as the congestion penalty data \u00b6 model \u00b6 Lay-Net- -ICCAD/TCAD-2023/2025-GNN/ViT-CUHK- \u00b6 OpenSource! heterogeneous message-passing paradigm better embeds the routing demand into the model by considering both connections between cells and overlaps of nets TCAD \u6bd4 ICCAD \u591a\u4e86contrastive learning\u548cminiGnet background: \u00b6 To accurately model the congestion, placers commonly integrate routing processes [14]\u2013[17] or analytical models [18]\u2013[21] to estimate the congestion. However, the routing-based methods are plagued by considerable runtime overhead while the model-based approaches suffer from low accuracy key module Swin Transformer \u8be6\u60c5\u67e5\u770b CNN UperNet[42] feature pyramids[41] and Pyramid pooling module (PPM) [43] motivation: multimodal fusion of layout and netlist features has not been extensively. Existing models cannot effectively aggregate the information given by cell locations and net connectivity. most methods can only utilize local information vision-based models predict congestion by extracting local features with convolutional layers, which lacks a global view of the routing demand over-smoothing problem of GNN [33] limits the collection of long-range information existing GNN models(LHNN) overlook the routing demand arising from the overlaps of nets , which is a crucial factor contributing to routing congestion. the cell-to-cell or cell-to-net links in existing approaches cannot directly model the physical routing demand in GNNs contribution \u00b6 a multimodal congestion prediction model gathering diverse information that can indicate routing congestion hierarchical feature maps address the limitation of local information net-to-net message passing Cell-to-cell and cell-to-netconnections can reflect the logical relationships betweenthe circuit components. Net-to-net connections can imply the physical relationships between the nets first contrastive learning flow \u00b6 model \u00b6 task: \u00b6 Multi-scale Feature Extraction \u00b6 Lay-Net extracts multi-scale features via four stages , which are based on Vision Transformer (ViT) [34] and Swin Transformer [35]. ViT and Swin Transformer \u00b6 capture global information graph \u00b6 \u8fb9\u7684\u6570\u91cf\u7ea7\u4f1a\u5f88\u5927\u5427\uff1f \u5c11\u89c1\u7684 feature \u00b6 contrastive learning \u00b6 experiment \u00b6 \u600e\u4e48\u53d8\u5c11\u4e86 -Congestion+ViT+GNN-TCAD-2025--Southeast \u00b6 congestion prediction model-based placer optimizer \u548c Lay-Net \u5f88\u50cf HGCN+CNN background \u00b6 previous way: static-based directly estimate routing congestion based on placement attributes (such as pin density and net overlap) without performing actual routing such as RUDY probabilistic-based calculate the probability of routing topology of each net based on pattern routing (such as L-shaped or Z-shaped routing) to estimate the congestion such as tool-based calling global routing tools congestion maps obtained by the first two categories of methods are often not accurate enough precise but time-consuming purely image-based models [4], [9], [13], [14] may fail to incorporate critical netlist information, there have been efforts to address the congestion prediction problem using graph neural network [15], [16], [17] the homogeneous GNNs may exhibit poor performance when handling diverse netlists simultaneously [!WARNING] \u4ed6\u6ca1\u89e3\u91ca\u8fd9\u4e2a\u662f\u4e3a\u4ec0\u4e48\uff0c\u4e5f\u6ca1\u5f15\u7528 Recently, multimodal fusion-based models have attracted much attention due to their ability to provide various perspectives [19], [20], and current multimodal fusion-based congestion prediction models have demonstrated notable performance [8], [12]. However, they still lack the deep multimodal fusion of placement and netlist features Lay-Net may still fall short in extracting deep features and restoring congestion maps effectively. Lay-Net only utilizes MLP layers to simply connect transformer and HGNN layers, thus may fail to exploit the potential of deep multimodal feature fusion. \u5176\u4ed6\u9886\u57df\u591a\u6a21\u6001\u878d\u5408\u7684\u65b9\u6cd5[19],[20] contribution \u00b6 dual multimodal fusions early feature fusion (EFF) method: merge HGCN+CNN deep feature fusion (DFF) method: self attention (SA) [22] cross-attention (CA) [23] to perform cross-modal feature fusion flow \u00b6 model \u00b6 CNN input ResNet50 Graph GAT : \u6587\u7ae0\u4e00\u5806\u76f8\u5173\u516c\u5f0f EFF: DFF: patch embedding self attention (SA) [22] cross-attention (CA) [23] Cascaded Decoder: data \u00b6 ISPD 2015 Contest experiment \u00b6 \u57fa\u4e8e DREAMPlace \u8fd8\u5728 innovus \u505a\u4e86 routing loss function: MMD dataset augmentation cross-validation Gate Sizing \u00b6 -Differentiable Fusion GP&GS-ICCAD-2024--PEK-Du&Guo&Lin \u00b6 \u6700\u4f73\u8bba\u6587\u63d0\u540d background \u00b6 \u4e4b\u524d\u662f\u5206\u5f00\u505a\u7684\uff0c current methodologies typically explore gate sizing after the placement or routing is fixed\u3002 restricts the exploration space for gate sizing . Adjustments to gate sizes will sabotage the optimization efforts during earlier stages since the resized gates may not fit the original placement or routing layout. time-consuming gate sizing has become more challenging due to the NP-hard combinatorial optimization problem [1] for PPA trade-offs required in the large and discrete design space. Innovus and OpenROAD \u90fd\u662f\u5206\u5f00\u505a\u7684 \u201cshift-left\u201d approach [4], suggesting that circuit constraints and performance should be considered in earlier stages of the design flow. \u96be\u70b9\uff1a gate sizing is discrete in nature Previous timing-driven gate sizing methods works' category Dynamic programming-based methods such as [21\u201323]. only achieve optimal solutions for tree-structured circuit topologies and have limitations with reconvergent paths. Sensitive-based methods. Works like [24\u201326] entirely heuristic, with outcomes heavily reliant on the feasibility of the initial sensitivity knowledge Learning-based methods. reinforcement learningbased methods [27], generative AI-based methods [28], graph convolutional methods [29, 30], and deep learning-based methods [31] employ the prevailing learning tricks, the performance of these datadriven models may be compromised once they are applied to other cell and timing libraries. Also, a huge amount of retraining time is unbearable for current fast-paced commercial design cycles. \u611f\u89c9\u4ee5\u540e\u505a\u975e\u5b66\u4e60\u7684\u6a21\u578b\u90fd\u53ef\u4ee5\u8fd9\u4e48\u8bf4\uff1f Heuristic methods improved by Lagrangian relaxation (LR)- based formulation [32\u201340] achieved remarkable success in the past decade. By relaxing the timing constraints in the objective function and employing the Karush-KuhnTucker (KKT) optimality conditions, the search space can be greatly pruned. However, they still resort to heuristics and local search to derive a suboptimal solution, which can be slow on large designs due to the sequential nature of gate sizing adjustments. [39] introduced a learning-driven methodology that reduced the initial heuristic search space to accelerate the algorithm. [35, 37, 38] focused on enhancing the efficiency of these processes. contribution \u00b6 the first framework that fuses the optimizations of gate positions and gate sizes with differentiable objectives leverages interpolation , gradient descent , and GPU-accelerated computation to optimize timing and power objectives efficiently making discrete gate sizes continuous flow \u00b6 model \u00b6 \u4f18\u5316\u4efb\u52a1\uff1a \u00b6 minimize a design\u2019s total leakage power while satisfying timing constraints \u53ea\u6709\u9759\u6001\u529f\u8017\uff1f problem formulation \u00b6 Given a set of gates and an initial placement layout , the objective is to minimize total leakage power and the absolute values of TNS and WNS by simultaneously determining gate positions x, y and gate sizes s . key novelty \u00b6 \u52a0\u4e0a\u4e86s \u7ebf\u6027\u7684\u3002\u8fd9\u91cc\u611f\u89c9\u8fd8\u6709\u5f00\u53d1\u7a7a\u95f4 Differentiable Leakage Power \u00b6 Differentiable Timing Objectives \u00b6 dataset \u00b6 CircuitNet-N28 experiment \u00b6 compare our newly developed flow with the open-source OpenROAD [3] flow -Gate Sizing Differentiable-ISEDA-2025--PEK \u00b6 2024 ICCAD CAD gate sizing contest background \u00b6 continuity and expressivity limitations continuity: as almost all core VLSI tasks\u2014such as logic optimization, placement, and routing\u2014require discrete solutions that conflict with the continuous nature of differentiable frameworks. \u65e0\u6cd5\u68af\u5ea6\u4e0b\u964d Prior research on gate sizing generally falls into the following categories: Dynamic programming-based methods [19]\u2013[21] falter with general circuits containing reconvergent paths. Sensitivity-based method [22]\u2013[24] based on initial sensitivity estimates relies heavily on the quality of heuristics Learning-based methods including RL [25], generative AI [26], and GCN [27] incur time-consuming retraining when transferred to different technology libraries Heuristic methods with Lagrangian relaxation (LR) [30]\u2013[38] reduce the search space using KKT conditions but often rely on slow, local searches and gate-by-gate iterations. differentiable methods [5]\u2013[7] their discrete size of gates mismatches with continuous gradient descent method only guarantee their optimization efforts in their own analyzing model outcomes contribution \u00b6 a gradient clipping strategy to tackle the continuity limitation a gradient calibration framework to address the expressivity limitation flow \u00b6 problem fomulation \u00b6 a set of gates and detailed placement layout determine the size s of all gates in order to minimize total leakage power while eliminating DRVs and timing violations. model \u00b6 \u4f18\u5316\u76ee\u6807\uff1a \u00b6 quality score \u00b6 Linear interpolation \u00b6 \u7ebf\u6027\u7684\u3002\u8fd9\u91cc\u611f\u89c9\u8fd8\u6709\u5f00\u53d1\u7a7a\u95f4 Differentiable Power and Area Objectives \u00b6 Differentiable DRV and Timing Objectives \u00b6 continuity limitation \u00b6 With a deeper circuit logic level, this inaccuracy would be amplified Gradient Clipping Solution \u4e00\u4e2a\u66f4\u76f4\u89c2\u7684\u4f8b\u5b50\uff1a\u5982\u679c\u5168\u90e8gatesize\u90fd\u662f\u56db\u820d\uff0c\u90a3\u4e00\u5b9a\u4f1a\u6709\u5f88\u5927\u8bef\u5dee initially, all gate sizes are set to minimal. In each iteration, we upsize the top k~1~% gates with the smallest gradients, as these gates will most likely benefit from adjustments\uff1b Conversely, to mitigate unnecessary area and power consumption, our algorithm also downsizes the top k~2~% gates with the largest gradients, which are supposed to be oversized gates. \u8fd9\u662f\u4ec0\u4e48\u539f\u7406\uff1f \u542f\u53d1\u5f0f\u4eba\u5de5\u8d85\u53c2\u6570\u53c8\u51fa\u73b0\u4e86 expressivity limitation \u00b6 gradient calibration \u53ef\u4ee5\u7528\u5230\u7c7b\u4f3c\u7684\u5176\u4ed6\u5de5\u4f5c\u4e2d \u5728\u7b2c\u4e00\u6b21\u8fed\u4ee3\u7684\u65f6\u5019\u4f7f\u7528Reference Timer\u8fdb\u884c\u5bf9\u9f50\u4e00\u6b21\uff0c\u8ba1\u7b97\u4e00\u4e2aCalibrate\u6bd4\u4f8b\u53c2\u6570\u3002\u901a\u8fc7\u76f8\u4e58\u800c\u4e0d\u662f\u4ee5\u524d\u5de5\u4f5c\u7684\u76f8\u52a0\uff0c\u8ba9\u53c2\u6570\u4f20\u9012\uff0c\u6700\u540e\u5bf9\u9f50\u5546\u4e1a\u5de5\u5177\uff0c\u800c\u4e0d\u662f\u7b80\u5355\u7684\u6570\u5b66\u6a21\u578b \u4f46\u662f\u8fed\u4ee3\u8d8a\u4e45\u4f1a\u8d8a\u4e0d\u51c6\uff1f data \u00b6 2024 ICCAD CAD gate sizing contest post-placement \u4e4b\u540e\u7684\u6570\u636e \u57fa\u4e8e\u4ee5\u4e0a\u6570\u636e\uff0c\u8fdb\u884cdetail placement \u548cglobal routing \uff08\u4f7f\u7528OpenROAD\uff09 experiment \u00b6 \u5728\u5927\u89c4\u6a21\u7535\u8def\u4e0a\u6548\u679c\u66f4\u597d\uff1aFor the first three cases, their smaller scale increases the variability in gate sizing optimization results, thus making it difficult to achieve consistently optimal outcomes GR \u00b6 [PROS-Routability Optimizatio \u00b6 task \u00b6 congestion predictor and parameter optimizer only the data from the placement it can optimize the cost parameters before the first routing iteration of GR and thus can give a better GR solution with less congestion. contribution \u00b6 with negligible runtime overhead plug-in can be embedded into the state-of-the-art commercial EDA tool (Cadence Innovus v20.1) model \u00b6 data \u00b6 19 different industrial designs \u901a\u8fc7 \u4e0d\u540c\u7684 placement \u53c2\u6570\u548c\u65cb\u8f6c \uff08CNN \u539f\u7406\uff09\uff0c\u4e00\u5171\u6709 1664 design cases in total. Feature Extraction Horizontal/Vertical track capacity map Cell density map Flip-flop cell density map Fixed cell density map Cell pin density map Pin accessibility map Horizontal/Vertical net density map Small/Large-net RUDY map Pin RUDY map a combination of cell pin density map and large-net RUDY map Label Generation PROS does not need very detailed congestion map two-step smoothening process to convert raw data to desirable congestion labels help to make the prediction task easier if there are at least six congested G-cells out of the eight in the surrounding of a center G-cell \u0434, \u0434 will be labeled as congested \u4f18\u5316\u539f\u7406 \u8fd9\u4e24\u4e2a\u503c\u5728 cadence \u600e\u4e48\u6539\u7684? cadence \u4f01\u4e1a\u5185\u90e8\u81ea\u5df1\u5f04\u7684\uff08\u8fd9\u662f cadence \u7684\u6587\u7ae0\uff09\uff1f model \u00b6 experiment \u00b6 PROS 2.0 - Routability Opt+Route WL estimation-Trans-2023-CNN-CNHK+Cadence \u00b6 background \u00b6 the amount of routing resources on a design is limited. The quality of a GR solution has a great impact on that of the resulted DR routing solution Congestion in a GR solution is one of the major causes of DRC violations in the DR solution since most of DRC violations are due to overcrowded wires and vias [1], [2] a better GR solution with less congestion is needed to lower the probability of getting DRC violations in advance. if the initial GR solution is not good and has a lot of congestion, the GR tool can hardly tackle the problem by rip-up and reroute. placement engines [3]\u2013[5] which take routing congestion into consideration are applied FCN: FCN \u5e38\u7528\u4e8e\u56fe\u50cf\u4e2d\u7684\u6bcf\u50cf\u7d20\u5206\u7c7b\u95ee\u9898\u3002\u91c7\u7528 \u4efb\u610f\u8f93\u5165\u5927\u5c0f \uff0c\u5e76\u4ea7\u751f\u5927\u5c0f\u5b8c\u5168\u76f8\u540c\u7684\u8f93\u51fa\u3002GR \u62e5\u585e\u9884\u6d4b\u4e5f\u53ef\u4ee5\u88ab\u89c6\u4e3a\u4efb\u610f\u5927\u5c0f\u7684\u82af\u7247\u8bbe\u8ba1\u4e0a\u7684\u50cf\u7d20\u4e8c\u8fdb\u5236\u5206\u7c7b\u95ee\u9898\uff08\u62e5\u585e\u4e0e\u5426\uff09\u3002\u56e0\u6b64\uff0c\u57fa\u4e8e FCN \u7684\u9884\u6d4b\u5668\u53ef\u4ee5\u81ea\u7136\u5730\u5e94\u7528\u4e8e PROS\u3002 task \u00b6 stage: post-placement, pre-route FCN based GR congestion predictor , use the predicted GR congestion to optimize the cost parameters of GR. predictor based parameter optimizer to generate a better GR solution. GR tools are driven by the cost parameters stored in each G-cell. When arriving at a G-cell g, the tool will compute the cost, called moving cost , to move to each of its neighboring G-cells and push these costs into a heap. With optimized cost parameters in G-cells, the GR tool can find better paths and allocate the routing resources to each net more smartly. PROS optimizes two types of cost parameters based on the prediction result , including overflow cost and wire/via cost . PROS will adjust the cost parameters in the projected congestion regions on all layers overflow cost wire/via cost: divided into two groups (small/large) according to their BBox sizes. Increasing the wire/via cost for small nets may be useless for congestion reduction and it may even increase the wire length or create new congestion due to detours out of the potential congestion region. In contrast, increasing the wire/via cost for large nets can be helpful since they can select another route within its BBox to completely avoid the potential congestion region CNN based wirelength estimator , By multiplying the predicted wirelength ratio and the precomputed FLUTE wirelength (\u8bad\u7ec3\u4e00\u4e2a\u7cfb\u6570). The lack of consideration of routing congestion in traditional methods is due to the dif ficulty of quickly obtaining accurate congestion estimation at the placement stage contribution \u00b6 plug-in for Innovus: it can avoid extra runtime overhead of feature preparation industrial design suite advanced technology node SOTA high accuracy first work that utilizes the information of GR congestion to estimate routed wirelength at the placement stage PROS does not change a lot for the original EDA steps Overall Flow : \u5206\u7c7b\u548c\u56de\u5f52 F is the feature number. X~WL~ has two features: These two features will be resized to 128 \u00d7 128 before prediction the predicted congestion map the cell pin density map data \u00b6 feature F Horizontal/Vertical Track Capacity Map Cell Density Map Flip-Flop Cell Density Map Fixed Cell Density Map Cell Pin Density Map Pin Accessibility Map Horizontal/Vertical Net Density Map Small/Large-Net RUDY Map Pin RUDY Map ? label congestion label pre-process PROS does not need a very detailed congestion map \u6700\u540e\u8fd8\u662f\u4e3a\u4e86\u4f18\u5316\u670d\u52a1\u7684 model \u00b6 DC: get more local information, but more GPU usage(acceptable) SUB: w*h*4c \u2013> 2w*2h*c. Compared with bilinear upsampling which is not trainable, subpixel upsampling can learn to recover the local information. Compared with deconvolution, subpixel upsampling is parameter free, so it will not significantly increase the training difficulty. dataset industrial benchmark suite and DAC-2012 benchmark suite(19 \u4e2a benchmark) industrial benchmark suite \u901a\u8fc7 11 \u79cd\u4e0d\u540c\u5e03\u5c40\u53c2\u6570\uff0c\u7ffb\u8f6c\u548c\u65cb\u8f6c\uff0c\u5236\u9020\u4e86\u4e00\u5171\u6709 1664 \u4e2a(\u7ea6\u7b49\u4e8e 19*11*8)benchmark DAC-2012 20 different placements (4, 4, 4, 4, 3) 5 \u6298\u4ea4\u53c9\u9a8c\u8bc1 experiment \u00b6 env Tensorflow Intel Xeon CPUs at 2.2 GHz 256 GB memory NVIDIA TITAN V GPU setting Adam One entire training process of the congestion predictor has 25 training epochs! \u8fd9\u4e48\u5c11\uff08\u6536\u655b\u597d\u5feb\uff09 congestion classification prediction compare with PROBABILISTIC METHODS DR \u4f18\u5316\u7ed3\u679c \u7ebf\u957f\u4f30\u8ba1 Runtime DR \u00b6 -Detailed Router-DATE-2021-RL \u00b6 DPRouter-Detail Routing(package design) Opt+net order decision-ASPADC-2023-RL(MARL)-diagonally route \u00b6 BackGround most time-consuming stages in the package design flow package designs have fewer layers; thus, we need to prevent net crashing cautiously contrbution: redefine the routing area and shrink the routing problem by dividing the entire design into non-overlapping boxes use DRL, not heuristic prove the number of design rule violations (DRVs), wirelength and layout pattern. task 2-pin nets Initial routing: ignores the number of bends and allows design rule violations Model multi-agent deep reinforcement learning ( MARL ) task [15] for asynchronous routing planning between nets. We regard each net as an agent, which needs to consider the actions of other agents while making pathing decisions to avoid routing conflict route and slide the window repeatedly. advantage of box: process every box independently sequential routing the repulsion point will be moved from the inner ring to the outer one until the box is successfully routed. \u5177\u4f53\u7b97\u6cd5\uff1a sequential routing Refinement -Detail routing+match+Opt-ISPD-2023-RL+GNN-FinFET \u00b6 background: \u00b6 cutom circuits: a custom detailed router cannot adopt specialized layout strategies for specific circuit classes like human layout experts \u4e00\u76f4\u5728\u5f3a\u8c03 match \u7684\u95ee\u9898\uff1a contribution \u00b6 opt roouting, FinFET, sign-off solution \u5f02\u6784\u56fe A rip-up and re-routing scheme can easily adapt to future design constraints three categories of routing methodologies Template-based methods manual design suffers from scalability issues Simulation-based techniques provide accurate performance feedback and can be generalized to consider various performance metrics (e.g., phase margin, power dissipation) across circuit classes long execution time and resource-hungry computations Constraint-based approaches widely adopted in existing custom routing studies PR Tools \u00b6 GP_Trad \u00b6 NTUplace4h- -TCAD-2014- \u00b6 ePlace- -TODAES-2015- \u00b6 Replace- -TCAD-2018- \u00b6 Generalized augmented lagrangian and its applications to vlsi global placement \u00b6 Chip Placement with Deep Reinforcement Learning-marcro-arXiv-2020-RL \u00b6 first explores the application of artificial intelligence in solving placement with the attempt to ease the difficulties of manual effort, which may indicate a new development stage for physical design Differentiable-Timing-Driven Global Placement-global placement-DAC-2022-GNN- \u00b6 Polar 2.0 \u00b6 An effective routability-driven placer cells that are estimated to have high congestion are spread out and inflated to distribute routing demand more evenly. NTUPlace3 \u00b6 DeepPlace \u00b6 flow \u00b6 RePlAce--TCAD-2018- \u00b6 GP_Adv \u00b6 DREAMPlace-GPU Accelerate-DAC+TCAD+ICCAD+DATE-2019~2023 \u00b6 background \u00b6 open up new directions for GP current placement usually takes hours for large designs Although analytical placement can produce high-quality solutions, it is also known to be relatively slow contribution \u00b6 a totally new perspective of making analogy between placement and deep learning Over 30X speedup over the CPU implementation ( RePlAce ) is achieved in global placement and legalization on ISPD 2005 contest benchmarks DREAMPlace runs on both CPU and GPU. If it is installed on a machine without GPU, only CPU support will be enabled with multi-threading. DREAMPlace also integrates a GPU-accelerated detailed placer, ABCDPlace , which can achieve around 16X speedup on million-size benchmarks over the widely-adopted sequential placer NTUPlace3 on CPU. Publications Yibo Lin , Shounak Dhar, Wuxi Li , Haoxing Ren, Brucek Khailany and David Z. Pan , \" DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement \", ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019 ( preprint ) ( slides ) Yibo Lin , Zixuan Jiang, Jiaqi Gu , Wuxi Li , Shounak Dhar, Haoxing Ren, Brucek Khailany and David Z. Pan , \" DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement \", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 Yibo Lin , Wuxi Li , Jiaqi Gu , Haoxing Ren, Brucek Khailany and David Z. Pan , \" ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs \", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 ( preprint ) Yibo Lin , David Z. Pan , Haoxing Ren and Brucek Khailany, \" DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs \", China Semiconductor Technology International Conference (CSTIC), Shanghai, China, Jun, 2020 ( preprint )(Invited Paper) Jiaqi Gu , Zixuan Jiang, Yibo Lin and David Z. Pan , \" DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints \", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020 ( preprint ) Peiyu Liao , Siting Liu , Zhitang Chen, Wenlong Lv, Yibo Lin and Bei Yu , \" DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting \", IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), Antwerp, Belgium, Mar 14-23, 2022 ( preprint ) Yifan Chen, Zaiwen Wen , Yun Liang , Yibo Lin , \" Stronger Mixed-Size Placement Backbone Considering Second-Order Information \", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, Oct, 2023 ( preprint ) Architecture flow \u00b6 model \u00b6 \u4f18\u5316\u76ee\u6807 GR_Tradictional_sequential \u00b6 FastRoute1.0\u20142006 \u00b6 roposed a simple way to construct congestion driven Steiner tree and an edge shifting technique to further refine it fastroute 2.0-Monotonic\u20132007 \u00b6 monotonic routing to explore all shortest routing paths for two-pin connections. task \u00b6 flow \u00b6 fastroute 3.0-virtual capacity-ICCAD-2008- \u00b6 fastroute 4.0-via min tree+3 bending-ASPDAC-2009- \u00b6 \u5c42\u5206\u914d ? MaizeRouter- \u00b6 2nd place of ISPD 2007 contest 2D GR 1st place of ISPD 2007 contest 3D GR FGR-3d-TCAD-2008- \u00b6 1st place of ISPD 2007 contest 2D GR 3rd place of ISPD 2007 contest 3D GR FGR [6] used maze routing to directly rip up & reroute nets, based on the discrete Lagrangian cost framework. MGR \u00b6 MGR [8] used pattern routing and layer assignment to obtain a 3D initial solution, and then adopted 3D maze routing to rip up & reroute the nets in congestion areas. -Layer assignment+Via minization-Trans-2008-DP-NTHU \u00b6 Congestion-Constrained Layer Assignment for Via Minimization in Global Routing CUGR\u2019s rely work ISPD07 contest \u540e\u7684\u4e00\u4e2a\u8ddf\u8fdb\u5de5\u4f5c \u4e5f\u6ca1\u63d0\u5230 maze routing \u6ca1\u5b9a\u4e49 wire cost, \u5728\u6bcf\u4e00\u5bf9 GCell \u4e4b\u95f4 layer assignment, \u6162\uff1f \u7b2c\u4e00\u6b21\u7528 DP? background \u00b6 there are two main approaches 3D : route all nets directly on the multilayer solution space. Because this approach directly generates a multilayer global routing result, it can take the via cost into account during construction . However, this method may cost too much CPU time with a large problem size. (\u73b0\u5728\u90fd\u7528 GPU \u505a\u5e76\u884c\u4e86\uff0c\u8fd9\u79cd\u65b9\u6cd5\u5c31\u53d8\u591a\u4e86) such as 2D + layer assigment : The other approach is to first compress a multilayer grid graph into a one-layer grid graph, then use a one-layer router to solve the one-layer global routing problem, and finally perform layer assignment to assign each wire in the multilayer grid graph The edges corresponding to vias disappear in the one-layer grid graph. The capacity of each edge in the one-layer grid graph is obtained by accumulating the corresponding edge capacities in the three-layer grid graph This approach can take advantage of many current full-fledged one-layer routers, e.g., [2]\u2013[4], and use an affordable run time to generate an initial one-layer routing result. \u672c\u6587\u4e3b\u8981\u9488\u5bf9 layer assignment. \u6ce8\u610f layer assignment \u662f\u5bf9\u4e8c\u7ef4\u7684\u6240\u6709\u8fb9\u8fdb\u884c\u5c42\u5206\u914d\u3002 vias not only degrade the reliability and the performance of a design but also increase the manufacturing cost. previous work\u2019s layer assignment use greedy heuristics [8] or time-consuming integer linear programming methods [9] to minimize the via cost. \u50cf\u8fd9\u79cd\u4e32\u884c\u7684\u8fd8\u662f\u8981\u8003\u8651 net order, \u8d8a\u65e9\u5e03\u7ebf\u7684 net \u8d8a\u4e0d\u4f1a\u62e5\u585e\uff0cnet order \u5f88\u91cd\u8981 task and contribution: \u8fd9\u7bc7\u6ca1\u6709\u8003\u8651\u4f18\u5148\u65b9\u5411\uff08To simplify the presentation of our algorithm, we do not make any assumption about the preferred routing direction for each layer in the layer assignment problem.\uff09\u4e0d\u8fc7\u4e5f\u8bf4\u660e\u4e86\u8fd9\u4e2a\u5de5\u4f5c\u80fd\u591f\u5f88\u7b80\u5355\u5f15\u7528\u5230\u8003\u8651\u4f18\u5148\u65b9\u5411\u7684\u60c5\u51b5 follow ISPD07 contest, \u5047\u8bbe via \u7684 capacity \u662f\u65e0\u9650\u7684\uff08CUGR \u4e2d\u660e\u786e\u4e86\u4e0d\u8fdb\u884c\u8fd9\u79cd\u5047\u8bbe\uff09 based on a one-layer routing result minimize via cost , WL and congestion overflow propose a polynomial-time algorithm: first generate net order , then solves the layer assignment problem can improve 3 winner of ISPD07 contest model \u00b6 COngestion-constrained Layer Assignment (COLA)\u2019s submodule Net order generation The net order has a direct influence on the utilization of routing resources, so it is one of the key parts of COLA. \u5bf9 net \u8fdb\u884c\u6253\u5206\u51b3\u5b9a order \u6ce8\u610f\uff0c\u7ebf\u957f\u8d8a\u77ed\uff0c\u5206\u6570\u8d8a\u9ad8\uff0cnet \u8d8a\u5e94\u8be5\u5148\u5e03\u7ebf\u3002\u89e3\u91ca\uff1a Eemove Cycles Arbitrarily remove. \uff08\u4e3a\u4ec0\u4e48\u6620\u5c04\u5230\u7b2c\u4e00\u5c42\u4f1a\u6709 cycles\uff1f\u521d\u59cb\u662f\u600e\u4e48\u8fde\u8d77\u6765\u7684\uff1f\u6ca1\u8bf4\uff1fFLUTE \u7b97\u6cd5\u662f 08 \u5e74\u624d\u51fa\u6765\uff0c\u53ef\u80fd\u5f53\u65f6\u8fd8\u6ca1\u7528\u4e0a\uff09 Single-net layer assignment \uff08SOLA+APEC\uff09 SOLA (Singlenet Optimal Layer Assignment) determines an optimal layer assignment result without considering congestion constraints for a given net dynamic programming technique \u4e0d\u8003\u8651\u62e5\u585e\uff0c\u8fd9\u4e2a\u65b9\u6cd5\u80fd\u5f97\u5230\u6700\u597d\u8d28\u91cf step: 01: for tree in layer 1, random select a pin as root, then use DFS or DFS to get a queue , so get the edge order . It become a DAG 02: \u5b9a\u4e49\u56fe 5(c)\u4e2d, a \u7684\u7236\u8282\u70b9\u662f p2\uff0c\u5b9a\u4e49 mvc(v, r)\uff08minimum via cost\uff09 03: \u200b for pins who have not child, mvc: \u200b for pins who have child and not root: \u200b \u8fd9\u4e2a\u516c\u5f0f\u5176\u5b9e\u5c31\u662f\u4e3a\u4e86\u786e\u5b9a\u4e0b\u6bcf\u4e2a\u70b9\u4e0b\u4e00\u6b65\u7684 layer \u5728\u54ea\u91cc\u3002\u6bd4\u5982\u7b97\u51fa\u6700\u5c0f\u662f mvc(v, 1), \u90a3\u4e48 e_(v, ch(e))\u5c31\u5728\u7b2c r \u5c42 \u200b for root: the difference is excluding r in \u2206 because mvc(v, r) does not depend on the value of r when v is the root, we have mvc (v, 1) = mvc(v, 2) = \u00b7 \u00b7 \u00b7 = mvc(v, k) APEC (Accurate and Predictable Examination for Congestion constraints) can detect and prevent any congestion constraint violation in advance prevention condition: \u5982\u679c\u5b58\u5728\u4e00\u4e2a\u5728 layer1 \u4e0a\u538b\u7f29\u7684\u8fb9\u4e0d\u6ee1\u8db3\u8fd9\u4e24\u4e2a condition\uff0c\u90a3\u4e48\u8fd9\u6761\u8fb9\u7684 layer assignment\uff08SOLA\uff09\u7ed3\u679c\u5c31\u4e0d\u53ef\u80fd\u6ee1\u8db3 congesion SOLA+APEC always finds a layer assignment result satisfying both prevention conditions for each net COLA \u200b data \u00b6 six-layer benchmarks from ISPD\u201907 GRIP-3d+IP-DAC-2009 \u00b6 \u57fa\u4e8e\u6574\u6570\u89c4\u5212 3d: solve the 3D problem directly on the 3D routing grids, slow: Although theoretically the direct 3D technique should produce better solutions, in practice it is less successful in both solution quality and runtime than 2D routing with layer assignment \u2013cite\u2013> [Fastroute4.1] slow: Although we see solutions with shorter wirelength generated by full-3D concurrent approach like GRIP [21], that solution quality is achieved by impractically long runtime \u2013cite\u2013> [Fastroute4.1] BFG~R-3d+Lagrangian-ISPD-2010--UMICH+IBM- \u00b6 \u6709 net order background \u00b6 contribution \u00b6 a novel branch-free representation (BFR) for routed nets a trigonometric penalty function (TPF) dynamic adjustment of Lagrange multipliers (DALM) cyclic net locking (CNL) aggressive lower-bound estimates (ALBE) for A*-search, resulting in faster routing. flow \u00b6 MGR\u2013ICCAD-2011 \u00b6 multi-level \uff08coarsened and fine-gained\uff09 FastRoute4.1-an efficient and high-quality global router-2012 \u00b6 https://dl.acm.org/doi/abs/10.1155/2012/608362 background \u00b6 FastRoute is a global routing tool for VLSI back-end design. It is based on sequential rip-up and re-route (RRR) and a lot of novel techniques. FastRoute 1.0 first uses FLUTE to construct congestion-driven Steiner trees , which will later undergo the edge shifting process to optimize tree structure to reduce congestion. It then uses pattern routing and maze routing with logistic function based cost function to solve the congestion problem. FastRoute 2.0 proposed monotonic routing and multi-source multi-sink maze routing techniques to enhance the capability to reduce congestion. FastRoute 3.0 introduced the virtual capacity technique to adaptively change the capacity associated with each global edge to divert wire usage from highly congested regions to less congested regions. FastRoute 4.0 proposed via-aware Steiner tree , 3-bend routing and a delicate layer assignment algorithm to effectively reduce via count while maintaining outstanding congestion reduction capability. FastRoute 4.1 simplifies the way the virtual capacities are updated and applies a single set of tuning parameters to all benchmark circuits. model \u00b6 flow \u00b6 NTHU Route 1.0- -TVLSI-2010- \u00b6 NTHU Route 2.0- -TCAD-2013 \u00b6 2D a history-based cost function. NCTU GR 1.0-3D-congestion relaxed layer assignment- 2011- \u00b6 - it improved the scheme to estimate the realtime congestion more accurately by using a history term that will gradually wear off as the number of iterations increases if the overflow disappears. \u00b6 NCTU GR 2.0-Multithreaded Collision Aware- CAD-2013- \u00b6 people.cs.nycu.edu.tw/~whliu/NCTU-GR.htm PengjuY/NCTU-GR2: This is a binary file of NCTUgr2, which is a global router net-level parallel method RSMT-aware routing scheme OGRE- new cost function- -2019- - \u00b6 Open source! LEF/DEF-based 3D \u7528\u7684\u662f\u8001\u65b9\u6cd5\uff0c\u4e0d\u8fc7\u89e3\u91ca\u7684\u633a\u6e05\u695a\u7684 components by a group of undergraduate students as a course project. SPRoute 1.0: A Scalable Parallel Negotiation-based Global Router-ICCAD-2019 \u00b6 \u57fa\u4e8e net-level \u591a\u7ebf\u7a0b\u7684\u5e76\u884c\u52a0\u901f \u8ff7\u5bab\u7b97\u6cd5 negotiation-based rip-up and reroute two-phase maze routing resolves livelock issue(CPU) open source introduced a concept called soft capacity to reserve routing space for detailed routing and explored several parallelization strategies to speed up global routing. \u662f CPU \u4e0a\u7684\u5e76\u884c\uff0c\u8bb2\u4e86\u633a\u591a\u5173\u4e8e\u9501\u7684\u95ee\u9898\uff0c\u6ca1\u770b\u61c2\uff0c\u8ba9\u6211\u4eec\u770b 2.0 \u5427 2D background \u00b6 \u603b\u4f53 In many global routers, maze routing is the most time-consuming stage. challenge \u56e0\u4e3a\u8fd9\u4e2a\u73b0\u8c61\uff0c\u591a\u7ebf\u7a0b\u53cd\u800c\u6162\u4e86 \u539f\u7406 Galois system Net-level Parallelism Fine-grain Parallelism data \u00b6 ISPD 2008 contest CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK \u00b6 ICCAD 2019 Contest First Place open source! 3d+\u591a\u7ebf\u7a0b+ \u8fd9\u4e2a\u6587\u7ae0\u6ca1\u6709\u8ba8\u8bba prefer direction \u591a\u7ebf\u7a0b\u4f53\u73b0\u5728\u54ea\u91cc\uff1f will take more runtime than 2D initial routing \u6ce8\u610f\uff1a\u8fd9\u79cd\u683c\u5f0f\u7684 GR \u8f93\u51fa\u53ef\u4ee5\u9002\u914d Innovus A probability-based cost scheme CUGR [9] used 3D pattern routing based on dynamic programming to obtain an initial routing, and used multi-level 3D maze routing for rip-up and rerouting to obtain a final global routing solution time-complexity of 3D pattern routing is $\\mathcal{O}(L^4|V|)$ compare with Trans-2008 , CUGR reduces the complexity to $\\mathcal{O}(L^4|V|)$ by selecting the root carefully so that each vertex will have at most three preceding vertices instead of four. ~~\u6ce8\u610f\uff0c\u8fd9\u91cc\u8bf4 \u76f8\u6bd4 Trans-2008 \u7684 $\\mathcal{O}(L^5|V|)$ \uff0c\u5b83\u7684\u590d\u6742\u5ea6\u662f $\\mathcal{O}(L^4|V|)$ \uff0c\u611f\u89c9\u662f\u653e\u5728\u4e86 Trans-2008 \u8fdb\u884c\u4e0d\u8f6c\u5f2f\u7684 DP-based layer assignment \u65b9\u6cd5\u4e0a\u4e86\uff0c\u5b9e\u9645\u4e0a\u6309\u7167\u672c\u6587\u8bf4\u7684\u65b9\u6cd5\uff0c\u7406\u8bba\u4e0a\u662f $L * L^{2 3}|V|$\uff0c\u56e0\u4e3a CUGR \u6bcf\u6b21\u662f\u5bf9\u4e00\u4e2a L pattern \u4e3a\u5355\u4f4d\u8ba1\u7b97 mvc , \u65f6\u95f4\u590d\u6742\u5ea6\u662f $2 L L$~~.\u786e\u5b9e\u662f $L^4$, CUGR \u5bf9\u4e00\u4e2a L pattern \u5206\u4e86\u4e24\u90e8\u5206\u8ba1\u7b97 mvc \u6ca1\u4e00\u90e8\u5206\u65f6\u95f4\u590d\u6742\u5ea6\u662f $L 2$ background \u00b6 A common strategy of doing 3D global routing, as adopted by NCTU-GR 2.0 [5], NTHU-Route 2.0 [6], NTUgr [7] and FastRoute 4.0 [8], is to first compress the 3D grid graph into a 2D grid graph and perform 2D global routing . directly route the nets in a 3D grid graph\uff1aFGR [10] , GRIP [11] , MGR [12] Traditional pattern routing generates 2D topologies only, while our proposed 3D pattern routing directly generates 3D topologies without the need of an extra layer assignment stage \u4f7f\u7528 DR \u7ed3\u679c\u8fdb\u884c\u591a\u89d2\u5ea6 metrics \u8bc4\u4f30\uff1a task \u00b6 detailed-routability-driven directly-3d multi thread GR contibution \u00b6 probability-based cost scheme minimizing the possibility of overflow after detailed routing 3D pattern routing technique (2D pattern routing + layer assignment)(\u524d\u9762\u53c8\u8bf4 directly in the 3D space?) without overflow even only L shape patten routing pre-work [15] \u662f\u5148\u5728 2d \u4e0a\u8fdb\u884c pattern routing, \u7136\u540e\u8fdb\u884c layer assignment, \u8fd9\u91cc\u662f\u76f4\u63a5\u5728 3d \u8fdb\u884c pattern routing. 3d pattern routing can avoid loss of accuracy caused by compressing 3D grid graph to 2D multi-level maze routing : coarsened level \u2013> searches for a region with the best routability . first narrows the search space to a smaller region fine-grained level \u2013> searches for a lowest cost solution within the region patching mechanism further improve the detailed routability flow \u00b6 In 3D pattern routing ( inital routing ), the nets are broken down into two-pin nets, and a dynamic programming based algorithm will route the two pin nets sequentially using Lshape patterns and stacking vias at the turns. In the multi-level 3D maze routing phase, the grid graph is coarsened to shrink the routing space, and maze routing is first performed in the coarsened space with an objective to find a routing region with the highest routability . A fine-grained maze routing will then search for a lowest cost path within the region. use its patching mechanism here. model \u00b6 Gcell \u4e4b\u95f4\u7684\u5bb9\u91cf\u7b49\u4e8e track\uff0c\u4e00\u822c GR \u8868\u5f81 via \u7684\u5bb9\u91cf\u662f\u65e0\u9650\u7684\uff0c\u4f46\u662f\u5728\u672c\u6587\u4e2d\u4e0d\u662f three base definition: resource = capacity - demand \u8fd9\u4e09\u4e2a\u53d8\u91cf\u5728 GCell \u548c wire_edge \u4e0a\u90fd\u6709\u7279\u5f81\uff0c\u4e5f\u5c31\u662f\u8bf4\u6709 6 \u4e2a\u503c resource \u80fd\u591f\u76f4\u63a5\u8868\u793a\u62e5\u7a0b\u5ea6 cost scheme \u4e3b\u8981\u5206\u6210 wire \u548c via \u4e24\u90e8\u5206\uff1a wire cost: wl is wire lenght cost eo is expected overflow cost, where uoc is hyper parameter, The larger d(u, v) is, the more likely it is to be congested. is accurate if the DR adopts the simplest strategy of picking a track randomly to route. However, most well designed detailed routers will do much better than random selection. lg(u,v) is a variable to refine d(u, v) . \u201c+1\u201d \u662f\u4e3a\u4e86\u503c\u57df\u5728\uff080\uff0c1\uff09\u8868\u793a\u6982\u7387\u3002 slope is hyper parameter. When the resources are abundant, there is almost no congestion cost , but the cost will increase rapidly as the resources are being used up and will keep increasing almost linearly after all the resources are used via cost: thanks to our 3D pattern routing strategy , a via cost scheme can be embedded to reflect the impact. uvc is hyper parameter. \u516c\u5f0f\uff085a\uff09\u4e3a\u4ec0\u4e48\u8981\u201c+1\u201d Initial Routing / 3D Pattern Routing use FLUTE first (not congestion awared) use edge shifting (described in FastRoute ) to alleviate congestion. randomly choose one node in net, use DFS to get a queue and then get a DAG \u7c7b\u4f3c [15]\uff0c\u52a8\u6001\u89c4\u5212\u9009\u62e9 cost \u6700\u5c0f\u7684 3d L pattern\uff0c\u6bcf\u4e2a L pattern \u6709(2 * L * L)\u79cd\u53ef\u80fd \u6700\u540e\u5728 root \u5904\u5f97\u5230\u6700\u7ec8\u7684\u7ed3\u679c Multi-level 3D Maze Routing maze route planing aims at finding a smaller but highly routable search space compress a block of G-cells (5x5 in our implementation), use avg to descripe capacity, demand, resource cost function: \u5f97\u5230\u7070\u8272\u7c97\u7f51\u683c\uff1a \u4e4b\u540e\u4f1a\u5728\u8fd9\u51e0\u4e2a BBox \u4e2d\u5206\u522b\u8fdb\u884c\u8ba1\u7b97 cost scheme \uff0c\u5f97\u5230\u4e0a\u56fe\u9ed1\u8272\u5b9e\u7ebf fine-grained maze routing within guides Postprocessing / Guide Patching we can add new guides to improve detailed routability. adding new stand-alone guides to alleviate routing hot spots. three kind of patching: Pin Region Patching most effective the ideal way of improving pin accessibility is to identify those hard-to-access pins and assign more resources to them Our global router will check the upper (or lower) two layers of a pin, which are vital for accessing the pin. use 3 \u00d7 3 patching guides. \u6ca1\u5199\u5224\u65ad hard-to-access pins \u7684\u5177\u4f53\u7684\u65b9\u6cd5 Long Segment Patching: a longer routing segment often means more wrong way wires and causing more congestion. If a guide is longer than a specified length I, we\u2019ll consider long segment patching. if a G-cell with resource below a threshold T is encountered, a single G-cell route guide will be patched above or below it, depending on which of them has sufficient resource Violation Patching: For G-cell with inevitable violations, patching will be used again to enable the detailed router to search with more flexibility. data \u00b6 iccad 2019 dataset experiment \u00b6 \u4ed6\u81ea\u5df1\u53c8\u6bd4\u8d5b\u540e\u6539\u8fdb\u4e86 our algorithm\u2019s peak memory is close to the first place and is 1.83 times of that of the second place on average (ours is 8.22 GB on average and is 19.8 GB for the biggest design) VGR-3D+via mini-ASPDAC-2024- -FZU+iEDA \u00b6 a 3D global router with via minimization and multi-strategy rip-up and rerouting CPU-based background \u00b6 Vias are interconnections between different routing metal layers. A large number of vias can reduce manufacturing yield, cause circuit performance degradation, and increase layout area required for interconnections [1], [2] In VLSI physical design, meeting the DFM (Design for Manufacturability) constraints is essential, and these constraints often include strict requirements regarding vias. Most academic global routers use pattern routing to obtain initial solution quickly. However, the lack of candidate scheme for pattern routing results in significantly high overflow for the initial solution. However, existing rip-up and rerouting techniques do not fully consider via minimization. \u4e3a\u4ec0\u4e48\u8981 3D\uff0c3D \u7684\u4f18\u52bf\uff1a contribution \u00b6 a novel multi-strategy rip-up & rerouting framework first leverages two proprietary routing techniques via-aware routing cost function 3D monotonic routing 3D 3-via-stack routing an RSMT-aware expanded source 3D maze routing algorithm flow \u00b6 model \u00b6 Modified Via-Aware Routing Cost Function \u00b6 previous works' via penalties are based on a constant cost function, or, the cost of via may decrease over time. RUDY-based CUGR: Ours: Local Rip-up & Rerouting \u00b6 Global Rip-Up & Rerouting \u00b6 3D 3-via-stack routing focuses on adding as few vias as possible A 3D 3-via-stack path consists of three parts: two 3D Lshape paths a stack of vias The 3D 3-via-stack routing is faster than 3D maze routing and offers good congestion reduction. We use it before 3D maze routing to reduce the number of overflowed nets, resulting in lower total overflow and via counts RSMT-aware ESMR(expanded source 3D maze routing ). increases wire length as less as possible After completing the 3D 3-via-stack routing algorithm, only a small number of nets have congestion, and we need to use 3D maze routing to process these nets experiment \u00b6 Effectiveness of 3D Monotonic Routing and 3D 3-Via-Stack Routing one using 3D monotonic routing, 3D 3-viastack routing and the RSMT-aware ESMR, and another using only the RSMT-aware ESMR Effectiveness of RSMT-Aware ESMR Comparison with the State-of-the-Art detailed results of all components of the \u2018DR Score\u2019 This demonstrates that V-GR can find a routing scheme with fewer vias and less overflow while maintaining almost the same wire length. GR_Concurrent \u00b6 -Multicommodity Flow-Trans-2001- \u00b6 first Multicommodity Flow? BoxRouter 1.0- -DAC-2006-ILP- - \u00b6 3rd place of ISPD 2007 contest 2D GR 2nd place of ISPD 2007 contest 3D GR integer linear programming (ILP) based background \u00b6 contribution \u00b6 PreRouting step can capture the most congested regions with reasonable accuracy key BoxRouting idea BoxRouter progressively expands the routing box and performs routing within each expanded box (BoxRouting), until the expanded box covers the whole circuit (all the wires are routed) efficient progressive integer linear programming (ILP) In our ILP, only wires between two successive boxes are considered with L-shape patterns. Thus even with ILP, our runtime is still much faster than existing global routers [1] [2] [16] without rip-up flow \u00b6 sidewinder-scalable ILP-SLIP-2008-ILP- - \u00b6 \u53ea\u6709 10^4^\u6570\u91cf\u7ea7\u7684 net \u6570\u636e background \u00b6 contribution \u00b6 - dynamically-updated congestion map \u00b6 flow \u00b6 BoxRouter 2.0- - -2008-ILP- - \u00b6 OpenSource! github \u4e0a\u6709\u4e24\u4e2a\u7248\u672c, \u8c8c\u4f3c\u90fd\u4e0d\u662f\u4f5c\u8005\u7684 \u662f\u4e00\u4e2a 2d \u7684 GR concurrent: \u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08ILP\uff09 background \u00b6 contribution \u00b6 dynamic scaling for robust negotiation-based A* search topology-aware wire ripup which rips up some wires in the congested regions without changing the net topology. integer linear programming (ILP) for via/blockage-aware layer assignment flow \u00b6 \u200b GRIP-combination opt-Trans-2009-DP- -NTU \u00b6 \u8fd9\u4e2a\u6709\u4f1a\u8bae\u548c\u671f\u520a\u4e24\u4e2a\u7248\u672c GRIP [7] determined 3D routing candidate patterns for each net in advance, and then used ILP for optimal selection. \u57fa\u4e8e\u7ec4\u5408\u4f18\u5316 COALA-concurrent layer assignment -TCAD-2022- \u00b6 2d capacity \u653e\u5230\u4e86 gcell M1 is congested and leaves not much routing resource \u4ed6\u7684 concurrent \u662f net \u4e0d\u662f sequencial \u8fdb\u884c\u5e03\u7ebf\u4e86\uff0c\u4f46\u5176\u5b9e\u8fd8\u662f\u6709\u8fdb\u884c\u542f\u53d1\u5f0f sequencial \u7684\u90e8\u5206 \u539f\u6587\u8fd8\u8bf4\uff1a The candidate segments in Sseg of the current layer are sorted according to three criteria and are sequentially assigned. background \u00b6 Two-dimensional (2-D) global routing followed by layer assignment is a common and popular strategy to obtain a good tradeoff between runtime and routing performance. State-of-the-art (SOTA) studies on layer assignment usually adopt dynamic programming-based approaches to sequentially find an optimal solution for each net in terms of overflow or/and the number of vias. However, a fixed assignment ordering severely restricts the solution space, and the distributed overflows can hardly be resolved with any existing refinement approach rip-up and rerouting spends most of the runtime in the whole global routing process existing layer assignment approaches suffer from two common drawbacks First, most of the above works sequentially perform layer assignment for each net based on dynamic programming (DP)-based algorithms. In spite of the optimality of a DP-based method that minimizes the overflow increment and the number of vias for each net, the assignment ordering of all nets severely restricts the solution space, making the overall assignment result far from optimal . Second, the DP-based approaches cause difficulties in the assignment refinement process. For a tile with a large overflow, deciding or iteratively trying which segments should be ripped up and reassigned/shifted critically determines the final solution quality and becomes another complicated optimization problem. In addition, the resulting overflows are randomly scattered on segments, and thus the existing refinement techniques are only performed on each individual wire segment suffering from overflow, limiting the effectiveness in overflow reduction. (\u6ca1\u770b\u61c2) This overflow can be resolved if the ordering of the blue net and the red net is reversed, while an optimal ordering can hardly be found by using simple heuristics adopted by the above existing works there exist some studies proposing Lagrangian relaxation or integer programming-based approaches to consider the layer assignments of multiple nets sequential layer assignment approaches suffer from limited solution quality contribution \u00b6 \u4e00\u5c42\u4e00\u5c42 assign - capacity of a tile \u00b6 flow \u00b6 model \u00b6 \u672c\u6587\u5b9a\u4e49\u7684 capacity and demand(\u90fd\u5728 GCell \u4e0a) \u00b6 demand congestion map \u00b6 \u7528 2d \u7684 routing \u9884\u6d4b 3d demand Complete Segment Assignment \u00b6 The complete segments are sorted according to the following three criteria. Residual Parts of Fragmented Segments\uff1ahighest priority The Degree of Net Completeness $Completeness = N_{assigned}/N_{total}$ Segment Length: assign the shorter segment prior to the longer one can result in fewer number of vias Fragmented Segment Assignment \u00b6 1) Prediction Map Update for Fragmented Segments 2) Fragmented Segment Ordering and Assignment: A candidate segment can be fragmented and assigned for a subcolumn if the following two conditions are satisfied: its connected via to the lower layer lies in the subcolumn its fragmented subpart (blue part) has to overlap the subcolumn with more than one tile. 3-D Endpoint Rerouting \u00b6 After assigning wire segments for the topmost layer, some segments may still be left unassigned because of an inaccurate 2-D capacity and demand model. four steps\uff1a Redundant Via and Partially Fragmented Segment Removal 3-D Multiendpoint Decomposition 3-D Net Ordering 3-D Endpoint Rerouting OBSTACLE-AWARE STRATEGY \u00b6 data \u00b6 ISPD18 \u548c ISPD19 experiment \u00b6 \u5bf9\u6bd4\u7684\u6a21\u578b CUGR -Lagrangian based- DAC-2023-FZU-ILP- \u00b6 integer linear programming Lagrangian relaxation method direction-aware weighted A*-algorithm background \u00b6 combine the advantages of the two classes of algorithms \uff08\u4e32\u5e76\u884c\uff09 BoxRouter 2.0 [5] and Sidewinder [9] propose a maximum routable ILP model , which routes as many nets as possible without congestion by using several routing patterns. Due to limited routing patterns for each net, the two routers may cause some nets disconnected , requiring post-processing to produce a legal final result. GRIP [6] proposes an ILP formulation that minimizes the total wire length and the number of vias, which includes many routing patterns . For their ILP, the LP relaxation is restricted to a small number of routing patterns and is solved by the column generation method , and then the obtained solution is optimized using a local improvement procedure to consider other patterns . contricbution \u00b6 a novel ILP based pathfinding model which does not need to generate candidate routing patterns of nets prior We propose a Lagrangian relaxation method combined with a gradient ascent method to update the multipliers, in which direction-aware weighted A*-algorithm is used to quickly solve a subproblem a multi-stage rip-up & rerouting algorithm to optimize the initial routing result, in which each stage uses different routing algorithms and cost functions flow \u00b6 FLUTE Integer Linear Programming (ILP) Lagrangian relaxation method combining with a direction-aware weighted A* algorithm monotonic routing and maze routing model \u00b6 ILP Based Pathfinding Model \u00b6 \u6ca1\u770b\u61c2 ILP Pathfinding model an ILP based pathfinding model without considering routing patterns Lagrangian Relaxation Method and Initial Routing \u00b6 Direction-aware Weighted A*-Algorithm \u00b6 Multi-stage Rip-up & Rerouting \u00b6 data \u00b6 ISPD18 experiment \u00b6 DGR-DAG Routing Forest+2D-DAC-2024-DP-CMU+NVIDA \u00b6 OpenSource! Directed Acyclic Graph (DAG)-based 2D \u57fa\u4e8e DP \u7684 Layer assignment \u53ea\u662f\u9009\u62e9\u4e86\u66f4\u4f18\u7684 Tree? \u5e76\u4e14\u53ea\u662f\u5728\u8fd9\u90e8\u5206\u662f concurrent \u7684\uff1f\u901a\u8fc7\u727a\u7272\u989d\u5916\u7684\u65f6\u95f4\u83b7\u53d6\u66f4\u597d\u7684 tree backgroun \u00b6 sequential algorithms do not guarantee optimal solution among all nets because of its sequential heuristic. Moreover, its sequential heuristic falls short in addressing routing congestion from a global perspective, possibly leading to unnecessary iterations of rip-up and reroutes. Combinatorial optimization techniques [4, 5] could concurrently optimize multiple nets. But they are often too slow for modern VLSI circuits concurrent \u76f8\u6bd4 sequencial \u65b9\u6cd5 \u5728\u5e03\u7ebf\u8d28\u91cf\u7684\u4f18\u8d8a\u6027 \u4ee5\u5f80 GPU-accelerate \u5de5\u4f5c\u5176\u5b9e\u672c\u8d28\u8fd8\u662f sequencial 1.Steiner tree \u76f8\u540c\u6700\u77ed\u957f\u5ea6\u6709\u591a\u91cd\u62d3\u6251 contribution \u00b6 concurrent optimization for hundreds of thousands of nets a routing DAG forest to represent the search space a GPU-accelerated differentiable algorithm for scalable and efficient search within the DAG forest. Gumbel-Softmax technique with temperature annealing and top-p selection flow \u00b6 model \u00b6 routing DAG forest updated through back-propagation Routing DAG Forest \u00b6 a mathematical structure to systematically describe the 2D pattern routing space for all the nets. In contrast to CUGR2 [2], (which addresses one net at a time and focuses on a single Steiner tree topology in each instance,) our routing DAG forest allows multiple DAGs for each net and facilitates the coordination of DAG and DAG edge selection across all nets in a global view . The construction of the DAG forest has a direct impact on the runtime and quality of DGR outcome \u4f5c\u4e3a\u672a\u6765\u7684\u4e00\u4e2a\u65b9\u5411\uff0c\u6211\u4eec\u8ba1\u5212\u5728\u5fc5\u8981\u65f6\u4e3a\u62e5\u6324\u5730\u533a\u7684\u7f51\u7edc\u5f15\u5165\u65b0\u7684 DAG \u548c DAG \u8fb9\uff0c\u63a2\u7d22\u68ee\u6797\u7684\u9002\u5e94\u6027\u6269\u5c55 Pattern Routing The dynamic programming-based layer assignment he objective of 2D pattern routing is to select the best routing DAGs (routing trees) and DAG edges (2-pin paths) for all the nets such that the total wire length, number of vias, and routing overflow are minimized Routing DAG Forest Construction Initially, multiple routing tree candidates are formulated for each net using FLUTE . Then, all L-shape pattern paths are enumerated for each 2-pin sub-net and incorporated into the pool as 2-pin path candidates. In the final step, each candidate will be associated with a probability, which is initialized randomly . its fine-tuned version by CUGR2, which moves Steiner points based on congestion . It\u2019s worth noting that this is not restricted to just these two techniques; alternative routing tree generation algorithms, such as SALT [15] and TreeNet [16] , can seamlessly integrate their resulting trees as additional candidates. Continuous Relaxation and Cost Calculation cost = 500 \u00d7 overflow_cost + 4 \u00d7 via_cost + 0.5 \u00d7 wirelength_cost Differentiable Optimization gumbel_softmax function Gumbel noise (\ud835\udc54\ud835\udc56) \u5982\u679c\u53ea\u662f\u4f7f\u7528\u7b80\u5355\u7684 softmax \u6bd4\u5982\uff0c softmax deterministically samples a probability distribution. This deterministic nature can inadvertently lead to local optima , especially when the probabilities have a bad initialization . Gumbel \u5206\u5e03 temperature (\ud835\udc61) temperature annealing. It ensures that the final probabilities associated with routing tree candidates closely approximate either 0 or 1 Deriving Discrete Selection top-p sampling [18] \uff08\u4ec0\u4e48\u4e1c\u897f\uff1f\uff09 data \u00b6 Synthetic data is utilized for this experiment since the ISPD\u201918 and ISPD\u201919 benchmarks are too large for ILP experiment \u00b6 \u4e0e ILP \u65b9\u6cd5\u7684\u5bf9\u6bd4 \u00b6 \u89c1\u4e0a\u56fe\uff08data \u4e2d\uff09 compare result with CUGR2 shows a superior routing quality on all testcases compare result with other cost function We can see that the selection of \ud835\udc53 influences the result, especially overflow, significantly, and sigmoid is the best choice, which outperforms CUGR2 DGR has slightly more runtime overhead than CUGR2 when the number of nets is less than one million, when the design complexity continues increasing, DGR becomes more efficient than CUGR2 The memory result is given in Figure 5b, which shows that both CPU and GPU memory overhead is almost linear with the number of nets. GR_Adv_RL \u00b6 -DRL method-2019-DRL- \u00b6 first DRL related work? RL framework: DQN proves its overall performance is better than the sequential A\u2217 algorithm. This method falls short of practical benchmarks that can involve over 100,000 nets [26] 3D have not use real world design background \u00b6 Existing solutions typically consist of greedy algorithms and hard-coded heuristics . As such, existing approaches suffer from a lack of model flexibility and non-optimum solutions current solutions rely primarily on heuristically driven greedy methods contribution \u00b6 \u8be5\u751f\u6210\u5668\u80fd\u591f\u751f\u6210\u5177\u6709\u4e0d\u540c\u5927\u5c0f\u548c\u7ea6\u675f\u7684\u53c2\u6570\u5316\u5168\u5c40\u8def\u7531\u95ee\u9898\u96c6\u4e2d\uff0c\u4ece\u800c\u80fd\u591f\u8bc4\u4f30\u4e0d\u540c\u7684\u8def\u7531\u7b97\u6cd5\uff0c\u5e76\u4e3a\u672a\u6765\u7684\u6570\u636e\u9a71\u52a8\u8def\u7531\u65b9\u6cd5\u751f\u6210\u8bad\u7ec3\u6570\u636e\u96c6\u3002 the first attempt to formulate and solve global routing as a deep reinforcement learning problem. It is noted however that our approach, similar to previous approaches, does not guarantee global optimum RL for a closed loop global routing solution flow \u00b6 A* is executed first in order to provide burn-in memory for the DQN solver using A* as burn-in for DRL allows DRL to converge much faster model \u00b6 example: \u200b from A to B \u200b read means over flow Bold edges have zero capacity state : (pos_x/y/z, distance_x/y/z, \u5468\u56f4\u7684 capacity, )\u8fd9\u79cd\u7f16\u7801\u65b9\u6848\u53ef\u4ee5\u88ab\u89c6\u4e3a\u5f53\u524d\u72b6\u6001\u3001\u5bfc\u822a\u548c\u672c\u5730\u5bb9\u91cf\u4fe1\u606f\u7684\u6df7\u5408 action \u4e0a\u4e0b\u5de6\u53f3\u524d\u540e reward experiment \u00b6 env \u00b6 python RESULT \u00b6 \u53c2\u6570\u9009\u62e9\u4e5f\u8bb8\u53ef\u4ee5\u501f\u9274\u4e00\u4e0b\u5927\u6982\u91cf\u7ea7 Alpha PD Router-MCTS-MLCAD-2019- -Canada Ucalgary Gandhi \u00b6 A Reinforcement Learning-Based Framework for Solving Physical Design Routing Problem in the Absence of Large Test Sets \u76f8\u5173\u7855\u58eb\u8bba\u6587\uff1a Reinforcement Learning-Based Framework to Generate Routing Solutions and Correct Violations in VLSI Physical Design based on a two-player collaborative game model The proposed model has the potential to be used as a framework to develop RL based routing techniques untethered by the scarce availability of large routing data samples or designer expertise. two-player collaborative game rather than a multiplayer game problem inspired by Alpha-Go Zero background \u00b6 - the lack of a large number of test cases has been a significant hindrance to obtaining high-quality results, the only design benchmark test sets that are available to academics are the ISPD 2018 and ISPD 2019 benchmarks which in total have 27 circuits [21] [22] \u00b6 contribution \u00b6 Development of a reinforcement model for routing and RRR Designing a collaborative game-theory model flow \u00b6 model \u00b6 two-player \u00b6 two players have different strategies and reward Cleaner which detects design rule violations, selects the best net to rip to fix the violation and rips it The Cleaner rips all the possible net candidates one by one and sends them to be re-routed by the Router. (\u90a3\u5c31\u6162\u4e86) With each re-route, the Router issues a reward to inform Cleaner how good its job was from the Router\u2019s perspective. Cleaner aims to maximize these rewards by ripping the nets that make the Router\u2019s job easier. Router who performs routing. Router employs a path search algorithm such as A-star is responsible for re-routing the ripped nets without producing any new violations The solution from the Cleaner is given to the Router. This solution is a partially routed circuit. The move prediction in Router is optimized by the feedback from the MCTS algorithm to the neural network (NNET) architecture. If no violations exists and all the nets are routed, both Router and Cleaner win and a design rule violation free solution is produced. Min-max Game Framework \u00b6 \u8fd9\u4e2a\u662f\u4ec0\u4e48\uff1f\u4e0d\u6e05\u695a[34-36] this formulation allows us to cast the routing problem into a potentially tractable two-player game rather than a huge multiplayer game where the players count equals the number of nets (e.g. millions). experiment \u00b6 -quasi-Newton method -arxiv-2021-Double DQN-JP \u00b6 accelerate the training of deep Q-networks by introducing a second order Nesterov\u2019s accelerated quasi-Newton method \u8fd9\u7bc7\u53ef\u4ee5\u8bf4\u662f\u4e00\u4e2a\u4e8c\u9636\u4f18\u5316\u5668\u5728GR\u4e0a\u7684\u5e94\u7528 \u57fa\u4e8e arxiv-2019 \u90a3\u7bc7 background \u00b6 why DRL: As the state and action space of the problem increases, the estimation of the state-action value can be slow and time consuming and hence estimated as a function approximation. These function approximations can be represented as a non-convex, non-linear unconstrained optimization problem and can be solved using deep neural networks (known as deep Q-networks). Using second order curvature information have shown to improve the performance and convergence speed for non convex optimization problems Adam, RMSprop \u90fd\u662f\u4e00\u9636\u7684 BFGS \u662f\u4e00\u9636\u7684 Nesterov\u2019s accelerated quasi-Newton (NAQ) method [5] was shown to accelerate the BFGS method using the Nesterov\u2019s accelerated gradient term. Why RL: Conventional routing automation tools are usually based on analytical and path search algorithms which are NP complete. Hence a machine learning approach would be more suitable for this kind of automation problem. Studies that propose AI techniques such as machine learning, deep learning, genetic algorithms deal with only prediction of routability, short violations, pin-access violations, etc. Moreover, the nonavailability of large labelled training datasets for a supervised learning model is another challenge. -Steiner point-ISPD-2022-Monte Carlo-NYMCTU- \u00b6 \u8fd9\u7bc7\u611f\u89c9\u6ca1\u6709\u5728GR\u4e0a\u7684\u5e94\u7528\u573a\u666f OARSMT(Obstacle-Avoiding Rectilinear Steiner Tree) The input of the OARSMT problem is a set of pins and a set of obstacles on a routing plane. The objective of the OARSMT problem is to find a minimum-length Steiner tree that connects all the pins following the grids of the routing plane while not crossing any obstacle an OARSMT algorithm represented by an agent can be automatically developed and continually improved by itself basicline: RL framework: [13] (policy-based ), trained by Monte Carlo tree search (MCTS) [14] + UCT formula [15] state-of-the-art OARSMT algorithm [7], [8] our developed OARSMT router can be viewed as a policy neural network that can keep on evolving by applying itself to more unseen layouts, as opposed to a conventional OARSMT algorithm built with fixed rules predetermined by humans. Curriculum learning [16]: the convergence of the agent can be speeded up and the quality of selected Steiner points can be improved Sequence version: for a layout with n pins, the policy neural network needs to be inferenced for n-2 times sequentially to obtain all n-2 Steiner points. In our framework, once the initial sequential agent is trained background \u00b6 Recent related works on OARSMT [2-11] can be classified into the following four types of methods: spanning-graph-based method [2-5], which builds a routing tree based on a spanning graph containing all pins and corners of obstacles; Steiner point-based method [6-8], which focuses on selecting proper Steiner points lookup-table-based method [9], which extends the lookup-table method for rectilinear Steiner tree to further handle obstacles exact-algorithm-based method [10,11], which applies the concept of GeoSteiner [12] and further reduce the numbers of full Steiner trees and obstacles to be handled a layout with n pins needs at most n-2 Steiner points flow \u00b6 this work focus on first step, step 2 use [8] two-stage process selecting an optimal set of Steiner points, which is still NP-complete constructing the actual routing tree by finding an obstacle-avoiding rectilinear minimum spanning tree (OARMST) connecting all the pins and selected Steiner points, which can be done in polynomial time as shown in [6-8] The job of the agent here is to find an optimal set of Steiner points, which is done by iteratively selecting the best next Steiner point based on the current state, i.e., the layout of the pins, obstacles and already selected Steiner points. model \u00b6 state \u00b6 $H \\times V \\times 3$ binary array in grid graph whether the vertex is a pin a selected Steiner point covered by an obstacle The input of our policy agent action \u00b6 add a Steiner point at a vertex reward \u00b6 MCTS \u00b6 data \u00b6 15x15 and 30x30 grids, experiment \u00b6 - -WCMC-2023-DRL-FuZhouU-Genggeng Liu \u00b6 most of the existing methods are heuristic algorithms, which cannot conjointly optimize the subproblems of global routing, resulting in congestion and overflow DRL \u548c RL \u7684\u533a\u522b\uff1aRL often faces the problem of the excessive number of states when dealing with high-dimensional spaces. With the development of deep learning, the Deep Reinforcement Learning (DRL) algorithm is developed by combining artificial neural networks with RL [10], which makes it possible for RL to solve the policy decision in a high-dimensional space background \u00b6 this paper takes the overflow as the main design goal and optimizes the wire length and congestion based on the overflow as 0. Serial routing usually sorts nets in a specific order and routes them one by one; this method is fast \uff08\u76f8\u5bf9\u5e76\u884c\u7ec4\u5408\u4f18\u5316\u7684\u65b9\u6cd5\uff1f\uff09. However, there is an unfair phenomenon: the routing difficulty of the earlier nets has sufficient routing resources (meaning that the capacity of each edge in the routing area is large), while most of the later nets have tight routing resources, so the serial routing method usually rips up part of the nets and reroutes them The parallel method routes multiple nets at the same time [21], solving the unfairness of routing resources in a serial method, but it is often very time-consuming and even impossible to solve , mainly based on the commodity flow model [22] and integer linear programming model [23] contribution \u00b6 use DDQN instead of DQN an action reduction method a concurrent training method solve the unfair resource allocation problem a new reward function model \u00b6 \u8f93\u5165 state\uff1aa 15-bit code is used; the starting point, the ending point, and the agent\u2019s position are all represented by a 3-bit code; and a 6-bit code represents the edge capacities in six directions \u8f93\u51fa action\uff1aaction-value of 6 directions. \u4f46\u662f\u7531\u4e8e\u6bcf\u5c42\u6709\u4f18\u5148\u65b9\u5411\uff0c\u6240\u4ee5\u5b9e\u9645\u4e0a\u6700\u591a 4 \u4e2a\u3002\u9700\u8981\u5728\u4ee3\u7406\u9009\u62e9\u52a8\u4f5c\u65f6\uff0c\u9996\u5148\u6d88\u9664\u65e0\u6cd5\u6267\u884c\u7684\u52a8\u4f5c\uff0c\u4ee5\u9632\u6b62\u4ee3\u7406\u5728\u8bad\u7ec3\u8fc7\u7a0b\u4e2d\u6267\u884c\u5197\u4f59\u52a8\u4f5c\uff0c\u5b58\u50a8\u5197\u4f59\u7ecf\u9a8c\uff0c\u7136\u540e\u5b66\u4e60\u5197\u4f59\u4fe1\u606f\u3002 reward: If ed is higher than ec/2, a reward r < 0 is given; otherwise, a reward r \u2265 0 will be given. \uff08\u4ed6\u516c\u5f0f\u662f\u4e0d\u662f\u9519\u4e86\uff1f\uff09 uses a heuristic algorithm to search for the path in advance and burn it into the experience replay buffer \uff08\u7c7b\u4f3c\u9884\u8bad\u7ec3\uff09convergence speedup -DRL+segment based-ISEDA-2023-DRL+GNN-PEK \u00b6 DRL(GAT) segment-based feature extraction pattern routing enhance enhance: 3d? \u52a0\u4e0a GCELL \u4e4b\u95f4\u7684\u8fde\u63a5\uff1f \u50cf InstantGR \u505a\u4e00\u4e9b\u6c34\u5e73\u5782\u76f4\u5206\u5c42\u7684\u64cd\u4f5c\uff1f capacity \u653e\u8fb9\u4e0a background \u00b6 many traditional global routing methods lack learning ability. more and more problems in physical design are searching for automated solutions based on machine learning. One popular application is to adopt machine learning to help early prediction contribution \u00b6 congestion-aware reinforcement learning model Integrating pattern routing with reinforcement learning Proposing a net segment mode flow \u00b6 model: GNN feature Node embedding. Pin number. Fly line number. Capacity value Bounding box number. Position correlation. DRL(A3C) We set the policy network as a fully connected layer with 200 neurons and the value network as a fully connected layer with 100 neurons. Feature of net segments Net density value Congestion prediction value Capacity ratio value data \u00b6 ISPD18 benchmark experiment \u00b6 question: \u539f\u6587\u6ca1\u8bf4 prediction model \u7684 label \u662f\u4ec0\u4e48 RL \u600e\u4e48\u505a\u5e76\u884c\uff1f\u5177\u4f53\u662f\u600e\u4e48\u6837\u7684\uff0c\u4e0d\u719f - -APCCAS-2024-DRL(DDQN)-CYCU \u00b6 DRL-based A* search algorithm \u6ca1\u6709 pattern routing \u7684\u73af\u8282 \u5c31\u662f 19 \u5e74\u90a3\u4e00\u7bc7\uff0c\u628a DQN \u6539\u6210 DDQN \u4fd7\u6587 background \u00b6 aim to find better solutions to minimize total wire length (WL) and edge overflow (OF) current solutions mainly rely on heuristic-driven greedy methods, which primarily address situations with strict constraints on the problems to be solved, such as sequential network routing after network sorting [2]. The A* algorithm is based on heuristic search, using a heuristic function to estimate the minimum cost from the current node to the target node. It can be used to find the shortest path from the starting point to the target pin. RL Ripper-RRR-GLSVLSI-2023- -Canada Ucalgary Gandhi \u00b6 In this work[8], an RL agent to rip up nets was trained. The benchmark circuits used in this work were taken from the International Conference on Computer-aided Design [33]. However, only training results were provided, highlighting a gap in the literature regarding the scale of benchmarks and the specific problems addressed in proof-of-concept scenarios. --cite--> RL Ripper 2.0 RL Ripper 2.0-RRR&VIOs Opt-Trans(TODAES)-2024- -Canada Ucalgary Gandhi \u00b6 incorporates a self-learning model called RL-Ripper previous work compared to the state-of-the-art global router CUGR Key point: reduce short violations can be replicated for newer technologies \u7528\u4e86\u5927\u7535\u8def \u6ca1\u5f00\u6e90, \u53ef\u592a\u53ef\u60dc\u4e86 \u611f\u89c9\u53ea\u80fd\u7b97\u4e00\u4e2aCUGR\u7684\u4f18\u5316 RL model: A2C and DQN , \u6709\u4e00\u4e2a\u53d1\u73b0\uff1a\u590d\u6742\u7684\u5927\u7535\u8def\u8981\u7528DQN \u57fa\u4e8e OpenAI Gym \u5e93 background \u00b6 Why RL: heuristic solutions are not adaptable to the ever-changing fabrication demands, and the experience and creativity of designers can limit their effectiveness. Reinforcement learning (RL) is an effective method to tackle sequential optimization problems due to its ability to adapt and learn through trial and error . for net with overflow, the most generic RRR method is to rip all nets with short violations and reroute them. However, this heuristic is not the most efficient way since short violations can highly depend on the respective net routes and the order in which they are ripped and rerouted. After the first iteration of sequential routing, all the nets causing violations are ripped and re-routed. This can result in several RRR iterations. Furthermore, ripping all the nets can be unnecessary if a net\u2019s route is already optimized. Hence, an intelligent ripping algorithm that pairs well with the order of nets and helps to reduce overall RRR cost is needed. contribution \u00b6 RL-Ripper Framework a self-learning Ripper agent that relies solely on net features eliminating the need for externally labeled data Evaluation on Large-scale Academic Benchmarks \u4ee5\u524d\u7684RLGR\u786e\u5b9e\u90fd\u662f\u5b9e\u9a8c\u6027\u8d28\u7684\u5c0f\u7535\u8def Pervasive AI Framework fosters collaboration between traditional physical design algorithms (typically coded in C++ ) and machine learning algorithms developed in Python . enabling real-time feature extraction without the overhead associated with file read-write operations, such as pickle data exchange \u57fa\u4e8e Gym \u7684 ZMQ client interface flow \u00b6 (1) We set the number of total training episodes as N , and the current episode, n, is initialized to 0. (2) We obtain initial routing, using the pattern routing generated by CUGR [24]. (3) We save the routes under the name route-Orig . (4) We calculate the number of violations from the routed nets and store the results as cur_V (5), nets that are predicted to have routing violations due to congestion are sorted in a particular sequence. We will elaborate on this sequence in Section 3.2. (6), we select the top net in the ordered list of nets with violations xi , where i indexes the nets with violations. (7), the RL engine generated one of the two possible actions Rip or NotRip based on the features of the nets (8), the Net xi goes through RRR. (9), the total number of nets with violations is recalculated ( new_V ). (10), an \u201cif\u201d condition is processed to examine if the action a is Rip (11), if the action is a Rip action, the net is ripped and re-routed. Based on the new route, a reward is calculated based on Algorithm 1 . (12), if the action is NotRip , the net is still ripped and re-routed. The reward is recalculated based on the NotRip action from Algorithm 1 . (13), we set the routing of xi to that of the initial routing of route-Orig . (14), the weights of the neural networks are updated. (15), the condition is checked to see if all the nets are considered (16), to process the next net. (17), Otherwise, the flow goes to the next episode model \u00b6 State\uff1a five net feature: \u00b6 HPWL VIOs calculated by CUGR's pattern routing VIAs calculated by CUGR's pattern routing Pins \u00b6 WL calculated by CUGR's pattern routing Action \u00b6 Rip NotRip Reward \u00b6 based on the number of violations resolved by ripping and re-routing nets data \u00b6 ISPD'18 S-set: fewer than 100k cell, (design 1-5) L-set: otherwise experiment \u00b6 \u5168\u90fd\u53ea\u662f3\u6b21\u8fed\u4ee3\uff1f\u591a\u4e00\u4e9b\u53ef\u80fd\u66f4\u80fd\u8ba9\u4eba\u4fe1\u670d \u4e3b\u8981\u5de5\u4f5c\uff1a \u8fd9\u91cc\u7684violation\u6307\u7684\u662foverflow\u5417\uff1f \u6548\u679c\u660e\u663e\uff01 \u53ef\u89c6\u5316: Detailed Routing. GR_Adv_Gen \u00b6 -generative-arXiv-2019-CNN- \u00b6 first CNN -only CNN-DAC-2020-CNN(VAE)- \u00b6 no experiment! \u53ea\u7528 CNN \u5206\u7c7b\u7ed3\u679c\u4e0d\u4f1a\u597d\u5427 \u4e0d\u77e5\u9053\u662f\u4ec0\u4e48\u7c7b\u578b\u7684\u6587\u7ae0\uff0c\u53ea\u7528\u4e86\u4e24\u9875 evaluates its router on parts of the nets from a public benchmark layout and achieves 96.8% of routability it seems that the router can only route two- and three-pin nets, which may have some limitations for application. background \u00b6 - is approach treats the global routing problem as an image processing problem and solves it with a deep learning system \u00b6 data \u00b6 ISPD\u201998 ibm01 64x64 circuit model \u00b6 PRNet- -NeurIPS-2022- -SJTU+Noah\u2019s Ark \u00b6 PRNet can generate each route in one-shot but cannot guarantee connectivity which requires considerable post-processing for failed routes HubRouter \u662f\u4e24\u9636\u6bb5\u6846\u67b6\uff0cPRNet \u662f\u7aef\u5230\u7aef\u6846\u67b6\u3002 the shortest RST like Fig. 1f generated by HubRouter [8] is not practically usable --cite--> NeuralSteiner HubRouter-generative model-NeurIPS-2023-GAN+RL-SJTU \u00b6 open source! a chinese interpretation a global routing solver that includes a two-phase learning framework HubRouter \u662f\u4e24\u9636\u6bb5\u6846\u67b6\uff0cPRNet \u662f\u7aef\u5230\u7aef\u6846\u67b6\u3002 \u5bf9\u6bd4 PRNet \u751f\u6210\u6a21\u578b\uff0cPRNet \u5728 CGAN \u4e2d\u4f7f\u7528\u53cc\u5411\u6620\u5c04\u5c06\u8fde\u63a5\u7ea6\u675f\u6ce8\u5165\u8bad\u7ec3\u76ee\u6807\uff0c\u5c06\u51c6\u786e\u7387\u63d0\u9ad8\u4e86 10%\uff0c\u4f46\u5728\u590d\u6742\u60c5\u51b5\u4e0b\u51e0\u4e4e\u65e0\u6548\u3002 clipping all images to the same scale 64 \u00d7 64 background \u00b6 \u5168\u5c40\u5e03\u7ebf(Global Routing - GR)\u662f VLSI \u8bbe\u8ba1\u4e2d\u6700\u590d\u6742\u4e14\u6700\u8017\u65f6\u7684\u7ec4\u5408\u95ee\u9898\u4e4b\u4e00\u3002GR \u76ee\u6807\u662f\u603b\u7ebf\u957f\u6700\u5c0f\uff0c\u540c\u65f6\u907f\u514d\u62e5\u585e(Congestion)\uff0c\u662f\u4e2a NP \u95ee\u9898\u3002 \u4f20\u7edf\u91c7\u7528\u542f\u53d1\u5f0f\u7b97\u6cd5\uff0c\u591a\u6837\u6027\u548c\u89c4\u6a21\u95ee\u9898\u5bf9\u4f20\u7edf\u7b97\u6cd5\u6709\u4e86\u6311\u6218\uff0c\u673a\u5668\u5b66\u4e60(ML)\u5df2\u7ecf\u7528\u4e8e\u5168\u5c40\u5e03\u7ebf\uff0c\u5728\u82af\u7247\u8bbe\u8ba1\u4e2d\u4ece\u903b\u8f91\u5408\u6210\u5230\u5e03\u5c40 \u6df1\u5ea6\u5f3a\u5316\u5b66\u4e60(Deep Reinforcement Learning - DRL )\u548c\u751f\u6210\u5f0f\u6a21\u578b(Generative model)\u5df2\u7ecf\u88ab\u7528\u6765\u89e3\u51b3\u5168\u5c40\u5e03\u7ebf\u3002\u95ee\u9898\u5728\u4e8e\uff0c DRL \u5f88\u53d7\u72b6\u6001\u7a7a\u95f4(State Space)\u5f71\u54cd\uff0c\u968f\u7740\u7f51\u683c\u7a7a\u95f4\u589e\u5927\uff0c\u9700\u8981\u82b1\u8d39\u5927\u91cf\u65f6\u95f4\u751f\u6210 \u3002However, DRL methods suffer from large state space and often need to spend enormous time on generating routes as the scale of grids increases on the test instance, i.e., the netlist, which is practically intimidating for real-world global routing \u76f8\u53cd\uff0c\u751f\u6210\u5f0f\u6a21\u578b\u6709 \u4e00\u6b21\u6027\u751f\u6210\u80fd\u529b \uff0c\u5728\u8ba1\u7b97\u4e0a\u66f4\u5bb9\u6613\u5904\u7406\u3002 \u751f\u6210\u5f0f\u65b9\u6cd5\u5728\u8bad\u7ec3\u65f6\u5019\u8003\u8651\u8fde\u901a\u6027\u9650\u5236\uff0c\u786e\u4fdd\u5e03\u7ebf\u6ee1\u8db3\u7535\u8def\u8fde\u901a\u6027\u8981\u6c42\u3002\u4f46\u662f\u95ee\u9898\u5728\u4e8e\uff0c\u5982\u679c\u521d\u59cb\u751f\u6210\u8def\u5f84\u4e0d\u6ee1\u8db3\u8fde\u901a\u6027\u8981\u6c42\u65f6\u5019\uff0c\u540e\u5904\u7406\u9636\u6bb5\u4f1a\u53d8\u6210\u4e00\u79cd\u7a77\u4e3e\u641c\u7d22\u8fc7\u7a0b\u3002 \u56fe\u4e00\u8fd9\u91cc\u4e0a\u56fe\u8868\u793a\u539f\u59cb\u5e03\u7ebf\uff0c\u4e0b\u56fe\u8868\u793a\u7b97\u6cd5\u751f\u6210\u7684\u5e03\u7ebf\uff0c\u751f\u6210\u5e03\u7ebf\u6ca1\u6709\u6b63\u786e\u8fde\u63a5\u6240\u6709\u5e94\u8be5\u8fde\u63a5\u7684\u70b9(pin)\uff0c\u5bf9\u4e8e\u8fd9\u6837\u7684\u60c5\u51b5\uff0c\u5e73\u5747\u8fde\u901a\u7387\u5f88\u4f4e\uff0c\u4f4e\u4e8e 20%\uff0c\u610f\u5473\u7740\u8d85\u8fc7 80%\u7684\u751f\u6210\u5e03\u7ebf\u9700\u8981\u7ecf\u8fc7\u8017\u65f6\u7684\u540e\u5904\u7406\u624d\u80fd\u8fbe\u5230\u8981\u6c42\u3002\u663e\u8457\u7684\u7f3a\u70b9\u3002\u5176\u5b9e\u5c31\u548c CNN-based \u8fd9\u7bc7\u4e00\u6837 contribution \u00b6 \u4e3a\u4e86\u89e3\u51b3\u4e0a\u8ff0\u95ee\u9898\uff0c\u5b9a\u4e49\u4e86\u4e00\u4e2a\u65b0\u7684\u6982\u5ff5\uff0c\u53eb hub \u3002\u5c06 pin - pin \u95ee\u9898 --> hub - pin \u95ee\u9898 \u3002 \u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u7684\u4e24\u9636\u6bb5\u5168\u5c40\u5e03\u7ebf\u65b9\u6cd5 --> HubRouter generation phase\uff08\u751f\u6210\u9636\u6bb5\uff09 hubs , routes , and stripe masks are together generated under a multi-task framework by generative models \u53ef\u4ee5\u5728\u591a\u4e2a\u6846\u67b6\u4e0b\u751f\u6210\uff0c\u6bd4\u5982 GAN (Generative Adversarial Nets) , VAE (Variational Auto-Encoder) , DPM (Diffusion Probabilistic Models) \u3002\u867d\u7136 hub \u662f\u751f\u6210\u9636\u6bb5\u7684\u4e3b\u8981\u8f93\u51fa\uff0c\u4f46\u4e3a\u4e86\u63d0\u5347\u751f\u6210\u8d28\u91cf\u548c\u51c6\u786e\u6027\uff0c\u53d1\u73b0\u751f\u6210\u9644\u52a0\u4fe1\u606f\u662f\u975e\u5e38\u6709\u7528\u7684\u3002\u6bd4\u5982\u611f\u77e5\u548c\u63a9\u7801( local perception and stripe masks )\uff0c\u80fd\u591f\u53bb\u9664\u566a\u58f0\u70b9\u3002\u5f15\u5165 \u591a\u4efb\u52a1\u5b66\u4e60 \uff0c\u5e03\u7ebf\u548c\u63a9\u7801\u4e00\u8d77\u751f\u6210\uff0c\u63d0\u9ad8 hub \u751f\u6210\u8d28\u91cf pin-hub-connection phase\uff08hub \u548c pin \u8fde\u63a5\u9636\u6bb5\uff09 \u5c06\u8fde\u63a5\u89c6\u4e3a \u6700\u5c0f\u65af\u5766\u7eb3\u6811(RSMT) \u95ee\u9898\uff0c\u4f7f\u7528 actor-critic \u6a21\u578b\u7f51\u7edc\u7b56\u7565\u3002 is hub generate correcttly, reconstruction time complexity can be reduced to O(n log n) SOTA generative global routing models model: Hub (virtual) key point in the route transferring the pin-pin connection problem to the hub-pin connection problem \u65af\u5766\u7eb3\u70b9(Rectilinear Steiner Point --> RSP)\u662f\u641c\u7d22\u5168\u5c40\u6700\u5c0f\u603b\u8ddd\u79bb\uff0c\u4f46\u662f hub \u662f\u6765\u786e\u5b9a\u8def\u5f84\u3002RSPs are special cases of hubs RSP \u662f Hub \u7684\u7279\u4f8b\uff0cHub \u53ef\u4ee5\u968f\u610f\u751f\u6210\u4e0d\u540c\u5f62\u72b6\u7684\u8def\u5f84(\u4e0d\u4ec5\u662f\u6700\u77ed\u7684) \u8fd9\u91cc\u7684 c \u548c x \u5206\u522b\u4ee3\u8868\u6761\u4ef6\u56fe\u50cf\u548c\u8f93\u5165\u56fe\u50cf\u3002\u6761\u4ef6\u56fe\u50cf\u53ef\u80fd\u5305\u62ec\u5f15\u811a\u4f4d\u7f6e\u3001\u5df2\u7ecf\u63d0\u53d6\u7684\u4e2d\u5fc3\u70b9\u4ee5\u53ca\u6761\u5e26\u63a9\u6a21\uff08stripe mask\uff09\u3002\u6761\u5e26\u63a9\u6a21\u662f\u7528\u6765\u6307\u793a\u5e03\u7ebf\u533a\u57df\u7684\u4e00\u79cd\u65b9\u5f0f\uff0c\u5b83\u53ef\u4ee5\u5e2e\u52a9\u6a21\u578b\u66f4\u597d\u5730\u7406\u89e3\u54ea\u4e9b\u533a\u57df\u53ef\u4ee5\u7528\u4e8e\u5e03\u7ebf flow \u00b6 hub \u751f\u6210\u9636\u6bb5 Hub \u751f\u6210\u53ef\u4ee5\u8868\u793a\u4e3a\u56fe\u50cf\u5230\u56fe\u50cf\u7684 multi-task learning framework \u4efb\u52a1, address the impact of sensitive noise points with stripe mask learning \u9644\u5f55 B \u4ecb\u7ecd\u4e86\u5c06 GAN\uff0cVAE\uff0cEAN \u7eb3\u5165\u5230\u751f\u6210\u6846\u67b6 \u5728\u8fd9\u4e2a\u9636\u6bb5\uff0c\u6a21\u578b\u65e8\u5728\u903c\u8fd1\u6761\u4ef6\u5206\u5e03 p\u03b8(x|z, c) \u4f7f\u5176\u63a5\u8fd1\u5148\u9a8c\u5206\u5e03 p(x|c) \u3002\u7ed9\u5b9a\u6761\u4ef6 c \u548c\u4ece\u5148\u9a8c\u5206\u5e03 pz(z) \u4e2d\u91c7\u6837\u5f97\u5230\u7684\u6f5c\u5728\u53d8\u91cf z \uff08\u901a\u5e38\u5047\u8bbe\u4e3a \u9ad8\u65af\u5206\u5e03 \uff09\uff0c\u6a21\u578b\u4f1a\u751f\u6210\u4e00\u4e9b\u201c\u4e2d\u5fc3\u70b9\uff08hubs\uff09\u201d. \u8fd9\u91cc\u7684 c \u548c x \u5206\u522b\u4ee3\u8868\u6761\u4ef6\u56fe\u50cf\u548c\u8f93\u5165\u56fe\u50cf\u3002z is a latent variable from a prior distribution The main objective of hub generation is to minimize the difference between probability distributions p(x|c) and p\u03b8(x|z, c) a noise hub, especially the outermost one, can largely harm the wirelength of routing. Use stripe mask to focus on bad cases for hub generation hub \u548c pin \u8fde\u63a5\u9636\u6bb5 \u6a21\u578b\u8fde\u63a5\u7b2c\u4e00\u9636\u6bb5\u751f\u6210\u7684 \u4e2d\u5fc3\u70b9 \uff0c\u4ee5\u83b7\u5f97\u6700\u7ec8\u7684\u5e03\u7ebf\u8def\u7531\u3002\u8fd9\u4e2a\u8fc7\u7a0b\u53ef\u4ee5\u88ab\u89c6\u4e3a\u6784\u5efa\u77e9\u5f62\u7a33\u5b9a\u6700\u5c0f\u751f\u6210\u6811\uff08Rectilinear Steiner Minimum Tree\uff0cRSMT\uff09\u7684\u4e00\u90e8\u5206\u3002\u4e3a\u4e86\u5b8c\u6210\u5e03\u7ebf\uff0c\u6a21\u578b\u9075\u5faa\u4e86\u4e00\u4e2a\u57fa\u4e8e\u5f3a\u5316\u5b66\u4e60\uff08Reinforcement Learning\uff0cRL\uff09\u7684\u7b97\u6cd5 REST \u3002 \u5728\u4e24\u9636\u6bb5\u7684\u8fc7\u7a0b\u4e2d\uff0c\u4f5c\u8005\u8fd8\u63d0\u51fa\u4e86\u4e00\u4e2a \u591a\u4efb\u52a1\u5b66\u4e60\u6846\u67b6 \u6765\u63d0\u9ad8\u751f\u6210\u4e2d\u5fc3\u70b9\u7684\u8d28\u91cf\u3002\u7279\u522b\u662f\uff0c\u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u9896\u7684 \u6761\u5e26\u63a9\u6a21\u5b66\u4e60\u65b9\u6cd5 \uff0c\u65e8\u5728\u51cf\u8f7b\u566a\u58f0\u70b9\u6848\u4f8b\u53ef\u80fd\u9020\u6210\u7684\u8d1f\u9762\u5f71\u54cd\u3002\u7b97\u6cd5\u7684\u5177\u4f53\u7ec6\u8282\u5728 \u9644\u5f55 B \u4e2d\u7ed9\u51fa\u3002 Neural Steiner-AI for Steiner-NeurIPS-2024-Chinese Academy of Sciences-CNN \u00b6 background \u00b6 the yielded routing paths by the existing approaches often suffer from considerable overflow, thus greatly hindering their application in practice. two advantgages: learning scheme to ensures the connectivity can effectively scale to large nets and transfer to unseen chip designs Due to the complex and irregular distribution of congestion, the construction of escape graph becomes complicated, while the Hanan grid is ineffective at circumventing congestion FLUTE is unaware of congestion CUGR-2 applies the construction of augmented graphs to build candidate paths for nets\u2019 RSTs, adjusting the position of certain Steiner points to circumvent potential congestion \u4e3b\u8981\u662f\u548c HubRouter \u505a\u5bf9\u6bd4 contribution \u00b6 Neural Steiner can effectively scale to large nets transfer to unseen chip designs without any modifications or fine-tuning without any modifications or fine-tuning achieves up to a 99.8% reduction in overflow while speeding up the generation and maintaining a slight wirelength loss within only 1.8% . the first learning-based approach capable of optimizing both wirelength and overflow and effectively addressing the routing problem of large-scale nets Moreover, NeuralSteiner can generate overflow-avoiding routes for nets with more than 1000 pins flow \u00b6 Parallel Routing Tasks Construction divides the numerous nets in the design into a set of mutually conflicting routing tasks. \u4e5f\u5c31\u662f\u4e0d\u91cd\u53e0\u7684 net \u5206 batch\uff0c \u4e00\u4e2a batch \u5185\u7684\u5e03\u7ebf\u4efb\u52a1\u7528 t \u8868\u793a Nets within a task t can be batched together and fed into the neural network for prediction and post-processing , \u8fd9\u4e2a\u7f51\u7edc\u662f\u9488\u5bf9 batch \u7684 Candidate point prediction phase image segmentation task we simplify the learning target in RST construction and select Steiner points and corner points in RST as candidate points to learn due to the fixed geometric structures, CNN is inherently limited to local receptive fields that face difficulties in capturing long-range correlations. Thus, we introduce the recurrent crisscross attention mechanism (RCCA) to aggregate features from all pixels on the feature map Overflow- avoiding RST construction phase: net augmented graph (NAG) first merge the predicted candidate point map and pin map \u8bf7\u6ce8\u610f\uff0c\u5728 HubRouter [8] \u4e2d\uff0c\u5f15\u5165\u4e86\u6761\u5e26\u63a9\u7801\u4f5c\u4e3a\u4e00\u79cd\u6ee4\u6ce2\u5668\uff0c\u7528\u4e8e\u53bb\u9664\u566a\u58f0\u4e2d\u5fc3\u70b9\uff0c\u4ee5\u9650\u5236\u7c7b\u4f3c\u4e8e\u54c8\u5357\u7f51\u683c\u7684\u89e3\u7a7a\u95f4\uff0c\u4ece\u800c\u786e\u4fdd\u7ebf\u957f\u5ea6\u5c3d\u53ef\u80fd\u77ed\u3002\u7136\u800c\uff0c\u5982\u56fe 1e \u6240\u793a\uff0c\u5728 HubRouter \u4e2d\u6dfb\u52a0\u6761\u5e26\u63a9\u7801\u9650\u5236\u4e86\u5176\u751f\u6210\u907f\u5f00\u62e5\u585e\u533a\u57df\u7684 RST \u7684\u80fd\u529b\u3002\u76f8\u53cd\uff0c\u6211\u4eec\u5728\u8fd9\u91cc \u4fdd\u7559\u4e86\u6a21\u578b\u9884\u6d4b\u7684\u6240\u6709\u5019\u9009\u70b9 \uff0c\u5e76\u57fa\u4e8e\u5b83\u4eec\u6784\u5efa\u4e86 NAG RST construction Since this method may generate additional detours , we use a simple algorithm to detect potential feasible path reuse to shorten the wirelength. data \u00b6 use CUGR to perform routing on public benchmarks: ISPD'07 contest adopt the logistic function in CUGR to calculate the overflow value using resource r(u, v) mark the Steiner points and corner points in the RSTs constructed by CUGR as candidate points and generate the label candidate point map for every net. we maintain three maps of every net at the original scale of its bounding box. This preserves the precise spatial and overflow information and does not exclude any large-scale nets. three map \u6307\u7684\u662f\u4ec0\u4e48\uff1f we limit the nets\u2019 Half-perimeter wirelength (HPWL) in the training set to HPW L \u2264 128 experiment \u00b6 Loss: GR_Adv_Sequential \u00b6 GPU-accelerate these approaches rely on \u201cparallelizing \" traditional sequential algorithms in GPUs. the quality of the routing result is still limited by the traditional sequential-based algorithms han-GPU+netlevel parallelism-ICCAD-2011- - \u00b6 A global router on GPU architecture- -ICCAD-2013- - \u00b6 VFGR-Fat via congestion modeling-ASP DAC-2014--THU \u00b6 net-level and region-level parallelization \u6709\u70b9\u504f\u5de5\u4e1a SPRoute 2.0- detailed routability driven-ASP DAC-2022- \u00b6 OpenSource! 2D \u53ef\u4ee5\u5c06 guide \u6587\u4ef6\u8f93\u5165\u5230 innovus? soft capacity The soft capacity is downsized from the hard capacity (number of available tracks), using the pin density and RUDY value of the region. batch for deterministic net-level parallelization strategy bulk-synchronously maze-routes baseline FLUTE, FastRoute 4.0 for pattern routing, CUGR background \u00b6 - In terms of parallelization, maze routing is widely used in global routing and is the most time-consuming stage on hardto-route benchmarks. \u00b6 contribution \u00b6 soft capacity to reserve space for detailed routability. parallelize maze routing in a deterministic bulk synchronous approach design a scheduler for the deterministic parallel execution model flow \u00b6 model \u00b6 soft capacity \u00b6 Different layers have different parameters for the ratio function since they are influenced by the congestion in different scales bulk synchronous deterministic approach \u00b6 \u5c31\u662f\u5206 batch\uff0call threads execute one batch of nets at a time \u5728\u6279\u5904\u7406\u5f00\u59cb\u65f6\uff0c\u6bcf\u4e2a\u7ebf\u7a0b\u4ece\u6279\u5904\u7406\u4e2d\u83b7\u53d6\u4e00\u4e2a\u7f51\u7edc\uff0c\u8bfb\u53d6\u5168\u5c40\u56fe\u7684\u4f7f\u7528\u60c5\u51b5\uff0c\u5e76\u5728\u5176\u7ebf\u7a0b\u5c40\u90e8\u56fe\u4e2d\u6267\u884c\u6495\u88c2\u548c\u91cd\u65b0\u8def\u7531\u3002 \u8fd8\u662f\u770b\u4e0d\u592a\u61c2 data \u00b6 ICCAD19 contest experiment \u00b6 FastGR-GPU pattern routing+ multi thread maze\u2013DATE-2022-PKU+CUHK+HNAL \u00b6 GPU-accelerated accelerated the 3D pattern routing algorithm of CUGR for initial routing by both net-level and path-level parallelization on GPU background \u00b6 The literature has extensively explored shortest path searching with GPU [11], [12]. However, most studies only consider the most basic single-source shortest path problem and assume only to find one path on a large graph. This is impractical for routing since we need to route millions of nets subjecting to various objectives and constraints like wirelength, number of vias, and design rules Fig. 1 shows that it is PATTERN dominated on average since the number of nets which pattern routing stage needs to process is much more than the maze routing stage contribution \u00b6 a novel GPU-accelerated pattern routing algorithm a high-performance task graph scheduler to distribute CPU and GPU tasks for workload balancing and efficiency flow \u00b6 model \u00b6 task graph scheduler==(\u6ca1\u770b\u61c2\uff01\uff01\uff01\uff01\uff01\uff01\uff01)== \u662f\u7528\u6765\u6307\u5bfc\u8ff7\u5bab\u5e03\u7ebf\u5e76\u884c\u7684\uff0c\u7528\u4e86 taskflow two-stage task graph scheduler: construct the task graph from the conflicted relationship between each pair of tasks determine the execution order for each conflict edge Pattern routing stage: Task graph generation GPU friendly pattern routing we apply each block to process one single multi-pin net data \u00b6 ICCAD2019 benchmarks experiment \u00b6 RTX 2080 GPU. we choose six different strategies only applied to the rip-up and reroute iterations to show the effect of net ordering \u4e0d\u540cnet order \u7684\u5b9e\u9a8c\u7ed3\u679c\uff1a Gamer- -ICCAD/Trans-2021/2023- -CUHK- \u00b6 GPU-accelerated accelerated the two-level maze routing of CUGR for rip-up and reroute by updating vertical and horizontal routing costs alternatively on GPU to accelerate the multisource\u2013multidestination shortest path problem for VLSI routing \u4ec0\u4e48\u662f\u591a\u6e90\u591a\u6c47\u6700\u77ed\u8def\u5f84\u95ee\u9898\uff1f integrating GAMER into the state-of-the-art academic global router CUGR background \u00b6 Maze routing is usually the most time-consuming step in global routing and detailed routing Many of them adopt the negotiation-based rip-up and reroute method introduced in [3]. Hard-to-route nets are ripped-up and rerouted many times with incrementally changing history cost until getting a feasible solution. One way to do this is to separate nets by their bounding boxes and create a task pool. Each thread will search for a net in the task pool whose bounding box does not overlap with any other nets being routed at the moment and perform maze routing [6]. However, if the bounding boxes are too big, the level of parallelism for this method is low The approach described in [7] attempts to solve this problem by allowing nets with overlapping bounding boxes to be routed together, and fix any possible overflows afterward by rerouting (\u8fd9\u7bc7\u4e5f\u8bb8\u53ef\u4ee5\u770b\u770b) SPRoute [8] does not forbid routing in the same region if and only if the region has abundant routing resources. NCTU-GR 2.0 [9] also allows nets with overlapping bounding boxes to be routed simultaneously, but they adopt a more sophisticated technique to avoid the racing situation However, some extra efforts are needed to resolve data racing , which may lead to unbalanced workloads and routing performance degradation. Besides, as technology evolves over time, graphics processing units ( GPUs ) are standing out, and can provide better solution to parallelism. There are relatively fewer attempts to load maze routing onto GPUs. contribution \u00b6 decomposes the shortest path search into alternating vertical and horizontal sweep operations , two parallel algorithms are proposed to accelerate a sweep operation from O(n2) to O(log2 n) on a grid graph of n \u00d7 n. flow \u00b6 model \u00b6 SWEEP Operation Parallelization With Conditional Partial Sum divide-and-conquer method: GGR-pattern and maze gpu accelerated-ICCAD-2022 \u00b6 Open source! \u7b2c\u4e00\u4e2apattern routing\u548cmaze routing\u90fd\u662fGPU-accelerate\u7684 The solution space of pattern routing is intentionally restricted to shorten running time by only allowing certain routing topologies such as L-shape, Z-shape and 3-bend routing \u7528\u7684 FLUTE background \u00b6 Routability-driven placement relies on global routing for accurate routability estimation, and faster global routing can significantly improve both the running time and the quality of routability-driven placement. \u4ed6\u628a\u5e94\u7528\u573a\u666f\u660e\u786e\u4e86\uff0c\u662f\u7ed9placement\u7528\u7684\u3002\u5f00\u6e90\u5de5\u7a0b\u4e2d\u4e5f\u662f\u8fd9\u4e48\u653e\u7684\uff0c\u653e\u5230 Xpalce \u4e2d Compared to multi-threading with CPU, GPU has more cores and is potentially a good platform for fast global routing. The computations of the DP framework can be performed very efficiently, but the most time-consuming part comes from computing the minimum costs connecting two points using 3D L/Z-shape routing contribution \u00b6 flow \u00b6 model \u00b6 An efficient way to calculate the total cost of a long wire segment is to use prefix sum . Parallel L-Shape Routing Our L-shape routing for a single 2-pin connection can be divided into 5 steps as shown by the 5 arrows in Fig. 3 Every step can be done sequentially in \ud835\udc42(\ud835\udc3f) time data \u00b6 experiment \u00b6 a The global routing quality is evaluated using an academic detailed router Dr. CU[8] CUGR 2.0-DAG-based-DAC-2023- -CUHK \u00b6 open source! background \u00b6 many of the aforementioned global routers is that most of them rely heavily on time-consuming path search algorithms like maze routing to resolve overflows. These approaches are not efficient enough even with parallilization and may cause lots of unnecessary detours contribution \u00b6 a DAG-based generalized pattern routing algorithm a new dynamic programming-based algorithm to calculate the routing cost time complexity from $\\mathcal{O}(L^4|V|)$ to $\\mathcal{O}(L^2|V|)$ a DAG augmentation algorithm that enables the creation of alternative paths in a routing DAG. can even shift or create Steiner points. over 99% nets can be successfully routed without the need of maze routing a new sparse graph maze routing algorithm creation of alternative paths in a routing DAG flow \u00b6 RSMT DFS and Routing DAG with L pattern \u6ce8\u610f\u591a\u4e86\u8282\u70b9 g, f, i, h, \u73b0\u5728\u6bcf\u6761\u90fd\u662f\u76f4\u7ebf Routing DAG with other patterns\uff0c\u4f46\u662f\u5728\u8fd9\u91cc\u6ca1\u7528\u505a\u521d\u59cb\u5e03\u7ebf\uff0c\u521d\u59cb\u53ea\u7528\u4e86 L-shape\u3002\u6587\u7ae0\u4e5f\u5c31\u8fd9\u91cc\u63d0\u4e86\u4e00\u4e0b\uff0c\u540e\u9762\u90fd\u548c\u8fd9\u4e2a\u65e0\u5173\uff0c\u5f97\u53bb\u6e90\u7801\u4ed4\u7ec6\u770b\u770b\u3002 Dynamic Programming-based DAG routing(L-shape + Layer assignment) \u6ca1\u8bf4\u600e\u4e48\u820d\u5f03\u7684\uff1f DAG-based pattern routing with augmentation sparse graph maze routing algorithm model \u00b6 cost Dynamic Programming-based DAG Augmentation for Congestion create alternative paths Steiner point movement \u5177\u4f53\u600e\u4e48\u79fb\u52a8\u7684\u6587\u7ae0\u4e5f\u6ca1\u8bf4 experiment \u00b6 compare with CUGR [12] and SPRoute 2.0 [13] only one thread for run time Effectiveness of steiner point augmentation run time compare with GPU-accelerated GR compare with FastGR [14] and GAMER [15] GPU \u7684\u597d\u574f\u4e5f\u6709\u5173\u7cfb\u5427\u3002\u672c\u5b9e\u9a8c\u7528\u7684 RTX 3090 slightly faster than FastGR for initial routing around 5.2\u00d7 as fast as GAMER InstantGR-Scalable GPU Parallelization-ICCAD-2024-CUHK \u00b6 open source! second place of ISPD25 contest GPU Parallelization parallel algorithm is mainly based on the DAG-based global routing algorithm in CUGR2 . \u5e94\u8be5\u662f 3D pattern routing DP \u7684\u90e8\u5206\u548c maze routing \u7684\u90e8\u5206 parallel while do initial routing and RRR \u63d0\u9ad8\u4e86\u5e76\u884c\u5ea6\uff0c\u4f46\u662f\u8fd8\u662f\u6709\u4e32\u884c\u7684\u90e8\u5206 \u4e5f\u7528\u4e86 FLUTE \u4e00\u5b9a\u8981\u4ee5 net \u4e3a\u5355\u5143\u5417\uff1f\u662f\u4e3a\u4e86\u7528 DP background \u00b6 GPU memory is limited This requires memory-efficient solutions that can minimize CPU-GPU communication while maximizing GPU utilization large designs have more nets with bigger routing graphs, providing many new parallelization opportunities that are not yet explored nets in a batch can be routed in parallel task \u00b6 parallelism for large-scale partitioned design contribution \u00b6 a new method for net-level batch generation . based on 3D fine-grained overlap checking and explores more parallelism by increasing the number of nets per batch node-level parallel routing approach. achieves much higher parallelism compared to traditional net-level parallel routing. flow \u00b6 In initial routing, we construct a basic routing DAG to perform L-shape pattern routing . key points specific explanation show in routing2 NET-LEVEL PARALLELISM simultaneous routing of a batch of nets that do not \u201c overlap \u201d [2, 3, 14, 19, 20, 22, 26] 19 \u5e74\u5f00\u59cb\u7684\uff0ccugr2 \u548c fastgr \u90fd\u7528\u4e86 Typical Batch Generation Algorithm used in [2, 3, 14, 19, 20] R-trees \u662f\u5b9e\u73b0 line 4 \u7684\u5e38\u7528\u505a\u6cd5 pessimistically approximates significantly lowers the degree of parallelism define and graph model \u4ee5 segment \u4e3a\u5355\u4f4d\uff0c\u540c\u65f6\u5206\u5f00\u4e86\u6c34\u5e73\u548c\u5782\u76f4\u4e24\u4e2a\u90e8\u5206\uff0c\u5047\u8bbe\u5168\u90e8\u4e3a L-shape\uff0c\u540c\u65f6\u5bf9\u4e8e\u4e0d\u5728\u4e00\u6761\u7ebf\u4e0a\u7684\u4e24\u4e2a\u8282\u70b9\uff0c\u6709\u4e24\u4e2a L These four nets will be divided into just one batch based on our exact representation of routing graphs for overlap checking, while into four batches by the traditional bounding box-based pessimistic approximation via model: via \u7528\u4e00\u4e2a\u5341\u5b57\u8868\u793a Overlap Checking Algorithms \u4ee5\u6c34\u5e73\u5b50\u56fe\u8fdb\u884c\u5c55\u793a\uff0c\u5782\u76f4\u540c\u7406 \u4ee5\u6c34\u5e73 segment \u4e3a\u5355\u4f4d\u8fdb\u884c checking \u9996\u5148\u5224\u65ad\u662f\u4e0d\u662f y \u5750\u6807\u76f8\u7b49\uff1agroup the segments with the same \ud835\udc66 tradictional algorithm: This is a classical computational geometry problem that can be efficiently solved by segment trees [1] in \ud835\udc42(log\ud835\udc5b) time for both operations, new algorithm motivation: segments are very short new algorithm: Point Exhaustion simply use a Boolean array to record whether each point in [1, \ud835\udc5b] is covered by some segment \ud835\udc60 \u2208 \ud835\udc46. We mark every point \ud835\udc65 \u2208 [\ud835\udc59, \ud835\udc5f] when a segment [\ud835\udc59, \ud835\udc5f] is inserted, and check every point \ud835\udc65 \u2208 [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] for overlap query of a segment [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e]. further improve the efficiency of this point exhaustion by using bit arrays another improvement: representative point exhaustion allowing a little bit of overlap. it only checks the two end points of a query segment. ??\u4ec0\u4e48\u610f\u601d covering most overlap scenarios in practice. The only scenario that this algorithm fails to find the overlap of two overlapping segments is when the query segment [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] contains the overlapping segment [\ud835\udc59, \ud835\udc5f], [\ud835\udc59, \ud835\udc5f] \u2282 [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] NODE-LEVEL PARALLELISM \u8fd8\u662f\u4ee5 net \u4e3a\u5355\u4f4d\u5206\u5230\u4e0d\u540c\u7684 batch\uff1f routing nodes of the same depth in parallel Suppose we have 4 nets, Net A, B, C and D in our grid graph. Since nets with overlap cannot be routed together, Net A and B are distributed to batch 0, as shown in Figure 7a, and nets C and D are distributed to batch 1. experiment \u00b6 4 NVIDIA A800 GPUs and 8 CPU threads. compare different overlap checking methods The number of nets per batch is limited to 1000 compare 2 largest benchmark compare with Top-3 Global Routers of ISPD2024 Contest Runtime (s) of DAG-Based Augmented Routing with and without Node-Level Parallelism acceleration \u90a3\u4e00\u884c\u597d\u50cf\u662f\u52a0\u901f\u500d\u7387\u624d\u5bf9 HeLEM-GR-Heterogeneous+Linearized Exponential Multiplier Method-ICCAD-2024- -PEK \u00b6 first place of ISPD25 contest not open source 2025/2/6 2D routing algorithm background contribution: \u00b6 LEM (linearized exponential multiplier) method for 2D routing problem to minimize wirelength and overflow. This LEM framework is general to integrate any routing kernels. batched routing kernels including L shape and 3-bend routing for GPU parallelization. sweep operations for GPU-accelerated layer assignment. flow \u00b6 preparation run on CPU use FLUTE use SPRoute 2.0 to compact 3D graph to 2D graph 2D routing run on GPU layer assignment run on GPU RSMT \u00b6 Hannan grid- - -1966- - \u00b6 has proven that an optimal RSMT can always be constructed on the Hanan grid GeoSteiner- - -1998- - \u00b6 GeoSteiner Homepage , \u4e00\u76f4\u6709\u66f4\u65b0\uff0c5.x\u7248\u672c\u8c8c\u4f3c\u6bd4FLUTE\u66f4\u597d\u4e86\u300297\u5e74\u641e\u5230\u73b0\u5728\uff082025\uff09\u30024.0\u7248\u672c\u662f\u5546\u7528\u7684\u3002 an efficient optimal algorithm that enumerates all possible full Steiner tree to form an RSMT It is proven that an optimal RSMT can always be found by combining full Steiner trees only, which are Steiner trees with a special structure. The running time of GeoSteiner inevitably goes to exponential -Multilayer Obstacle Avoiding+Spanning Graphs-Trans-2008- - \u00b6 - \u00b6 FLUTE- - -2008- - \u00b6 OpenSource! The runtime complexity of FLUTE with fixed accuracy is O(n log n) for a net of degree n FLUTE is an RSMT construction algorithm adopting a look-up table approach, which is both fast and optimal for low-degree nets. However, FLUTE is unaware of routing congestion . \u4e0b\u9762\u662f\u4e00\u7cfb\u5217 FLUTE \u548c\u57fa\u4e8e FLUTE \u7684\u6539\u8fdb background \u00b6 RSMT problem is NP-complete [1]. Most signal nets in VLSI circuits have a low degree. Therefore, in VLSI applications, rather than having a low runtime complexity, it is more important for RSMT algorithms to be simple so that they can be efficient for small nets. Hanan [16] pointed out that an optimal RSMT can always be constructed based on the Hanan grid. \u57fa\u672c\u5b9a\u4e49 x, y, s, h, v position sequence : s1, s2, s3, s4 = 3142 wirelength vectors are: (1, 2, 1, 1, 1, 2), (1, 1, 1, 1, 2, 3), and (1, 2, 1, 1, 1, 1) - POWV and POST for net(degree < 9) For each group, the optimal wirelength of any net can be found based on a few vectors called potentially optimal wirelength vectors (POWVs) . We also store one corresponding Steiner tree, which we called potentially optimal Steiner tree (POST) associated with each POWV. contribution \u00b6 - We show that the set of all degree-n nets can be partitioned into n! groups according to the relative positions of their pins. \u00b6 model \u00b6 \u5236\u8868\u679a\u4e3e\u5316\u7b80\uff1a \u00b6 Note that, although the number of the possible Steiner trees is huge, the number of the possible wirelength vectors is much less. And we notice that not all the wirelength vectors have the potential to produce the optimal wirelength Most vectors are redundant because they have a larger or equal value than that of another vector in all coefficients. For example, we can ignore the wirelength vector (1, 2, 1, 1, 1, 2) because the wirelength produced by the vector (1, 2, 1, 1, 1, 1) is always v3 less. We called a vector that can potentially produce the optimal wirelength (i.e., cannot be ignored) a POWV for every low-degree net, there are only a few POWVs. For example, for all degree-3 nets, the only optimal wirelength vector is (1, 1, 1, 1), which corresponds to the half-perimeter wirelength (HPWL). group the nets which can share the same set of POWVs \u00b6 \u5982\u679c\u6bcf\u4e00\u79cd POST \u5bf9\u5e94\u4e00\u4e9b POSTs\uff0c\u4f1a\u6709\u592a\u591a\u79cd\u53ef\u80fd\uff0c\u6d6a\u8d39\u7a7a\u95f4 \u5b9a\u4e49\uff1atopologically equivalent have the same position sequence Theorem 1: the set of all degree-n nets can be divided into n! groups according to the position sequence such that all nets in each group share the same set of POWVs. (9!= 362,880) LUT generateion \u00b6 \u5982\u679c\u4f7f\u7528\u904d\u5386\u7684\u65b9\u6cd5\uff0c\u6162\u3002Even for degree 5, we need to enumerate a Hanan grid consisting of 40 edges\uff08$4 \\times 5 \\times 2$\uff09 for each of the 120 groups(5!) boundary-compaction technique for efficient: By compacting the four boundaries in a different order, a set of different Steiner trees with different wirelength vectors can be generated \u8fb9\u754c\u538b\u7f29\u6280\u672f\u901a\u8fc7\u538b\u7f29\u56db\u4e2a\u8fb9\u754c\u4e2d\u7684\u4e00\u4e2a\u6765\u51cf\u5c0f\u7f51\u683c\u5927\u5c0f\uff0c\u5373\uff0c\u5c06\u8fb9\u754c\u4e0a\u7684\u6240\u6709\u5f15\u811a\u79fb\u5230\u4e0e\u8be5\u8fb9\u754c\u76f8\u90bb\u7684\u7f51\u683c\u7ebf\u4e0a\u3002 \u8fd8\u662f\u6ca1\u770b\u61c2 0.0 \u7ed3\u679c\uff1anumber of POWVS in a Group: REDUCTION OF LOOKUP TABLE SIZE The POST associated with each POWV should have up to seven Steiner nodes and 9 + 7 - 1 = 15 branches. If 1 byte is used to store each branch in a POST, the POST storage requirement for degree 9 will be 155.9 MB Groups are equivalent for two reasons First: Therefore, up to 2^4^ = 16 different groups can share a set of POWVs and POSTs (the number of equivalent groups may be less than 16 because pins can be shared by adjacent boundaries, and therefore, not all combinations exist). Second, if two nets are symmetrical horizontally, vertically, or diagonally, the POWVs and POSTs of one group can be transformed to those of the other. The total table size is only 9.00 MB in the end SPEEDUP OF MINIMUM-WIRELENGTH COMPUTATION Since entries in POWVs are typically small integers and addition is computationally much less expensive than multiplication, it is more efficient to add the edge length several times instead of using multiplication (\u52a0\u6cd5\u6bd4\u4e58\u6cd5\u597d) Many of them differ from others in only one or two entries. Hence, some POWVs can be efficiently evaluated by adding or subtracting some terms from some other previously computed POWVs. NET BREAKING Nets with a degree higher than D (D \u4e00\u822c\u7b49\u4e8e 9) are broken into several subnets with a degree ranging from 2 to D to which the table lookup estimation can be applied four heuristics are applied to collectively determine a score for each way of breaking. In this technique, a scheme is also introduced to allow users to control the tradeoff between accuracy and runtime data \u00b6 experiment \u00b6 \u6a21\u578b\u5bf9\u6bd4 GeoSteiner \u4f5c\u4e3a\u6807\u51c6 \u4e0d\u540c\u5ea6\u7684\u56fe\u5bf9\u6bd4 runtime The runtime is increasing at a rate much slower than A(log A+1)/2 because most nets have a low degree because the redundant edge removal and the local refinement techniques described at the end of Section VI-B cannot be used, the error is increased. \u66f4\u5927\u7684 degree -obstacle avoiding+parallel -ICCAD-09- -CUHK- \u00b6 -Obstacle avoiding-Science Direct-2013- -CUHK \u00b6 REST-attention mechanism-ICCAD-2021-RL(AC)-CUHK \u00b6 OpenSource! github \u4e0a\u6709\u4e2a\u76f8\u5173\u7684\u590d\u73b0 the first successful attempt to solve this problem using a machine learning approach background \u00b6 machine learning based approaches have shown several advantages over the traditional heuristics, e.g., shorter time for development, superior quality and speed for small to middle size instances. previous ML-based combinatorial problem (TSP) work: RNN-based pointer network [6] --> RL-based work [8] --> multi-hand atttention+[8] work [9] model \u00b6 Rectilinear Edge Sequence (RES) \u00b6 designed for bridge the gap between machine learning output and RSMT structure. res = ((2; 1); (2; 4); (3; 4)) ,(vi, hi)\u5206\u522b\u8868\u793a\u5728\u70b9 vi \u4e0a\u505a\u5782\u7ebf\uff0c\u5728 hi \u4e0a\u505a\u6c34\u5e73\u7ebf overlapping edges indicated by an RES are merged automatically, with Steiner points created \u539f\u6587\u8bc1\u660e\u4e86 res \u4e00\u5b9a\u53ef\u4ee5\u627e\u5230\u6700\u4f18\u7684 RSMT Good Properties of RES Fixed Length Sequence: Determining the number of pairs to output is non-trivial for a neural network model. Fortunately, this will not be a problem with RES, since the length of the RES for any set of n points is always n - 1 The evaluation process is often the bottleneck of reinforcement learning, as it usually requires lots of computations or even simulations. The RES can be evaluated in linear time by finding the length of the horizontal and vertical segments over each point. AC model \u00b6 - \u8f93\u5165\u662f n \u4e2a\u8282\u70b9\u7684(x, y)\u5750\u6807 \u00b6 experiment \u00b6 \u597d\u50cf\u6ca1\u4ec0\u4e48\u63d0\u5347 -GPU-Accelerated-ICCAD-2022--PEK \u00b6 first GPU-accelerated RSMT generation algorithm background \u00b6 Rectilinear Steiner minimum tree (RSMT) generation is a fundamental component in the VLSI design automation flow. Due to its extensive usage in circuit design iterations at early design stages like synthesis, placement, and routing , the performance of RSMT generation is critical for a reasonable design turnaround time. previous work are CPU-based \u5728 GPU \u4e0a\u52a0\u901f RSMT \u751f\u6210\u662f\u4e00\u9879\u91cd\u8981\u4f46\u6781\u5177\u6311\u6218\u6027\u7684\u4efb\u52a1\uff0c\u4e3b\u8981\u539f\u56e0\u5728\u4e8e\u5176\u590d\u6742\u7684\u3001\u975e\u5e73\u51e1(non-trivial)\u7684\u5206\u6cbb(divide-and-conquer)\u8ba1\u7b97\u6a21\u5f0f\u4e0e\u9012\u5f52\u64cd\u4f5c\u3002 NP-completeness of RSMT generation --cite--> [1] the current most efficient and widely-adopted heuristic is FLUTE [9], Although most of the nets in a typical circuit design have only a small degree (\u2264 9), larger nets are exponentially harder to solve RSMT algorithms, such as FLUTE, are based on a divide-and-conquer strategy with deep recursions, which are impossible to be executed on GPU threads with very limited stack memory The sizes of nets in a circuit netlist are highly uneven , from 2-pin nets to nets with 40 pins or more, which leads to an extremely imbalanced workload and harms the parallelism. \u57fa\u4e8e\u6c49\u5357\u7f51\u683c\uff1a \u6bcf\u4e2a\u70b9\u4e09\u4e2a\u7279\u5f81\uff1a(x, y)\u5750\u6807(sort according to y coordinate)\uff0c\u6392\u5e8f s(sort according to x coordinate) R-MST does not insert any Steiner points and can be efficiently constructed in \ud835\udc42 (\ud835\udc5b log\ud835\udc5b) time for a net with \ud835\udc5b pins [4], but at the cost of up to 50% worse result than RSMT [5] contribution \u00b6 propose a levelized task decomposition strategy ensures a balanced workload and enables high-performance data parallelism a algorithmic transforms eliminate the recursion patterns of FLUTE GPU-efficient kernels flow \u00b6 break and merge stages work in an iterative way rather than the recursive mode in FLUTE There is no extensive data copy between CPU and GPU during the inner algorithm loops which ensures minimal overhead of CPU-GPU communication -Obstacle avoiding-ISCAS-2024--SYSU \u00b6 A_Simple_Fast_and_GPU-friendly_Steiner-Tree_Heuristic \u00b6 NN Steiner-Mixed Neural-AAAI-2024-California- \u00b6 OpenSource! we develop NN-Steiner1, a mixed neural-algorithmic framework that leverages the ideas behind Arora\u2019s PTAS for RSMT (Arora 1998). The costly DP step is replaced by a single NN component that outputs a learned embedding of the solutions to the DP subproblems. solving large-scale RSMT problems\u3002\u8fd9\u7bc7\u539f\u7406\u770b\u5f88\u96be\u770b\uff0c\u4e5f\u6bd4\u8f83\u504fRSMT\u7b97\u6cd5\u5728\u591aPoint\u4e0a\u7684\u5b9e\u73b0\uff0c\u5728GR\u4e0a\u7684\u5e94\u7528\u573a\u666f\u611f\u89c9\u5012\u662f\u4e0d\u5927 background \u00b6 there has been a surge in use of NNs to help tackle combinatorial optimization problems REST (Liu, Chen, and Young 2021) achieved the first NN-based approach for RSMT by finding so-called rectilinear edge sequences using RL . (Chen et al. 2022) designed an RL framework to find obstacleavoiding Steiner minimum trees. Significant challenges in neural combinatorial optimization (NCO) remain. NNs are often used in an ad-hoc manner with limited theoretical understanding of the resulting framework. It is also often not known if machine-learning pipelines have the capacity to solve a given combinatorial optimization problem, or how network-architecture design could leverage problem structure to design more effective and efficient neural models. \u5728\u795e\u7ecf\u7f51\u7edc\u548c\u673a\u5668\u5b66\u4e60\u9886\u57df\uff0c \"ad-hoc manner\"\uff08\u4e34\u65f6\u6027/\u7279\u5b9a\u573a\u666f\u6027\u65b9\u5f0f\uff09 \u901a\u5e38\u6307\u4e00\u79cd \u7f3a\u4e4f\u7cfb\u7edf\u6027\u7406\u8bba\u6307\u5bfc\u3001\u4f9d\u8d56\u7ecf\u9a8c\u6216\u76f4\u89c9\u7684\u8bbe\u8ba1\u548c\u8c03\u6574\u65b9\u6cd5 \u795e\u7ecf\u7f51\u7edc\u7684\u8bbe\u8ba1\u548c\u4f18\u5316\u5f80\u5f80\u4f9d\u8d56\u5b9e\u9a8c\u7ed3\u679c\u800c\u975e\u6570\u5b66\u8bc1\u660e\uff08\u4f8b\u5982\uff0c\u65e0\u6cd5\u4e25\u683c\u8bc1\u660e\u67d0\u7f51\u7edc\u7ed3\u6784\u5bf9\u7ec4\u5408\u4f18\u5316\u95ee\u9898\u7684\u6536\u655b\u6027\uff09\u3002 \u4f8b\u5982\uff1aTransformer \u7684\u6ce8\u610f\u529b\u673a\u5236\u6700\u521d\u662f\u542f\u53d1\u5f0f\u8bbe\u8ba1\uff0c\u540e\u7eed\u624d\u9010\u6e10\u6709\u7406\u8bba\u5206\u6790\u5176\u8868\u8fbe\u80fd\u529b\u3002 \u4e3a\u4ec0\u4e48\u795e\u7ecf\u7f51\u7edc\u5e38\u88ab\u6279\u8bc4\u4e3a \"ad-hoc\"\uff1f \u5386\u53f2\u539f\u56e0 \uff1a \u9ed1\u7bb1\u6027\u8d28 \uff1a\u795e\u7ecf\u7f51\u7edc\u7684\u51fd\u6570\u903c\u8fd1\u80fd\u529b\u5f3a\u5927\uff0c\u4f46\u5185\u90e8\u5de5\u4f5c\u673a\u5236\u96be\u4ee5\u89e3\u91ca\u3002 \u5de5\u7a0b\u5b9e\u8df5\u4f18\u5148 \uff1a\u6df1\u5ea6\u5b66\u4e60\u7684\u53d1\u5c55\u957f\u671f\u7531\u5b9e\u9a8c\u7ed3\u679c\u63a8\u52a8\uff08\u5982ImageNet\u7ade\u8d5b\uff09\uff0c\u7406\u8bba\u6ede\u540e\u4e8e\u5e94\u7528\u3002 \u7075\u6d3b\u6027\u4e0e\u4ee3\u4ef7 \uff1a\u795e\u7ecf\u7f51\u7edc\u7684\u901a\u7528\u6027\u4f7f\u5176\u80fd\u9002\u5e94\u591a\u79cd\u4efb\u52a1\uff0c\u4f46\u8fd9\u4e5f\u5bfc\u81f4\u8bbe\u8ba1\u65f6\u7f3a\u4e4f\u4e25\u683c\u7ea6\u675f\u3002 \u5178\u578b\u6848\u4f8b \uff1a ResNet \u7684\u8df3\u8dc3\u8fde\u63a5 \uff1a\u6700\u521d\u662f\u5b9e\u9a8c\u53d1\u73b0\u201c\u6df1\u5ea6\u589e\u52a0\u5bfc\u81f4\u8bad\u7ec3\u8bef\u5dee\u4e0a\u5347\u201d\u540e\u63d0\u51fa\u7684\u89e3\u51b3\u65b9\u6848\uff0c\u540e\u7eed\u624d\u6709\u7406\u8bba\u5206\u6790\u5176\u68af\u5ea6\u4f20\u64ad\u6027\u8d28\u3002 \u6fc0\u6d3b\u51fd\u6570\u9009\u62e9 \uff1aReLU \u7684\u666e\u53ca\u6e90\u4e8e\u5b9e\u9a8c\u4e2d\u53d1\u73b0\u5176\u8bad\u7ec3\u6548\u7387\u4f18\u4e8eSigmoid\uff0c\u800c\u975e\u5148\u9a8c\u7406\u8bba\u63a8\u5bfc\u3002 Arora\u2019s PTAS 1998 contribution \u00b6 the first neural architecture of bounded size that has capacity to approximately solve the RSMT problem leads to better practical performance than existing SOTA methods for large instances one of the first NCO(neural combinatorial optimization) frameworks to use algorithmic alignment to remove dependence on problem size . Training on large instances is prohibitively expensive: for supervised learning this requires computation of exact solutions to large instances, and for RL and unsupervised learning, training becomes exponentially more challenging as size increases. Thus, size generalization is essential for performance on large instances pin\u53ef\u4ee5\u62d3\u5c55\u5230\u591a\u7ef4\uff08\u4e0d\u53ea\u662f2,3\u7ef4\u7a7a\u95f4\uff09, \u8fd8\u53ef\u4ee5\u4e0d\u7528\u76f4\u7ebf\uff08\u6b27\u51e0\u91cc\u5f97\u7a7a\u95f4\uff09 flow \u00b6 model \u00b6 data \u00b6 experiment \u00b6 -Delay Driven-Trans-2024- - \u00b6 DR outdated \u00b6 TritonRoute- - - -ILP- \u00b6 DRCU \u00b6 academic DR DR adv \u00b6 Adv-Node \u00b6 -Multi Row Standard Cell Layout Synthesis with Enhanced Scalability-ISEDA-2025--PEK \u00b6 background \u00b6 Multi-row standard cells are widely adopted in advanced technology nodes, especially for complicated and large cells like multi-bit flip-flops(MBFFs). In advanced technology nodes, standard cell libraries have expanded to include a larger variety and number of cells, which makes manual design more time-consuming. the height of standard cells in advanced nodes has been steadily reduced multi-row standard cells typically contain a higher number of transistors \u76f8\u5173\u5de5\u4f5c\u6bd4\u8f83\u5c11\uff0c\u4e4b\u524d\u89e3\u51b3\u8fd9\u4e2a\u95ee\u9898\u4f7f\u7528\u7684\u57fa\u4e8eone-row\u7684\u7b97\u6cd5\u7136\u540e\u901a\u8fc7\u6298\u53e0\u7b49\u65b9\u5f0f\u53d8\u6210multi-row, \u96be\u4ee5\u83b7\u5f97\u5168\u5c40\u6700\u4f18\u89e3 Circuit Representation \u00b6 NetlistGNN-GNN Congestion-NIPS-2022-GNN-Ark \u00b6 OpenSource! can be a post-placement congestion predictor, also for some other task, not like LHNN\u3002\u4e5f\u505a\u4e86Net WL\u9884\u6d4b\u7684\u5b9e\u9a8c \u8fd9\u7bc7\u6587\u7ae0\u7684 geometrical \u4fe1\u606f\u4e5f\u662f\u7528GNN\u5b9e\u73b0\u7684 \u8c8c\u4f3c\u63a8\u7406\u5f88\u5feb\uff0c\u53ef\u4ee5\u770b\u770b \u5f3a\u8c03\u4e86\u8fd9\u662f\u4e00\u4e2ageneral\u7684Circuit Representaion\u7684\u5de5\u4f5c \u4ed6\u7684\u516c\u5f0f\u5199\u7684\u5f88\u597d\u770b\uff0c\u53ef\u4ee5\u501f\u9274\u4e00\u4e0b background \u00b6 the two most informative ones: the netlist and the design layout; handling each information source independently is sub-optimal categorize into topological methods [4, 5, 6] and geometrical methods. [7, 8, 9] topological methods only consider the topological information in netlists and cannot effectively perceive geometrical structure introduced after the placement stage, so their performance on circuits after placement is greatly stifled. the geometrical models heavily rely on geometrical information and neglect the topology underlying the netlists, so they cannot handle circuits in stages earlier than global placement where geometry is not available. contribution \u00b6 Circuit Graph : a heterogeneous graph with a linear time consumption to the scale of the design Circuit GNN : flow \u00b6 model \u00b6 graph\uff1a shift-window\u7684\u7ebf\u6027\u590d\u6742\u5ea6\u5b9e\u73b0\uff01 data \u00b6 Congestion Prediction ISPD2011 Contest Net Wirelength Prediction DAC2012 contest experiment \u00b6 [!WARNING] \u4f46\u662f\u6ca1\u6709\u8bf4\u8fd9\u4e9b\u5bf9\u6bd4\u6a21\u578b\u662f\u600e\u4e48\u8bbe\u8ba1\u7684 Floorplan \u00b6 IncreDFlip-dataflow driven Macro filp-ISEDA-2025-SJTU- \u00b6 - a methodology that leverages dataflow information to narrow the search space and utilizes dataflow decomposition from the synthesized netlist to guide flipping decisions. \u00b6 background \u00b6 \u4f20\u7edfmacro\u90fd\u662f\u7528\u624b\u6446\u7684, macro \u8d8a\u6765\u8d8a\u591a Typically, mixed-size placers [2], [8], [9] or macro placers [10], [7], [11] consider flipping as one among several co-optimization strategies during placement which will lead to sub-optimal placement outcomes. contribution \u00b6 - a dataflow-driven flipping approach to reduce the search space and time complexity \u00b6 flow \u00b6 model \u00b6 data \u00b6 experiment \u00b6 toread \u00b6 Algorithms_and_data_structures_for_fast_and_good_VLSI_routing \u00b6 \u4e00\u5806\u5173\u4e8e RSMT \u7684\u8bba\u6587 \u00b6 DR ISPD contest: TritonRoute, Dr. CU, DRAPS, RDTA \u00b6 TritonRoute [15] adopted integer linear programming (ILP) for parallel intralayer routing. DRAPS [18] developed an A*-interval-based path search algorithm to handle complicated design rules. Dr. CU [16], [17], [21] proposed an optimal correct-by-construction path search algorithm and a two-level sparse data structure for runtime and memory efficiency. RDTA [19] developed an analytical approach to solve the track assignment problem following the global routing guides. DR Pin Acess: A multithreaded initial detailed routing algorithm considering global routing guides \u00b6 SALT- -TCAD-2020- -CUHK \u00b6 Timing-Driven Routing-ICCAD-2023-USTC \u00b6 TIMING-ICCAD-2024_Guo \u00b6 GPU-Accelerated_Static_Timing_Analysis \u00b6 An Optimization-aware Pre-Routing Timing Prediction Framework Based on Multi-modal Learning \u00b6 -Chip Placement-arxiv-2020-GNN+RL-Google \u00b6 -DRL ROSMT-Trans-2023-DRL-FZU+PEK \u00b6 -Adaptive Route Guides-ASP DAC-2024-XU \u00b6 -Asynchronous RL+Knowledge Transfer-Trans-2023-RL-PEK \u00b6 background \u00b6 \u4e32\u884c\u5e03\u7ebf\u4e0b\u7684 net order \u5bf9\u5e03\u7ebf\u6536\u655b\u7ed3\u679c\u5f71\u54cd\u5f88\u5927\uff0c\u5c24\u5176\u5728\u5148\u8fdb\u5de5\u827a\u8282\u70b9\u4e0b\uff0c\u8bbe\u8ba1\u89c4\u5219\u6108\u52a0\u590d\u6742\u4e14\u5e03\u7ebf\u89c4\u6a21\u5e9e\u5927\uff0c\u5230\u65f6 net order \u7684\u5f71\u54cd\u66f4\u5927 \u4ee5\u5f80\u7684\u5de5\u4f5c\u5f80\u5f80\u4f7f\u7528\u7b80\u5355\u7684\u542f\u53d1\u5f0f\u65b9\u6cd5\u5bf9\u7279\u5b9a\u7684 benchmark \u8fdb\u884c\u4f18\u5316 \u4f20\u7edf\u65b9\u6cd5\u4f9d\u8d56\u4e8e\u7b80\u5355\u7684 \u542f\u53d1\u5f0f\u89c4\u5219 \uff08\u5982\u7f51\u7edc\u8986\u76d6\u533a\u57df\u5927\u5c0f\u3001\u5f15\u811a\u6570\u91cf\u7b49\uff09\u786e\u5b9a\u5e03\u7ebf\u987a\u5e8f\uff0c\u6bd4\u5982\uff1athe number of pins in a net; 2) the number of DRC violations caused by a net [23]; 3) the region size covered by a net [17]; and 4) the distance from a certain point [24] \u3002\u4f46\u7531\u4e8e\u4e0d\u540c\u8bbe\u8ba1\u5dee\u5f02\u5927\uff0c\u8fd9\u7c7b\u56fa\u5b9a\u7b56\u7565\u96be\u4ee5\u901a\u7528\u5316\uff0c\u5bfc\u81f4\u5e03\u7ebf\u8d28\u91cf\uff08\u5982 DRC \u8fdd\u89c4\u3001\u7ed5\u7ebf\u957f\u5ea6\u7b49\uff09\u4e0d\u7a33\u5b9a\u3002\u73b0\u6709\u65b9\u6cd5\u5728\u5e94\u5bf9\u5927\u89c4\u6a21\u3001\u591a\u6837\u5316\u8bbe\u8ba1\u65f6\u7f3a\u4e4f\u7075\u6d3b\u6027\uff0c\u56e0\u6b64\u4e9f\u9700\u4e00\u79cd\u81ea\u52a8\u5316\u3001\u53ef\u6cdb\u5316\u7684\u7f51\u7edc\u987a\u5e8f\u4f18\u5316\u65b9\u6848\u3002 DRC In this work, we adopt Dr.CU as the target detailed routing framework for studying, while the methodology can work on other routers as well. Although the wirelength does not change much, the order affects both via count and the number of DRC violations . Dr.CU sorts nets by the routing region sizes (half-perimeter of the bounding box) of each net in descent order. In other words, nets covering large routing regions are routed first. However, we observe that the routing region sizes of different nets can be very similar, leading to random orders between these nets, and eventually causing high variations in the final violations. For example, Fig. 3 shows that 5293 nets have the same routing region size, accounting for 14.4 % of the total number of nets in benchmark ispd18_test3. Therefore, there is a potential to improve the routing performance by developing an ordering strategy considering more features RL: One of the main obstacles in using supervised ML-based techniques for solving routing problems, especially the net ordering problems, is the lack of golden labeled datasets to learn. metrics\uff1a the total wirelength of all nets; the number of the total used vias the number of DRC violations. contribution \u00b6 \u5f02\u6b65\u5f3a\u5316\u5b66\u4e60\u6846\u67b6 \uff1a \u63d0\u51fa\u57fa\u4e8e A3C\uff08\u5f02\u6b65\u4f18\u52bf\u6f14\u5458-\u8bc4\u8bba\u5bb6\uff09 \u7684\u5f02\u6b65 RL \u6846\u67b6\uff0c\u652f\u6301\u591a\u667a\u80fd\u4f53\u5e76\u884c\u8bad\u7ec3\uff0c\u52a0\u901f\u7b56\u7565\u641c\u7d22\u3002 \u72b6\u6001\u7279\u5f81 \uff1a\u5b9a\u4e49 7 \u7ef4\u7f51\u7edc\u7ea7\u7279\u5f81\uff08\u5982\u5e03\u7ebf\u533a\u57df\u5c3a\u5bf8\u3001\u76f8\u90bb\u7f51\u7edc\u91cd\u53e0\u5ea6\u3001\u5386\u53f2\u91cd\u5e03\u6b21\u6570\u7b49\uff09\uff0c\u8f93\u5165\u7b56\u7565\u7f51\u7edc\u751f\u6210\u6392\u5e8f\u8bc4\u5206\u3002 \u5956\u52b1\u673a\u5236 \uff1a\u7ed3\u5408\u603b\u6210\u672c\uff08\u7ebf\u957f\u3001\u901a\u5b54\u6570\u3001DRC \u8fdd\u89c4\uff09\u4e0e\u57fa\u7ebf\u7b56\u7565\uff0c\u5f15\u5165 \u4e0d\u5339\u914d\u60e9\u7f5a\u9879 \uff0c\u5f15\u5bfc\u667a\u80fd\u4f53\u5b66\u4e60\u4f18\u4e8e\u9ed8\u8ba4\u542f\u53d1\u5f0f\u7b56\u7565\u7684\u6392\u5e8f\u7b56\u7565\u3002 \u57fa\u4e8e\u7b56\u7565\u84b8\u998f\u7684\u8fc1\u79fb\u5b66\u4e60\u7b97\u6cd5 \uff1a \u901a\u8fc7 \u5c0f\u533a\u57df\u526a\u88c1 \uff08\u4ece\u76ee\u6807\u8bbe\u8ba1\u622a\u53d6\u7ea6 500 \u4e2a\u7f51\u7edc\u7684\u5bc6\u96c6\u5b50\u533a\u57df\uff09\u8fdb\u884c\u5fae\u8c03\uff0c\u907f\u514d\u5168\u8bbe\u8ba1\u8bad\u7ec3\u7684\u9ad8\u5f00\u9500\u3002 \u5229\u7528\u6559\u5e08\u7f51\u7edc\uff08\u5df2\u9884\u8bad\u7ec3\u7684\u901a\u7528\u7b56\u7565\uff09\u6307\u5bfc\u5b66\u751f\u7f51\u7edc\uff08\u9488\u5bf9\u76ee\u6807\u8bbe\u8ba1\u7684\u5b9a\u5236\u7b56\u7565\uff09\uff0c\u6700\u5c0f\u5316\u4e24\u8005\u7b56\u7565\u5206\u5e03\u7684 KL \u6563\u5ea6\uff0c\u5b9e\u73b0\u9ad8\u6548\u77e5\u8bc6\u8fc1\u79fb\u3002 \u6a21\u578b\u65e0\u5173\u7684\u7075\u6d3b\u67b6\u6784 \uff1a \u7f51\u7edc\u7ed3\u6784 \u89e3\u8026\u8bbe\u8ba1\u89c4\u6a21 \uff0c\u901a\u8fc7\u72ec\u7acb\u7f16\u7801\u6bcf\u4e2a\u7f51\u7edc\u7684\u5c40\u90e8\u7279\u5f81\u518d\u62fc\u63a5\uff0c\u652f\u6301\u4e0d\u540c\u8bbe\u8ba1\u95f4\u7b56\u7565\u5171\u4eab\uff0c\u907f\u514d\u8f93\u5165\u5c3a\u5bf8\u7ea6\u675f\u3002 model \u00b6 enviroment \u00b6 Dr. Cu \u6bcf\u4e00\u4e2a step \u5c31\u8981\u8dd1\u4e00\u6b21 Dr.Cu \uff0c\u8bad\u7ec3\u4e0d\u662f\u5f88\u6162\uff1f \u800c\u4e14\u4ec0\u4e48\u65f6\u5019 episode \u7ed3\u675f\uff1f state \u00b6 is the collective representation of features for all nets . Cost \u5177\u4f53\u662f\u6307\u4ec0\u4e48\uff1f state \u5f88\u5927\u554a action \u00b6 An action a is a real number vector. Each number is defined as an ordering score of a net. \u4e4b\u524d\u505a\u7684\u90fd\u662f\u5f88\u5c11\u4e2a\u7684action reward \u00b6 \u53ef\u4ee5\u4f7f\u7528 Dr.Cu \u7684 net order \u8fdb\u884c\u521d\u59cb\u7684\u6392\u5e8f\uff0c\u800c\u4e0d\u662f\u4ece\u968f\u673a\u5f00\u59cb\uff0c\u63d0\u9ad8\u6a21\u578b\u6536\u655b\u901f\u5ea6\u3002\u5c24\u5176\u662f\u8fd9\u4e2a\u96be\u6536\u655b\u7684\u4efb\u52a1\uff0c\u5f88\u91cd\u8981 it will speed up the training, but not limit the exploration space to the heuristic ordering strategy used in Dr.CU . A3C \u00b6 Intuitively, the policy network tells us the ordering scores of the nets and the value network evaluates the scores in the sense of future rewards \u8f93\u51fa\u7684\u4e0d\u662f\u4e00\u4e2a\u5177\u4f53\u7684 action\uff0c\u800c\u662f\u4e00\u4e2a\u5206\u5e03\u3002 We pick the action by sampling from this normal distribution p. \u8fd9\u6837\u6709\u4ec0\u4e48\u6548\u679c\uff1f\uff1a\uff08\u6ca1\u7406\u89e3\uff09 TRANSFER LEARNING ALGORITHM \u00b6 Our task is to mine the knowledge from the pretrained policy and adapt to a target design to improve the performance If we can customize the policy for each design with low overhead, there is an opportunity to improve the performance further. To reduce the overhead of customization, we fine-tune the well-trained policy from the previous section using a small region clipped DieRouter+- FPGA Die Routing-DP-ShanDong- \u00b6 background \u00b6 \u5927\u578b\u6570\u5b57\u8bbe\u8ba1\u5f80\u5f80\u9700\u8981\u4f7f\u7528\u591a\u5757 FPGA\uff08MFS\uff09 \u8fdb\u884c\u539f\u578b\u9a8c\u8bc1 2.5D FPGA integrates multiple dies and offers significantly higher capacity than a traditional single-die FPGA Super Long Lines (SLLs) Time-Division Multiplexing (TDM) \u591a\u8def\u5206\u65f6\u590d\u7528\uff0c\u662f\u4e00\u79cd\u4e32\u5e76-\u5e76\u4e32\u8f6c\u6362IP. \u7f13\u89e3FPGA\u7684\u5916\u90e8Pin\u4e0d\u591f\u95ee\u9898\u3002\u8fd9\u4e2aIP\u53ef\u4ee5\u8c03\u8282\u7b49\u6548Pin\u4e2a\u6570\uff0cRatio\u8d8a\u5927\uff0c\u5ef6\u65f6\u8d8a\u5927\u3002 contribution \u00b6 a simpler yet more effective initial routing method based on shortest path trees a Second-Order Cone Programming formulation of an extended relaxed TDM assignment problem to compute optimal continuous TDM ratios a scheduler-driven Dynamic Programming (DP) - based legalization technique that adaptively schedules state evaluations flow \u00b6 data \u00b6 2023 EDA Elite Design Challenge \u7efc\u8ff0 \u00b6 ML4PR \u00b6 Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview \u653e\u7f6e\u548c\u5e03\u7ebf\u662f\u4e24\u4e2a\u4e0d\u53ef\u6216\u7f3a\u4e14\u5177\u6709\u6311\u6218\u6027\u7684 NP-hard \u95ee\u9898 \u673a\u5668\u5b66\u4e60\u51ed\u501f\u5176\u6570\u636e\u9a71\u52a8\u7684\u6027\u8d28\u663e\u793a\u51fa\u4e86\u5e7f\u9614\u7684\u524d\u666f\uff0c\u5b83\u53ef\u4ee5\u51cf\u5c11\u5bf9\u77e5\u8bc6\u548c\u5148\u9a8c\u7684\u4f9d\u8d56\uff0c\u5e76\u4e14\u901a\u8fc7\u5176\u5148\u8fdb\u7684\u8ba1\u7b97\u8303\u5f0f\u5177\u6709\u66f4\u5927\u7684\u53ef\u6269\u5c55\u6027 (\u4f8b\u5982 GPU \u52a0\u901f\u7684\u6df1\u5ea6\u7f51\u7edc) \u6311\u6218: placement: \u5728\u8def\u7531\u5b8c\u6210\u4e4b\u524d\uff0c\u65e0\u6cd5\u8bc4\u4f30\u8bf8\u5982\u53ef\u8fbe\u6027\u4e4b\u7c7b\u7684\u653e\u7f6e\u76ee\u6807\uff1b\u56e0\u6b64\uff0c\u5728\u4f18\u5316\u5faa\u73af\u4e2d\u53ef\u80fd\u9700\u8981\u82b1\u8d39\u6570\u5c0f\u65f6\u624d\u80fd\u83b7\u5f97\u53cd\u9988\uff0c\u8fd9\u5bf9\u4e8e\u8fdb\u884c\u6570\u5343\u6b21\u67e5\u8be2\u6765\u8bf4\u662f\u8d1f\u62c5\u4e0d\u8d77\u7684 \u73b0\u4ee3\u7684\u653e\u7f6e\u5668\u9700\u8981\u5728\u51e0\u4e2a\u5c0f\u65f6\u5185\u5904\u7406\u6570\u4e07\u4e2a\u5b8f\u548c\u6570\u767e\u4e07\u4e2a\u6807\u51c6\u5355\u5143\u3002\u8fd9\u79cd\u53ef\u6269\u5c55\u6027\u7684\u8981\u6c42\u4ecd\u7136\u8d85\u51fa\u4e86\u73b0\u6709 ML \u65b9\u6cd5\u7684\u80fd\u529b routing: \u5728\u516c\u5e73\u7684\u6bd4\u8f83\u4e0b\uff0c\u73b0\u6709\u6280\u672f\u5f88\u96be\u5728\u6548\u7387\u548c\u6c42\u89e3\u8d28\u91cf\u4e0a\u7cfb\u7edf\u5730\u4f18\u4e8e\u7ecf\u5178\u5e03\u7ebf\u7b97\u6cd5 \u5927\u591a\u6570\u57fa\u4e8e\u5b66\u4e60\u7684\u6280\u672f\u5728\u5177\u6709\u6570\u5343\u4e2a\u7f51\u7edc\u7684\u5c0f\u578b\u7535\u8def\u4e0a\u5de5\u4f5c\u5f97\u5f88\u597d\uff0c\u800c\u5b9e\u9645\u7684\u5e03\u7ebf\u5f15\u64ce\u9700\u8981\u5728\u8d85\u5927\u578b 3D \u7f51\u683c\u56fe ( > 1000 \u00d7 1000 \u00d7 10 ) (> 1000 \u00d7 1000 \u00d7 10)(> 1000\u00d71000\u00d710) \u4e0a\u6709\u6548\u5730\u5904\u7406\u6570\u767e\u4e07\u4e2a\u7f51\u7edc\u5e76\u4ea7\u751f\u9ad8\u8d28\u91cf\u7684\u89e3\u51b3\u65b9\u6848 \u76f8\u5173\u5de5\u4f5c placement Routing \u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u5e03\u7ebf\u7b97\u6cd5\u7efc\u8ff0 \u00b6 \u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u5e03\u7ebf\u7b97\u6cd5\u7efc\u8ff0 background \u00b6 \u5e03\u7ebf\u76f8\u5173\u8be6\u7ec6\u770b routing2.md, \u8be6\u7ec6\u5e03\u7ebf\u3001\u9762\u5411\u53ef\u5236\u9020\u6027\u8bbe\u8ba1\u7684\u5e03\u7ebf\u7b97\u6cd5 \u8fd8\u6ca1\u8bb0\u5f55 EDA+GNN \u00b6 \u8be6\u7ec6\u770b A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks \u53c2\u8003 \u00b6 AI \u6280\u672f\u5e26\u7ed9 EDA \u7684\u673a\u9047\u548c\u6311\u6218 Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview \u3010\u9605\u8bfb\u3011A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks\u2014\u2014EDA+GNN \u7efc\u8ff0\u7ffb\u8bd1_ppaml-CSDN \u535a\u5ba2 bak \u00b6 CongestionNet-Congestion Prediction-IFIP-2019-GNN -placement Congestion prediction-arXiv-2021-GNN \u8f93\u5165\uff1a\u7f51\u8868 \u8f93\u51fa\uff1acongestion at placement stage EDA-ML: Graph Representation LearningFramework for Digital IC Design Automation \u5fb7\u96f7\u585e\u5c14\u5927\u5b66\u7535\u6c14\u4e0e\u8ba1\u7b97\u673a\u5de5\u7a0b\u7cfb Pratik Shrestha \u548c Ioannis Savidis background \u00b6 VLSI : traditional methodologies -> ML, Graph representation learning ability to capture complex relationships in graph-structured data GNN\uff1a task \u00b6 flow \u00b6 data \u00b6 \u6a21\u578b \u5b9e\u9a8c","title":"EDA4PR-Digtal"},{"location":"EDA4PR-Digtal/#eda4pr-digtal","text":"","title":"EDA4PR-Digtal"},{"location":"EDA4PR-Digtal/#cross-stage-prediction","text":"Earlystage prediction can enhance design quality by proactively detecting potential design issues in advance --cite-->[cluster-net] Shift left \u51fa\u5904\uff1aV. Bhardwaj, \u201cShift left trends for design convergence in soc: An eda perspective,\u201d International Journal of Computer Applications, vol. 174, no. 16, pp. 22\u201327, Jan 2021","title":"Cross-Stage Prediction"},{"location":"EDA4PR-Digtal/#congestion","text":"","title":"congestion"},{"location":"EDA4PR-Digtal/#background","text":"Routing congestion can overwhelm routing resources and lead to low cell utilization and routing detours congestion is not known accurately until late in the design cycle, after placement and routing. Many modern placement and synthesis tools leverage congestion estimation in their cost analysis in order to minimize the effects of congestion in the final physical design It is known that the total net length can be a good proxy for congestion A simple approximation for congestion prediction is to use the size of the local neighborhood \u548c fan-in, fan-out \u5f3a\u76f8\u5173 Precise congestion prediction from a placement solution plays a crucial role in circuit placement Multiple previous works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution: RUDY, POLAR 2.0. All these techniques are implemented in the placement step and need the position information of cells . To avoid the high computation cost of placement, it is more useful to be able to predict congestion in the logic synthesis phase. congestion prediction problem can be frame as node regression problem with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map . Current machine learning models commonly follow a two-phase workflow. First, based on domain knowledge, human experts generate various local features on the circuit using predefined functions on netlist. Then, based on the generated features, a specific model, e.g. convolution neural network (CNN) model is designed to predict either the routing demand map or the congestion map the emergence of Graph Neural Network (GNN) triggered applications of undirected homogeneous graphs models on routing congestion prediction, since a VLSI circuit can be naturally represented by a graph","title":"background"},{"location":"EDA4PR-Digtal/#routenet-drc-hotspot-prediction-iccad-2018-cnn","text":"","title":"RouteNet-DRC Hotspot Prediction-ICCAD-2018-CNN"},{"location":"EDA4PR-Digtal/#background_1","text":"Every chip design project must complete routing without design rule violation before tapeout. However, this basic requirement is often difficult to be satisfied especially when routability is not adequately considered in early design stages. In light of this fact, routability prediction has received serious attention in both academic research and industrial tool development. Moreover, routability is widely recognized as a main objective for cell placement CNN and Transfer Learning CNN learns more abstract patterns from images Our RouteNet transfers such state-of-the-art ability in image pattern recognition to circuits for capturing the patterns about routability. RouteNet predicts routability based on a pretrained ResNet architecture Fully Convolutional Network (FCN): outputs an image with size equal to or smaller than input. many FCNs have both deep and shallow paths in one network. RUDY(Rectangular Uniform wire DensitY) \u5b83\u88ab\u7528\u4f5c\u6211\u4eec RouteNet \u7684\u8f93\u5165\u7279\u5f81\uff0c\u56e0\u4e3a\u5b83\u4e0e\u8def\u7531\u62e5\u585e\u90e8\u5206\u76f8\u5173\uff0c\u83b7\u53d6\u901f\u5ea6\u5feb\uff0c\u53ef\u4ee5\u76f4\u63a5\u8868\u793a\u4e3a\u4e0e RouteNet \u76f8\u543b\u5408\u7684\u56fe\u50cf challenge of macros The orange circles in Figure 3 indicate a strong tendency for hotspots to aggregate at the small gap between neighboring macros Blue dashed circles indicate the remaining sparsely distributed hotspots \u6709 macro\uff0c\u7ebf\u6027\u7a0b\u5ea6\u4f4e","title":"background"},{"location":"EDA4PR-Digtal/#task","text":"predict overall routability (DRC count), \u5206\u7c7b\u4efb\u52a1\uff0c\u9884\u6d4b\u603b\u7684#DRV predict DRC hotspot locations.DRC hotspots mean the specific locations with high density of DRVs. like an end-to-end object detection task, which is more difficult to solve. GCell \u5185#DRV \u8d85\u8fc7\u8bbe\u5b9a\u503c\u5219\u4e3a DRC hotspot","title":"task"},{"location":"EDA4PR-Digtal/#contribution","text":"mixed-size macros first systematic study on CNN-based routability prediction high accuracy and high speed","title":"contribution:"},{"location":"EDA4PR-Digtal/#flow","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model","text":"","title":"model"},{"location":"EDA4PR-Digtal/#drv-prediction","text":"ResNet18-based preprocess ResNet \u662f\u4e00\u4e2a\u56fa\u5b9a\u8f93\u5165\uff08224*224\uff09\u7684\u6a21\u578b\uff0c\u4e3a\u4e86\u4f7f\u7528\u77e5\u8bc6\u8fc1\u79fb\uff0c\u5c06\u8f93\u5165 \u901a\u8fc7\u63d2\u503c\u7684\u65b9\u6cd5\u53d8\u6210 \u3002\u5177\u4f53\u600e\u4e48\u63d2\uff1f hotspot prediction","title":"DRV prediction"},{"location":"EDA4PR-Digtal/#data","text":"dataset: ISPD 2015 benchmarks different placement made by \u201cobstacle-aware macro placement \" algorithm [5]. each floorplan is placed and routed by Cadence Encounter v14.20 [2]","title":"data"},{"location":"EDA4PR-Digtal/#experiment","text":"we compare the TPR of all methods under the same FPR (error under 1%)","title":"experiment"},{"location":"EDA4PR-Digtal/#congestionnet-predict-congestion-hotspots-ifip-2019-gnngat-nvidia","text":"a graph -based deep learning method for predicting routing congestion hotspots from a netlist before placement. Predict the detail routed lower metal layer congestion values why low layer? \u56e0\u4e3a\u8f83\u4f4e\u91d1\u5c5e\u5c42\u4e0a\u7684\u62e5\u585e\u4e3b\u8981\u662f\u7531\u5c40\u90e8\u903b\u8f91\u7ed3\u6784\u9a71\u52a8\u7684\uff0c\u800c\u4e0d\u662f\u7531\u65e0\u5173\u903b\u8f91\u7c07\u4e4b\u95f4\u7684\u8f83\u957f\u4e92\u8fde\u9a71\u52a8\u7684\uff0c\u540e\u8005\u5f80\u5f80\u5728\u8f83\u9ad8\u91d1\u5c5e\u5c42\u4e0a\u8fd0\u884c. predicting lower metal layer congestion is not only more important for the underlying task of identifying congested logic structures, but also simplifies the task for our graph based network","title":"CongestionNet-predict congestion hotspots-IFIP-2019-GNN(GAT)-nvidia"},{"location":"EDA4PR-Digtal/#contribution_1","text":"\u9636\u6bb5\u65e9, \u53ea\u4f7f\u7528\u7f51\u8868 \u7531\u4e8e\u8be5\u6a21\u578b\u4ec5\u57fa\u4e8e\u7f51\u8868\u7684\u903b\u8f91\u7ed3\u6784\u800c\u4e0d\u662f\u4efb\u4f55\u7279\u5b9a\u7684\u5355\u5143\u5e03\u5c40\u8fdb\u884c\u9884\u6d4b\uff0c\u56e0\u6b64\u5b83\u6d88\u9664\u4e86\u57fa\u4e8e\u5e03\u5c40\u7684\u65b9\u6cd5\u4e2d\u5b58\u5728\u7684\u6b21\u4f18\u5e03\u5c40\u7684\u4f2a\u5f71 can be done without any physical information GNN, \u5feb the first work exploring the use of graph based deep learning for physical design problems \u6570\u636e: roughly 5000 distinct cell types we project our per cell predictions back onto their respective 2D grid (using the final ground truth physical placement ) and average all cells within each grid cell to come up with a predicted value that can be compared to the original ground truth grid value. \u6a21\u578b\u53c2\u6570: an 8 layer Graph Attention Network (GAT) with size 16 intermediate (or hidden) state \u65e0\u5411\u56fe, each node corresponds to a cell \u8282\u70b9\u7279\u5f81: length 50 for each cell type and each cell\u2019s logic description as well as the pin count and cell size of that cell \u5b9e\u9a8c: report correlation values using the Kendall ranking coefficient \u5b9e\u9645\u6548\u679c\u53ef\u89c6\u5316 \u5bf9\u6bd4\u5b9e\u9a8c \u6d88\u878d\u5b9e\u9a8c cell type or function is an essential part of our predictions. cell type \u4e0d\u662f\u6ca1\u8d77\u4f5c\u7528\u5417 \u7f3a\u70b9: model needs to be retrained for every new process technology , since the embeddings are over cell types specific to a process technology. it occasionally over predicts congestion in areas of low to moderate congestion, such as in most failing parts of Partition A due to the graph based nature of the model, it sometimes makes overly soft decision boundaries the CongestionNet uses informative cell attributes (cell size and pin count) alone as the input to the GAT and does not use any embedding encoding the netlist structure \u53ef\u6539\u8fdb\u7684\u70b9:","title":"contribution"},{"location":"EDA4PR-Digtal/#-congestion-prediction-embedding-matrix-factorization-partition-arxiv-2021-gnnsage-nal","text":"a framework that can directly learn embeddings for the given netlist to enhance the quality of our node features \u76ee\u7684\u662f\u4f7f\u7528\u7f51\u8868\u6570\u636e\uff0c\u51cf\u5c11 placement \u8fed\u4ee3 The key difference between this work and CongestionNet model lies in our construction of an embedding pipeline for EDA netlists","title":"-Congestion prediction + embedding + matrix factorization + partition-arXiv-2021-GNN(Sage)-NAL+"},{"location":"EDA4PR-Digtal/#background_2","text":"predicting cell congestion due to improper logic combination can reduce the burden of subsequent physical implementations. previous work: require informative cell features an awareness of high congestion areas at an early design stage is of great importance to provide fast feedback and shorten design cycles Although the global routing result provides a good estimation of routing congestion [6], [19], an awareness of high congestion areas at an early design stage is of great importance to provide fast feedback and shorten design cycles Multiple works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution The process of node embedding involves learning a free vector ev for each node. Embedding learning has achieved great success in the field of Natural Language Processing (NLP), where methods such as Word2Vec Random-walk based embedding method Node2vec, LINE, DeepWalk These methods are derived from the skip-gram encoding method Word2vec there are two aspects of EDA that pose difficulties for standard random-walk based methods the typical circuit is extremely large in the congestion prediction context, the desired prediction is often on the unseen cells in a new circuit. (\u50cf\u6587\u672c\u90a3\u79cd\uff0c\u5e94\u8be5\u662f\u6240\u6709\u6587\u672c\u90fd\u4f5c\u4e3a\u8bad\u7ec3\u96c6\uff0c\u6240\u4ee5\u548c\u7535\u8def\u4e0d\u4e00\u6837)\u3002training and testing on distinct graphs requires extra alignment post-processing [26], [27], which is both challenging and extremely time consuming. Embedding alignment Wasserstein-Procrustes alignment uses a \u6b63\u4ea4\u53d8\u6362\u77e9\u9635 $Q \\in \\mathbb{R}^{d \\times d}$ \u548c\u6392\u5217\uff08\u7f6e\u6362\uff09\u77e9\u9635 $P \\in \\mathbb{R}^{V \\times V} $ to align two graphs G, G' with $X \\in \\mathbb{R}^{V \\times d}$ \u6700\u7ec8\u76ee\u6807\uff1a\u8ba9\u4e24\u4e2a\u56fe\u7684\u8282\u70b9\u5750\u6807\u5c3d\u53ef\u80fd\u91cd\u5408\uff0c\u5373\u4f7f\u5b83\u4eec\u6700\u521d\u770b\u8d77\u6765\u4e0d\u4e00\u6837\u3002 \u6253\u4e2a\u6bd4\u65b9\uff1a\u5047\u8bbe\u4f60\u6709\u4e00\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u8868\uff0c\u6bcf\u4e2a\u5b66\u751f\u7684\u4f4d\u7f6e\u7528\u5750\u6807\uff08\u6bd4\u5982 x, y\uff09\u8868\u793a\u3002\u73b0\u5728\u9694\u58c1\u73ed\u4e5f\u6709\u4e00\u4e2a\u5ea7\u4f4d\u8868\uff0c\u5ea7\u4f4d\u5f62\u72b6\u548c\u4f60\u4eec\u73ed\u5b8c\u5168\u4e00\u6837\uff0c\u4f46\u53ef\u80fd\uff1a \u4ed6\u4eec\u7684\u5ea7\u4f4d\u6574\u4f53\u65cb\u8f6c\u4e86\u67d0\u4e2a\u89d2\u5ea6\uff08\u6bd4\u5982\u4f60\u4eec\u73ed\u6b63\u5317\u65b9\u5411\u662f\u8bb2\u53f0\uff0c\u4ed6\u4eec\u73ed\u6b63\u4e1c\u65b9\u5411\u662f\u8bb2\u53f0\uff09 \u5b66\u751f\u7684\u5ea7\u4f4d\u7f16\u53f7\u987a\u5e8f\u88ab\u6253\u4e71\u4e86\uff08\u6bd4\u5982\u4f60\u4eec\u73ed 1 \u53f7\u5750\u5728\u524d\u6392\u5de6\uff0c\u4ed6\u4eec\u73ed 1 \u53f7\u53ef\u80fd\u5750\u5728\u540e\u6392\u53f3\uff09","title":"background"},{"location":"EDA4PR-Digtal/#_1","text":"\u56fe\u5d4c\u5165\uff08Node Embedding\uff09 \u5c31\u50cf\u628a\u6bcf\u4e2a\u5b66\u751f\u7528\u5750\u6807\u8868\u793a\uff0c\u8fd9\u91cc\u7684 \"\u5750\u6807\" \u5c31\u662f\u7b97\u6cd5\u751f\u6210\u7684 d \u7ef4\u5411\u91cf X\u3002\u8fd9\u4e9b\u5750\u6807\u8981\u4fdd\u7559\u540c\u5b66\u4e4b\u95f4\u7684\u5173\u7cfb\uff08\u6bd4\u5982\u7ecf\u5e38\u4e92\u52a8\u7684\u540c\u5b66\u5750\u6807\u66f4\u63a5\u8fd1\uff09\u3002 \u6b63\u4ea4\u53d8\u6362\u77e9\u9635 Q \u76f8\u5f53\u4e8e\u65cb\u8f6c\u6216\u955c\u50cf\u6574\u4e2a\u5ea7\u4f4d\u8868\uff08\u6bd4\u5982\u628a\u6574\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u987a\u65f6\u9488\u8f6c 90 \u5ea6\uff09\u3002\u8fd9\u79cd\u53d8\u6362\u4e0d\u6539\u53d8\u540c\u5b66\u4e4b\u95f4\u7684\u76f8\u5bf9\u8ddd\u79bb\u2014\u2014\u539f\u672c\u5750\u5728\u4e00\u8d77\u7684\u540c\u5b66\uff0c\u65cb\u8f6c\u540e\u8fd8\u662f\u5750\u5728\u4e00\u8d77\u3002 \u6392\u5217\u77e9\u9635 P \u76f8\u5f53\u4e8e\u91cd\u65b0\u7ed9\u5ea7\u4f4d\u7f16\u53f7\u3002\u6bd4\u5982\u628a\u539f\u672c 1 \u53f7\u540c\u5b66\u7684\u6807\u7b7e\u8d34\u5230 5 \u53f7\u5ea7\u4f4d\u4e0a\uff0c\u4f46\u5ea7\u4f4d\u672c\u8eab\u7684\u4f4d\u7f6e\u6ca1\u53d8\u3002\u8fd9\u5c31\u50cf\u6d17\u724c\u4e00\u6837\u6253\u4e71\u987a\u5e8f\uff0c\u4f46\u5b9e\u9645\u5ea7\u4f4d\u5e03\u5c40\u4e0d\u53d8\u3002","title":"\u5bf9\u5e94\u5230\u56fe\u4e2d\u7684\u6982\u5ff5\uff1a"},{"location":"EDA4PR-Digtal/#_2","text":"\u7b2c\u4e00\u6b65\uff1a\u5bf9\u9f50\u65cb\u8f6c/\u955c\u50cf\uff08\u627e Q\uff09 \u5047\u8bbe\u4e24\u4e2a\u73ed\u7ea7\u5ea7\u4f4d\u5e03\u5c40\u5b8c\u5168\u4e00\u6837\uff0c\u4f46\u65b9\u5411\u4e0d\u540c\u3002\u6211\u4eec\u9700\u8981\u627e\u5230\u4e00\u4e2a \"\u65cb\u8f6c\u89d2\u5ea6\" Q\uff0c\u8ba9\u4e24\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u8868\u65b9\u5411\u4e00\u81f4\u3002 \u6bd4\u5982\u4f60\u4eec\u73ed\u5ea7\u4f4d\u8868\u662f\u6b63\u5e38\u65b9\u5411\uff0c\u9694\u58c1\u73ed\u88ab\u65cb\u8f6c\u4e86 90 \u5ea6\u3002\u901a\u8fc7 Q \u8fd9\u4e2a\u65cb\u8f6c\u77e9\u9635\uff0c\u53ef\u4ee5\u628a\u4ed6\u4eec\u7684\u5ea7\u4f4d\u8868\u8f6c\u56de\u6765\uff0c\u8fd9\u6837\u4e24\u4e2a\u73ed\u7ea7\u7684\u5ea7\u4f4d\u5750\u6807\u5c31\u80fd\u5bf9\u9f50\u3002 \u7b2c\u4e8c\u6b65\uff1a\u5bf9\u9f50\u7f16\u53f7\u987a\u5e8f\uff08\u627e P\uff09 \u5373\u4f7f\u5ea7\u4f4d\u65b9\u5411\u5bf9\u9f50\u4e86\uff0c\u540c\u5b66\u7684\u7f16\u53f7\u53ef\u80fd\u8fd8\u662f\u4e71\u7684\u3002\u6bd4\u5982\u4f60\u4eec\u73ed 1 \u53f7\u540c\u5b66\u5750\u5728(1,1)\uff0c\u800c\u9694\u58c1\u73ed 1 \u53f7\u53ef\u80fd\u5750\u5728(1,1)\u7684\u662f\u4ed6\u4eec\u73ed\u7684 5 \u53f7\u540c\u5b66\u3002\u8fd9\u65f6\u5019\u9700\u8981\u4e00\u4e2a \"\u7f16\u53f7\u91cd\u6392\" \u77e9\u9635 P\uff0c\u628a\u4ed6\u4eec\u7684\u7f16\u53f7\u987a\u5e8f\u8c03\u6574\u5230\u548c\u4f60\u4eec\u73ed\u4e00\u81f4\u3002","title":"\u5177\u4f53\u5230\u4f60\u7684\u95ee\u9898\uff1a"},{"location":"EDA4PR-Digtal/#_3","text":"\u5047\u8bbe\u6dd8\u5b9d\u548c\u4eac\u4e1c\u90fd\u6709\u7528\u6237\u5173\u7cfb\u7f51\u56fe\uff1a \u6dd8\u5b9d\u56fe \uff1a\u7528\u6237 A\u3001B\u3001C \u7684\u5d4c\u5165\u5750\u6807\u662f X \u4eac\u4e1c\u56fe \uff1a\u540c\u6837\u7684\u7528\u6237\u88ab\u79f0\u4f5c X'\u3001Y\u3001Z\uff0c\u5d4c\u5165\u5750\u6807\u662f X' \u5373\u4f7f\u4e24\u4e2a\u5e73\u53f0\u7684\u7528\u6237\u5173\u7cfb\u5b8c\u5168\u76f8\u540c\uff1a \u4eac\u4e1c\u53ef\u80fd\u7528\u4e86\u4e0d\u540c\u7684\u5d4c\u5165\u7b97\u6cd5\uff08\u5bfc\u81f4\u9700\u8981\u65cb\u8f6c Q\uff09 \u7528\u6237\u7684 ID \u7f16\u53f7\u4e0d\u540c\uff08\u5bfc\u81f4\u9700\u8981\u91cd\u65b0\u6392\u5217 P\uff09 \u901a\u8fc7\u627e\u5230 Q \u548c P\uff0c\u5c31\u80fd\u5224\u65ad \"\u6dd8\u5b9d\u7528\u6237 A\" \u5bf9\u5e94 \"\u4eac\u4e1c\u7528\u6237 X\"\uff0c\u5b9e\u73b0\u8de8\u5e73\u53f0\u7528\u6237\u5bf9\u9f50\u3002","title":"\u5b9e\u9645\u5e94\u7528\u573a\u666f\uff1a"},{"location":"EDA4PR-Digtal/#_4","text":"\u8fd9\u4e2a\u6570\u5b66\u95ee\u9898\u5c31\u50cf\u5728\u505a\u4e24\u4ef6\u4e8b\uff1a \u7ea0\u6b63\u65b9\u5411\u5dee\u5f02 \uff1a\u7528 Q \u65cb\u8f6c/\u955c\u50cf\uff0c\u8ba9\u4e24\u4e2a\u56fe\u7684\u65b9\u5411\u4e00\u81f4 \u7ea0\u6b63\u7f16\u53f7\u6df7\u4e71 \uff1a\u7528 P \u91cd\u65b0\u6392\u5217\uff0c\u8ba9\u5bf9\u5e94\u7684\u8282\u70b9\u627e\u5230\u5f7c\u6b64 \u6700\u7ec8\u76ee\u6807\uff1a\u8ba9\u4e24\u4e2a\u56fe\u7684\u8282\u70b9\u5750\u6807\u5c3d\u53ef\u80fd\u91cd\u5408\uff0c\u5373\u4f7f\u5b83\u4eec\u6700\u521d\u770b\u8d77\u6765\u4e0d\u4e00\u6837\u3002 Pointwise Mutual Information (PMI) Matrices PMI \u77e9\u9635\u662f\u7528\u6765\u8861\u91cf\u56fe\u4e2d\u4efb\u610f\u4e24\u4e2a\u8282\u70b9\u4e4b\u95f4\u76f8\u4f3c\u5ea6\u7684\u5de5\u5177\u3002\u6bd4\u5982\uff0c\u5b83\u53ef\u4ee5\u544a\u8bc9\u4f60\u4e24\u4e2a\u7528\u6237\u7684\u5173\u7cfb\u6709\u591a\u7d27\u5bc6\u3002 \u5b9a\u4e49\uff1a \u63a8\u5bfc\uff1a","title":"\u518d\u7b80\u5316\u603b\u7ed3\uff1a"},{"location":"EDA4PR-Digtal/#_5","text":">\u5047\u8bbe\u4f60\u6709\u4e00\u4e2a\u793e\u4ea4\u7f51\u7edc\uff0c\u6709 3 \u4e2a\u7528\u6237\uff1aA\u3001B\u3001C\u3002\u4ed6\u4eec\u7684\u5d4c\u5165\u5411\u91cf\u5982\u4e0b\uff1a >- A \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 1 = [1,0] >- B \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 2 = [0,1] >- C \u7684\u5d4c\u5165\u5411\u91cf\uff1a*X* 3 = [1,1] >\u4e5f\u5c31\u662f $X \\in \\mathbb{R}^{3 \\times 2}$ >#### **1. \u8ba1\u7b97\u76f8\u4f3c\u5ea6** >- A \u548c B \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 1, *X* 2\u27e9 = 1\u00d70+0\u00d71 = 0 >- A \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 1, *X* 3\u27e9 = 1\u00d71+0\u00d71 = 1 >- B \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X* 2, *X* 3\u27e9 = 0\u00d71+1\u00d71 = 1 >#### **2. \u6784\u5efa PMI \u77e9\u9635** >PMI \u77e9\u9635\u5c31\u662f\uff1a >![image-20250301145748553](assets/image-20250301145748553.png) >- \u7b2c (1,2) \u9879\u662f 0\uff0c\u8868\u793a A \u548c B \u4e0d\u76f8\u4f3c\u3002 >- \u7b2c (1,3) \u9879\u662f 1\uff0c\u8868\u793a A \u548c C \u76f8\u4f3c\u3002 >#### **3. \u6b63\u4ea4\u77e9\u9635\u7684\u4f5c\u7528** >\u5047\u8bbe\u6211\u4eec\u7528\u4e00\u4e2a\u6b63\u4ea4\u77e9\u9635 *Q* \u65cb\u8f6c\u5d4c\u5165\u5411\u91cf\uff0c\u6bd4\u5982\uff1a >*Q* = [0110] >\u65b0\u7684\u5d4c\u5165\u77e9\u9635 `X~=XQ` \u5c31\u662f\uff1a >- A \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~1 = [0,1] >- B \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~2 = [1,0] >- C \u7684\u65b0\u5d4c\u5165\u5411\u91cf\uff1a*X*~3 = [1,1] >\u91cd\u65b0\u8ba1\u7b97\u76f8\u4f3c\u5ea6\uff1a >- A \u548c B \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~1, *X*~2\u27e9 = 0\u00d71+1\u00d70 = 0 >- A \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~1, *X*~3\u27e9 = 0\u00d71+1\u00d71 = 1 >- B \u548c C \u7684\u76f8\u4f3c\u5ea6\uff1a\u27e8 *X*~2, *X*~3\u27e9 = 1\u00d71+0\u00d71 = 1 >PMI \u77e9\u9635\u4ecd\u7136\u662f\uff1a >![image-20250301150907011](assets/image-20250301150907011.png) >\u4e5f\u5c31\u662f\u8bf4\uff0c\u6b63\u4ea4\u53d8\u6362\u4e0d\u4f1a\u6539\u53d8\u8282\u70b9\u4e4b\u95f4\u7684\u76f8\u4f3c\u5ea6\u3002 PMI Matrix eigendecomposition for network embedding \u7531\u4e8e\u4e0a\u4e00\u7ae0\u5df2\u7ecf\u8bc1\u660e\uff1aX \u4e58\u4e0a Q \u4ee5\u540e\uff0c PMI \u4e0d\u53d8\uff0c\u6240\u4ee5\u4e0d\u7528\u627e Q \u77e9\u9635 \u540e\u9762\u5173\u4e8e\u7279\u5f81\u5411\u91cf\u6ca1\u770b\u660e\u767d \u7ed3\u8bba\u662f PMI \u77e9\u9635\u5206\u89e3\u6bd4\u968f\u673a\u6e38\u8d70\u5feb","title":"\u4e3e\u4e2a\u4f8b\u5b50"},{"location":"EDA4PR-Digtal/#contribution_2","text":"an efficient mini-batch training method at the sub-graph level can guarantee parallel training and satisfy the memory restriction for large-scale netlists Matrix-factorization based embedding learning","title":"contribution"},{"location":"EDA4PR-Digtal/#data_1","text":"","title":"data"},{"location":"EDA4PR-Digtal/#task_1","text":"during the logic synthesis stage \u5230\u5e95\u662f\u4ec0\u4e48\u65f6\u5019\u7684 congestion \u6570\u636e? Routing \u540e\u7684\u771f\u5b9e\u503c\u8fd8\u662f\u9884\u6d4b plcament \u540e\u7684 congestion RUDY \u9884\u6d4b\u503c? \u5e94\u8be5\u662f Global Routing \u540e\u7684: \u5f3a\u8c03\u4e86 congestion value = wiring demand/routing capacity contrbution","title":"task"},{"location":"EDA4PR-Digtal/#data_2","text":"DAC2012 contest benchmark http://archive.sigda.org/dac2012/contest/dac2012_contest.html OpenROAD dataset place via DREAMPLACE Macros and terminals are removed from the graph Nets with degree more than 10 are excluded from the final graph as they introduce cliques too large to work with efficiently. node features (pin number, cell size) , This follows the flow of CongestionNet","title":"data"},{"location":"EDA4PR-Digtal/#flow_1","text":"congestion value for each grid cell computed as the wiring demand divided by the routing capacity , The output along the z-axis is reduced by a max function, Our focus is on predicting congestion due to local logic structure, which manifests itself on lower metal layers. Therefore, we use congestion labels from the lower half of the metal layers to train and evaluate the model \u63a8\u7406\u7684\u65f6\u5019\u53d6\u6240\u6709 cell \u7684\u9884\u6d4b\u5e73\u5747\u503c principle \u63d0\u51fa\u76f8\u8fde\u8d8a\u8fd1\u7684\u8282\u70b9\u76f8\u4f3c\u5ea6\u8d8a\u9ad8, \u63d0\u51fa structural node similarity Sub-graph partition ? METIS? ClusterGCN? Matrix Factorization ?","title":"flow"},{"location":"EDA4PR-Digtal/#model_1","text":"The key difference between this approach and CongestionNet lies in embedding pipeline graph is undirected complete circuit is too large for direct matrix factorization and must be partitioned into clusters, use METIS partitioning tool in ClusterGCN Sub-graph partition: clusters of \u2248 5000 nodes each Matrix Factorization ?","title":"model"},{"location":"EDA4PR-Digtal/#experiment_1","text":"three metrics of correlation to measure performance: Pearson, Spearman, Kendall Before evaluation, both the prediction and the label have some (very low) noise added to them.","title":"experiment"},{"location":"EDA4PR-Digtal/#pgnn-drvs-predictionpin-proximity-graph-iccad-2022-gnnunetcnn-korea","text":"","title":"PGNN-DRVs prediction+Pin Proximity Graph-ICCAD-2022-GNN+UNet(CNN)-Korea"},{"location":"EDA4PR-Digtal/#background_3","text":"(1) pin accessibility and (2) routing congestion are two major causes of DRVs (design rule violations) Particularly, the complex design rules put so much burden on physical design, demanding lots of iterations on the time-consuming process of cell placement and net routing to clean up all DRVs (design rule violations) before tapping out . Thus, at the placement stage, if we were able to identify, with high confidence, DRC (design rule check) hotspots that would be likely to occur at the routing stage, we can pay more attention shortcoming of image based : local pin accessibility cannot be accurately modeled by pin pattern image alone using high-resolution pin pattern images incur significant additional run-time as well as memory overhead to the prediction models to optimize the placement before routing.","title":"background"},{"location":"EDA4PR-Digtal/#task_2","text":"a novel ML based DRC hotspot prediction technique, GNN is used to embed pin accessibility information, U-net is used to extract routing congestion information from grid-based features placement \u5206\u5272\u4e3a grid, \u957f\u5bbd = G-Cell DRVs are extracted as the ground-truth after detailed routing","title":"task"},{"location":"EDA4PR-Digtal/#contribution_3","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#-gnn-model-base-pin-proximity-graph","text":"","title":"- GNN model, base pin proximity graph"},{"location":"EDA4PR-Digtal/#model_2","text":"PGNN can adopt pin proximity graph as well as grid-based feature map as input feature Pin Proximity Graph : \u65e0\u5411\u56fe\uff0c \u540c\u6784\u56fe U-Net: featrue: \u6574\u4f53\u6a21\u578b: \u6570\u636e\u96c6 : \u4ee5\u540e\u4e5f\u53ef\u4ee5\u8fd9\u4e48\u505a, \u540c\u4e00\u4e2a benchmark \u4e0d\u540c\u7684 config \u53c2\u6570\u5c31\u6709\u4e0d\u540c\u7684\u6570\u636e","title":"model"},{"location":"EDA4PR-Digtal/#experiment_2","text":"Nangate 15nm library 9 groups are used for training and the remaining 1 group for test. K \u6298\u9a8c\u8bc1 positive \u548c negative \u662f\u4ec0\u4e48\u610f\u601d? \u53ef\u89c6\u5316: \u6d88\u878d\u5b9e\u9a8c: \u4ee5\u540e\u4e5f\u53ef\u4ee5\u8fd9\u6837\u7528\u7279\u5f81\u6d88\u878d? \u5bf9\u6bd4\u5b9e\u9a8c(F1-score): \u6ce8\u610f\u4e0d\u9700\u8981 GR! GR-Cong is obtained from ICC2 after global routing stage, and grids with high routing congestion are classified as DRC hotspot. \u5546\u7528 RouteNet \u548c J-Net \u90fd\u662f\u76f8\u5173\u7684\u5b66\u672f\u5de5\u4f5c \u65f6\u95f4\u5bf9\u6bd4:","title":"experiment"},{"location":"EDA4PR-Digtal/#lhnn-congestionprediction-dac-2022-gnn-cuhkhuaweiyibolin","text":"","title":"LHNN-CongestionPrediction-DAC-2022-GNN-CUHK+Huawei+YiboLin"},{"location":"EDA4PR-Digtal/#background_4","text":"\u56fe\u7684\u8282\u70b9\u7684\u8bbe\u7f6e\u5f88\u65b0\u9896 with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map . due to the need for the \"shift-left\" in circuit design, researchers begin to seek alternative solutions in machine learning [4] [5] to achieve accurate and fast congestion map prediction","title":"background"},{"location":"EDA4PR-Digtal/#task_3","text":"two related tasks, routing demand regression and congestion classification","title":"task"},{"location":"EDA4PR-Digtal/#data_3","text":"regard each G-cell as a node and add an edge between two nodes if the respective two G-cells are adjacent. hypergraphs and heterogeneous graph , \u4e24\u79cd\u8282\u70b9\uff1aG-cell \u548c G-net feature\uff1a ISPD 2011 [16] and DAC 2012 [17] contest benchmarks ,","title":"data"},{"location":"EDA4PR-Digtal/#model_3","text":"\u4ed6\u8fd9\u91cc\u8bf4 congestion map \u662f\u4e00\u4e2a\u4e8c\u503c\u5316(0/1?)\u7684\u6570\u636e\u96c6\uff0c \u6240\u4ee5\u662f\u5206\u7c7b\u4efb\u52a1, \u4f46\u662f\u4e3a\u4e86\u5229\u7528\u6570\u636e\uff0c\u540c\u65f6\u9632\u6b62 routing demand \u7684\u4fe1\u606f\u4e22\u5931\uff0c \u8fd8\u8bbe\u7f6e\u4e86\u4e00\u4e2a\u9884\u6d4b routing demand \u7684\u4efb\u52a1\uff1f","title":"model"},{"location":"EDA4PR-Digtal/#experiment_3","text":"15benchmarks: 10 for training and 5 for testing run DREAMPlace [18] on each of the designs to generate placement solutions NCTU-GR 2.0 [2] to attain horizontal/vertical routing demand maps , and set the congestion maps as a binary indicator according to whether the horizontal/vertical routing demand of the G-cell exceeds the circuit\u2019s capacity \u5bf9\u6bd4\u5b9e\u9a8c\uff1a \u53ef\u89c6\u5316\uff1a \u6d88\u878d\u5b9e\u9a8c\uff1a","title":"experiment"},{"location":"EDA4PR-Digtal/#clusternet-iccad-2023-korea","text":"Netlist as input","title":"ClusterNet- -ICCAD-2023--Korea"},{"location":"EDA4PR-Digtal/#medusa-2d3d-trans-2023-cnn-columbia","text":"Routing congestion is one of the many factors that need to be minimized during the physical design phase of large integrated circuits. compare with c-DCGAN [33] , which is GAN-based. One of the drawbacks of GANs, however, is that they are generally difficult to train and so the performance benefits that they may yield comes at a significant computing cost.","title":"MEDUSA-2D&amp;3D-Trans-2023-CNN-Columbia"},{"location":"EDA4PR-Digtal/#background_5","text":"feature encoding algorithm. Features extracted from the routing topology are stored in a multi-layer hyper-image that preserves the circuit\u2019s structural information a customized CNN takes our proposed hyper-image as inputs and produces congestion maps that are comparable to ground truth simplified customized CNNs embedded them with two open source routers","title":"background"},{"location":"EDA4PR-Digtal/#contribution_4","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_2","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_4","text":"In 3D routing m = 16; input feature: Vertex related: Pin density and level-one pin density Vertex-east-edge related: Wire density, wire usage, and wire capacity Vertex-north-edge related: Wire density, wire usage, and wire capacity 3D information: Via usage and capacity. Wire density\u662fpattern routing\u7684\u7ed3\u679c pattern routing \u5177\u4f53\u662f\u600e\u4e48\u505a\u7684\uff1f CU-GR-M and UBC-Route In the case of 2D routing, m = 2 \uff1b the via feature is not considered when using MEDUSA-2D The cost functions of CU-GR [21] do not take into consideration the estimated via usage produced by MEDUSA-3D","title":"model"},{"location":"EDA4PR-Digtal/#data_4","text":"developed MEDUSA-3D, which is used with CU-GR [21] for performing 3D routing on ICCAD 2019 benchmarks MEDUSA-2D, was also developed to be used for traditional 2D routing using ISPD 2008 benchmarks [1].","title":"data"},{"location":"EDA4PR-Digtal/#experiment_4","text":"PD, NP, ND, LN, GN, and C are abbreviations for pin density, neighborhood pin density, net density, local net, global net, and capacity (both pin capacity and via capacity if applicable), respectively","title":"experiment"},{"location":"EDA4PR-Digtal/#-nn-robustness-improve-arxiv-2024-uc-","text":"","title":"-NN Robustness improve-arXiv-2024- -UC-"},{"location":"EDA4PR-Digtal/#background_6","text":"\u6700\u8fd1\u7684\u5de5\u4f5c\u5df2\u7ecf\u8bc1\u660e\u795e\u7ecf\u7f51\u7edc\u901a\u5e38\u662f\u5bb9\u6613\u53d7\u5230\u7cbe\u5fc3\u9009\u62e9\u7684\u8f93\u5165\u5c0f\u6270\u52a8\u7684\u5f71\u54cd Our definition of imperceptibility is characterized by a guarantee that a perturbation to a layout will not alter its global routing recent work [10, 18] has demonstrated that image classifiers can be fooled by small, carefully chosen perturbations of their input","title":"background"},{"location":"EDA4PR-Digtal/#task_4","text":"design two efficient methods for finding perturbations that demonstrate brittleness of recently proposed congestion predictors one potential approach to address the issues by modifying the training procedure to promote robustness","title":"task"},{"location":"EDA4PR-Digtal/#contribution_5","text":"Painting on PIacement-predict the routing congestion-ACM-2019-GAN- -DRC Hotspot Prediction-ISCAS-2021-CNN -Routing Congestion Prediction-ASPDAC-2020-GAN slice FPGACong_ASPDAC20 (yibolin.com) -predict #DRV, a macro placer-DATE-2019-CNN","title":"contribution"},{"location":"EDA4PR-Digtal/#timing","text":"","title":"Timing"},{"location":"EDA4PR-Digtal/#background_7","text":"","title":"background"},{"location":"EDA4PR-Digtal/#timinggcn-sta-prediction-dac-2022-gnn","text":"the first work\uff01 opensource still relies on local net/cell delay prediction as auxiliary tasks no optimization, not fit the real-world scenario where timing optimization is taken into account PreRoutGNN-STA prediction-AAAI-2024-GNN opensource","title":"TimingGCN-STA prediction-DAC-2022-GNN"},{"location":"EDA4PR-Digtal/#multimodal-fusion-restructure-tolerantcnnendpoint-wise-masking4layout-dac-2023-gnncnn-7nm-riscv","text":"slice Restructure\uff1a\u9884\u6d4b\u7ec8\u70b9\u7684\u5ef6\u65f6\uff0c\u4f46\u662f Timing Opt \u4f1a\u6539\u53d8\u7f51\u8868\u7ed3\u6784(end point \u4e0d\u53d8\uff09\u3002\u5bf9\u4e00\u4e2a Pre-routing \u4efb\u52a1\u6765\u8bf4\uff0c\u8f93\u5165\u7684\u7f51\u8868\u548c\u6700\u7ec8\u7684\u7f51\u8868\u4e0d\u4e00\u6837 netlist restructuring causes a mismatch between local input features and ground-truth features in the restructured sub-regions As a result, prior local-view models can only be trained on the unchanged regions in a semi-supervised manner . In other words, the better the models fit on labeled (unreplaced) net/cell delays, the worse they fit on replaced regions and eventually on endpoint arrival time \u6570\u636e\u96c6\uff1a\u57fa\u672c\u4fe1\u606f\u548c Timing \u4f18\u5316\u5bfc\u81f4\u7684\u7f51\u8868\u53d8\u5316 average 40% nets and 21% cells are replaced during timing optimization timing optimization brings an average change of 59.6% to net delays and 33.3% to cell delays \u4e3a\u4ec0\u4e48\u7528 layout \u4fe1\u606f\uff1aSince most timing optimization techniques include gate insertion or gate sizing, placement should reserve space for subsequent timing optimization. In other words, the timing optimizer\u2019s efficacy is tied closely to global layout information. The layout information plays a dominant role in determining the timing optimizer\u2019s impact since most optimization techniques need space to be applied \u6574\u4f53\u6a21\u578b \u7ec4\u6210\uff1a GNN+CNN+Endpoint-wise Masking Netlist(GNN): \u548c TimingGCN-STA prediction-DAC-2022-GNN \u5f88\u50cf(\u6ca1\u53d1\u73b0\u4e0d\u540c) Layout(CNN+Endpoint-wise Masking) \u4e09\u4e2a\u7279\u5f81\uff1acell density, rectangular uniform wire density (RUDY), and macro cells region Endpoint-wise Masking \u5bf9\u6bd4\u5b9e\u9a8c\uff1a run time \u5b9e\u9a8c","title":"Multimodal Fusion-Restructure tolerant+CNN+Endpoint-wise Masking4Layout -DAC-2023-GNN+CNN-7nm RISCV"},{"location":"EDA4PR-Digtal/#other","text":"Ahead RC network-STA prediction-DAC-2022-? Doomed Run Prediction-TNS prediction-ACM-2021-GNN+RNN","title":"other"},{"location":"EDA4PR-Digtal/#not-dl","text":"The two-stage approaches [2], [3] first predict localnet/cell delays and then apply PERT traversals [5] to evaluate the global timing metrics, i.e., endpoint arrival time.","title":"not DL"},{"location":"EDA4PR-Digtal/#optimization","text":"","title":"Optimization"},{"location":"EDA4PR-Digtal/#timing_1","text":"","title":"Timing"},{"location":"EDA4PR-Digtal/#tsteiner-steiner-points-opt-dac-2023-gnn-cuhk","text":"","title":"TSteiner - Steiner Points Opt-DAC-2023-GNN-CUHK"},{"location":"EDA4PR-Digtal/#background_8","text":"\u5bf9\u4e8e multi-pin net \u9700\u8981\u6784\u5efa steiner tree \u6765\u8fdb\u884c routing\uff0c\u6545 steiner tree \u4e2d steiner points \u4e5f\u4f1a\u5f71\u54cd routing FLUTE [ 3] \u662f\u5e38\u7528\u7684\u751f\u6210 steiner tree \u7684\u7b97\u6cd5\u3002\u5728\u751f\u6210 steiner tree \u540e\uff0c\u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u8fd1\u4e00\u6b65\u4f18\u5316 steiner point \u6765\u4f18\u5316 timing the previous early-stage timing optimization works only focus on improving early timing metrics. \u63d0\u51fa\u4e86\u8bf8\u5982 net \u52a0\u6743\u548c\u53ef\u5fae\u5206\u65f6\u95f4\u76ee\u6807\u7b49\u7b56\u7565\u6765\u4f18\u5316\u65f6\u95f4, only focus on improving pre-routing timing metrics, which may have a considerable gap to signoff timing performance. \u65af\u5766\u90a3\u70b9\u66f4\u52a0\u9760\u8fd1\u5e03\u7ebf\u9636\u6bb5(\u548c\u5e03\u7ebf\u66f4\u52a0\u76f8\u5173) all the aforementioned works are not directly targeted at sign-off timing performance due to its high acquisition cost \u4efb\u52a1: In this paper, we focus on explicit sign-off timing optimization at the pre-routing stage to reduce the turnaround time optimization framework is built to adjust Steiner point positions for better sign-off timing performance iteratively The most popular Steiner minimum tree construction algorithms aim to minimize wirelength . Moreover, the Steiner point refinement is introduced to update the generated Steiner point positions for specific objectives, e.g., sign-off timing performance, while maintaining the two-pin net connections \u542f\u53d1: we surprisingly find that the signoff timing performance could be significantly affected even by a random disturbance on Steiner point positions, as shown in Fig. 2. Nevertheless, the impact of random moving is considerately unstable, and its average performance is slight (with a ratio close to 1.0). \u6240\u4ee5\u542f\u53d1\u627e\u5230\u4e00\u4e2a\u597d\u7684\u65b9\u6cd5\u6765\u66f4\u65b0\u65af\u5766\u7eb3\u70b9\u6765\u964d\u4f4e TNS \u5728\u6700\u5e7f\u6cdb\u4f7f\u7528\u7684\u6280\u672f\u8282\u70b9\u4e2d\uff0c\u4e0e \u8def\u5f84\u957f\u5ea6 \u6700\u76f8\u5173\u7684\u5b9a\u65f6\u5ea6\u91cf\u2014\u2014\u51c0\u5ef6\u8fdf\uff0c\u5e76\u4e0d\u80fd\u89e3\u91ca\u5927\u90e8\u5206\u7684\u6574\u4f53\u5b9a\u65f6\u6027\u80fd. \u8fd9\u91cc\u7528\u7684\u521d\u59cb\u5316\u65af\u6cf0\u7eb3\u6811\u7684\u65b9\u6cd5\u7684\u4f18\u5316\u76ee\u6807\u90fd\u662f\u8def\u5f84\u957f\u5ea6\u6700\u77ed","title":"background"},{"location":"EDA4PR-Digtal/#contribution_6","text":"first earlystage timing optimization framework via Steiner point refinement GNN TSteiner framework is fully automated with an adaptive stepsize scheme and the auto-convergence scheme improves 11.2% and 7.1% on average (up to 45.8% and 43.9%) for WNS and TNS \u6a21\u578b: Steiner tree construction decomposes each multi-pin net into a set of two-pin nets via additional Steiner points before global routing to reduce the problem complexity The proposed framework can be divided into two stages, sign-off timing gradient generation (Section III-A) and concurrent Steiner point refinement (Section III-B) \u548c TimingGCN \u76f8\u6bd4\u5c31\u662f\u591a\u4e86 Steiner \u8282\u70b9, \u7136\u540e\u5427\u7b2c\u4e00\u90e8\u5206\u7684\u7684 node embedding \u90e8\u5206\u52a0\u4e0a\u4e86 steiner \u7684\u90e8\u5206 \u5b9e\u9645\u662f: \u4f18\u5316\u7684\u6307\u6807, WNS \u548c TNS \u7684\u52a0\u6743 \u6839\u636e\u4f18\u5316\u6307\u6807\u5bf9\u65af\u6cf0\u7eb3\u70b9\u5750\u6807\u53c2\u6570\u505a\u68af\u5ea6\u4e0b\u964d \u76f8\u6bd4\u7b80\u5355\u7684\u68af\u5ea6\u4e0b\u964d\uff0c\u53ea\u662f\u51cf\u5c0f\u4e86\u5bf9\u4e0d\u540c benchmark \u7684\u624b\u52a8\u5b66\u4e60\u7387\u5fae\u8c03 \u6570\u636e \u5b9e\u9a8c","title":"contribution:"},{"location":"EDA4PR-Digtal/#placement","text":"","title":"Placement"},{"location":"EDA4PR-Digtal/#-pin-accessibilitydrv-prediction-dac-2019-cnn-ntu","text":"","title":"-Pin Accessibility+DRV prediction-DAC-2019-CNN-NTU"},{"location":"EDA4PR-Digtal/#background_9","text":"Standard cells on the lower metal layers severely suffer from low routability due to high pin density, low pin accessibility, and limited routing resources. It can be observed that the access points of pin B are blocked by the metal 2 (M2) routing segments routed from Pin A and Pin C, so an M2 short design rule violation (DRV) will be induced when dropping a via12 on Pin B. pin accessibility is not only determined by cell layout design but also strongly affected by adjacent cells \u5bf9\u4e8e\u4f20\u7edf\u65b9\u6cd5\uff0c\u4e24\u4e2a\u7f3a\u70b9\uff1a Cell libraries provided by foundries should not be considerably redesigned because the optimized cell performance and manufacturability may be highly sensitive to cell layouts Deterministic approaches based on human knowledge have been shown to be less effective in advanced nodes for optimization problems such as DRV prediction and minimization because of the extremely high complexity through the overall design flow It can be observed that most of the congested regions in the layout do not have DRVs, while some regions with DRVs are not so congested. \u4f46\u662f\u6211\u611f\u89c9\u8fd8\u662f\u6709\u76f8\u5173\u6027\u7684\u3002\u4ed6\u662f\u60f3\u8bf4\u660e congestion \u51fa\u73b0\u7684\u5730\u65b9\u4e0d\u4e00\u5b9a\u6709 DRV\uff0c\u4f46\u662f\u6ca1 congestion \u7684\u5730\u65b9\u53ef\u80fd\u56e0\u4e3a poor pin accessibility \u5bfc\u81f4 DRV \u4e5f\u662f\u8bf4\u660e\uff1acongestion \u51fa\u73b0\u7684\u5730\u65b9\u4e0d\u4e00\u5b9a\u6709 DRV\uff0c\u4f46\u662f\u6ca1 congestion \u7684\u5730\u65b9\u53ef\u80fd\u56e0\u4e3a poor pin accessibility \u5bfc\u81f4 DRV the two M2 shorts occur at the locations having the same pin pattern in the top cell-row and mid cell-row","title":"background"},{"location":"EDA4PR-Digtal/#task_5","text":"DRV prediction, \u4e8c\u5206\u7c7b pin accessibility optimization, \u7ed9\u4e00\u4e2a\u5408\u6cd5\u5316\u540e\u7684\u5e03\u5c40\u7ed3\u6784\uff0c\u901a\u8fc7\u7b97\u6cd5\u8fdb\u884c\u51cf\u5c11 bad pin accessibility \u7684 detailed placement \u5176\u5b9e\u4e5f\u662f\u4e00\u4e2a\u9884\u6d4b\u6a21\u578b\uff0c\u4e00\u4e2a\u4f18\u5316\u6a21\u578b","title":"task"},{"location":"EDA4PR-Digtal/#contribution_7","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#-first-work-to-apply-pin-pattern-as-the-input-features-of-drv-prediction-models","text":"","title":"- first work to apply pin pattern as the input features of DRV prediction models."},{"location":"EDA4PR-Digtal/#flow_3","text":"model: PPR&DFPPR: Model-guided Detailed Placement : Dynamic Programming-based Placement Blockage Insertion \u8fd8\u4f1a\u6539\u65b9\u5411\uff1f Cell Displacement Refinement","title":"flow"},{"location":"EDA4PR-Digtal/#data_5","text":"Both the width and height of each pixel are set as the minimum spacing of the M1 layer in order to prevent a pixel from being occupied by two different pins. \u6ca1\u770b\u89c1\u5173\u4e8e benchmark \u7684\u63cf\u8ff0","title":"data"},{"location":"EDA4PR-Digtal/#experiment_5","text":"shortcoming: flow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries \u5bf9\u4e8e VLSI\uff0c\u4e00\u884c\u4e00\u884c\uff0c\u4e00\u5bf9\u4e00\u5bf9\u8fdb\u884c\uff0c\u5f88\u6162\uff1f","title":"experiment"},{"location":"EDA4PR-Digtal/#-pin-accessibilityactiv-ispd-2020-ntusynopsys","text":"","title":"-Pin Accessibility+activ-ISPD-2020- -NTU+Synopsys"},{"location":"EDA4PR-Digtal/#background_10","text":"With the development of advanced process nodes of semiconductor, the problem of pin access has become one of the major factors to impact the occurrences of design rule violations (DRVs) due to complex design rules and limited routing resource supervised learning approaches extract the labels of training data by generating a great number of routed designs in advance, giving rise to large effort on training data preparation. the pre-trained model could hardly predict unseen data Unlike most of existing studies that aim at design-specific training, we propose a library-based model which can be applied to all designs referencing to the same standard cell library set. Due to the shrinking of modern process nodes of semiconductor, the pin access problem of standard cells has become more harder to be coped with, especially on the lower metal layers . \u5728\u8fd9\u79cd placement \u4e0b\uff0cMetal1 pin A/B \u7531\u4e8e\u5404\u81ea\u5de6\u53f3\u4e24\u8fb9\u5728 Metal2 \u6709 pin\uff0c\u800c\u4e14\u53ea\u80fd\u5728\u9ec4\u8272 track \u4e0b\u6a2a\u5411\u7ed5\u7ebf\uff0c\uff08Metal1 \u4e0d\u80fd\u7ed5\u7ebf\uff1f\uff09\uff0c\u90a3\u4e48 Pin A/B \u901a\u8fc7 Via12 \u540e\u5fc5\u5b9a\u4f1a\u77ed\u8def 19 \u5e74\u5de5\u4f5c [5] \u7684\u4e24\u4e2a\u7f3a\u70b9 flow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries","title":"background"},{"location":"EDA4PR-Digtal/#contribution_8","text":"first work of cell library-based pin accessibility prediction (PAP), which can be applied to predict other designs referencing to the same cell library set applies active learning to train a PAP model the proposed cell library-based PAP model can be trained at the earlier stage in a process development flow: once the cell libraries are provided.","title":"contribution"},{"location":"EDA4PR-Digtal/#placement-optimization-with-deep-reinforcement-learning-ispd-2020-rlgnn-google","text":"","title":"Placement Optimization with Deep Reinforcement Learning- -ISPD-2020-RL+GNN-Google"},{"location":"EDA4PR-Digtal/#pl-gnn-affinity-aware-for-icc2-ispd-2021-gnn-atlanta","text":"","title":"PL GNN-Affinity Aware for ICC2- ISPD-2021-GNN-Atlanta"},{"location":"EDA4PR-Digtal/#background_11","text":"Placement is one of the most crucial problems , placement directly impacts the final quality of a full-chip design multiple placement iterations to optimize key metrics(WL, timing), which is time-consuming and computationally inefficient, VLSI the logical affinity among design instancesdominates the quality of the placement logical affinity \u6e90\u4e8e\u8fd9\u7bc7\u6587\u7ae0\uff1f performing placement guidance requires in-depth design-specific knowledge, which is only achievable by experienced designers who knows the underlying data flows in Register-Transistor Level (RTL) well K-means \u57fa\u7840\uff1a","title":"background:"},{"location":"EDA4PR-Digtal/#task_6","text":"\u57fa\u4e8e\u7f51\u8868\u6570\u636e\uff0c\u548c floorplan \u7ed3\u679c\uff08marco \u5df2\u7ecf\u653e\u597d\uff09 placement guidance (grouping information) for commercial placers ICC2 , by generating cell clusters based on logical affinity and manually defined attributes of design instances our framework will determine the cell clusters in an unsupervised manner which serve as placement guidance in order to guide commercial placers to optimize the key metrics such as wirelength, power, and timing by placing cells with a common cluster together","title":"task"},{"location":"EDA4PR-Digtal/#flow_4","text":"Two stages: GNN do unsupervised node representation learning, (it is generalizable to any design) weighted K-means clustering algorithm [3] to group instances into different clusters\u3002To find the optimal number of groups for clustering, we introduce the Silhouette score [19] and perform sweeping experiments to find the sweet spot K-means \u7b97\u6cd5\u7684\u57fa\u672c\u601d\u60f3\u662f\uff1a\u901a\u8fc7\u8fed\u4ee3\u7684\u65b9\u5f0f\uff0c\u5c06\u6570\u636e\u5212\u5206\u4e3a K \u4e2a\u4e0d\u540c\u7684\u7c07 \uff0c\u5e76\u4f7f\u5f97\u6bcf\u4e2a\u6570\u636e\u70b9\u4e0e\u5176\u6240\u5c5e\u7c07\u7684\u8d28\u5fc3\uff08\u6216\u79f0\u4e3a\u4e2d\u5fc3\u70b9\u3001\u5747\u503c\u70b9\uff09\u4e4b\u95f4\u7684 \u8ddd\u79bb\u4e4b\u548c\u6700\u5c0f \u3002","title":"flow"},{"location":"EDA4PR-Digtal/#data_6","text":"two multi-core CPU designs\uff1a nf design hierarchy : \u6839\u636e\u7f51\u8868\u5c42\u7ea7. top/inst1/sky130_INV/A. (\u540c\u65f6 zero-padding) logical affinity of memory macros \uff1alogical levels to memory macros \ud835\udc40 as features. because the logic to memory paths are often the critical timing paths ef:","title":"data"},{"location":"EDA4PR-Digtal/#model_5","text":"GraphSAGE-based\uff0c two layers Loss Function: Silhouette score \u7528\u4e8e\u8bc4\u4f30\u5206\u7c7b\u7ed3\u679c\uff0c\u626b\u63cf\u5206\u7c7b\u6570\u76ee\uff0c\u9009\u62e9\u6700\u9ad8\u7684\u5206\u7684","title":"model"},{"location":"EDA4PR-Digtal/#experiment_6","text":"env : 2.40\ud835\udc3a\ud835\udc3b\ud835\udc4d CPU NVIDIA RTX 2070 16\ud835\udc3a\ud835\udc35 memory. PyTorch Geometric setting: the placement of memory macros is achieved manually based on design manuals provided by the design-house Adam result Louvain\uff1a\u6bd4\u8f83\u5b9e\u9a8c\u5bf9\u6bd4\u6a21\u578b Question : benchmark \u5c11 \u626b\u63cf\u5230\u7684\u5c31\u9002\u7528\u6240\u6709\uff1f \u5f00\u73af\uff1f","title":"experiment"},{"location":"EDA4PR-Digtal/#-innovus-ppa-placement-optimize-neurips-2021-rl","text":"","title":"-Innovus PPA placement optimize-Neurips-2021-RL"},{"location":"EDA4PR-Digtal/#contribution_9","text":"","title":"contribution:"},{"location":"EDA4PR-Digtal/#-gp-routability-opt-dac-2021-fcn-cuhksitingliu-beiyuyibo-lin","text":"","title":"-GP Routability Opt-DAC-2021-FCN-CUHK(SitingLiu BeiYu)+Yibo Lin"},{"location":"EDA4PR-Digtal/#background_12","text":"","title":"background"},{"location":"EDA4PR-Digtal/#flow_5","text":"three input features are extracted from the cell placement solution Through the inference of the pre-trained routability prediction model, we get the predicted congestion map. take mean squared Frobenius norm of this congestion map as the congestion penalty","title":"flow"},{"location":"EDA4PR-Digtal/#data_7","text":"","title":"data"},{"location":"EDA4PR-Digtal/#model_6","text":"","title":"model"},{"location":"EDA4PR-Digtal/#lay-net-iccadtcad-20232025-gnnvit-cuhk-","text":"OpenSource! heterogeneous message-passing paradigm better embeds the routing demand into the model by considering both connections between cells and overlaps of nets TCAD \u6bd4 ICCAD \u591a\u4e86contrastive learning\u548cminiGnet","title":"Lay-Net- -ICCAD/TCAD-2023/2025-GNN/ViT-CUHK-"},{"location":"EDA4PR-Digtal/#background_13","text":"To accurately model the congestion, placers commonly integrate routing processes [14]\u2013[17] or analytical models [18]\u2013[21] to estimate the congestion. However, the routing-based methods are plagued by considerable runtime overhead while the model-based approaches suffer from low accuracy key module Swin Transformer \u8be6\u60c5\u67e5\u770b CNN UperNet[42] feature pyramids[41] and Pyramid pooling module (PPM) [43] motivation: multimodal fusion of layout and netlist features has not been extensively. Existing models cannot effectively aggregate the information given by cell locations and net connectivity. most methods can only utilize local information vision-based models predict congestion by extracting local features with convolutional layers, which lacks a global view of the routing demand over-smoothing problem of GNN [33] limits the collection of long-range information existing GNN models(LHNN) overlook the routing demand arising from the overlaps of nets , which is a crucial factor contributing to routing congestion. the cell-to-cell or cell-to-net links in existing approaches cannot directly model the physical routing demand in GNNs","title":"background:"},{"location":"EDA4PR-Digtal/#contribution_10","text":"a multimodal congestion prediction model gathering diverse information that can indicate routing congestion hierarchical feature maps address the limitation of local information net-to-net message passing Cell-to-cell and cell-to-netconnections can reflect the logical relationships betweenthe circuit components. Net-to-net connections can imply the physical relationships between the nets first contrastive learning","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_6","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_7","text":"","title":"model"},{"location":"EDA4PR-Digtal/#task_7","text":"","title":"task:"},{"location":"EDA4PR-Digtal/#multi-scale-feature-extraction","text":"Lay-Net extracts multi-scale features via four stages , which are based on Vision Transformer (ViT) [34] and Swin Transformer [35].","title":"Multi-scale Feature Extraction"},{"location":"EDA4PR-Digtal/#vit-and-swin-transformer","text":"capture global information","title":"ViT and Swin Transformer"},{"location":"EDA4PR-Digtal/#graph","text":"\u8fb9\u7684\u6570\u91cf\u7ea7\u4f1a\u5f88\u5927\u5427\uff1f \u5c11\u89c1\u7684","title":"graph"},{"location":"EDA4PR-Digtal/#feature","text":"","title":"feature"},{"location":"EDA4PR-Digtal/#contrastive-learning","text":"","title":"contrastive learning"},{"location":"EDA4PR-Digtal/#experiment_7","text":"\u600e\u4e48\u53d8\u5c11\u4e86","title":"experiment"},{"location":"EDA4PR-Digtal/#-congestionvitgnn-tcad-2025-southeast","text":"congestion prediction model-based placer optimizer \u548c Lay-Net \u5f88\u50cf HGCN+CNN","title":"-Congestion+ViT+GNN-TCAD-2025--Southeast"},{"location":"EDA4PR-Digtal/#background_14","text":"previous way: static-based directly estimate routing congestion based on placement attributes (such as pin density and net overlap) without performing actual routing such as RUDY probabilistic-based calculate the probability of routing topology of each net based on pattern routing (such as L-shaped or Z-shaped routing) to estimate the congestion such as tool-based calling global routing tools congestion maps obtained by the first two categories of methods are often not accurate enough precise but time-consuming purely image-based models [4], [9], [13], [14] may fail to incorporate critical netlist information, there have been efforts to address the congestion prediction problem using graph neural network [15], [16], [17] the homogeneous GNNs may exhibit poor performance when handling diverse netlists simultaneously [!WARNING] \u4ed6\u6ca1\u89e3\u91ca\u8fd9\u4e2a\u662f\u4e3a\u4ec0\u4e48\uff0c\u4e5f\u6ca1\u5f15\u7528 Recently, multimodal fusion-based models have attracted much attention due to their ability to provide various perspectives [19], [20], and current multimodal fusion-based congestion prediction models have demonstrated notable performance [8], [12]. However, they still lack the deep multimodal fusion of placement and netlist features Lay-Net may still fall short in extracting deep features and restoring congestion maps effectively. Lay-Net only utilizes MLP layers to simply connect transformer and HGNN layers, thus may fail to exploit the potential of deep multimodal feature fusion. \u5176\u4ed6\u9886\u57df\u591a\u6a21\u6001\u878d\u5408\u7684\u65b9\u6cd5[19],[20]","title":"background"},{"location":"EDA4PR-Digtal/#contribution_11","text":"dual multimodal fusions early feature fusion (EFF) method: merge HGCN+CNN deep feature fusion (DFF) method: self attention (SA) [22] cross-attention (CA) [23] to perform cross-modal feature fusion","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_7","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_8","text":"CNN input ResNet50 Graph GAT : \u6587\u7ae0\u4e00\u5806\u76f8\u5173\u516c\u5f0f EFF: DFF: patch embedding self attention (SA) [22] cross-attention (CA) [23] Cascaded Decoder:","title":"model"},{"location":"EDA4PR-Digtal/#data_8","text":"ISPD 2015 Contest","title":"data"},{"location":"EDA4PR-Digtal/#experiment_8","text":"\u57fa\u4e8e DREAMPlace \u8fd8\u5728 innovus \u505a\u4e86 routing loss function: MMD dataset augmentation cross-validation","title":"experiment"},{"location":"EDA4PR-Digtal/#gate-sizing","text":"","title":"Gate Sizing"},{"location":"EDA4PR-Digtal/#-differentiable-fusion-gpgs-iccad-2024-pek-duguolin","text":"\u6700\u4f73\u8bba\u6587\u63d0\u540d","title":"-Differentiable Fusion GP&amp;GS-ICCAD-2024--PEK-Du&amp;Guo&amp;Lin"},{"location":"EDA4PR-Digtal/#background_15","text":"\u4e4b\u524d\u662f\u5206\u5f00\u505a\u7684\uff0c current methodologies typically explore gate sizing after the placement or routing is fixed\u3002 restricts the exploration space for gate sizing . Adjustments to gate sizes will sabotage the optimization efforts during earlier stages since the resized gates may not fit the original placement or routing layout. time-consuming gate sizing has become more challenging due to the NP-hard combinatorial optimization problem [1] for PPA trade-offs required in the large and discrete design space. Innovus and OpenROAD \u90fd\u662f\u5206\u5f00\u505a\u7684 \u201cshift-left\u201d approach [4], suggesting that circuit constraints and performance should be considered in earlier stages of the design flow. \u96be\u70b9\uff1a gate sizing is discrete in nature Previous timing-driven gate sizing methods works' category Dynamic programming-based methods such as [21\u201323]. only achieve optimal solutions for tree-structured circuit topologies and have limitations with reconvergent paths. Sensitive-based methods. Works like [24\u201326] entirely heuristic, with outcomes heavily reliant on the feasibility of the initial sensitivity knowledge Learning-based methods. reinforcement learningbased methods [27], generative AI-based methods [28], graph convolutional methods [29, 30], and deep learning-based methods [31] employ the prevailing learning tricks, the performance of these datadriven models may be compromised once they are applied to other cell and timing libraries. Also, a huge amount of retraining time is unbearable for current fast-paced commercial design cycles. \u611f\u89c9\u4ee5\u540e\u505a\u975e\u5b66\u4e60\u7684\u6a21\u578b\u90fd\u53ef\u4ee5\u8fd9\u4e48\u8bf4\uff1f Heuristic methods improved by Lagrangian relaxation (LR)- based formulation [32\u201340] achieved remarkable success in the past decade. By relaxing the timing constraints in the objective function and employing the Karush-KuhnTucker (KKT) optimality conditions, the search space can be greatly pruned. However, they still resort to heuristics and local search to derive a suboptimal solution, which can be slow on large designs due to the sequential nature of gate sizing adjustments. [39] introduced a learning-driven methodology that reduced the initial heuristic search space to accelerate the algorithm. [35, 37, 38] focused on enhancing the efficiency of these processes.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_12","text":"the first framework that fuses the optimizations of gate positions and gate sizes with differentiable objectives leverages interpolation , gradient descent , and GPU-accelerated computation to optimize timing and power objectives efficiently making discrete gate sizes continuous","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_8","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_9","text":"","title":"model"},{"location":"EDA4PR-Digtal/#_6","text":"minimize a design\u2019s total leakage power while satisfying timing constraints \u53ea\u6709\u9759\u6001\u529f\u8017\uff1f","title":"\u4f18\u5316\u4efb\u52a1\uff1a"},{"location":"EDA4PR-Digtal/#problem-formulation","text":"Given a set of gates and an initial placement layout , the objective is to minimize total leakage power and the absolute values of TNS and WNS by simultaneously determining gate positions x, y and gate sizes s .","title":"problem formulation"},{"location":"EDA4PR-Digtal/#key-novelty","text":"\u52a0\u4e0a\u4e86s \u7ebf\u6027\u7684\u3002\u8fd9\u91cc\u611f\u89c9\u8fd8\u6709\u5f00\u53d1\u7a7a\u95f4","title":"key novelty"},{"location":"EDA4PR-Digtal/#differentiable-leakage-power","text":"","title":"Differentiable Leakage Power"},{"location":"EDA4PR-Digtal/#differentiable-timing-objectives","text":"","title":"Differentiable Timing Objectives"},{"location":"EDA4PR-Digtal/#dataset","text":"CircuitNet-N28","title":"dataset"},{"location":"EDA4PR-Digtal/#experiment_9","text":"compare our newly developed flow with the open-source OpenROAD [3] flow","title":"experiment"},{"location":"EDA4PR-Digtal/#-gate-sizing-differentiable-iseda-2025-pek","text":"2024 ICCAD CAD gate sizing contest","title":"-Gate Sizing Differentiable-ISEDA-2025--PEK"},{"location":"EDA4PR-Digtal/#background_16","text":"continuity and expressivity limitations continuity: as almost all core VLSI tasks\u2014such as logic optimization, placement, and routing\u2014require discrete solutions that conflict with the continuous nature of differentiable frameworks. \u65e0\u6cd5\u68af\u5ea6\u4e0b\u964d Prior research on gate sizing generally falls into the following categories: Dynamic programming-based methods [19]\u2013[21] falter with general circuits containing reconvergent paths. Sensitivity-based method [22]\u2013[24] based on initial sensitivity estimates relies heavily on the quality of heuristics Learning-based methods including RL [25], generative AI [26], and GCN [27] incur time-consuming retraining when transferred to different technology libraries Heuristic methods with Lagrangian relaxation (LR) [30]\u2013[38] reduce the search space using KKT conditions but often rely on slow, local searches and gate-by-gate iterations. differentiable methods [5]\u2013[7] their discrete size of gates mismatches with continuous gradient descent method only guarantee their optimization efforts in their own analyzing model outcomes","title":"background"},{"location":"EDA4PR-Digtal/#contribution_13","text":"a gradient clipping strategy to tackle the continuity limitation a gradient calibration framework to address the expressivity limitation","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_9","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#problem-fomulation","text":"a set of gates and detailed placement layout determine the size s of all gates in order to minimize total leakage power while eliminating DRVs and timing violations.","title":"problem fomulation"},{"location":"EDA4PR-Digtal/#model_10","text":"","title":"model"},{"location":"EDA4PR-Digtal/#_7","text":"","title":"\u4f18\u5316\u76ee\u6807\uff1a"},{"location":"EDA4PR-Digtal/#quality-score","text":"","title":"quality score"},{"location":"EDA4PR-Digtal/#linear-interpolation","text":"\u7ebf\u6027\u7684\u3002\u8fd9\u91cc\u611f\u89c9\u8fd8\u6709\u5f00\u53d1\u7a7a\u95f4","title":"Linear interpolation"},{"location":"EDA4PR-Digtal/#differentiable-power-and-area-objectives","text":"","title":"Differentiable Power and Area Objectives"},{"location":"EDA4PR-Digtal/#differentiable-drv-and-timing-objectives","text":"","title":"Differentiable DRV and Timing Objectives"},{"location":"EDA4PR-Digtal/#continuity-limitation","text":"With a deeper circuit logic level, this inaccuracy would be amplified Gradient Clipping Solution \u4e00\u4e2a\u66f4\u76f4\u89c2\u7684\u4f8b\u5b50\uff1a\u5982\u679c\u5168\u90e8gatesize\u90fd\u662f\u56db\u820d\uff0c\u90a3\u4e00\u5b9a\u4f1a\u6709\u5f88\u5927\u8bef\u5dee initially, all gate sizes are set to minimal. In each iteration, we upsize the top k~1~% gates with the smallest gradients, as these gates will most likely benefit from adjustments\uff1b Conversely, to mitigate unnecessary area and power consumption, our algorithm also downsizes the top k~2~% gates with the largest gradients, which are supposed to be oversized gates. \u8fd9\u662f\u4ec0\u4e48\u539f\u7406\uff1f \u542f\u53d1\u5f0f\u4eba\u5de5\u8d85\u53c2\u6570\u53c8\u51fa\u73b0\u4e86","title":"continuity limitation"},{"location":"EDA4PR-Digtal/#expressivity-limitation","text":"gradient calibration \u53ef\u4ee5\u7528\u5230\u7c7b\u4f3c\u7684\u5176\u4ed6\u5de5\u4f5c\u4e2d \u5728\u7b2c\u4e00\u6b21\u8fed\u4ee3\u7684\u65f6\u5019\u4f7f\u7528Reference Timer\u8fdb\u884c\u5bf9\u9f50\u4e00\u6b21\uff0c\u8ba1\u7b97\u4e00\u4e2aCalibrate\u6bd4\u4f8b\u53c2\u6570\u3002\u901a\u8fc7\u76f8\u4e58\u800c\u4e0d\u662f\u4ee5\u524d\u5de5\u4f5c\u7684\u76f8\u52a0\uff0c\u8ba9\u53c2\u6570\u4f20\u9012\uff0c\u6700\u540e\u5bf9\u9f50\u5546\u4e1a\u5de5\u5177\uff0c\u800c\u4e0d\u662f\u7b80\u5355\u7684\u6570\u5b66\u6a21\u578b \u4f46\u662f\u8fed\u4ee3\u8d8a\u4e45\u4f1a\u8d8a\u4e0d\u51c6\uff1f","title":"expressivity limitation"},{"location":"EDA4PR-Digtal/#data_9","text":"2024 ICCAD CAD gate sizing contest post-placement \u4e4b\u540e\u7684\u6570\u636e \u57fa\u4e8e\u4ee5\u4e0a\u6570\u636e\uff0c\u8fdb\u884cdetail placement \u548cglobal routing \uff08\u4f7f\u7528OpenROAD\uff09","title":"data"},{"location":"EDA4PR-Digtal/#experiment_10","text":"\u5728\u5927\u89c4\u6a21\u7535\u8def\u4e0a\u6548\u679c\u66f4\u597d\uff1aFor the first three cases, their smaller scale increases the variability in gate sizing optimization results, thus making it difficult to achieve consistently optimal outcomes","title":"experiment"},{"location":"EDA4PR-Digtal/#gr","text":"","title":"GR"},{"location":"EDA4PR-Digtal/#pros-routability-optimizatio","text":"","title":"[PROS-Routability Optimizatio"},{"location":"EDA4PR-Digtal/#task_8","text":"congestion predictor and parameter optimizer only the data from the placement it can optimize the cost parameters before the first routing iteration of GR and thus can give a better GR solution with less congestion.","title":"task"},{"location":"EDA4PR-Digtal/#contribution_14","text":"with negligible runtime overhead plug-in can be embedded into the state-of-the-art commercial EDA tool (Cadence Innovus v20.1)","title":"contribution"},{"location":"EDA4PR-Digtal/#model_11","text":"","title":"model"},{"location":"EDA4PR-Digtal/#data_10","text":"19 different industrial designs \u901a\u8fc7 \u4e0d\u540c\u7684 placement \u53c2\u6570\u548c\u65cb\u8f6c \uff08CNN \u539f\u7406\uff09\uff0c\u4e00\u5171\u6709 1664 design cases in total. Feature Extraction Horizontal/Vertical track capacity map Cell density map Flip-flop cell density map Fixed cell density map Cell pin density map Pin accessibility map Horizontal/Vertical net density map Small/Large-net RUDY map Pin RUDY map a combination of cell pin density map and large-net RUDY map Label Generation PROS does not need very detailed congestion map two-step smoothening process to convert raw data to desirable congestion labels help to make the prediction task easier if there are at least six congested G-cells out of the eight in the surrounding of a center G-cell \u0434, \u0434 will be labeled as congested \u4f18\u5316\u539f\u7406 \u8fd9\u4e24\u4e2a\u503c\u5728 cadence \u600e\u4e48\u6539\u7684? cadence \u4f01\u4e1a\u5185\u90e8\u81ea\u5df1\u5f04\u7684\uff08\u8fd9\u662f cadence \u7684\u6587\u7ae0\uff09\uff1f","title":"data"},{"location":"EDA4PR-Digtal/#model_12","text":"","title":"model"},{"location":"EDA4PR-Digtal/#experiment_11","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#pros-20-routability-optroute-wl-estimation-trans-2023-cnn-cnhkcadence","text":"","title":"PROS 2.0 - Routability Opt+Route WL estimation-Trans-2023-CNN-CNHK+Cadence"},{"location":"EDA4PR-Digtal/#background_17","text":"the amount of routing resources on a design is limited. The quality of a GR solution has a great impact on that of the resulted DR routing solution Congestion in a GR solution is one of the major causes of DRC violations in the DR solution since most of DRC violations are due to overcrowded wires and vias [1], [2] a better GR solution with less congestion is needed to lower the probability of getting DRC violations in advance. if the initial GR solution is not good and has a lot of congestion, the GR tool can hardly tackle the problem by rip-up and reroute. placement engines [3]\u2013[5] which take routing congestion into consideration are applied FCN: FCN \u5e38\u7528\u4e8e\u56fe\u50cf\u4e2d\u7684\u6bcf\u50cf\u7d20\u5206\u7c7b\u95ee\u9898\u3002\u91c7\u7528 \u4efb\u610f\u8f93\u5165\u5927\u5c0f \uff0c\u5e76\u4ea7\u751f\u5927\u5c0f\u5b8c\u5168\u76f8\u540c\u7684\u8f93\u51fa\u3002GR \u62e5\u585e\u9884\u6d4b\u4e5f\u53ef\u4ee5\u88ab\u89c6\u4e3a\u4efb\u610f\u5927\u5c0f\u7684\u82af\u7247\u8bbe\u8ba1\u4e0a\u7684\u50cf\u7d20\u4e8c\u8fdb\u5236\u5206\u7c7b\u95ee\u9898\uff08\u62e5\u585e\u4e0e\u5426\uff09\u3002\u56e0\u6b64\uff0c\u57fa\u4e8e FCN \u7684\u9884\u6d4b\u5668\u53ef\u4ee5\u81ea\u7136\u5730\u5e94\u7528\u4e8e PROS\u3002","title":"background"},{"location":"EDA4PR-Digtal/#task_9","text":"stage: post-placement, pre-route FCN based GR congestion predictor , use the predicted GR congestion to optimize the cost parameters of GR. predictor based parameter optimizer to generate a better GR solution. GR tools are driven by the cost parameters stored in each G-cell. When arriving at a G-cell g, the tool will compute the cost, called moving cost , to move to each of its neighboring G-cells and push these costs into a heap. With optimized cost parameters in G-cells, the GR tool can find better paths and allocate the routing resources to each net more smartly. PROS optimizes two types of cost parameters based on the prediction result , including overflow cost and wire/via cost . PROS will adjust the cost parameters in the projected congestion regions on all layers overflow cost wire/via cost: divided into two groups (small/large) according to their BBox sizes. Increasing the wire/via cost for small nets may be useless for congestion reduction and it may even increase the wire length or create new congestion due to detours out of the potential congestion region. In contrast, increasing the wire/via cost for large nets can be helpful since they can select another route within its BBox to completely avoid the potential congestion region CNN based wirelength estimator , By multiplying the predicted wirelength ratio and the precomputed FLUTE wirelength (\u8bad\u7ec3\u4e00\u4e2a\u7cfb\u6570). The lack of consideration of routing congestion in traditional methods is due to the dif ficulty of quickly obtaining accurate congestion estimation at the placement stage","title":"task"},{"location":"EDA4PR-Digtal/#contribution_15","text":"plug-in for Innovus: it can avoid extra runtime overhead of feature preparation industrial design suite advanced technology node SOTA high accuracy first work that utilizes the information of GR congestion to estimate routed wirelength at the placement stage PROS does not change a lot for the original EDA steps Overall Flow : \u5206\u7c7b\u548c\u56de\u5f52 F is the feature number. X~WL~ has two features: These two features will be resized to 128 \u00d7 128 before prediction the predicted congestion map the cell pin density map","title":"contribution"},{"location":"EDA4PR-Digtal/#data_11","text":"feature F Horizontal/Vertical Track Capacity Map Cell Density Map Flip-Flop Cell Density Map Fixed Cell Density Map Cell Pin Density Map Pin Accessibility Map Horizontal/Vertical Net Density Map Small/Large-Net RUDY Map Pin RUDY Map ? label congestion label pre-process PROS does not need a very detailed congestion map \u6700\u540e\u8fd8\u662f\u4e3a\u4e86\u4f18\u5316\u670d\u52a1\u7684","title":"data"},{"location":"EDA4PR-Digtal/#model_13","text":"DC: get more local information, but more GPU usage(acceptable) SUB: w*h*4c \u2013> 2w*2h*c. Compared with bilinear upsampling which is not trainable, subpixel upsampling can learn to recover the local information. Compared with deconvolution, subpixel upsampling is parameter free, so it will not significantly increase the training difficulty. dataset industrial benchmark suite and DAC-2012 benchmark suite(19 \u4e2a benchmark) industrial benchmark suite \u901a\u8fc7 11 \u79cd\u4e0d\u540c\u5e03\u5c40\u53c2\u6570\uff0c\u7ffb\u8f6c\u548c\u65cb\u8f6c\uff0c\u5236\u9020\u4e86\u4e00\u5171\u6709 1664 \u4e2a(\u7ea6\u7b49\u4e8e 19*11*8)benchmark DAC-2012 20 different placements (4, 4, 4, 4, 3) 5 \u6298\u4ea4\u53c9\u9a8c\u8bc1","title":"model"},{"location":"EDA4PR-Digtal/#experiment_12","text":"env Tensorflow Intel Xeon CPUs at 2.2 GHz 256 GB memory NVIDIA TITAN V GPU setting Adam One entire training process of the congestion predictor has 25 training epochs! \u8fd9\u4e48\u5c11\uff08\u6536\u655b\u597d\u5feb\uff09 congestion classification prediction compare with PROBABILISTIC METHODS DR \u4f18\u5316\u7ed3\u679c \u7ebf\u957f\u4f30\u8ba1 Runtime","title":"experiment"},{"location":"EDA4PR-Digtal/#dr","text":"","title":"DR"},{"location":"EDA4PR-Digtal/#-detailed-router-date-2021-rl","text":"","title":"-Detailed Router-DATE-2021-RL"},{"location":"EDA4PR-Digtal/#dprouter-detail-routingpackage-design-optnet-order-decision-aspadc-2023-rlmarl-diagonally-route","text":"BackGround most time-consuming stages in the package design flow package designs have fewer layers; thus, we need to prevent net crashing cautiously contrbution: redefine the routing area and shrink the routing problem by dividing the entire design into non-overlapping boxes use DRL, not heuristic prove the number of design rule violations (DRVs), wirelength and layout pattern. task 2-pin nets Initial routing: ignores the number of bends and allows design rule violations Model multi-agent deep reinforcement learning ( MARL ) task [15] for asynchronous routing planning between nets. We regard each net as an agent, which needs to consider the actions of other agents while making pathing decisions to avoid routing conflict route and slide the window repeatedly. advantage of box: process every box independently sequential routing the repulsion point will be moved from the inner ring to the outer one until the box is successfully routed. \u5177\u4f53\u7b97\u6cd5\uff1a sequential routing Refinement","title":"DPRouter-Detail Routing(package design) Opt+net order decision-ASPADC-2023-RL(MARL)-diagonally route"},{"location":"EDA4PR-Digtal/#-detail-routingmatchopt-ispd-2023-rlgnn-finfet","text":"","title":"-Detail routing+match+Opt-ISPD-2023-RL+GNN-FinFET"},{"location":"EDA4PR-Digtal/#background_18","text":"cutom circuits: a custom detailed router cannot adopt specialized layout strategies for specific circuit classes like human layout experts \u4e00\u76f4\u5728\u5f3a\u8c03 match \u7684\u95ee\u9898\uff1a","title":"background:"},{"location":"EDA4PR-Digtal/#contribution_16","text":"opt roouting, FinFET, sign-off solution \u5f02\u6784\u56fe A rip-up and re-routing scheme can easily adapt to future design constraints three categories of routing methodologies Template-based methods manual design suffers from scalability issues Simulation-based techniques provide accurate performance feedback and can be generalized to consider various performance metrics (e.g., phase margin, power dissipation) across circuit classes long execution time and resource-hungry computations Constraint-based approaches widely adopted in existing custom routing studies","title":"contribution"},{"location":"EDA4PR-Digtal/#pr-tools","text":"","title":"PR Tools"},{"location":"EDA4PR-Digtal/#gp_trad","text":"","title":"GP_Trad"},{"location":"EDA4PR-Digtal/#ntuplace4h-tcad-2014-","text":"","title":"NTUplace4h- -TCAD-2014-"},{"location":"EDA4PR-Digtal/#eplace-todaes-2015-","text":"","title":"ePlace- -TODAES-2015-"},{"location":"EDA4PR-Digtal/#replace-tcad-2018-","text":"","title":"Replace- -TCAD-2018-"},{"location":"EDA4PR-Digtal/#generalized-augmented-lagrangian-and-its-applications-to-vlsi-global-placement","text":"","title":"Generalized augmented lagrangian and its applications to vlsi global placement"},{"location":"EDA4PR-Digtal/#chip-placement-with-deep-reinforcement-learning-marcro-arxiv-2020-rl","text":"first explores the application of artificial intelligence in solving placement with the attempt to ease the difficulties of manual effort, which may indicate a new development stage for physical design","title":"Chip Placement with Deep Reinforcement Learning-marcro-arXiv-2020-RL"},{"location":"EDA4PR-Digtal/#differentiable-timing-driven-global-placement-global-placement-dac-2022-gnn-","text":"","title":"Differentiable-Timing-Driven Global Placement-global placement-DAC-2022-GNN-"},{"location":"EDA4PR-Digtal/#polar-20","text":"An effective routability-driven placer cells that are estimated to have high congestion are spread out and inflated to distribute routing demand more evenly.","title":"Polar 2.0"},{"location":"EDA4PR-Digtal/#ntuplace3","text":"","title":"NTUPlace3"},{"location":"EDA4PR-Digtal/#deepplace","text":"","title":"DeepPlace"},{"location":"EDA4PR-Digtal/#flow_10","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#replace-tcad-2018-_1","text":"","title":"RePlAce--TCAD-2018-"},{"location":"EDA4PR-Digtal/#gp_adv","text":"","title":"GP_Adv"},{"location":"EDA4PR-Digtal/#dreamplace-gpu-accelerate-dactcadiccaddate-20192023","text":"","title":"DREAMPlace-GPU Accelerate-DAC+TCAD+ICCAD+DATE-2019~2023"},{"location":"EDA4PR-Digtal/#background_19","text":"open up new directions for GP current placement usually takes hours for large designs Although analytical placement can produce high-quality solutions, it is also known to be relatively slow","title":"background"},{"location":"EDA4PR-Digtal/#contribution_17","text":"a totally new perspective of making analogy between placement and deep learning Over 30X speedup over the CPU implementation ( RePlAce ) is achieved in global placement and legalization on ISPD 2005 contest benchmarks DREAMPlace runs on both CPU and GPU. If it is installed on a machine without GPU, only CPU support will be enabled with multi-threading. DREAMPlace also integrates a GPU-accelerated detailed placer, ABCDPlace , which can achieve around 16X speedup on million-size benchmarks over the widely-adopted sequential placer NTUPlace3 on CPU. Publications Yibo Lin , Shounak Dhar, Wuxi Li , Haoxing Ren, Brucek Khailany and David Z. Pan , \" DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement \", ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019 ( preprint ) ( slides ) Yibo Lin , Zixuan Jiang, Jiaqi Gu , Wuxi Li , Shounak Dhar, Haoxing Ren, Brucek Khailany and David Z. Pan , \" DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement \", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 Yibo Lin , Wuxi Li , Jiaqi Gu , Haoxing Ren, Brucek Khailany and David Z. Pan , \" ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs \", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 ( preprint ) Yibo Lin , David Z. Pan , Haoxing Ren and Brucek Khailany, \" DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs \", China Semiconductor Technology International Conference (CSTIC), Shanghai, China, Jun, 2020 ( preprint )(Invited Paper) Jiaqi Gu , Zixuan Jiang, Yibo Lin and David Z. Pan , \" DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints \", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020 ( preprint ) Peiyu Liao , Siting Liu , Zhitang Chen, Wenlong Lv, Yibo Lin and Bei Yu , \" DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting \", IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), Antwerp, Belgium, Mar 14-23, 2022 ( preprint ) Yifan Chen, Zaiwen Wen , Yun Liang , Yibo Lin , \" Stronger Mixed-Size Placement Backbone Considering Second-Order Information \", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, Oct, 2023 ( preprint ) Architecture","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_11","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_14","text":"\u4f18\u5316\u76ee\u6807","title":"model"},{"location":"EDA4PR-Digtal/#gr_tradictional_sequential","text":"","title":"GR_Tradictional_sequential"},{"location":"EDA4PR-Digtal/#fastroute102006","text":"roposed a simple way to construct congestion driven Steiner tree and an edge shifting technique to further refine it","title":"FastRoute1.0\u20142006"},{"location":"EDA4PR-Digtal/#fastroute-20-monotonic2007","text":"monotonic routing to explore all shortest routing paths for two-pin connections.","title":"fastroute 2.0-Monotonic\u20132007"},{"location":"EDA4PR-Digtal/#task_10","text":"","title":"task"},{"location":"EDA4PR-Digtal/#flow_12","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#fastroute-30-virtual-capacity-iccad-2008-","text":"","title":"fastroute 3.0-virtual capacity-ICCAD-2008-"},{"location":"EDA4PR-Digtal/#fastroute-40-via-min-tree3-bending-aspdac-2009-","text":"\u5c42\u5206\u914d ?","title":"fastroute 4.0-via min tree+3 bending-ASPDAC-2009-"},{"location":"EDA4PR-Digtal/#maizerouter-","text":"2nd place of ISPD 2007 contest 2D GR 1st place of ISPD 2007 contest 3D GR","title":"MaizeRouter-"},{"location":"EDA4PR-Digtal/#fgr-3d-tcad-2008-","text":"1st place of ISPD 2007 contest 2D GR 3rd place of ISPD 2007 contest 3D GR FGR [6] used maze routing to directly rip up & reroute nets, based on the discrete Lagrangian cost framework.","title":"FGR-3d-TCAD-2008-"},{"location":"EDA4PR-Digtal/#mgr","text":"MGR [8] used pattern routing and layer assignment to obtain a 3D initial solution, and then adopted 3D maze routing to rip up & reroute the nets in congestion areas.","title":"MGR"},{"location":"EDA4PR-Digtal/#-layer-assignmentvia-minization-trans-2008-dp-nthu","text":"Congestion-Constrained Layer Assignment for Via Minimization in Global Routing CUGR\u2019s rely work ISPD07 contest \u540e\u7684\u4e00\u4e2a\u8ddf\u8fdb\u5de5\u4f5c \u4e5f\u6ca1\u63d0\u5230 maze routing \u6ca1\u5b9a\u4e49 wire cost, \u5728\u6bcf\u4e00\u5bf9 GCell \u4e4b\u95f4 layer assignment, \u6162\uff1f \u7b2c\u4e00\u6b21\u7528 DP?","title":"-Layer assignment+Via minization-Trans-2008-DP-NTHU"},{"location":"EDA4PR-Digtal/#background_20","text":"there are two main approaches 3D : route all nets directly on the multilayer solution space. Because this approach directly generates a multilayer global routing result, it can take the via cost into account during construction . However, this method may cost too much CPU time with a large problem size. (\u73b0\u5728\u90fd\u7528 GPU \u505a\u5e76\u884c\u4e86\uff0c\u8fd9\u79cd\u65b9\u6cd5\u5c31\u53d8\u591a\u4e86) such as 2D + layer assigment : The other approach is to first compress a multilayer grid graph into a one-layer grid graph, then use a one-layer router to solve the one-layer global routing problem, and finally perform layer assignment to assign each wire in the multilayer grid graph The edges corresponding to vias disappear in the one-layer grid graph. The capacity of each edge in the one-layer grid graph is obtained by accumulating the corresponding edge capacities in the three-layer grid graph This approach can take advantage of many current full-fledged one-layer routers, e.g., [2]\u2013[4], and use an affordable run time to generate an initial one-layer routing result. \u672c\u6587\u4e3b\u8981\u9488\u5bf9 layer assignment. \u6ce8\u610f layer assignment \u662f\u5bf9\u4e8c\u7ef4\u7684\u6240\u6709\u8fb9\u8fdb\u884c\u5c42\u5206\u914d\u3002 vias not only degrade the reliability and the performance of a design but also increase the manufacturing cost. previous work\u2019s layer assignment use greedy heuristics [8] or time-consuming integer linear programming methods [9] to minimize the via cost. \u50cf\u8fd9\u79cd\u4e32\u884c\u7684\u8fd8\u662f\u8981\u8003\u8651 net order, \u8d8a\u65e9\u5e03\u7ebf\u7684 net \u8d8a\u4e0d\u4f1a\u62e5\u585e\uff0cnet order \u5f88\u91cd\u8981 task and contribution: \u8fd9\u7bc7\u6ca1\u6709\u8003\u8651\u4f18\u5148\u65b9\u5411\uff08To simplify the presentation of our algorithm, we do not make any assumption about the preferred routing direction for each layer in the layer assignment problem.\uff09\u4e0d\u8fc7\u4e5f\u8bf4\u660e\u4e86\u8fd9\u4e2a\u5de5\u4f5c\u80fd\u591f\u5f88\u7b80\u5355\u5f15\u7528\u5230\u8003\u8651\u4f18\u5148\u65b9\u5411\u7684\u60c5\u51b5 follow ISPD07 contest, \u5047\u8bbe via \u7684 capacity \u662f\u65e0\u9650\u7684\uff08CUGR \u4e2d\u660e\u786e\u4e86\u4e0d\u8fdb\u884c\u8fd9\u79cd\u5047\u8bbe\uff09 based on a one-layer routing result minimize via cost , WL and congestion overflow propose a polynomial-time algorithm: first generate net order , then solves the layer assignment problem can improve 3 winner of ISPD07 contest","title":"background"},{"location":"EDA4PR-Digtal/#model_15","text":"COngestion-constrained Layer Assignment (COLA)\u2019s submodule Net order generation The net order has a direct influence on the utilization of routing resources, so it is one of the key parts of COLA. \u5bf9 net \u8fdb\u884c\u6253\u5206\u51b3\u5b9a order \u6ce8\u610f\uff0c\u7ebf\u957f\u8d8a\u77ed\uff0c\u5206\u6570\u8d8a\u9ad8\uff0cnet \u8d8a\u5e94\u8be5\u5148\u5e03\u7ebf\u3002\u89e3\u91ca\uff1a Eemove Cycles Arbitrarily remove. \uff08\u4e3a\u4ec0\u4e48\u6620\u5c04\u5230\u7b2c\u4e00\u5c42\u4f1a\u6709 cycles\uff1f\u521d\u59cb\u662f\u600e\u4e48\u8fde\u8d77\u6765\u7684\uff1f\u6ca1\u8bf4\uff1fFLUTE \u7b97\u6cd5\u662f 08 \u5e74\u624d\u51fa\u6765\uff0c\u53ef\u80fd\u5f53\u65f6\u8fd8\u6ca1\u7528\u4e0a\uff09 Single-net layer assignment \uff08SOLA+APEC\uff09 SOLA (Singlenet Optimal Layer Assignment) determines an optimal layer assignment result without considering congestion constraints for a given net dynamic programming technique \u4e0d\u8003\u8651\u62e5\u585e\uff0c\u8fd9\u4e2a\u65b9\u6cd5\u80fd\u5f97\u5230\u6700\u597d\u8d28\u91cf step: 01: for tree in layer 1, random select a pin as root, then use DFS or DFS to get a queue , so get the edge order . It become a DAG 02: \u5b9a\u4e49\u56fe 5(c)\u4e2d, a \u7684\u7236\u8282\u70b9\u662f p2\uff0c\u5b9a\u4e49 mvc(v, r)\uff08minimum via cost\uff09 03: \u200b for pins who have not child, mvc: \u200b for pins who have child and not root: \u200b \u8fd9\u4e2a\u516c\u5f0f\u5176\u5b9e\u5c31\u662f\u4e3a\u4e86\u786e\u5b9a\u4e0b\u6bcf\u4e2a\u70b9\u4e0b\u4e00\u6b65\u7684 layer \u5728\u54ea\u91cc\u3002\u6bd4\u5982\u7b97\u51fa\u6700\u5c0f\u662f mvc(v, 1), \u90a3\u4e48 e_(v, ch(e))\u5c31\u5728\u7b2c r \u5c42 \u200b for root: the difference is excluding r in \u2206 because mvc(v, r) does not depend on the value of r when v is the root, we have mvc (v, 1) = mvc(v, 2) = \u00b7 \u00b7 \u00b7 = mvc(v, k) APEC (Accurate and Predictable Examination for Congestion constraints) can detect and prevent any congestion constraint violation in advance prevention condition: \u5982\u679c\u5b58\u5728\u4e00\u4e2a\u5728 layer1 \u4e0a\u538b\u7f29\u7684\u8fb9\u4e0d\u6ee1\u8db3\u8fd9\u4e24\u4e2a condition\uff0c\u90a3\u4e48\u8fd9\u6761\u8fb9\u7684 layer assignment\uff08SOLA\uff09\u7ed3\u679c\u5c31\u4e0d\u53ef\u80fd\u6ee1\u8db3 congesion SOLA+APEC always finds a layer assignment result satisfying both prevention conditions for each net COLA \u200b","title":"model"},{"location":"EDA4PR-Digtal/#data_12","text":"six-layer benchmarks from ISPD\u201907","title":"data"},{"location":"EDA4PR-Digtal/#grip-3dip-dac-2009","text":"\u57fa\u4e8e\u6574\u6570\u89c4\u5212 3d: solve the 3D problem directly on the 3D routing grids, slow: Although theoretically the direct 3D technique should produce better solutions, in practice it is less successful in both solution quality and runtime than 2D routing with layer assignment \u2013cite\u2013> [Fastroute4.1] slow: Although we see solutions with shorter wirelength generated by full-3D concurrent approach like GRIP [21], that solution quality is achieved by impractically long runtime \u2013cite\u2013> [Fastroute4.1]","title":"GRIP-3d+IP-DAC-2009"},{"location":"EDA4PR-Digtal/#bfgr-3dlagrangian-ispd-2010-umichibm-","text":"\u6709 net order","title":"BFG~R-3d+Lagrangian-ISPD-2010--UMICH+IBM-"},{"location":"EDA4PR-Digtal/#background_21","text":"","title":"background"},{"location":"EDA4PR-Digtal/#contribution_18","text":"a novel branch-free representation (BFR) for routed nets a trigonometric penalty function (TPF) dynamic adjustment of Lagrange multipliers (DALM) cyclic net locking (CNL) aggressive lower-bound estimates (ALBE) for A*-search, resulting in faster routing.","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_13","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#mgriccad-2011","text":"multi-level \uff08coarsened and fine-gained\uff09","title":"MGR\u2013ICCAD-2011"},{"location":"EDA4PR-Digtal/#fastroute41-an-efficient-and-high-quality-global-router-2012","text":"https://dl.acm.org/doi/abs/10.1155/2012/608362","title":"FastRoute4.1-an efficient and high-quality global router-2012"},{"location":"EDA4PR-Digtal/#background_22","text":"FastRoute is a global routing tool for VLSI back-end design. It is based on sequential rip-up and re-route (RRR) and a lot of novel techniques. FastRoute 1.0 first uses FLUTE to construct congestion-driven Steiner trees , which will later undergo the edge shifting process to optimize tree structure to reduce congestion. It then uses pattern routing and maze routing with logistic function based cost function to solve the congestion problem. FastRoute 2.0 proposed monotonic routing and multi-source multi-sink maze routing techniques to enhance the capability to reduce congestion. FastRoute 3.0 introduced the virtual capacity technique to adaptively change the capacity associated with each global edge to divert wire usage from highly congested regions to less congested regions. FastRoute 4.0 proposed via-aware Steiner tree , 3-bend routing and a delicate layer assignment algorithm to effectively reduce via count while maintaining outstanding congestion reduction capability. FastRoute 4.1 simplifies the way the virtual capacities are updated and applies a single set of tuning parameters to all benchmark circuits.","title":"background"},{"location":"EDA4PR-Digtal/#model_16","text":"","title":"model"},{"location":"EDA4PR-Digtal/#flow_14","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#nthu-route-10-tvlsi-2010-","text":"","title":"NTHU Route 1.0- -TVLSI-2010-"},{"location":"EDA4PR-Digtal/#nthu-route-20-tcad-2013","text":"2D a history-based cost function.","title":"NTHU Route 2.0- -TCAD-2013"},{"location":"EDA4PR-Digtal/#nctu-gr-10-3d-congestion-relaxed-layer-assignment-2011-","text":"","title":"NCTU GR 1.0-3D-congestion relaxed layer assignment- 2011-"},{"location":"EDA4PR-Digtal/#-it-improved-the-scheme-to-estimate-the-realtime-congestion-more-accurately-by-using-a-history-term-that-will-gradually-wear-off-as-the-number-of-iterations-increases-if-the-overflow-disappears","text":"","title":"- it improved the scheme to estimate the realtime congestion more accurately by using a history term that will gradually wear off as the number of iterations increases if the overflow disappears."},{"location":"EDA4PR-Digtal/#nctu-gr-20-multithreaded-collision-aware-cad-2013-","text":"people.cs.nycu.edu.tw/~whliu/NCTU-GR.htm PengjuY/NCTU-GR2: This is a binary file of NCTUgr2, which is a global router net-level parallel method RSMT-aware routing scheme","title":"NCTU GR 2.0-Multithreaded Collision Aware- CAD-2013-"},{"location":"EDA4PR-Digtal/#ogre-new-cost-function-2019-","text":"Open source! LEF/DEF-based 3D \u7528\u7684\u662f\u8001\u65b9\u6cd5\uff0c\u4e0d\u8fc7\u89e3\u91ca\u7684\u633a\u6e05\u695a\u7684 components by a group of undergraduate students as a course project.","title":"OGRE- new cost function- -2019- -"},{"location":"EDA4PR-Digtal/#sproute-10-a-scalable-parallel-negotiation-based-global-router-iccad-2019","text":"\u57fa\u4e8e net-level \u591a\u7ebf\u7a0b\u7684\u5e76\u884c\u52a0\u901f \u8ff7\u5bab\u7b97\u6cd5 negotiation-based rip-up and reroute two-phase maze routing resolves livelock issue(CPU) open source introduced a concept called soft capacity to reserve routing space for detailed routing and explored several parallelization strategies to speed up global routing. \u662f CPU \u4e0a\u7684\u5e76\u884c\uff0c\u8bb2\u4e86\u633a\u591a\u5173\u4e8e\u9501\u7684\u95ee\u9898\uff0c\u6ca1\u770b\u61c2\uff0c\u8ba9\u6211\u4eec\u770b 2.0 \u5427 2D","title":"SPRoute 1.0: A Scalable Parallel Negotiation-based Global Router-ICCAD-2019"},{"location":"EDA4PR-Digtal/#background_23","text":"\u603b\u4f53 In many global routers, maze routing is the most time-consuming stage. challenge \u56e0\u4e3a\u8fd9\u4e2a\u73b0\u8c61\uff0c\u591a\u7ebf\u7a0b\u53cd\u800c\u6162\u4e86 \u539f\u7406 Galois system Net-level Parallelism Fine-grain Parallelism","title":"background"},{"location":"EDA4PR-Digtal/#data_13","text":"ISPD 2008 contest","title":"data"},{"location":"EDA4PR-Digtal/#cugr-3d-patternmulti-level-maze-routingpatching-dac-2020-cuhk","text":"ICCAD 2019 Contest First Place open source! 3d+\u591a\u7ebf\u7a0b+ \u8fd9\u4e2a\u6587\u7ae0\u6ca1\u6709\u8ba8\u8bba prefer direction \u591a\u7ebf\u7a0b\u4f53\u73b0\u5728\u54ea\u91cc\uff1f will take more runtime than 2D initial routing \u6ce8\u610f\uff1a\u8fd9\u79cd\u683c\u5f0f\u7684 GR \u8f93\u51fa\u53ef\u4ee5\u9002\u914d Innovus A probability-based cost scheme CUGR [9] used 3D pattern routing based on dynamic programming to obtain an initial routing, and used multi-level 3D maze routing for rip-up and rerouting to obtain a final global routing solution time-complexity of 3D pattern routing is $\\mathcal{O}(L^4|V|)$ compare with Trans-2008 , CUGR reduces the complexity to $\\mathcal{O}(L^4|V|)$ by selecting the root carefully so that each vertex will have at most three preceding vertices instead of four. ~~\u6ce8\u610f\uff0c\u8fd9\u91cc\u8bf4 \u76f8\u6bd4 Trans-2008 \u7684 $\\mathcal{O}(L^5|V|)$ \uff0c\u5b83\u7684\u590d\u6742\u5ea6\u662f $\\mathcal{O}(L^4|V|)$ \uff0c\u611f\u89c9\u662f\u653e\u5728\u4e86 Trans-2008 \u8fdb\u884c\u4e0d\u8f6c\u5f2f\u7684 DP-based layer assignment \u65b9\u6cd5\u4e0a\u4e86\uff0c\u5b9e\u9645\u4e0a\u6309\u7167\u672c\u6587\u8bf4\u7684\u65b9\u6cd5\uff0c\u7406\u8bba\u4e0a\u662f $L * L^{2 3}|V|$\uff0c\u56e0\u4e3a CUGR \u6bcf\u6b21\u662f\u5bf9\u4e00\u4e2a L pattern \u4e3a\u5355\u4f4d\u8ba1\u7b97 mvc , \u65f6\u95f4\u590d\u6742\u5ea6\u662f $2 L L$~~.\u786e\u5b9e\u662f $L^4$, CUGR \u5bf9\u4e00\u4e2a L pattern \u5206\u4e86\u4e24\u90e8\u5206\u8ba1\u7b97 mvc \u6ca1\u4e00\u90e8\u5206\u65f6\u95f4\u590d\u6742\u5ea6\u662f $L 2$","title":"CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK"},{"location":"EDA4PR-Digtal/#background_24","text":"A common strategy of doing 3D global routing, as adopted by NCTU-GR 2.0 [5], NTHU-Route 2.0 [6], NTUgr [7] and FastRoute 4.0 [8], is to first compress the 3D grid graph into a 2D grid graph and perform 2D global routing . directly route the nets in a 3D grid graph\uff1aFGR [10] , GRIP [11] , MGR [12] Traditional pattern routing generates 2D topologies only, while our proposed 3D pattern routing directly generates 3D topologies without the need of an extra layer assignment stage \u4f7f\u7528 DR \u7ed3\u679c\u8fdb\u884c\u591a\u89d2\u5ea6 metrics \u8bc4\u4f30\uff1a","title":"background"},{"location":"EDA4PR-Digtal/#task_11","text":"detailed-routability-driven directly-3d multi thread GR","title":"task"},{"location":"EDA4PR-Digtal/#contibution","text":"probability-based cost scheme minimizing the possibility of overflow after detailed routing 3D pattern routing technique (2D pattern routing + layer assignment)(\u524d\u9762\u53c8\u8bf4 directly in the 3D space?) without overflow even only L shape patten routing pre-work [15] \u662f\u5148\u5728 2d \u4e0a\u8fdb\u884c pattern routing, \u7136\u540e\u8fdb\u884c layer assignment, \u8fd9\u91cc\u662f\u76f4\u63a5\u5728 3d \u8fdb\u884c pattern routing. 3d pattern routing can avoid loss of accuracy caused by compressing 3D grid graph to 2D multi-level maze routing : coarsened level \u2013> searches for a region with the best routability . first narrows the search space to a smaller region fine-grained level \u2013> searches for a lowest cost solution within the region patching mechanism further improve the detailed routability","title":"contibution"},{"location":"EDA4PR-Digtal/#flow_15","text":"In 3D pattern routing ( inital routing ), the nets are broken down into two-pin nets, and a dynamic programming based algorithm will route the two pin nets sequentially using Lshape patterns and stacking vias at the turns. In the multi-level 3D maze routing phase, the grid graph is coarsened to shrink the routing space, and maze routing is first performed in the coarsened space with an objective to find a routing region with the highest routability . A fine-grained maze routing will then search for a lowest cost path within the region. use its patching mechanism here.","title":"flow"},{"location":"EDA4PR-Digtal/#model_17","text":"Gcell \u4e4b\u95f4\u7684\u5bb9\u91cf\u7b49\u4e8e track\uff0c\u4e00\u822c GR \u8868\u5f81 via \u7684\u5bb9\u91cf\u662f\u65e0\u9650\u7684\uff0c\u4f46\u662f\u5728\u672c\u6587\u4e2d\u4e0d\u662f three base definition: resource = capacity - demand \u8fd9\u4e09\u4e2a\u53d8\u91cf\u5728 GCell \u548c wire_edge \u4e0a\u90fd\u6709\u7279\u5f81\uff0c\u4e5f\u5c31\u662f\u8bf4\u6709 6 \u4e2a\u503c resource \u80fd\u591f\u76f4\u63a5\u8868\u793a\u62e5\u7a0b\u5ea6 cost scheme \u4e3b\u8981\u5206\u6210 wire \u548c via \u4e24\u90e8\u5206\uff1a wire cost: wl is wire lenght cost eo is expected overflow cost, where uoc is hyper parameter, The larger d(u, v) is, the more likely it is to be congested. is accurate if the DR adopts the simplest strategy of picking a track randomly to route. However, most well designed detailed routers will do much better than random selection. lg(u,v) is a variable to refine d(u, v) . \u201c+1\u201d \u662f\u4e3a\u4e86\u503c\u57df\u5728\uff080\uff0c1\uff09\u8868\u793a\u6982\u7387\u3002 slope is hyper parameter. When the resources are abundant, there is almost no congestion cost , but the cost will increase rapidly as the resources are being used up and will keep increasing almost linearly after all the resources are used via cost: thanks to our 3D pattern routing strategy , a via cost scheme can be embedded to reflect the impact. uvc is hyper parameter. \u516c\u5f0f\uff085a\uff09\u4e3a\u4ec0\u4e48\u8981\u201c+1\u201d Initial Routing / 3D Pattern Routing use FLUTE first (not congestion awared) use edge shifting (described in FastRoute ) to alleviate congestion. randomly choose one node in net, use DFS to get a queue and then get a DAG \u7c7b\u4f3c [15]\uff0c\u52a8\u6001\u89c4\u5212\u9009\u62e9 cost \u6700\u5c0f\u7684 3d L pattern\uff0c\u6bcf\u4e2a L pattern \u6709(2 * L * L)\u79cd\u53ef\u80fd \u6700\u540e\u5728 root \u5904\u5f97\u5230\u6700\u7ec8\u7684\u7ed3\u679c Multi-level 3D Maze Routing maze route planing aims at finding a smaller but highly routable search space compress a block of G-cells (5x5 in our implementation), use avg to descripe capacity, demand, resource cost function: \u5f97\u5230\u7070\u8272\u7c97\u7f51\u683c\uff1a \u4e4b\u540e\u4f1a\u5728\u8fd9\u51e0\u4e2a BBox \u4e2d\u5206\u522b\u8fdb\u884c\u8ba1\u7b97 cost scheme \uff0c\u5f97\u5230\u4e0a\u56fe\u9ed1\u8272\u5b9e\u7ebf fine-grained maze routing within guides Postprocessing / Guide Patching we can add new guides to improve detailed routability. adding new stand-alone guides to alleviate routing hot spots. three kind of patching: Pin Region Patching most effective the ideal way of improving pin accessibility is to identify those hard-to-access pins and assign more resources to them Our global router will check the upper (or lower) two layers of a pin, which are vital for accessing the pin. use 3 \u00d7 3 patching guides. \u6ca1\u5199\u5224\u65ad hard-to-access pins \u7684\u5177\u4f53\u7684\u65b9\u6cd5 Long Segment Patching: a longer routing segment often means more wrong way wires and causing more congestion. If a guide is longer than a specified length I, we\u2019ll consider long segment patching. if a G-cell with resource below a threshold T is encountered, a single G-cell route guide will be patched above or below it, depending on which of them has sufficient resource Violation Patching: For G-cell with inevitable violations, patching will be used again to enable the detailed router to search with more flexibility.","title":"model"},{"location":"EDA4PR-Digtal/#data_14","text":"iccad 2019 dataset","title":"data"},{"location":"EDA4PR-Digtal/#experiment_13","text":"\u4ed6\u81ea\u5df1\u53c8\u6bd4\u8d5b\u540e\u6539\u8fdb\u4e86 our algorithm\u2019s peak memory is close to the first place and is 1.83 times of that of the second place on average (ours is 8.22 GB on average and is 19.8 GB for the biggest design)","title":"experiment"},{"location":"EDA4PR-Digtal/#vgr-3dvia-mini-aspdac-2024-fzuieda","text":"a 3D global router with via minimization and multi-strategy rip-up and rerouting CPU-based","title":"VGR-3D+via mini-ASPDAC-2024- -FZU+iEDA"},{"location":"EDA4PR-Digtal/#background_25","text":"Vias are interconnections between different routing metal layers. A large number of vias can reduce manufacturing yield, cause circuit performance degradation, and increase layout area required for interconnections [1], [2] In VLSI physical design, meeting the DFM (Design for Manufacturability) constraints is essential, and these constraints often include strict requirements regarding vias. Most academic global routers use pattern routing to obtain initial solution quickly. However, the lack of candidate scheme for pattern routing results in significantly high overflow for the initial solution. However, existing rip-up and rerouting techniques do not fully consider via minimization. \u4e3a\u4ec0\u4e48\u8981 3D\uff0c3D \u7684\u4f18\u52bf\uff1a","title":"background"},{"location":"EDA4PR-Digtal/#contribution_19","text":"a novel multi-strategy rip-up & rerouting framework first leverages two proprietary routing techniques via-aware routing cost function 3D monotonic routing 3D 3-via-stack routing an RSMT-aware expanded source 3D maze routing algorithm","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_16","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_18","text":"","title":"model"},{"location":"EDA4PR-Digtal/#modified-via-aware-routing-cost-function","text":"previous works' via penalties are based on a constant cost function, or, the cost of via may decrease over time. RUDY-based CUGR: Ours:","title":"Modified Via-Aware Routing Cost Function"},{"location":"EDA4PR-Digtal/#local-rip-up-rerouting","text":"","title":"Local Rip-up &amp; Rerouting"},{"location":"EDA4PR-Digtal/#global-rip-up-rerouting","text":"3D 3-via-stack routing focuses on adding as few vias as possible A 3D 3-via-stack path consists of three parts: two 3D Lshape paths a stack of vias The 3D 3-via-stack routing is faster than 3D maze routing and offers good congestion reduction. We use it before 3D maze routing to reduce the number of overflowed nets, resulting in lower total overflow and via counts RSMT-aware ESMR(expanded source 3D maze routing ). increases wire length as less as possible After completing the 3D 3-via-stack routing algorithm, only a small number of nets have congestion, and we need to use 3D maze routing to process these nets","title":"Global Rip-Up &amp; Rerouting"},{"location":"EDA4PR-Digtal/#experiment_14","text":"Effectiveness of 3D Monotonic Routing and 3D 3-Via-Stack Routing one using 3D monotonic routing, 3D 3-viastack routing and the RSMT-aware ESMR, and another using only the RSMT-aware ESMR Effectiveness of RSMT-Aware ESMR Comparison with the State-of-the-Art detailed results of all components of the \u2018DR Score\u2019 This demonstrates that V-GR can find a routing scheme with fewer vias and less overflow while maintaining almost the same wire length.","title":"experiment"},{"location":"EDA4PR-Digtal/#gr_concurrent","text":"","title":"GR_Concurrent"},{"location":"EDA4PR-Digtal/#-multicommodity-flow-trans-2001-","text":"first Multicommodity Flow?","title":"-Multicommodity Flow-Trans-2001-"},{"location":"EDA4PR-Digtal/#boxrouter-10-dac-2006-ilp-","text":"3rd place of ISPD 2007 contest 2D GR 2nd place of ISPD 2007 contest 3D GR integer linear programming (ILP) based","title":"BoxRouter 1.0- -DAC-2006-ILP- -"},{"location":"EDA4PR-Digtal/#background_26","text":"","title":"background"},{"location":"EDA4PR-Digtal/#contribution_20","text":"PreRouting step can capture the most congested regions with reasonable accuracy key BoxRouting idea BoxRouter progressively expands the routing box and performs routing within each expanded box (BoxRouting), until the expanded box covers the whole circuit (all the wires are routed) efficient progressive integer linear programming (ILP) In our ILP, only wires between two successive boxes are considered with L-shape patterns. Thus even with ILP, our runtime is still much faster than existing global routers [1] [2] [16] without rip-up","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_17","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#sidewinder-scalable-ilp-slip-2008-ilp-","text":"\u53ea\u6709 10^4^\u6570\u91cf\u7ea7\u7684 net \u6570\u636e","title":"sidewinder-scalable ILP-SLIP-2008-ILP- -"},{"location":"EDA4PR-Digtal/#background_27","text":"","title":"background"},{"location":"EDA4PR-Digtal/#contribution_21","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#-dynamically-updated-congestion-map","text":"","title":"- dynamically-updated congestion map"},{"location":"EDA4PR-Digtal/#flow_18","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#boxrouter-20-2008-ilp-","text":"OpenSource! github \u4e0a\u6709\u4e24\u4e2a\u7248\u672c, \u8c8c\u4f3c\u90fd\u4e0d\u662f\u4f5c\u8005\u7684 \u662f\u4e00\u4e2a 2d \u7684 GR concurrent: \u6574\u6570\u7ebf\u6027\u89c4\u5212\uff08ILP\uff09","title":"BoxRouter 2.0- - -2008-ILP- -"},{"location":"EDA4PR-Digtal/#background_28","text":"","title":"background"},{"location":"EDA4PR-Digtal/#contribution_22","text":"dynamic scaling for robust negotiation-based A* search topology-aware wire ripup which rips up some wires in the congested regions without changing the net topology. integer linear programming (ILP) for via/blockage-aware layer assignment","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_19","text":"\u200b","title":"flow"},{"location":"EDA4PR-Digtal/#grip-combination-opt-trans-2009-dp-ntu","text":"\u8fd9\u4e2a\u6709\u4f1a\u8bae\u548c\u671f\u520a\u4e24\u4e2a\u7248\u672c GRIP [7] determined 3D routing candidate patterns for each net in advance, and then used ILP for optimal selection. \u57fa\u4e8e\u7ec4\u5408\u4f18\u5316","title":"GRIP-combination opt-Trans-2009-DP- -NTU"},{"location":"EDA4PR-Digtal/#coala-concurrent-layer-assignment-tcad-2022-","text":"2d capacity \u653e\u5230\u4e86 gcell M1 is congested and leaves not much routing resource \u4ed6\u7684 concurrent \u662f net \u4e0d\u662f sequencial \u8fdb\u884c\u5e03\u7ebf\u4e86\uff0c\u4f46\u5176\u5b9e\u8fd8\u662f\u6709\u8fdb\u884c\u542f\u53d1\u5f0f sequencial \u7684\u90e8\u5206 \u539f\u6587\u8fd8\u8bf4\uff1a The candidate segments in Sseg of the current layer are sorted according to three criteria and are sequentially assigned.","title":"COALA-concurrent layer assignment -TCAD-2022-"},{"location":"EDA4PR-Digtal/#background_29","text":"Two-dimensional (2-D) global routing followed by layer assignment is a common and popular strategy to obtain a good tradeoff between runtime and routing performance. State-of-the-art (SOTA) studies on layer assignment usually adopt dynamic programming-based approaches to sequentially find an optimal solution for each net in terms of overflow or/and the number of vias. However, a fixed assignment ordering severely restricts the solution space, and the distributed overflows can hardly be resolved with any existing refinement approach rip-up and rerouting spends most of the runtime in the whole global routing process existing layer assignment approaches suffer from two common drawbacks First, most of the above works sequentially perform layer assignment for each net based on dynamic programming (DP)-based algorithms. In spite of the optimality of a DP-based method that minimizes the overflow increment and the number of vias for each net, the assignment ordering of all nets severely restricts the solution space, making the overall assignment result far from optimal . Second, the DP-based approaches cause difficulties in the assignment refinement process. For a tile with a large overflow, deciding or iteratively trying which segments should be ripped up and reassigned/shifted critically determines the final solution quality and becomes another complicated optimization problem. In addition, the resulting overflows are randomly scattered on segments, and thus the existing refinement techniques are only performed on each individual wire segment suffering from overflow, limiting the effectiveness in overflow reduction. (\u6ca1\u770b\u61c2) This overflow can be resolved if the ordering of the blue net and the red net is reversed, while an optimal ordering can hardly be found by using simple heuristics adopted by the above existing works there exist some studies proposing Lagrangian relaxation or integer programming-based approaches to consider the layer assignments of multiple nets sequential layer assignment approaches suffer from limited solution quality","title":"background"},{"location":"EDA4PR-Digtal/#contribution_23","text":"\u4e00\u5c42\u4e00\u5c42 assign","title":"contribution"},{"location":"EDA4PR-Digtal/#-capacity-of-a-tile","text":"","title":"- capacity of a tile"},{"location":"EDA4PR-Digtal/#flow_20","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_19","text":"","title":"model"},{"location":"EDA4PR-Digtal/#capacity-and-demand-gcell","text":"","title":"\u672c\u6587\u5b9a\u4e49\u7684 capacity and demand(\u90fd\u5728 GCell \u4e0a)"},{"location":"EDA4PR-Digtal/#demand-congestion-map","text":"\u7528 2d \u7684 routing \u9884\u6d4b 3d demand","title":"demand congestion map"},{"location":"EDA4PR-Digtal/#complete-segment-assignment","text":"The complete segments are sorted according to the following three criteria. Residual Parts of Fragmented Segments\uff1ahighest priority The Degree of Net Completeness $Completeness = N_{assigned}/N_{total}$ Segment Length: assign the shorter segment prior to the longer one can result in fewer number of vias","title":"Complete Segment Assignment"},{"location":"EDA4PR-Digtal/#fragmented-segment-assignment","text":"1) Prediction Map Update for Fragmented Segments 2) Fragmented Segment Ordering and Assignment: A candidate segment can be fragmented and assigned for a subcolumn if the following two conditions are satisfied: its connected via to the lower layer lies in the subcolumn its fragmented subpart (blue part) has to overlap the subcolumn with more than one tile.","title":"Fragmented Segment Assignment"},{"location":"EDA4PR-Digtal/#3-d-endpoint-rerouting","text":"After assigning wire segments for the topmost layer, some segments may still be left unassigned because of an inaccurate 2-D capacity and demand model. four steps\uff1a Redundant Via and Partially Fragmented Segment Removal 3-D Multiendpoint Decomposition 3-D Net Ordering 3-D Endpoint Rerouting","title":"3-D Endpoint Rerouting"},{"location":"EDA4PR-Digtal/#obstacle-aware-strategy","text":"","title":"OBSTACLE-AWARE STRATEGY"},{"location":"EDA4PR-Digtal/#data_15","text":"ISPD18 \u548c ISPD19","title":"data"},{"location":"EDA4PR-Digtal/#experiment_15","text":"\u5bf9\u6bd4\u7684\u6a21\u578b CUGR","title":"experiment"},{"location":"EDA4PR-Digtal/#-lagrangian-based-dac-2023-fzu-ilp-","text":"integer linear programming Lagrangian relaxation method direction-aware weighted A*-algorithm","title":"-Lagrangian based- DAC-2023-FZU-ILP-"},{"location":"EDA4PR-Digtal/#background_30","text":"combine the advantages of the two classes of algorithms \uff08\u4e32\u5e76\u884c\uff09 BoxRouter 2.0 [5] and Sidewinder [9] propose a maximum routable ILP model , which routes as many nets as possible without congestion by using several routing patterns. Due to limited routing patterns for each net, the two routers may cause some nets disconnected , requiring post-processing to produce a legal final result. GRIP [6] proposes an ILP formulation that minimizes the total wire length and the number of vias, which includes many routing patterns . For their ILP, the LP relaxation is restricted to a small number of routing patterns and is solved by the column generation method , and then the obtained solution is optimized using a local improvement procedure to consider other patterns .","title":"background"},{"location":"EDA4PR-Digtal/#contricbution","text":"a novel ILP based pathfinding model which does not need to generate candidate routing patterns of nets prior We propose a Lagrangian relaxation method combined with a gradient ascent method to update the multipliers, in which direction-aware weighted A*-algorithm is used to quickly solve a subproblem a multi-stage rip-up & rerouting algorithm to optimize the initial routing result, in which each stage uses different routing algorithms and cost functions","title":"contricbution"},{"location":"EDA4PR-Digtal/#flow_21","text":"FLUTE Integer Linear Programming (ILP) Lagrangian relaxation method combining with a direction-aware weighted A* algorithm monotonic routing and maze routing","title":"flow"},{"location":"EDA4PR-Digtal/#model_20","text":"","title":"model"},{"location":"EDA4PR-Digtal/#ilp-based-pathfinding-model","text":"\u6ca1\u770b\u61c2 ILP Pathfinding model an ILP based pathfinding model without considering routing patterns","title":"ILP Based Pathfinding Model"},{"location":"EDA4PR-Digtal/#lagrangian-relaxation-method-and-initial-routing","text":"","title":"Lagrangian Relaxation Method and Initial Routing"},{"location":"EDA4PR-Digtal/#direction-aware-weighted-a-algorithm","text":"","title":"Direction-aware Weighted A*-Algorithm"},{"location":"EDA4PR-Digtal/#multi-stage-rip-up-rerouting","text":"","title":"Multi-stage Rip-up &amp; Rerouting"},{"location":"EDA4PR-Digtal/#data_16","text":"ISPD18","title":"data"},{"location":"EDA4PR-Digtal/#experiment_16","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#dgr-dag-routing-forest2d-dac-2024-dp-cmunvida","text":"OpenSource! Directed Acyclic Graph (DAG)-based 2D \u57fa\u4e8e DP \u7684 Layer assignment \u53ea\u662f\u9009\u62e9\u4e86\u66f4\u4f18\u7684 Tree? \u5e76\u4e14\u53ea\u662f\u5728\u8fd9\u90e8\u5206\u662f concurrent \u7684\uff1f\u901a\u8fc7\u727a\u7272\u989d\u5916\u7684\u65f6\u95f4\u83b7\u53d6\u66f4\u597d\u7684 tree","title":"DGR-DAG Routing Forest+2D-DAC-2024-DP-CMU+NVIDA"},{"location":"EDA4PR-Digtal/#backgroun","text":"sequential algorithms do not guarantee optimal solution among all nets because of its sequential heuristic. Moreover, its sequential heuristic falls short in addressing routing congestion from a global perspective, possibly leading to unnecessary iterations of rip-up and reroutes. Combinatorial optimization techniques [4, 5] could concurrently optimize multiple nets. But they are often too slow for modern VLSI circuits concurrent \u76f8\u6bd4 sequencial \u65b9\u6cd5 \u5728\u5e03\u7ebf\u8d28\u91cf\u7684\u4f18\u8d8a\u6027 \u4ee5\u5f80 GPU-accelerate \u5de5\u4f5c\u5176\u5b9e\u672c\u8d28\u8fd8\u662f sequencial 1.Steiner tree \u76f8\u540c\u6700\u77ed\u957f\u5ea6\u6709\u591a\u91cd\u62d3\u6251","title":"backgroun"},{"location":"EDA4PR-Digtal/#contribution_24","text":"concurrent optimization for hundreds of thousands of nets a routing DAG forest to represent the search space a GPU-accelerated differentiable algorithm for scalable and efficient search within the DAG forest. Gumbel-Softmax technique with temperature annealing and top-p selection","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_22","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_21","text":"routing DAG forest updated through back-propagation","title":"model"},{"location":"EDA4PR-Digtal/#routing-dag-forest","text":"a mathematical structure to systematically describe the 2D pattern routing space for all the nets. In contrast to CUGR2 [2], (which addresses one net at a time and focuses on a single Steiner tree topology in each instance,) our routing DAG forest allows multiple DAGs for each net and facilitates the coordination of DAG and DAG edge selection across all nets in a global view . The construction of the DAG forest has a direct impact on the runtime and quality of DGR outcome \u4f5c\u4e3a\u672a\u6765\u7684\u4e00\u4e2a\u65b9\u5411\uff0c\u6211\u4eec\u8ba1\u5212\u5728\u5fc5\u8981\u65f6\u4e3a\u62e5\u6324\u5730\u533a\u7684\u7f51\u7edc\u5f15\u5165\u65b0\u7684 DAG \u548c DAG \u8fb9\uff0c\u63a2\u7d22\u68ee\u6797\u7684\u9002\u5e94\u6027\u6269\u5c55 Pattern Routing The dynamic programming-based layer assignment he objective of 2D pattern routing is to select the best routing DAGs (routing trees) and DAG edges (2-pin paths) for all the nets such that the total wire length, number of vias, and routing overflow are minimized Routing DAG Forest Construction Initially, multiple routing tree candidates are formulated for each net using FLUTE . Then, all L-shape pattern paths are enumerated for each 2-pin sub-net and incorporated into the pool as 2-pin path candidates. In the final step, each candidate will be associated with a probability, which is initialized randomly . its fine-tuned version by CUGR2, which moves Steiner points based on congestion . It\u2019s worth noting that this is not restricted to just these two techniques; alternative routing tree generation algorithms, such as SALT [15] and TreeNet [16] , can seamlessly integrate their resulting trees as additional candidates. Continuous Relaxation and Cost Calculation cost = 500 \u00d7 overflow_cost + 4 \u00d7 via_cost + 0.5 \u00d7 wirelength_cost Differentiable Optimization gumbel_softmax function Gumbel noise (\ud835\udc54\ud835\udc56) \u5982\u679c\u53ea\u662f\u4f7f\u7528\u7b80\u5355\u7684 softmax \u6bd4\u5982\uff0c softmax deterministically samples a probability distribution. This deterministic nature can inadvertently lead to local optima , especially when the probabilities have a bad initialization . Gumbel \u5206\u5e03 temperature (\ud835\udc61) temperature annealing. It ensures that the final probabilities associated with routing tree candidates closely approximate either 0 or 1 Deriving Discrete Selection top-p sampling [18] \uff08\u4ec0\u4e48\u4e1c\u897f\uff1f\uff09","title":"Routing DAG Forest"},{"location":"EDA4PR-Digtal/#data_17","text":"Synthetic data is utilized for this experiment since the ISPD\u201918 and ISPD\u201919 benchmarks are too large for ILP","title":"data"},{"location":"EDA4PR-Digtal/#experiment_17","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#ilp","text":"\u89c1\u4e0a\u56fe\uff08data \u4e2d\uff09 compare result with CUGR2 shows a superior routing quality on all testcases compare result with other cost function We can see that the selection of \ud835\udc53 influences the result, especially overflow, significantly, and sigmoid is the best choice, which outperforms CUGR2 DGR has slightly more runtime overhead than CUGR2 when the number of nets is less than one million, when the design complexity continues increasing, DGR becomes more efficient than CUGR2 The memory result is given in Figure 5b, which shows that both CPU and GPU memory overhead is almost linear with the number of nets.","title":"\u4e0e ILP \u65b9\u6cd5\u7684\u5bf9\u6bd4"},{"location":"EDA4PR-Digtal/#gr_adv_rl","text":"","title":"GR_Adv_RL"},{"location":"EDA4PR-Digtal/#-drl-method-2019-drl-","text":"first DRL related work? RL framework: DQN proves its overall performance is better than the sequential A\u2217 algorithm. This method falls short of practical benchmarks that can involve over 100,000 nets [26] 3D have not use real world design","title":"-DRL method-2019-DRL-"},{"location":"EDA4PR-Digtal/#background_31","text":"Existing solutions typically consist of greedy algorithms and hard-coded heuristics . As such, existing approaches suffer from a lack of model flexibility and non-optimum solutions current solutions rely primarily on heuristically driven greedy methods","title":"background"},{"location":"EDA4PR-Digtal/#contribution_25","text":"\u8be5\u751f\u6210\u5668\u80fd\u591f\u751f\u6210\u5177\u6709\u4e0d\u540c\u5927\u5c0f\u548c\u7ea6\u675f\u7684\u53c2\u6570\u5316\u5168\u5c40\u8def\u7531\u95ee\u9898\u96c6\u4e2d\uff0c\u4ece\u800c\u80fd\u591f\u8bc4\u4f30\u4e0d\u540c\u7684\u8def\u7531\u7b97\u6cd5\uff0c\u5e76\u4e3a\u672a\u6765\u7684\u6570\u636e\u9a71\u52a8\u8def\u7531\u65b9\u6cd5\u751f\u6210\u8bad\u7ec3\u6570\u636e\u96c6\u3002 the first attempt to formulate and solve global routing as a deep reinforcement learning problem. It is noted however that our approach, similar to previous approaches, does not guarantee global optimum RL for a closed loop global routing solution","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_23","text":"A* is executed first in order to provide burn-in memory for the DQN solver using A* as burn-in for DRL allows DRL to converge much faster","title":"flow"},{"location":"EDA4PR-Digtal/#model_22","text":"example: \u200b from A to B \u200b read means over flow Bold edges have zero capacity state : (pos_x/y/z, distance_x/y/z, \u5468\u56f4\u7684 capacity, )\u8fd9\u79cd\u7f16\u7801\u65b9\u6848\u53ef\u4ee5\u88ab\u89c6\u4e3a\u5f53\u524d\u72b6\u6001\u3001\u5bfc\u822a\u548c\u672c\u5730\u5bb9\u91cf\u4fe1\u606f\u7684\u6df7\u5408 action \u4e0a\u4e0b\u5de6\u53f3\u524d\u540e reward","title":"model"},{"location":"EDA4PR-Digtal/#experiment_18","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#env","text":"python","title":"env"},{"location":"EDA4PR-Digtal/#result","text":"\u53c2\u6570\u9009\u62e9\u4e5f\u8bb8\u53ef\u4ee5\u501f\u9274\u4e00\u4e0b\u5927\u6982\u91cf\u7ea7","title":"RESULT"},{"location":"EDA4PR-Digtal/#alpha-pd-router-mcts-mlcad-2019-canada-ucalgary-gandhi","text":"A Reinforcement Learning-Based Framework for Solving Physical Design Routing Problem in the Absence of Large Test Sets \u76f8\u5173\u7855\u58eb\u8bba\u6587\uff1a Reinforcement Learning-Based Framework to Generate Routing Solutions and Correct Violations in VLSI Physical Design based on a two-player collaborative game model The proposed model has the potential to be used as a framework to develop RL based routing techniques untethered by the scarce availability of large routing data samples or designer expertise. two-player collaborative game rather than a multiplayer game problem inspired by Alpha-Go Zero","title":"Alpha PD Router-MCTS-MLCAD-2019- -Canada Ucalgary Gandhi"},{"location":"EDA4PR-Digtal/#background_32","text":"","title":"background"},{"location":"EDA4PR-Digtal/#-the-lack-of-a-large-number-of-test-cases-has-been-a-significant-hindrance-to-obtaining-high-quality-results-the-only-design-benchmark-test-sets-that-are-available-to-academics-are-the-ispd-2018-and-ispd-2019-benchmarks-which-in-total-have-27-circuits-21-22","text":"","title":"- the lack of a large number of test cases has been a significant hindrance to obtaining high-quality results, the only design benchmark test sets that are available to academics are the ISPD 2018 and ISPD 2019 benchmarks which in total have 27 circuits [21] [22]"},{"location":"EDA4PR-Digtal/#contribution_26","text":"Development of a reinforcement model for routing and RRR Designing a collaborative game-theory model","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_24","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_23","text":"","title":"model"},{"location":"EDA4PR-Digtal/#two-player","text":"two players have different strategies and reward Cleaner which detects design rule violations, selects the best net to rip to fix the violation and rips it The Cleaner rips all the possible net candidates one by one and sends them to be re-routed by the Router. (\u90a3\u5c31\u6162\u4e86) With each re-route, the Router issues a reward to inform Cleaner how good its job was from the Router\u2019s perspective. Cleaner aims to maximize these rewards by ripping the nets that make the Router\u2019s job easier. Router who performs routing. Router employs a path search algorithm such as A-star is responsible for re-routing the ripped nets without producing any new violations The solution from the Cleaner is given to the Router. This solution is a partially routed circuit. The move prediction in Router is optimized by the feedback from the MCTS algorithm to the neural network (NNET) architecture. If no violations exists and all the nets are routed, both Router and Cleaner win and a design rule violation free solution is produced.","title":"two-player"},{"location":"EDA4PR-Digtal/#min-max-game-framework","text":"\u8fd9\u4e2a\u662f\u4ec0\u4e48\uff1f\u4e0d\u6e05\u695a[34-36] this formulation allows us to cast the routing problem into a potentially tractable two-player game rather than a huge multiplayer game where the players count equals the number of nets (e.g. millions).","title":"Min-max Game Framework"},{"location":"EDA4PR-Digtal/#experiment_19","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#-quasi-newton-method-arxiv-2021-double-dqn-jp","text":"accelerate the training of deep Q-networks by introducing a second order Nesterov\u2019s accelerated quasi-Newton method \u8fd9\u7bc7\u53ef\u4ee5\u8bf4\u662f\u4e00\u4e2a\u4e8c\u9636\u4f18\u5316\u5668\u5728GR\u4e0a\u7684\u5e94\u7528 \u57fa\u4e8e arxiv-2019 \u90a3\u7bc7","title":"-quasi-Newton method -arxiv-2021-Double DQN-JP"},{"location":"EDA4PR-Digtal/#background_33","text":"why DRL: As the state and action space of the problem increases, the estimation of the state-action value can be slow and time consuming and hence estimated as a function approximation. These function approximations can be represented as a non-convex, non-linear unconstrained optimization problem and can be solved using deep neural networks (known as deep Q-networks). Using second order curvature information have shown to improve the performance and convergence speed for non convex optimization problems Adam, RMSprop \u90fd\u662f\u4e00\u9636\u7684 BFGS \u662f\u4e00\u9636\u7684 Nesterov\u2019s accelerated quasi-Newton (NAQ) method [5] was shown to accelerate the BFGS method using the Nesterov\u2019s accelerated gradient term. Why RL: Conventional routing automation tools are usually based on analytical and path search algorithms which are NP complete. Hence a machine learning approach would be more suitable for this kind of automation problem. Studies that propose AI techniques such as machine learning, deep learning, genetic algorithms deal with only prediction of routability, short violations, pin-access violations, etc. Moreover, the nonavailability of large labelled training datasets for a supervised learning model is another challenge.","title":"background"},{"location":"EDA4PR-Digtal/#-steiner-point-ispd-2022-monte-carlo-nymctu-","text":"\u8fd9\u7bc7\u611f\u89c9\u6ca1\u6709\u5728GR\u4e0a\u7684\u5e94\u7528\u573a\u666f OARSMT(Obstacle-Avoiding Rectilinear Steiner Tree) The input of the OARSMT problem is a set of pins and a set of obstacles on a routing plane. The objective of the OARSMT problem is to find a minimum-length Steiner tree that connects all the pins following the grids of the routing plane while not crossing any obstacle an OARSMT algorithm represented by an agent can be automatically developed and continually improved by itself basicline: RL framework: [13] (policy-based ), trained by Monte Carlo tree search (MCTS) [14] + UCT formula [15] state-of-the-art OARSMT algorithm [7], [8] our developed OARSMT router can be viewed as a policy neural network that can keep on evolving by applying itself to more unseen layouts, as opposed to a conventional OARSMT algorithm built with fixed rules predetermined by humans. Curriculum learning [16]: the convergence of the agent can be speeded up and the quality of selected Steiner points can be improved Sequence version: for a layout with n pins, the policy neural network needs to be inferenced for n-2 times sequentially to obtain all n-2 Steiner points. In our framework, once the initial sequential agent is trained","title":"-Steiner point-ISPD-2022-Monte Carlo-NYMCTU-"},{"location":"EDA4PR-Digtal/#background_34","text":"Recent related works on OARSMT [2-11] can be classified into the following four types of methods: spanning-graph-based method [2-5], which builds a routing tree based on a spanning graph containing all pins and corners of obstacles; Steiner point-based method [6-8], which focuses on selecting proper Steiner points lookup-table-based method [9], which extends the lookup-table method for rectilinear Steiner tree to further handle obstacles exact-algorithm-based method [10,11], which applies the concept of GeoSteiner [12] and further reduce the numbers of full Steiner trees and obstacles to be handled a layout with n pins needs at most n-2 Steiner points","title":"background"},{"location":"EDA4PR-Digtal/#flow_25","text":"this work focus on first step, step 2 use [8] two-stage process selecting an optimal set of Steiner points, which is still NP-complete constructing the actual routing tree by finding an obstacle-avoiding rectilinear minimum spanning tree (OARMST) connecting all the pins and selected Steiner points, which can be done in polynomial time as shown in [6-8] The job of the agent here is to find an optimal set of Steiner points, which is done by iteratively selecting the best next Steiner point based on the current state, i.e., the layout of the pins, obstacles and already selected Steiner points.","title":"flow"},{"location":"EDA4PR-Digtal/#model_24","text":"","title":"model"},{"location":"EDA4PR-Digtal/#state","text":"$H \\times V \\times 3$ binary array in grid graph whether the vertex is a pin a selected Steiner point covered by an obstacle The input of our policy agent","title":"state"},{"location":"EDA4PR-Digtal/#action","text":"add a Steiner point at a vertex","title":"action"},{"location":"EDA4PR-Digtal/#reward","text":"","title":"reward"},{"location":"EDA4PR-Digtal/#mcts","text":"","title":"MCTS"},{"location":"EDA4PR-Digtal/#data_18","text":"15x15 and 30x30 grids,","title":"data"},{"location":"EDA4PR-Digtal/#experiment_20","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#-wcmc-2023-drl-fuzhouu-genggeng-liu","text":"most of the existing methods are heuristic algorithms, which cannot conjointly optimize the subproblems of global routing, resulting in congestion and overflow DRL \u548c RL \u7684\u533a\u522b\uff1aRL often faces the problem of the excessive number of states when dealing with high-dimensional spaces. With the development of deep learning, the Deep Reinforcement Learning (DRL) algorithm is developed by combining artificial neural networks with RL [10], which makes it possible for RL to solve the policy decision in a high-dimensional space","title":"- -WCMC-2023-DRL-FuZhouU-Genggeng Liu"},{"location":"EDA4PR-Digtal/#background_35","text":"this paper takes the overflow as the main design goal and optimizes the wire length and congestion based on the overflow as 0. Serial routing usually sorts nets in a specific order and routes them one by one; this method is fast \uff08\u76f8\u5bf9\u5e76\u884c\u7ec4\u5408\u4f18\u5316\u7684\u65b9\u6cd5\uff1f\uff09. However, there is an unfair phenomenon: the routing difficulty of the earlier nets has sufficient routing resources (meaning that the capacity of each edge in the routing area is large), while most of the later nets have tight routing resources, so the serial routing method usually rips up part of the nets and reroutes them The parallel method routes multiple nets at the same time [21], solving the unfairness of routing resources in a serial method, but it is often very time-consuming and even impossible to solve , mainly based on the commodity flow model [22] and integer linear programming model [23]","title":"background"},{"location":"EDA4PR-Digtal/#contribution_27","text":"use DDQN instead of DQN an action reduction method a concurrent training method solve the unfair resource allocation problem a new reward function","title":"contribution"},{"location":"EDA4PR-Digtal/#model_25","text":"\u8f93\u5165 state\uff1aa 15-bit code is used; the starting point, the ending point, and the agent\u2019s position are all represented by a 3-bit code; and a 6-bit code represents the edge capacities in six directions \u8f93\u51fa action\uff1aaction-value of 6 directions. \u4f46\u662f\u7531\u4e8e\u6bcf\u5c42\u6709\u4f18\u5148\u65b9\u5411\uff0c\u6240\u4ee5\u5b9e\u9645\u4e0a\u6700\u591a 4 \u4e2a\u3002\u9700\u8981\u5728\u4ee3\u7406\u9009\u62e9\u52a8\u4f5c\u65f6\uff0c\u9996\u5148\u6d88\u9664\u65e0\u6cd5\u6267\u884c\u7684\u52a8\u4f5c\uff0c\u4ee5\u9632\u6b62\u4ee3\u7406\u5728\u8bad\u7ec3\u8fc7\u7a0b\u4e2d\u6267\u884c\u5197\u4f59\u52a8\u4f5c\uff0c\u5b58\u50a8\u5197\u4f59\u7ecf\u9a8c\uff0c\u7136\u540e\u5b66\u4e60\u5197\u4f59\u4fe1\u606f\u3002 reward: If ed is higher than ec/2, a reward r < 0 is given; otherwise, a reward r \u2265 0 will be given. \uff08\u4ed6\u516c\u5f0f\u662f\u4e0d\u662f\u9519\u4e86\uff1f\uff09 uses a heuristic algorithm to search for the path in advance and burn it into the experience replay buffer \uff08\u7c7b\u4f3c\u9884\u8bad\u7ec3\uff09convergence speedup","title":"model"},{"location":"EDA4PR-Digtal/#-drlsegment-based-iseda-2023-drlgnn-pek","text":"DRL(GAT) segment-based feature extraction pattern routing enhance enhance: 3d? \u52a0\u4e0a GCELL \u4e4b\u95f4\u7684\u8fde\u63a5\uff1f \u50cf InstantGR \u505a\u4e00\u4e9b\u6c34\u5e73\u5782\u76f4\u5206\u5c42\u7684\u64cd\u4f5c\uff1f capacity \u653e\u8fb9\u4e0a","title":"-DRL+segment based-ISEDA-2023-DRL+GNN-PEK"},{"location":"EDA4PR-Digtal/#background_36","text":"many traditional global routing methods lack learning ability. more and more problems in physical design are searching for automated solutions based on machine learning. One popular application is to adopt machine learning to help early prediction","title":"background"},{"location":"EDA4PR-Digtal/#contribution_28","text":"congestion-aware reinforcement learning model Integrating pattern routing with reinforcement learning Proposing a net segment mode","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_26","text":"model: GNN feature Node embedding. Pin number. Fly line number. Capacity value Bounding box number. Position correlation. DRL(A3C) We set the policy network as a fully connected layer with 200 neurons and the value network as a fully connected layer with 100 neurons. Feature of net segments Net density value Congestion prediction value Capacity ratio value","title":"flow"},{"location":"EDA4PR-Digtal/#data_19","text":"ISPD18 benchmark","title":"data"},{"location":"EDA4PR-Digtal/#experiment_21","text":"question: \u539f\u6587\u6ca1\u8bf4 prediction model \u7684 label \u662f\u4ec0\u4e48 RL \u600e\u4e48\u505a\u5e76\u884c\uff1f\u5177\u4f53\u662f\u600e\u4e48\u6837\u7684\uff0c\u4e0d\u719f","title":"experiment"},{"location":"EDA4PR-Digtal/#-apccas-2024-drlddqn-cycu","text":"DRL-based A* search algorithm \u6ca1\u6709 pattern routing \u7684\u73af\u8282 \u5c31\u662f 19 \u5e74\u90a3\u4e00\u7bc7\uff0c\u628a DQN \u6539\u6210 DDQN \u4fd7\u6587","title":"- -APCCAS-2024-DRL(DDQN)-CYCU"},{"location":"EDA4PR-Digtal/#background_37","text":"aim to find better solutions to minimize total wire length (WL) and edge overflow (OF) current solutions mainly rely on heuristic-driven greedy methods, which primarily address situations with strict constraints on the problems to be solved, such as sequential network routing after network sorting [2]. The A* algorithm is based on heuristic search, using a heuristic function to estimate the minimum cost from the current node to the target node. It can be used to find the shortest path from the starting point to the target pin.","title":"background"},{"location":"EDA4PR-Digtal/#rl-ripper-rrr-glsvlsi-2023-canada-ucalgary-gandhi","text":"In this work[8], an RL agent to rip up nets was trained. The benchmark circuits used in this work were taken from the International Conference on Computer-aided Design [33]. However, only training results were provided, highlighting a gap in the literature regarding the scale of benchmarks and the specific problems addressed in proof-of-concept scenarios. --cite--> RL Ripper 2.0","title":"RL Ripper-RRR-GLSVLSI-2023- -Canada Ucalgary Gandhi"},{"location":"EDA4PR-Digtal/#rl-ripper-20-rrrvios-opt-transtodaes-2024-canada-ucalgary-gandhi","text":"incorporates a self-learning model called RL-Ripper previous work compared to the state-of-the-art global router CUGR Key point: reduce short violations can be replicated for newer technologies \u7528\u4e86\u5927\u7535\u8def \u6ca1\u5f00\u6e90, \u53ef\u592a\u53ef\u60dc\u4e86 \u611f\u89c9\u53ea\u80fd\u7b97\u4e00\u4e2aCUGR\u7684\u4f18\u5316 RL model: A2C and DQN , \u6709\u4e00\u4e2a\u53d1\u73b0\uff1a\u590d\u6742\u7684\u5927\u7535\u8def\u8981\u7528DQN \u57fa\u4e8e OpenAI Gym \u5e93","title":"RL Ripper 2.0-RRR&amp;VIOs Opt-Trans(TODAES)-2024- -Canada Ucalgary Gandhi"},{"location":"EDA4PR-Digtal/#background_38","text":"Why RL: heuristic solutions are not adaptable to the ever-changing fabrication demands, and the experience and creativity of designers can limit their effectiveness. Reinforcement learning (RL) is an effective method to tackle sequential optimization problems due to its ability to adapt and learn through trial and error . for net with overflow, the most generic RRR method is to rip all nets with short violations and reroute them. However, this heuristic is not the most efficient way since short violations can highly depend on the respective net routes and the order in which they are ripped and rerouted. After the first iteration of sequential routing, all the nets causing violations are ripped and re-routed. This can result in several RRR iterations. Furthermore, ripping all the nets can be unnecessary if a net\u2019s route is already optimized. Hence, an intelligent ripping algorithm that pairs well with the order of nets and helps to reduce overall RRR cost is needed.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_29","text":"RL-Ripper Framework a self-learning Ripper agent that relies solely on net features eliminating the need for externally labeled data Evaluation on Large-scale Academic Benchmarks \u4ee5\u524d\u7684RLGR\u786e\u5b9e\u90fd\u662f\u5b9e\u9a8c\u6027\u8d28\u7684\u5c0f\u7535\u8def Pervasive AI Framework fosters collaboration between traditional physical design algorithms (typically coded in C++ ) and machine learning algorithms developed in Python . enabling real-time feature extraction without the overhead associated with file read-write operations, such as pickle data exchange \u57fa\u4e8e Gym \u7684 ZMQ client interface","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_27","text":"(1) We set the number of total training episodes as N , and the current episode, n, is initialized to 0. (2) We obtain initial routing, using the pattern routing generated by CUGR [24]. (3) We save the routes under the name route-Orig . (4) We calculate the number of violations from the routed nets and store the results as cur_V (5), nets that are predicted to have routing violations due to congestion are sorted in a particular sequence. We will elaborate on this sequence in Section 3.2. (6), we select the top net in the ordered list of nets with violations xi , where i indexes the nets with violations. (7), the RL engine generated one of the two possible actions Rip or NotRip based on the features of the nets (8), the Net xi goes through RRR. (9), the total number of nets with violations is recalculated ( new_V ). (10), an \u201cif\u201d condition is processed to examine if the action a is Rip (11), if the action is a Rip action, the net is ripped and re-routed. Based on the new route, a reward is calculated based on Algorithm 1 . (12), if the action is NotRip , the net is still ripped and re-routed. The reward is recalculated based on the NotRip action from Algorithm 1 . (13), we set the routing of xi to that of the initial routing of route-Orig . (14), the weights of the neural networks are updated. (15), the condition is checked to see if all the nets are considered (16), to process the next net. (17), Otherwise, the flow goes to the next episode","title":"flow"},{"location":"EDA4PR-Digtal/#model_26","text":"","title":"model"},{"location":"EDA4PR-Digtal/#state-five-net-feature","text":"HPWL VIOs calculated by CUGR's pattern routing VIAs calculated by CUGR's pattern routing","title":"State\uff1a five net feature:"},{"location":"EDA4PR-Digtal/#pins","text":"WL calculated by CUGR's pattern routing","title":"Pins"},{"location":"EDA4PR-Digtal/#action_1","text":"Rip NotRip","title":"Action"},{"location":"EDA4PR-Digtal/#reward_1","text":"based on the number of violations resolved by ripping and re-routing nets","title":"Reward"},{"location":"EDA4PR-Digtal/#data_20","text":"ISPD'18 S-set: fewer than 100k cell, (design 1-5) L-set: otherwise","title":"data"},{"location":"EDA4PR-Digtal/#experiment_22","text":"\u5168\u90fd\u53ea\u662f3\u6b21\u8fed\u4ee3\uff1f\u591a\u4e00\u4e9b\u53ef\u80fd\u66f4\u80fd\u8ba9\u4eba\u4fe1\u670d \u4e3b\u8981\u5de5\u4f5c\uff1a \u8fd9\u91cc\u7684violation\u6307\u7684\u662foverflow\u5417\uff1f \u6548\u679c\u660e\u663e\uff01 \u53ef\u89c6\u5316: Detailed Routing.","title":"experiment"},{"location":"EDA4PR-Digtal/#gr_adv_gen","text":"","title":"GR_Adv_Gen"},{"location":"EDA4PR-Digtal/#-generative-arxiv-2019-cnn-","text":"first CNN","title":"-generative-arXiv-2019-CNN-"},{"location":"EDA4PR-Digtal/#-only-cnn-dac-2020-cnnvae-","text":"no experiment! \u53ea\u7528 CNN \u5206\u7c7b\u7ed3\u679c\u4e0d\u4f1a\u597d\u5427 \u4e0d\u77e5\u9053\u662f\u4ec0\u4e48\u7c7b\u578b\u7684\u6587\u7ae0\uff0c\u53ea\u7528\u4e86\u4e24\u9875 evaluates its router on parts of the nets from a public benchmark layout and achieves 96.8% of routability it seems that the router can only route two- and three-pin nets, which may have some limitations for application.","title":"-only CNN-DAC-2020-CNN(VAE)-"},{"location":"EDA4PR-Digtal/#background_39","text":"","title":"background"},{"location":"EDA4PR-Digtal/#-is-approach-treats-the-global-routing-problem-as-an-image-processing-problem-and-solves-it-with-a-deep-learning-system","text":"","title":"- is approach treats the global routing problem as an image processing problem and solves it with a deep learning system"},{"location":"EDA4PR-Digtal/#data_21","text":"ISPD\u201998 ibm01 64x64 circuit","title":"data"},{"location":"EDA4PR-Digtal/#model_27","text":"","title":"model"},{"location":"EDA4PR-Digtal/#prnet-neurips-2022-sjtunoahs-ark","text":"PRNet can generate each route in one-shot but cannot guarantee connectivity which requires considerable post-processing for failed routes HubRouter \u662f\u4e24\u9636\u6bb5\u6846\u67b6\uff0cPRNet \u662f\u7aef\u5230\u7aef\u6846\u67b6\u3002 the shortest RST like Fig. 1f generated by HubRouter [8] is not practically usable --cite--> NeuralSteiner","title":"PRNet- -NeurIPS-2022- -SJTU+Noah\u2019s Ark"},{"location":"EDA4PR-Digtal/#hubrouter-generative-model-neurips-2023-ganrl-sjtu","text":"open source! a chinese interpretation a global routing solver that includes a two-phase learning framework HubRouter \u662f\u4e24\u9636\u6bb5\u6846\u67b6\uff0cPRNet \u662f\u7aef\u5230\u7aef\u6846\u67b6\u3002 \u5bf9\u6bd4 PRNet \u751f\u6210\u6a21\u578b\uff0cPRNet \u5728 CGAN \u4e2d\u4f7f\u7528\u53cc\u5411\u6620\u5c04\u5c06\u8fde\u63a5\u7ea6\u675f\u6ce8\u5165\u8bad\u7ec3\u76ee\u6807\uff0c\u5c06\u51c6\u786e\u7387\u63d0\u9ad8\u4e86 10%\uff0c\u4f46\u5728\u590d\u6742\u60c5\u51b5\u4e0b\u51e0\u4e4e\u65e0\u6548\u3002 clipping all images to the same scale 64 \u00d7 64","title":"HubRouter-generative model-NeurIPS-2023-GAN+RL-SJTU"},{"location":"EDA4PR-Digtal/#background_40","text":"\u5168\u5c40\u5e03\u7ebf(Global Routing - GR)\u662f VLSI \u8bbe\u8ba1\u4e2d\u6700\u590d\u6742\u4e14\u6700\u8017\u65f6\u7684\u7ec4\u5408\u95ee\u9898\u4e4b\u4e00\u3002GR \u76ee\u6807\u662f\u603b\u7ebf\u957f\u6700\u5c0f\uff0c\u540c\u65f6\u907f\u514d\u62e5\u585e(Congestion)\uff0c\u662f\u4e2a NP \u95ee\u9898\u3002 \u4f20\u7edf\u91c7\u7528\u542f\u53d1\u5f0f\u7b97\u6cd5\uff0c\u591a\u6837\u6027\u548c\u89c4\u6a21\u95ee\u9898\u5bf9\u4f20\u7edf\u7b97\u6cd5\u6709\u4e86\u6311\u6218\uff0c\u673a\u5668\u5b66\u4e60(ML)\u5df2\u7ecf\u7528\u4e8e\u5168\u5c40\u5e03\u7ebf\uff0c\u5728\u82af\u7247\u8bbe\u8ba1\u4e2d\u4ece\u903b\u8f91\u5408\u6210\u5230\u5e03\u5c40 \u6df1\u5ea6\u5f3a\u5316\u5b66\u4e60(Deep Reinforcement Learning - DRL )\u548c\u751f\u6210\u5f0f\u6a21\u578b(Generative model)\u5df2\u7ecf\u88ab\u7528\u6765\u89e3\u51b3\u5168\u5c40\u5e03\u7ebf\u3002\u95ee\u9898\u5728\u4e8e\uff0c DRL \u5f88\u53d7\u72b6\u6001\u7a7a\u95f4(State Space)\u5f71\u54cd\uff0c\u968f\u7740\u7f51\u683c\u7a7a\u95f4\u589e\u5927\uff0c\u9700\u8981\u82b1\u8d39\u5927\u91cf\u65f6\u95f4\u751f\u6210 \u3002However, DRL methods suffer from large state space and often need to spend enormous time on generating routes as the scale of grids increases on the test instance, i.e., the netlist, which is practically intimidating for real-world global routing \u76f8\u53cd\uff0c\u751f\u6210\u5f0f\u6a21\u578b\u6709 \u4e00\u6b21\u6027\u751f\u6210\u80fd\u529b \uff0c\u5728\u8ba1\u7b97\u4e0a\u66f4\u5bb9\u6613\u5904\u7406\u3002 \u751f\u6210\u5f0f\u65b9\u6cd5\u5728\u8bad\u7ec3\u65f6\u5019\u8003\u8651\u8fde\u901a\u6027\u9650\u5236\uff0c\u786e\u4fdd\u5e03\u7ebf\u6ee1\u8db3\u7535\u8def\u8fde\u901a\u6027\u8981\u6c42\u3002\u4f46\u662f\u95ee\u9898\u5728\u4e8e\uff0c\u5982\u679c\u521d\u59cb\u751f\u6210\u8def\u5f84\u4e0d\u6ee1\u8db3\u8fde\u901a\u6027\u8981\u6c42\u65f6\u5019\uff0c\u540e\u5904\u7406\u9636\u6bb5\u4f1a\u53d8\u6210\u4e00\u79cd\u7a77\u4e3e\u641c\u7d22\u8fc7\u7a0b\u3002 \u56fe\u4e00\u8fd9\u91cc\u4e0a\u56fe\u8868\u793a\u539f\u59cb\u5e03\u7ebf\uff0c\u4e0b\u56fe\u8868\u793a\u7b97\u6cd5\u751f\u6210\u7684\u5e03\u7ebf\uff0c\u751f\u6210\u5e03\u7ebf\u6ca1\u6709\u6b63\u786e\u8fde\u63a5\u6240\u6709\u5e94\u8be5\u8fde\u63a5\u7684\u70b9(pin)\uff0c\u5bf9\u4e8e\u8fd9\u6837\u7684\u60c5\u51b5\uff0c\u5e73\u5747\u8fde\u901a\u7387\u5f88\u4f4e\uff0c\u4f4e\u4e8e 20%\uff0c\u610f\u5473\u7740\u8d85\u8fc7 80%\u7684\u751f\u6210\u5e03\u7ebf\u9700\u8981\u7ecf\u8fc7\u8017\u65f6\u7684\u540e\u5904\u7406\u624d\u80fd\u8fbe\u5230\u8981\u6c42\u3002\u663e\u8457\u7684\u7f3a\u70b9\u3002\u5176\u5b9e\u5c31\u548c CNN-based \u8fd9\u7bc7\u4e00\u6837","title":"background"},{"location":"EDA4PR-Digtal/#contribution_30","text":"\u4e3a\u4e86\u89e3\u51b3\u4e0a\u8ff0\u95ee\u9898\uff0c\u5b9a\u4e49\u4e86\u4e00\u4e2a\u65b0\u7684\u6982\u5ff5\uff0c\u53eb hub \u3002\u5c06 pin - pin \u95ee\u9898 --> hub - pin \u95ee\u9898 \u3002 \u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u7684\u4e24\u9636\u6bb5\u5168\u5c40\u5e03\u7ebf\u65b9\u6cd5 --> HubRouter generation phase\uff08\u751f\u6210\u9636\u6bb5\uff09 hubs , routes , and stripe masks are together generated under a multi-task framework by generative models \u53ef\u4ee5\u5728\u591a\u4e2a\u6846\u67b6\u4e0b\u751f\u6210\uff0c\u6bd4\u5982 GAN (Generative Adversarial Nets) , VAE (Variational Auto-Encoder) , DPM (Diffusion Probabilistic Models) \u3002\u867d\u7136 hub \u662f\u751f\u6210\u9636\u6bb5\u7684\u4e3b\u8981\u8f93\u51fa\uff0c\u4f46\u4e3a\u4e86\u63d0\u5347\u751f\u6210\u8d28\u91cf\u548c\u51c6\u786e\u6027\uff0c\u53d1\u73b0\u751f\u6210\u9644\u52a0\u4fe1\u606f\u662f\u975e\u5e38\u6709\u7528\u7684\u3002\u6bd4\u5982\u611f\u77e5\u548c\u63a9\u7801( local perception and stripe masks )\uff0c\u80fd\u591f\u53bb\u9664\u566a\u58f0\u70b9\u3002\u5f15\u5165 \u591a\u4efb\u52a1\u5b66\u4e60 \uff0c\u5e03\u7ebf\u548c\u63a9\u7801\u4e00\u8d77\u751f\u6210\uff0c\u63d0\u9ad8 hub \u751f\u6210\u8d28\u91cf pin-hub-connection phase\uff08hub \u548c pin \u8fde\u63a5\u9636\u6bb5\uff09 \u5c06\u8fde\u63a5\u89c6\u4e3a \u6700\u5c0f\u65af\u5766\u7eb3\u6811(RSMT) \u95ee\u9898\uff0c\u4f7f\u7528 actor-critic \u6a21\u578b\u7f51\u7edc\u7b56\u7565\u3002 is hub generate correcttly, reconstruction time complexity can be reduced to O(n log n) SOTA generative global routing models model: Hub (virtual) key point in the route transferring the pin-pin connection problem to the hub-pin connection problem \u65af\u5766\u7eb3\u70b9(Rectilinear Steiner Point --> RSP)\u662f\u641c\u7d22\u5168\u5c40\u6700\u5c0f\u603b\u8ddd\u79bb\uff0c\u4f46\u662f hub \u662f\u6765\u786e\u5b9a\u8def\u5f84\u3002RSPs are special cases of hubs RSP \u662f Hub \u7684\u7279\u4f8b\uff0cHub \u53ef\u4ee5\u968f\u610f\u751f\u6210\u4e0d\u540c\u5f62\u72b6\u7684\u8def\u5f84(\u4e0d\u4ec5\u662f\u6700\u77ed\u7684) \u8fd9\u91cc\u7684 c \u548c x \u5206\u522b\u4ee3\u8868\u6761\u4ef6\u56fe\u50cf\u548c\u8f93\u5165\u56fe\u50cf\u3002\u6761\u4ef6\u56fe\u50cf\u53ef\u80fd\u5305\u62ec\u5f15\u811a\u4f4d\u7f6e\u3001\u5df2\u7ecf\u63d0\u53d6\u7684\u4e2d\u5fc3\u70b9\u4ee5\u53ca\u6761\u5e26\u63a9\u6a21\uff08stripe mask\uff09\u3002\u6761\u5e26\u63a9\u6a21\u662f\u7528\u6765\u6307\u793a\u5e03\u7ebf\u533a\u57df\u7684\u4e00\u79cd\u65b9\u5f0f\uff0c\u5b83\u53ef\u4ee5\u5e2e\u52a9\u6a21\u578b\u66f4\u597d\u5730\u7406\u89e3\u54ea\u4e9b\u533a\u57df\u53ef\u4ee5\u7528\u4e8e\u5e03\u7ebf","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_28","text":"hub \u751f\u6210\u9636\u6bb5 Hub \u751f\u6210\u53ef\u4ee5\u8868\u793a\u4e3a\u56fe\u50cf\u5230\u56fe\u50cf\u7684 multi-task learning framework \u4efb\u52a1, address the impact of sensitive noise points with stripe mask learning \u9644\u5f55 B \u4ecb\u7ecd\u4e86\u5c06 GAN\uff0cVAE\uff0cEAN \u7eb3\u5165\u5230\u751f\u6210\u6846\u67b6 \u5728\u8fd9\u4e2a\u9636\u6bb5\uff0c\u6a21\u578b\u65e8\u5728\u903c\u8fd1\u6761\u4ef6\u5206\u5e03 p\u03b8(x|z, c) \u4f7f\u5176\u63a5\u8fd1\u5148\u9a8c\u5206\u5e03 p(x|c) \u3002\u7ed9\u5b9a\u6761\u4ef6 c \u548c\u4ece\u5148\u9a8c\u5206\u5e03 pz(z) \u4e2d\u91c7\u6837\u5f97\u5230\u7684\u6f5c\u5728\u53d8\u91cf z \uff08\u901a\u5e38\u5047\u8bbe\u4e3a \u9ad8\u65af\u5206\u5e03 \uff09\uff0c\u6a21\u578b\u4f1a\u751f\u6210\u4e00\u4e9b\u201c\u4e2d\u5fc3\u70b9\uff08hubs\uff09\u201d. \u8fd9\u91cc\u7684 c \u548c x \u5206\u522b\u4ee3\u8868\u6761\u4ef6\u56fe\u50cf\u548c\u8f93\u5165\u56fe\u50cf\u3002z is a latent variable from a prior distribution The main objective of hub generation is to minimize the difference between probability distributions p(x|c) and p\u03b8(x|z, c) a noise hub, especially the outermost one, can largely harm the wirelength of routing. Use stripe mask to focus on bad cases for hub generation hub \u548c pin \u8fde\u63a5\u9636\u6bb5 \u6a21\u578b\u8fde\u63a5\u7b2c\u4e00\u9636\u6bb5\u751f\u6210\u7684 \u4e2d\u5fc3\u70b9 \uff0c\u4ee5\u83b7\u5f97\u6700\u7ec8\u7684\u5e03\u7ebf\u8def\u7531\u3002\u8fd9\u4e2a\u8fc7\u7a0b\u53ef\u4ee5\u88ab\u89c6\u4e3a\u6784\u5efa\u77e9\u5f62\u7a33\u5b9a\u6700\u5c0f\u751f\u6210\u6811\uff08Rectilinear Steiner Minimum Tree\uff0cRSMT\uff09\u7684\u4e00\u90e8\u5206\u3002\u4e3a\u4e86\u5b8c\u6210\u5e03\u7ebf\uff0c\u6a21\u578b\u9075\u5faa\u4e86\u4e00\u4e2a\u57fa\u4e8e\u5f3a\u5316\u5b66\u4e60\uff08Reinforcement Learning\uff0cRL\uff09\u7684\u7b97\u6cd5 REST \u3002 \u5728\u4e24\u9636\u6bb5\u7684\u8fc7\u7a0b\u4e2d\uff0c\u4f5c\u8005\u8fd8\u63d0\u51fa\u4e86\u4e00\u4e2a \u591a\u4efb\u52a1\u5b66\u4e60\u6846\u67b6 \u6765\u63d0\u9ad8\u751f\u6210\u4e2d\u5fc3\u70b9\u7684\u8d28\u91cf\u3002\u7279\u522b\u662f\uff0c\u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u9896\u7684 \u6761\u5e26\u63a9\u6a21\u5b66\u4e60\u65b9\u6cd5 \uff0c\u65e8\u5728\u51cf\u8f7b\u566a\u58f0\u70b9\u6848\u4f8b\u53ef\u80fd\u9020\u6210\u7684\u8d1f\u9762\u5f71\u54cd\u3002\u7b97\u6cd5\u7684\u5177\u4f53\u7ec6\u8282\u5728 \u9644\u5f55 B \u4e2d\u7ed9\u51fa\u3002","title":"flow"},{"location":"EDA4PR-Digtal/#neural-steiner-ai-for-steiner-neurips-2024-chinese-academy-of-sciences-cnn","text":"","title":"Neural Steiner-AI for Steiner-NeurIPS-2024-Chinese Academy of Sciences-CNN"},{"location":"EDA4PR-Digtal/#background_41","text":"the yielded routing paths by the existing approaches often suffer from considerable overflow, thus greatly hindering their application in practice. two advantgages: learning scheme to ensures the connectivity can effectively scale to large nets and transfer to unseen chip designs Due to the complex and irregular distribution of congestion, the construction of escape graph becomes complicated, while the Hanan grid is ineffective at circumventing congestion FLUTE is unaware of congestion CUGR-2 applies the construction of augmented graphs to build candidate paths for nets\u2019 RSTs, adjusting the position of certain Steiner points to circumvent potential congestion \u4e3b\u8981\u662f\u548c HubRouter \u505a\u5bf9\u6bd4","title":"background"},{"location":"EDA4PR-Digtal/#contribution_31","text":"Neural Steiner can effectively scale to large nets transfer to unseen chip designs without any modifications or fine-tuning without any modifications or fine-tuning achieves up to a 99.8% reduction in overflow while speeding up the generation and maintaining a slight wirelength loss within only 1.8% . the first learning-based approach capable of optimizing both wirelength and overflow and effectively addressing the routing problem of large-scale nets Moreover, NeuralSteiner can generate overflow-avoiding routes for nets with more than 1000 pins","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_29","text":"Parallel Routing Tasks Construction divides the numerous nets in the design into a set of mutually conflicting routing tasks. \u4e5f\u5c31\u662f\u4e0d\u91cd\u53e0\u7684 net \u5206 batch\uff0c \u4e00\u4e2a batch \u5185\u7684\u5e03\u7ebf\u4efb\u52a1\u7528 t \u8868\u793a Nets within a task t can be batched together and fed into the neural network for prediction and post-processing , \u8fd9\u4e2a\u7f51\u7edc\u662f\u9488\u5bf9 batch \u7684 Candidate point prediction phase image segmentation task we simplify the learning target in RST construction and select Steiner points and corner points in RST as candidate points to learn due to the fixed geometric structures, CNN is inherently limited to local receptive fields that face difficulties in capturing long-range correlations. Thus, we introduce the recurrent crisscross attention mechanism (RCCA) to aggregate features from all pixels on the feature map Overflow- avoiding RST construction phase: net augmented graph (NAG) first merge the predicted candidate point map and pin map \u8bf7\u6ce8\u610f\uff0c\u5728 HubRouter [8] \u4e2d\uff0c\u5f15\u5165\u4e86\u6761\u5e26\u63a9\u7801\u4f5c\u4e3a\u4e00\u79cd\u6ee4\u6ce2\u5668\uff0c\u7528\u4e8e\u53bb\u9664\u566a\u58f0\u4e2d\u5fc3\u70b9\uff0c\u4ee5\u9650\u5236\u7c7b\u4f3c\u4e8e\u54c8\u5357\u7f51\u683c\u7684\u89e3\u7a7a\u95f4\uff0c\u4ece\u800c\u786e\u4fdd\u7ebf\u957f\u5ea6\u5c3d\u53ef\u80fd\u77ed\u3002\u7136\u800c\uff0c\u5982\u56fe 1e \u6240\u793a\uff0c\u5728 HubRouter \u4e2d\u6dfb\u52a0\u6761\u5e26\u63a9\u7801\u9650\u5236\u4e86\u5176\u751f\u6210\u907f\u5f00\u62e5\u585e\u533a\u57df\u7684 RST \u7684\u80fd\u529b\u3002\u76f8\u53cd\uff0c\u6211\u4eec\u5728\u8fd9\u91cc \u4fdd\u7559\u4e86\u6a21\u578b\u9884\u6d4b\u7684\u6240\u6709\u5019\u9009\u70b9 \uff0c\u5e76\u57fa\u4e8e\u5b83\u4eec\u6784\u5efa\u4e86 NAG RST construction Since this method may generate additional detours , we use a simple algorithm to detect potential feasible path reuse to shorten the wirelength.","title":"flow"},{"location":"EDA4PR-Digtal/#data_22","text":"use CUGR to perform routing on public benchmarks: ISPD'07 contest adopt the logistic function in CUGR to calculate the overflow value using resource r(u, v) mark the Steiner points and corner points in the RSTs constructed by CUGR as candidate points and generate the label candidate point map for every net. we maintain three maps of every net at the original scale of its bounding box. This preserves the precise spatial and overflow information and does not exclude any large-scale nets. three map \u6307\u7684\u662f\u4ec0\u4e48\uff1f we limit the nets\u2019 Half-perimeter wirelength (HPWL) in the training set to HPW L \u2264 128","title":"data"},{"location":"EDA4PR-Digtal/#experiment_23","text":"Loss:","title":"experiment"},{"location":"EDA4PR-Digtal/#gr_adv_sequential","text":"GPU-accelerate these approaches rely on \u201cparallelizing \" traditional sequential algorithms in GPUs. the quality of the routing result is still limited by the traditional sequential-based algorithms","title":"GR_Adv_Sequential"},{"location":"EDA4PR-Digtal/#han-gpunetlevel-parallelism-iccad-2011-","text":"","title":"han-GPU+netlevel parallelism-ICCAD-2011- -"},{"location":"EDA4PR-Digtal/#a-global-router-on-gpu-architecture-iccad-2013-","text":"","title":"A global router on GPU architecture- -ICCAD-2013- -"},{"location":"EDA4PR-Digtal/#vfgr-fat-via-congestion-modeling-asp-dac-2014-thu","text":"net-level and region-level parallelization \u6709\u70b9\u504f\u5de5\u4e1a","title":"VFGR-Fat via congestion modeling-ASP DAC-2014--THU"},{"location":"EDA4PR-Digtal/#sproute-20-detailed-routability-driven-asp-dac-2022-","text":"OpenSource! 2D \u53ef\u4ee5\u5c06 guide \u6587\u4ef6\u8f93\u5165\u5230 innovus? soft capacity The soft capacity is downsized from the hard capacity (number of available tracks), using the pin density and RUDY value of the region. batch for deterministic net-level parallelization strategy bulk-synchronously maze-routes baseline FLUTE, FastRoute 4.0 for pattern routing, CUGR","title":"SPRoute 2.0- detailed routability driven-ASP DAC-2022-"},{"location":"EDA4PR-Digtal/#background_42","text":"","title":"background"},{"location":"EDA4PR-Digtal/#-in-terms-of-parallelization-maze-routing-is-widely-used-in-global-routing-and-is-the-most-time-consuming-stage-on-hardto-route-benchmarks","text":"","title":"- In terms of parallelization, maze routing is widely used in global routing and is the most time-consuming stage on hardto-route benchmarks."},{"location":"EDA4PR-Digtal/#contribution_32","text":"soft capacity to reserve space for detailed routability. parallelize maze routing in a deterministic bulk synchronous approach design a scheduler for the deterministic parallel execution model","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_30","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_28","text":"","title":"model"},{"location":"EDA4PR-Digtal/#soft-capacity","text":"Different layers have different parameters for the ratio function since they are influenced by the congestion in different scales","title":"soft capacity"},{"location":"EDA4PR-Digtal/#bulk-synchronous-deterministic-approach","text":"\u5c31\u662f\u5206 batch\uff0call threads execute one batch of nets at a time \u5728\u6279\u5904\u7406\u5f00\u59cb\u65f6\uff0c\u6bcf\u4e2a\u7ebf\u7a0b\u4ece\u6279\u5904\u7406\u4e2d\u83b7\u53d6\u4e00\u4e2a\u7f51\u7edc\uff0c\u8bfb\u53d6\u5168\u5c40\u56fe\u7684\u4f7f\u7528\u60c5\u51b5\uff0c\u5e76\u5728\u5176\u7ebf\u7a0b\u5c40\u90e8\u56fe\u4e2d\u6267\u884c\u6495\u88c2\u548c\u91cd\u65b0\u8def\u7531\u3002 \u8fd8\u662f\u770b\u4e0d\u592a\u61c2","title":"bulk synchronous deterministic approach"},{"location":"EDA4PR-Digtal/#data_23","text":"ICCAD19 contest","title":"data"},{"location":"EDA4PR-Digtal/#experiment_24","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#fastgr-gpu-pattern-routing-multi-thread-mazedate-2022-pkucuhkhnal","text":"GPU-accelerated accelerated the 3D pattern routing algorithm of CUGR for initial routing by both net-level and path-level parallelization on GPU","title":"FastGR-GPU pattern routing+ multi thread maze\u2013DATE-2022-PKU+CUHK+HNAL"},{"location":"EDA4PR-Digtal/#background_43","text":"The literature has extensively explored shortest path searching with GPU [11], [12]. However, most studies only consider the most basic single-source shortest path problem and assume only to find one path on a large graph. This is impractical for routing since we need to route millions of nets subjecting to various objectives and constraints like wirelength, number of vias, and design rules Fig. 1 shows that it is PATTERN dominated on average since the number of nets which pattern routing stage needs to process is much more than the maze routing stage","title":"background"},{"location":"EDA4PR-Digtal/#contribution_33","text":"a novel GPU-accelerated pattern routing algorithm a high-performance task graph scheduler to distribute CPU and GPU tasks for workload balancing and efficiency","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_31","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_29","text":"task graph scheduler==(\u6ca1\u770b\u61c2\uff01\uff01\uff01\uff01\uff01\uff01\uff01)== \u662f\u7528\u6765\u6307\u5bfc\u8ff7\u5bab\u5e03\u7ebf\u5e76\u884c\u7684\uff0c\u7528\u4e86 taskflow two-stage task graph scheduler: construct the task graph from the conflicted relationship between each pair of tasks determine the execution order for each conflict edge Pattern routing stage: Task graph generation GPU friendly pattern routing we apply each block to process one single multi-pin net","title":"model"},{"location":"EDA4PR-Digtal/#data_24","text":"ICCAD2019 benchmarks","title":"data"},{"location":"EDA4PR-Digtal/#experiment_25","text":"RTX 2080 GPU. we choose six different strategies only applied to the rip-up and reroute iterations to show the effect of net ordering \u4e0d\u540cnet order \u7684\u5b9e\u9a8c\u7ed3\u679c\uff1a","title":"experiment"},{"location":"EDA4PR-Digtal/#gamer-iccadtrans-20212023-cuhk-","text":"GPU-accelerated accelerated the two-level maze routing of CUGR for rip-up and reroute by updating vertical and horizontal routing costs alternatively on GPU to accelerate the multisource\u2013multidestination shortest path problem for VLSI routing \u4ec0\u4e48\u662f\u591a\u6e90\u591a\u6c47\u6700\u77ed\u8def\u5f84\u95ee\u9898\uff1f integrating GAMER into the state-of-the-art academic global router CUGR","title":"Gamer- -ICCAD/Trans-2021/2023- -CUHK-"},{"location":"EDA4PR-Digtal/#background_44","text":"Maze routing is usually the most time-consuming step in global routing and detailed routing Many of them adopt the negotiation-based rip-up and reroute method introduced in [3]. Hard-to-route nets are ripped-up and rerouted many times with incrementally changing history cost until getting a feasible solution. One way to do this is to separate nets by their bounding boxes and create a task pool. Each thread will search for a net in the task pool whose bounding box does not overlap with any other nets being routed at the moment and perform maze routing [6]. However, if the bounding boxes are too big, the level of parallelism for this method is low The approach described in [7] attempts to solve this problem by allowing nets with overlapping bounding boxes to be routed together, and fix any possible overflows afterward by rerouting (\u8fd9\u7bc7\u4e5f\u8bb8\u53ef\u4ee5\u770b\u770b) SPRoute [8] does not forbid routing in the same region if and only if the region has abundant routing resources. NCTU-GR 2.0 [9] also allows nets with overlapping bounding boxes to be routed simultaneously, but they adopt a more sophisticated technique to avoid the racing situation However, some extra efforts are needed to resolve data racing , which may lead to unbalanced workloads and routing performance degradation. Besides, as technology evolves over time, graphics processing units ( GPUs ) are standing out, and can provide better solution to parallelism. There are relatively fewer attempts to load maze routing onto GPUs.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_34","text":"decomposes the shortest path search into alternating vertical and horizontal sweep operations , two parallel algorithms are proposed to accelerate a sweep operation from O(n2) to O(log2 n) on a grid graph of n \u00d7 n.","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_32","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_30","text":"SWEEP Operation Parallelization With Conditional Partial Sum divide-and-conquer method:","title":"model"},{"location":"EDA4PR-Digtal/#ggr-pattern-and-maze-gpu-accelerated-iccad-2022","text":"Open source! \u7b2c\u4e00\u4e2apattern routing\u548cmaze routing\u90fd\u662fGPU-accelerate\u7684 The solution space of pattern routing is intentionally restricted to shorten running time by only allowing certain routing topologies such as L-shape, Z-shape and 3-bend routing \u7528\u7684 FLUTE","title":"GGR-pattern and maze gpu accelerated-ICCAD-2022"},{"location":"EDA4PR-Digtal/#background_45","text":"Routability-driven placement relies on global routing for accurate routability estimation, and faster global routing can significantly improve both the running time and the quality of routability-driven placement. \u4ed6\u628a\u5e94\u7528\u573a\u666f\u660e\u786e\u4e86\uff0c\u662f\u7ed9placement\u7528\u7684\u3002\u5f00\u6e90\u5de5\u7a0b\u4e2d\u4e5f\u662f\u8fd9\u4e48\u653e\u7684\uff0c\u653e\u5230 Xpalce \u4e2d Compared to multi-threading with CPU, GPU has more cores and is potentially a good platform for fast global routing. The computations of the DP framework can be performed very efficiently, but the most time-consuming part comes from computing the minimum costs connecting two points using 3D L/Z-shape routing","title":"background"},{"location":"EDA4PR-Digtal/#contribution_35","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_33","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_31","text":"An efficient way to calculate the total cost of a long wire segment is to use prefix sum . Parallel L-Shape Routing Our L-shape routing for a single 2-pin connection can be divided into 5 steps as shown by the 5 arrows in Fig. 3 Every step can be done sequentially in \ud835\udc42(\ud835\udc3f) time","title":"model"},{"location":"EDA4PR-Digtal/#data_25","text":"","title":"data"},{"location":"EDA4PR-Digtal/#experiment_26","text":"a The global routing quality is evaluated using an academic detailed router Dr. CU[8]","title":"experiment"},{"location":"EDA4PR-Digtal/#cugr-20-dag-based-dac-2023-cuhk","text":"open source!","title":"CUGR 2.0-DAG-based-DAC-2023- -CUHK"},{"location":"EDA4PR-Digtal/#background_46","text":"many of the aforementioned global routers is that most of them rely heavily on time-consuming path search algorithms like maze routing to resolve overflows. These approaches are not efficient enough even with parallilization and may cause lots of unnecessary detours","title":"background"},{"location":"EDA4PR-Digtal/#contribution_36","text":"a DAG-based generalized pattern routing algorithm a new dynamic programming-based algorithm to calculate the routing cost time complexity from $\\mathcal{O}(L^4|V|)$ to $\\mathcal{O}(L^2|V|)$ a DAG augmentation algorithm that enables the creation of alternative paths in a routing DAG. can even shift or create Steiner points. over 99% nets can be successfully routed without the need of maze routing a new sparse graph maze routing algorithm creation of alternative paths in a routing DAG","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_34","text":"RSMT DFS and Routing DAG with L pattern \u6ce8\u610f\u591a\u4e86\u8282\u70b9 g, f, i, h, \u73b0\u5728\u6bcf\u6761\u90fd\u662f\u76f4\u7ebf Routing DAG with other patterns\uff0c\u4f46\u662f\u5728\u8fd9\u91cc\u6ca1\u7528\u505a\u521d\u59cb\u5e03\u7ebf\uff0c\u521d\u59cb\u53ea\u7528\u4e86 L-shape\u3002\u6587\u7ae0\u4e5f\u5c31\u8fd9\u91cc\u63d0\u4e86\u4e00\u4e0b\uff0c\u540e\u9762\u90fd\u548c\u8fd9\u4e2a\u65e0\u5173\uff0c\u5f97\u53bb\u6e90\u7801\u4ed4\u7ec6\u770b\u770b\u3002 Dynamic Programming-based DAG routing(L-shape + Layer assignment) \u6ca1\u8bf4\u600e\u4e48\u820d\u5f03\u7684\uff1f DAG-based pattern routing with augmentation sparse graph maze routing algorithm","title":"flow"},{"location":"EDA4PR-Digtal/#model_32","text":"cost Dynamic Programming-based DAG Augmentation for Congestion create alternative paths Steiner point movement \u5177\u4f53\u600e\u4e48\u79fb\u52a8\u7684\u6587\u7ae0\u4e5f\u6ca1\u8bf4","title":"model"},{"location":"EDA4PR-Digtal/#experiment_27","text":"compare with CUGR [12] and SPRoute 2.0 [13] only one thread for run time Effectiveness of steiner point augmentation run time compare with GPU-accelerated GR compare with FastGR [14] and GAMER [15] GPU \u7684\u597d\u574f\u4e5f\u6709\u5173\u7cfb\u5427\u3002\u672c\u5b9e\u9a8c\u7528\u7684 RTX 3090 slightly faster than FastGR for initial routing around 5.2\u00d7 as fast as GAMER","title":"experiment"},{"location":"EDA4PR-Digtal/#instantgr-scalable-gpu-parallelization-iccad-2024-cuhk","text":"open source! second place of ISPD25 contest GPU Parallelization parallel algorithm is mainly based on the DAG-based global routing algorithm in CUGR2 . \u5e94\u8be5\u662f 3D pattern routing DP \u7684\u90e8\u5206\u548c maze routing \u7684\u90e8\u5206 parallel while do initial routing and RRR \u63d0\u9ad8\u4e86\u5e76\u884c\u5ea6\uff0c\u4f46\u662f\u8fd8\u662f\u6709\u4e32\u884c\u7684\u90e8\u5206 \u4e5f\u7528\u4e86 FLUTE \u4e00\u5b9a\u8981\u4ee5 net \u4e3a\u5355\u5143\u5417\uff1f\u662f\u4e3a\u4e86\u7528 DP","title":"InstantGR-Scalable GPU Parallelization-ICCAD-2024-CUHK"},{"location":"EDA4PR-Digtal/#background_47","text":"GPU memory is limited This requires memory-efficient solutions that can minimize CPU-GPU communication while maximizing GPU utilization large designs have more nets with bigger routing graphs, providing many new parallelization opportunities that are not yet explored nets in a batch can be routed in parallel","title":"background"},{"location":"EDA4PR-Digtal/#task_12","text":"parallelism for large-scale partitioned design","title":"task"},{"location":"EDA4PR-Digtal/#contribution_37","text":"a new method for net-level batch generation . based on 3D fine-grained overlap checking and explores more parallelism by increasing the number of nets per batch node-level parallel routing approach. achieves much higher parallelism compared to traditional net-level parallel routing.","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_35","text":"In initial routing, we construct a basic routing DAG to perform L-shape pattern routing . key points specific explanation show in routing2 NET-LEVEL PARALLELISM simultaneous routing of a batch of nets that do not \u201c overlap \u201d [2, 3, 14, 19, 20, 22, 26] 19 \u5e74\u5f00\u59cb\u7684\uff0ccugr2 \u548c fastgr \u90fd\u7528\u4e86 Typical Batch Generation Algorithm used in [2, 3, 14, 19, 20] R-trees \u662f\u5b9e\u73b0 line 4 \u7684\u5e38\u7528\u505a\u6cd5 pessimistically approximates significantly lowers the degree of parallelism define and graph model \u4ee5 segment \u4e3a\u5355\u4f4d\uff0c\u540c\u65f6\u5206\u5f00\u4e86\u6c34\u5e73\u548c\u5782\u76f4\u4e24\u4e2a\u90e8\u5206\uff0c\u5047\u8bbe\u5168\u90e8\u4e3a L-shape\uff0c\u540c\u65f6\u5bf9\u4e8e\u4e0d\u5728\u4e00\u6761\u7ebf\u4e0a\u7684\u4e24\u4e2a\u8282\u70b9\uff0c\u6709\u4e24\u4e2a L These four nets will be divided into just one batch based on our exact representation of routing graphs for overlap checking, while into four batches by the traditional bounding box-based pessimistic approximation via model: via \u7528\u4e00\u4e2a\u5341\u5b57\u8868\u793a Overlap Checking Algorithms \u4ee5\u6c34\u5e73\u5b50\u56fe\u8fdb\u884c\u5c55\u793a\uff0c\u5782\u76f4\u540c\u7406 \u4ee5\u6c34\u5e73 segment \u4e3a\u5355\u4f4d\u8fdb\u884c checking \u9996\u5148\u5224\u65ad\u662f\u4e0d\u662f y \u5750\u6807\u76f8\u7b49\uff1agroup the segments with the same \ud835\udc66 tradictional algorithm: This is a classical computational geometry problem that can be efficiently solved by segment trees [1] in \ud835\udc42(log\ud835\udc5b) time for both operations, new algorithm motivation: segments are very short new algorithm: Point Exhaustion simply use a Boolean array to record whether each point in [1, \ud835\udc5b] is covered by some segment \ud835\udc60 \u2208 \ud835\udc46. We mark every point \ud835\udc65 \u2208 [\ud835\udc59, \ud835\udc5f] when a segment [\ud835\udc59, \ud835\udc5f] is inserted, and check every point \ud835\udc65 \u2208 [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] for overlap query of a segment [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e]. further improve the efficiency of this point exhaustion by using bit arrays another improvement: representative point exhaustion allowing a little bit of overlap. it only checks the two end points of a query segment. ??\u4ec0\u4e48\u610f\u601d covering most overlap scenarios in practice. The only scenario that this algorithm fails to find the overlap of two overlapping segments is when the query segment [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] contains the overlapping segment [\ud835\udc59, \ud835\udc5f], [\ud835\udc59, \ud835\udc5f] \u2282 [\ud835\udc59\ud835\udc5e, \ud835\udc5f\ud835\udc5e] NODE-LEVEL PARALLELISM \u8fd8\u662f\u4ee5 net \u4e3a\u5355\u4f4d\u5206\u5230\u4e0d\u540c\u7684 batch\uff1f routing nodes of the same depth in parallel Suppose we have 4 nets, Net A, B, C and D in our grid graph. Since nets with overlap cannot be routed together, Net A and B are distributed to batch 0, as shown in Figure 7a, and nets C and D are distributed to batch 1.","title":"flow"},{"location":"EDA4PR-Digtal/#experiment_28","text":"4 NVIDIA A800 GPUs and 8 CPU threads. compare different overlap checking methods The number of nets per batch is limited to 1000 compare 2 largest benchmark compare with Top-3 Global Routers of ISPD2024 Contest Runtime (s) of DAG-Based Augmented Routing with and without Node-Level Parallelism acceleration \u90a3\u4e00\u884c\u597d\u50cf\u662f\u52a0\u901f\u500d\u7387\u624d\u5bf9","title":"experiment"},{"location":"EDA4PR-Digtal/#helem-gr-heterogeneouslinearized-exponential-multiplier-method-iccad-2024-pek","text":"first place of ISPD25 contest not open source 2025/2/6 2D routing algorithm background","title":"HeLEM-GR-Heterogeneous+Linearized Exponential Multiplier Method-ICCAD-2024- -PEK"},{"location":"EDA4PR-Digtal/#contribution_38","text":"LEM (linearized exponential multiplier) method for 2D routing problem to minimize wirelength and overflow. This LEM framework is general to integrate any routing kernels. batched routing kernels including L shape and 3-bend routing for GPU parallelization. sweep operations for GPU-accelerated layer assignment.","title":"contribution:"},{"location":"EDA4PR-Digtal/#flow_36","text":"preparation run on CPU use FLUTE use SPRoute 2.0 to compact 3D graph to 2D graph 2D routing run on GPU layer assignment run on GPU","title":"flow"},{"location":"EDA4PR-Digtal/#rsmt","text":"","title":"RSMT"},{"location":"EDA4PR-Digtal/#hannan-grid-1966-","text":"has proven that an optimal RSMT can always be constructed on the Hanan grid","title":"Hannan grid- - -1966- -"},{"location":"EDA4PR-Digtal/#geosteiner-1998-","text":"GeoSteiner Homepage , \u4e00\u76f4\u6709\u66f4\u65b0\uff0c5.x\u7248\u672c\u8c8c\u4f3c\u6bd4FLUTE\u66f4\u597d\u4e86\u300297\u5e74\u641e\u5230\u73b0\u5728\uff082025\uff09\u30024.0\u7248\u672c\u662f\u5546\u7528\u7684\u3002 an efficient optimal algorithm that enumerates all possible full Steiner tree to form an RSMT It is proven that an optimal RSMT can always be found by combining full Steiner trees only, which are Steiner trees with a special structure. The running time of GeoSteiner inevitably goes to exponential","title":"GeoSteiner- - -1998- -"},{"location":"EDA4PR-Digtal/#-multilayer-obstacle-avoidingspanning-graphs-trans-2008-","text":"","title":"-Multilayer Obstacle Avoiding+Spanning Graphs-Trans-2008- -"},{"location":"EDA4PR-Digtal/#-","text":"","title":"-"},{"location":"EDA4PR-Digtal/#flute-2008-","text":"OpenSource! The runtime complexity of FLUTE with fixed accuracy is O(n log n) for a net of degree n FLUTE is an RSMT construction algorithm adopting a look-up table approach, which is both fast and optimal for low-degree nets. However, FLUTE is unaware of routing congestion . \u4e0b\u9762\u662f\u4e00\u7cfb\u5217 FLUTE \u548c\u57fa\u4e8e FLUTE \u7684\u6539\u8fdb","title":"FLUTE- - -2008- -"},{"location":"EDA4PR-Digtal/#background_48","text":"RSMT problem is NP-complete [1]. Most signal nets in VLSI circuits have a low degree. Therefore, in VLSI applications, rather than having a low runtime complexity, it is more important for RSMT algorithms to be simple so that they can be efficient for small nets. Hanan [16] pointed out that an optimal RSMT can always be constructed based on the Hanan grid. \u57fa\u672c\u5b9a\u4e49 x, y, s, h, v position sequence : s1, s2, s3, s4 = 3142 wirelength vectors are: (1, 2, 1, 1, 1, 2), (1, 1, 1, 1, 2, 3), and (1, 2, 1, 1, 1, 1) - POWV and POST for net(degree < 9) For each group, the optimal wirelength of any net can be found based on a few vectors called potentially optimal wirelength vectors (POWVs) . We also store one corresponding Steiner tree, which we called potentially optimal Steiner tree (POST) associated with each POWV.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_39","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#-we-show-that-the-set-of-all-degree-n-nets-can-be-partitioned-into-n-groups-according-to-the-relative-positions-of-their-pins","text":"","title":"- We show that the set of all degree-n nets can be partitioned into n! groups according to the relative positions of their pins."},{"location":"EDA4PR-Digtal/#model_33","text":"","title":"model"},{"location":"EDA4PR-Digtal/#_8","text":"Note that, although the number of the possible Steiner trees is huge, the number of the possible wirelength vectors is much less. And we notice that not all the wirelength vectors have the potential to produce the optimal wirelength Most vectors are redundant because they have a larger or equal value than that of another vector in all coefficients. For example, we can ignore the wirelength vector (1, 2, 1, 1, 1, 2) because the wirelength produced by the vector (1, 2, 1, 1, 1, 1) is always v3 less. We called a vector that can potentially produce the optimal wirelength (i.e., cannot be ignored) a POWV for every low-degree net, there are only a few POWVs. For example, for all degree-3 nets, the only optimal wirelength vector is (1, 1, 1, 1), which corresponds to the half-perimeter wirelength (HPWL).","title":"\u5236\u8868\u679a\u4e3e\u5316\u7b80\uff1a"},{"location":"EDA4PR-Digtal/#group-the-nets-which-can-share-the-same-set-of-powvs","text":"\u5982\u679c\u6bcf\u4e00\u79cd POST \u5bf9\u5e94\u4e00\u4e9b POSTs\uff0c\u4f1a\u6709\u592a\u591a\u79cd\u53ef\u80fd\uff0c\u6d6a\u8d39\u7a7a\u95f4 \u5b9a\u4e49\uff1atopologically equivalent have the same position sequence Theorem 1: the set of all degree-n nets can be divided into n! groups according to the position sequence such that all nets in each group share the same set of POWVs. (9!= 362,880)","title":"group the nets which can share the same set of POWVs"},{"location":"EDA4PR-Digtal/#lut-generateion","text":"\u5982\u679c\u4f7f\u7528\u904d\u5386\u7684\u65b9\u6cd5\uff0c\u6162\u3002Even for degree 5, we need to enumerate a Hanan grid consisting of 40 edges\uff08$4 \\times 5 \\times 2$\uff09 for each of the 120 groups(5!) boundary-compaction technique for efficient: By compacting the four boundaries in a different order, a set of different Steiner trees with different wirelength vectors can be generated \u8fb9\u754c\u538b\u7f29\u6280\u672f\u901a\u8fc7\u538b\u7f29\u56db\u4e2a\u8fb9\u754c\u4e2d\u7684\u4e00\u4e2a\u6765\u51cf\u5c0f\u7f51\u683c\u5927\u5c0f\uff0c\u5373\uff0c\u5c06\u8fb9\u754c\u4e0a\u7684\u6240\u6709\u5f15\u811a\u79fb\u5230\u4e0e\u8be5\u8fb9\u754c\u76f8\u90bb\u7684\u7f51\u683c\u7ebf\u4e0a\u3002 \u8fd8\u662f\u6ca1\u770b\u61c2 0.0 \u7ed3\u679c\uff1anumber of POWVS in a Group: REDUCTION OF LOOKUP TABLE SIZE The POST associated with each POWV should have up to seven Steiner nodes and 9 + 7 - 1 = 15 branches. If 1 byte is used to store each branch in a POST, the POST storage requirement for degree 9 will be 155.9 MB Groups are equivalent for two reasons First: Therefore, up to 2^4^ = 16 different groups can share a set of POWVs and POSTs (the number of equivalent groups may be less than 16 because pins can be shared by adjacent boundaries, and therefore, not all combinations exist). Second, if two nets are symmetrical horizontally, vertically, or diagonally, the POWVs and POSTs of one group can be transformed to those of the other. The total table size is only 9.00 MB in the end SPEEDUP OF MINIMUM-WIRELENGTH COMPUTATION Since entries in POWVs are typically small integers and addition is computationally much less expensive than multiplication, it is more efficient to add the edge length several times instead of using multiplication (\u52a0\u6cd5\u6bd4\u4e58\u6cd5\u597d) Many of them differ from others in only one or two entries. Hence, some POWVs can be efficiently evaluated by adding or subtracting some terms from some other previously computed POWVs. NET BREAKING Nets with a degree higher than D (D \u4e00\u822c\u7b49\u4e8e 9) are broken into several subnets with a degree ranging from 2 to D to which the table lookup estimation can be applied four heuristics are applied to collectively determine a score for each way of breaking. In this technique, a scheme is also introduced to allow users to control the tradeoff between accuracy and runtime","title":"LUT generateion"},{"location":"EDA4PR-Digtal/#data_26","text":"","title":"data"},{"location":"EDA4PR-Digtal/#experiment_29","text":"\u6a21\u578b\u5bf9\u6bd4 GeoSteiner \u4f5c\u4e3a\u6807\u51c6 \u4e0d\u540c\u5ea6\u7684\u56fe\u5bf9\u6bd4 runtime The runtime is increasing at a rate much slower than A(log A+1)/2 because most nets have a low degree because the redundant edge removal and the local refinement techniques described at the end of Section VI-B cannot be used, the error is increased. \u66f4\u5927\u7684 degree","title":"experiment"},{"location":"EDA4PR-Digtal/#-obstacle-avoidingparallel-iccad-09-cuhk-","text":"","title":"-obstacle avoiding+parallel -ICCAD-09- -CUHK-"},{"location":"EDA4PR-Digtal/#-obstacle-avoiding-science-direct-2013-cuhk","text":"","title":"-Obstacle avoiding-Science Direct-2013- -CUHK"},{"location":"EDA4PR-Digtal/#rest-attention-mechanism-iccad-2021-rlac-cuhk","text":"OpenSource! github \u4e0a\u6709\u4e2a\u76f8\u5173\u7684\u590d\u73b0 the first successful attempt to solve this problem using a machine learning approach","title":"REST-attention mechanism-ICCAD-2021-RL(AC)-CUHK"},{"location":"EDA4PR-Digtal/#background_49","text":"machine learning based approaches have shown several advantages over the traditional heuristics, e.g., shorter time for development, superior quality and speed for small to middle size instances. previous ML-based combinatorial problem (TSP) work: RNN-based pointer network [6] --> RL-based work [8] --> multi-hand atttention+[8] work [9]","title":"background"},{"location":"EDA4PR-Digtal/#model_34","text":"","title":"model"},{"location":"EDA4PR-Digtal/#rectilinear-edge-sequence-res","text":"designed for bridge the gap between machine learning output and RSMT structure. res = ((2; 1); (2; 4); (3; 4)) ,(vi, hi)\u5206\u522b\u8868\u793a\u5728\u70b9 vi \u4e0a\u505a\u5782\u7ebf\uff0c\u5728 hi \u4e0a\u505a\u6c34\u5e73\u7ebf overlapping edges indicated by an RES are merged automatically, with Steiner points created \u539f\u6587\u8bc1\u660e\u4e86 res \u4e00\u5b9a\u53ef\u4ee5\u627e\u5230\u6700\u4f18\u7684 RSMT Good Properties of RES Fixed Length Sequence: Determining the number of pairs to output is non-trivial for a neural network model. Fortunately, this will not be a problem with RES, since the length of the RES for any set of n points is always n - 1 The evaluation process is often the bottleneck of reinforcement learning, as it usually requires lots of computations or even simulations. The RES can be evaluated in linear time by finding the length of the horizontal and vertical segments over each point.","title":"Rectilinear Edge Sequence (RES)"},{"location":"EDA4PR-Digtal/#ac-model","text":"","title":"AC model"},{"location":"EDA4PR-Digtal/#-n-x-y","text":"","title":"- \u8f93\u5165\u662f n \u4e2a\u8282\u70b9\u7684(x, y)\u5750\u6807"},{"location":"EDA4PR-Digtal/#experiment_30","text":"\u597d\u50cf\u6ca1\u4ec0\u4e48\u63d0\u5347","title":"experiment"},{"location":"EDA4PR-Digtal/#-gpu-accelerated-iccad-2022-pek","text":"first GPU-accelerated RSMT generation algorithm","title":"-GPU-Accelerated-ICCAD-2022--PEK"},{"location":"EDA4PR-Digtal/#background_50","text":"Rectilinear Steiner minimum tree (RSMT) generation is a fundamental component in the VLSI design automation flow. Due to its extensive usage in circuit design iterations at early design stages like synthesis, placement, and routing , the performance of RSMT generation is critical for a reasonable design turnaround time. previous work are CPU-based \u5728 GPU \u4e0a\u52a0\u901f RSMT \u751f\u6210\u662f\u4e00\u9879\u91cd\u8981\u4f46\u6781\u5177\u6311\u6218\u6027\u7684\u4efb\u52a1\uff0c\u4e3b\u8981\u539f\u56e0\u5728\u4e8e\u5176\u590d\u6742\u7684\u3001\u975e\u5e73\u51e1(non-trivial)\u7684\u5206\u6cbb(divide-and-conquer)\u8ba1\u7b97\u6a21\u5f0f\u4e0e\u9012\u5f52\u64cd\u4f5c\u3002 NP-completeness of RSMT generation --cite--> [1] the current most efficient and widely-adopted heuristic is FLUTE [9], Although most of the nets in a typical circuit design have only a small degree (\u2264 9), larger nets are exponentially harder to solve RSMT algorithms, such as FLUTE, are based on a divide-and-conquer strategy with deep recursions, which are impossible to be executed on GPU threads with very limited stack memory The sizes of nets in a circuit netlist are highly uneven , from 2-pin nets to nets with 40 pins or more, which leads to an extremely imbalanced workload and harms the parallelism. \u57fa\u4e8e\u6c49\u5357\u7f51\u683c\uff1a \u6bcf\u4e2a\u70b9\u4e09\u4e2a\u7279\u5f81\uff1a(x, y)\u5750\u6807(sort according to y coordinate)\uff0c\u6392\u5e8f s(sort according to x coordinate) R-MST does not insert any Steiner points and can be efficiently constructed in \ud835\udc42 (\ud835\udc5b log\ud835\udc5b) time for a net with \ud835\udc5b pins [4], but at the cost of up to 50% worse result than RSMT [5]","title":"background"},{"location":"EDA4PR-Digtal/#contribution_40","text":"propose a levelized task decomposition strategy ensures a balanced workload and enables high-performance data parallelism a algorithmic transforms eliminate the recursion patterns of FLUTE GPU-efficient kernels","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_37","text":"break and merge stages work in an iterative way rather than the recursive mode in FLUTE There is no extensive data copy between CPU and GPU during the inner algorithm loops which ensures minimal overhead of CPU-GPU communication","title":"flow"},{"location":"EDA4PR-Digtal/#-obstacle-avoiding-iscas-2024-sysu","text":"","title":"-Obstacle avoiding-ISCAS-2024--SYSU"},{"location":"EDA4PR-Digtal/#a_simple_fast_and_gpu-friendly_steiner-tree_heuristic","text":"","title":"A_Simple_Fast_and_GPU-friendly_Steiner-Tree_Heuristic"},{"location":"EDA4PR-Digtal/#nn-steiner-mixed-neural-aaai-2024-california-","text":"OpenSource! we develop NN-Steiner1, a mixed neural-algorithmic framework that leverages the ideas behind Arora\u2019s PTAS for RSMT (Arora 1998). The costly DP step is replaced by a single NN component that outputs a learned embedding of the solutions to the DP subproblems. solving large-scale RSMT problems\u3002\u8fd9\u7bc7\u539f\u7406\u770b\u5f88\u96be\u770b\uff0c\u4e5f\u6bd4\u8f83\u504fRSMT\u7b97\u6cd5\u5728\u591aPoint\u4e0a\u7684\u5b9e\u73b0\uff0c\u5728GR\u4e0a\u7684\u5e94\u7528\u573a\u666f\u611f\u89c9\u5012\u662f\u4e0d\u5927","title":"NN Steiner-Mixed Neural-AAAI-2024-California-"},{"location":"EDA4PR-Digtal/#background_51","text":"there has been a surge in use of NNs to help tackle combinatorial optimization problems REST (Liu, Chen, and Young 2021) achieved the first NN-based approach for RSMT by finding so-called rectilinear edge sequences using RL . (Chen et al. 2022) designed an RL framework to find obstacleavoiding Steiner minimum trees. Significant challenges in neural combinatorial optimization (NCO) remain. NNs are often used in an ad-hoc manner with limited theoretical understanding of the resulting framework. It is also often not known if machine-learning pipelines have the capacity to solve a given combinatorial optimization problem, or how network-architecture design could leverage problem structure to design more effective and efficient neural models. \u5728\u795e\u7ecf\u7f51\u7edc\u548c\u673a\u5668\u5b66\u4e60\u9886\u57df\uff0c \"ad-hoc manner\"\uff08\u4e34\u65f6\u6027/\u7279\u5b9a\u573a\u666f\u6027\u65b9\u5f0f\uff09 \u901a\u5e38\u6307\u4e00\u79cd \u7f3a\u4e4f\u7cfb\u7edf\u6027\u7406\u8bba\u6307\u5bfc\u3001\u4f9d\u8d56\u7ecf\u9a8c\u6216\u76f4\u89c9\u7684\u8bbe\u8ba1\u548c\u8c03\u6574\u65b9\u6cd5 \u795e\u7ecf\u7f51\u7edc\u7684\u8bbe\u8ba1\u548c\u4f18\u5316\u5f80\u5f80\u4f9d\u8d56\u5b9e\u9a8c\u7ed3\u679c\u800c\u975e\u6570\u5b66\u8bc1\u660e\uff08\u4f8b\u5982\uff0c\u65e0\u6cd5\u4e25\u683c\u8bc1\u660e\u67d0\u7f51\u7edc\u7ed3\u6784\u5bf9\u7ec4\u5408\u4f18\u5316\u95ee\u9898\u7684\u6536\u655b\u6027\uff09\u3002 \u4f8b\u5982\uff1aTransformer \u7684\u6ce8\u610f\u529b\u673a\u5236\u6700\u521d\u662f\u542f\u53d1\u5f0f\u8bbe\u8ba1\uff0c\u540e\u7eed\u624d\u9010\u6e10\u6709\u7406\u8bba\u5206\u6790\u5176\u8868\u8fbe\u80fd\u529b\u3002 \u4e3a\u4ec0\u4e48\u795e\u7ecf\u7f51\u7edc\u5e38\u88ab\u6279\u8bc4\u4e3a \"ad-hoc\"\uff1f \u5386\u53f2\u539f\u56e0 \uff1a \u9ed1\u7bb1\u6027\u8d28 \uff1a\u795e\u7ecf\u7f51\u7edc\u7684\u51fd\u6570\u903c\u8fd1\u80fd\u529b\u5f3a\u5927\uff0c\u4f46\u5185\u90e8\u5de5\u4f5c\u673a\u5236\u96be\u4ee5\u89e3\u91ca\u3002 \u5de5\u7a0b\u5b9e\u8df5\u4f18\u5148 \uff1a\u6df1\u5ea6\u5b66\u4e60\u7684\u53d1\u5c55\u957f\u671f\u7531\u5b9e\u9a8c\u7ed3\u679c\u63a8\u52a8\uff08\u5982ImageNet\u7ade\u8d5b\uff09\uff0c\u7406\u8bba\u6ede\u540e\u4e8e\u5e94\u7528\u3002 \u7075\u6d3b\u6027\u4e0e\u4ee3\u4ef7 \uff1a\u795e\u7ecf\u7f51\u7edc\u7684\u901a\u7528\u6027\u4f7f\u5176\u80fd\u9002\u5e94\u591a\u79cd\u4efb\u52a1\uff0c\u4f46\u8fd9\u4e5f\u5bfc\u81f4\u8bbe\u8ba1\u65f6\u7f3a\u4e4f\u4e25\u683c\u7ea6\u675f\u3002 \u5178\u578b\u6848\u4f8b \uff1a ResNet \u7684\u8df3\u8dc3\u8fde\u63a5 \uff1a\u6700\u521d\u662f\u5b9e\u9a8c\u53d1\u73b0\u201c\u6df1\u5ea6\u589e\u52a0\u5bfc\u81f4\u8bad\u7ec3\u8bef\u5dee\u4e0a\u5347\u201d\u540e\u63d0\u51fa\u7684\u89e3\u51b3\u65b9\u6848\uff0c\u540e\u7eed\u624d\u6709\u7406\u8bba\u5206\u6790\u5176\u68af\u5ea6\u4f20\u64ad\u6027\u8d28\u3002 \u6fc0\u6d3b\u51fd\u6570\u9009\u62e9 \uff1aReLU \u7684\u666e\u53ca\u6e90\u4e8e\u5b9e\u9a8c\u4e2d\u53d1\u73b0\u5176\u8bad\u7ec3\u6548\u7387\u4f18\u4e8eSigmoid\uff0c\u800c\u975e\u5148\u9a8c\u7406\u8bba\u63a8\u5bfc\u3002 Arora\u2019s PTAS 1998","title":"background"},{"location":"EDA4PR-Digtal/#contribution_41","text":"the first neural architecture of bounded size that has capacity to approximately solve the RSMT problem leads to better practical performance than existing SOTA methods for large instances one of the first NCO(neural combinatorial optimization) frameworks to use algorithmic alignment to remove dependence on problem size . Training on large instances is prohibitively expensive: for supervised learning this requires computation of exact solutions to large instances, and for RL and unsupervised learning, training becomes exponentially more challenging as size increases. Thus, size generalization is essential for performance on large instances pin\u53ef\u4ee5\u62d3\u5c55\u5230\u591a\u7ef4\uff08\u4e0d\u53ea\u662f2,3\u7ef4\u7a7a\u95f4\uff09, \u8fd8\u53ef\u4ee5\u4e0d\u7528\u76f4\u7ebf\uff08\u6b27\u51e0\u91cc\u5f97\u7a7a\u95f4\uff09","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_38","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_35","text":"","title":"model"},{"location":"EDA4PR-Digtal/#data_27","text":"","title":"data"},{"location":"EDA4PR-Digtal/#experiment_31","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#-delay-driven-trans-2024-","text":"","title":"-Delay Driven-Trans-2024- -"},{"location":"EDA4PR-Digtal/#dr-outdated","text":"","title":"DR outdated"},{"location":"EDA4PR-Digtal/#tritonroute-ilp-","text":"","title":"TritonRoute- - - -ILP-"},{"location":"EDA4PR-Digtal/#drcu","text":"academic DR","title":"DRCU"},{"location":"EDA4PR-Digtal/#dr-adv","text":"","title":"DR adv"},{"location":"EDA4PR-Digtal/#adv-node","text":"","title":"Adv-Node"},{"location":"EDA4PR-Digtal/#-multi-row-standard-cell-layout-synthesis-with-enhanced-scalability-iseda-2025-pek","text":"","title":"-Multi Row Standard Cell Layout Synthesis with Enhanced Scalability-ISEDA-2025--PEK"},{"location":"EDA4PR-Digtal/#background_52","text":"Multi-row standard cells are widely adopted in advanced technology nodes, especially for complicated and large cells like multi-bit flip-flops(MBFFs). In advanced technology nodes, standard cell libraries have expanded to include a larger variety and number of cells, which makes manual design more time-consuming. the height of standard cells in advanced nodes has been steadily reduced multi-row standard cells typically contain a higher number of transistors \u76f8\u5173\u5de5\u4f5c\u6bd4\u8f83\u5c11\uff0c\u4e4b\u524d\u89e3\u51b3\u8fd9\u4e2a\u95ee\u9898\u4f7f\u7528\u7684\u57fa\u4e8eone-row\u7684\u7b97\u6cd5\u7136\u540e\u901a\u8fc7\u6298\u53e0\u7b49\u65b9\u5f0f\u53d8\u6210multi-row, \u96be\u4ee5\u83b7\u5f97\u5168\u5c40\u6700\u4f18\u89e3","title":"background"},{"location":"EDA4PR-Digtal/#circuit-representation","text":"","title":"Circuit Representation"},{"location":"EDA4PR-Digtal/#netlistgnn-gnn-congestion-nips-2022-gnn-ark","text":"OpenSource! can be a post-placement congestion predictor, also for some other task, not like LHNN\u3002\u4e5f\u505a\u4e86Net WL\u9884\u6d4b\u7684\u5b9e\u9a8c \u8fd9\u7bc7\u6587\u7ae0\u7684 geometrical \u4fe1\u606f\u4e5f\u662f\u7528GNN\u5b9e\u73b0\u7684 \u8c8c\u4f3c\u63a8\u7406\u5f88\u5feb\uff0c\u53ef\u4ee5\u770b\u770b \u5f3a\u8c03\u4e86\u8fd9\u662f\u4e00\u4e2ageneral\u7684Circuit Representaion\u7684\u5de5\u4f5c \u4ed6\u7684\u516c\u5f0f\u5199\u7684\u5f88\u597d\u770b\uff0c\u53ef\u4ee5\u501f\u9274\u4e00\u4e0b","title":"NetlistGNN-GNN Congestion-NIPS-2022-GNN-Ark"},{"location":"EDA4PR-Digtal/#background_53","text":"the two most informative ones: the netlist and the design layout; handling each information source independently is sub-optimal categorize into topological methods [4, 5, 6] and geometrical methods. [7, 8, 9] topological methods only consider the topological information in netlists and cannot effectively perceive geometrical structure introduced after the placement stage, so their performance on circuits after placement is greatly stifled. the geometrical models heavily rely on geometrical information and neglect the topology underlying the netlists, so they cannot handle circuits in stages earlier than global placement where geometry is not available.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_42","text":"Circuit Graph : a heterogeneous graph with a linear time consumption to the scale of the design Circuit GNN :","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_39","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_36","text":"graph\uff1a shift-window\u7684\u7ebf\u6027\u590d\u6742\u5ea6\u5b9e\u73b0\uff01","title":"model"},{"location":"EDA4PR-Digtal/#data_28","text":"Congestion Prediction ISPD2011 Contest Net Wirelength Prediction DAC2012 contest","title":"data"},{"location":"EDA4PR-Digtal/#experiment_32","text":"[!WARNING] \u4f46\u662f\u6ca1\u6709\u8bf4\u8fd9\u4e9b\u5bf9\u6bd4\u6a21\u578b\u662f\u600e\u4e48\u8bbe\u8ba1\u7684","title":"experiment"},{"location":"EDA4PR-Digtal/#floorplan","text":"","title":"Floorplan"},{"location":"EDA4PR-Digtal/#incredflip-dataflow-driven-macro-filp-iseda-2025-sjtu-","text":"","title":"IncreDFlip-dataflow driven Macro filp-ISEDA-2025-SJTU-"},{"location":"EDA4PR-Digtal/#-a-methodology-that-leverages-dataflow-information-to-narrow-the-search-space-and-utilizes-dataflow-decomposition-from-the-synthesized-netlist-to-guide-flipping-decisions","text":"","title":"- a methodology that leverages dataflow information to narrow the search space and utilizes dataflow decomposition from the synthesized netlist to guide flipping decisions."},{"location":"EDA4PR-Digtal/#background_54","text":"\u4f20\u7edfmacro\u90fd\u662f\u7528\u624b\u6446\u7684, macro \u8d8a\u6765\u8d8a\u591a Typically, mixed-size placers [2], [8], [9] or macro placers [10], [7], [11] consider flipping as one among several co-optimization strategies during placement which will lead to sub-optimal placement outcomes.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_43","text":"","title":"contribution"},{"location":"EDA4PR-Digtal/#-a-dataflow-driven-flipping-approach-to-reduce-the-search-space-and-time-complexity","text":"","title":"- a dataflow-driven flipping approach to reduce the search space and time complexity"},{"location":"EDA4PR-Digtal/#flow_40","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#model_37","text":"","title":"model"},{"location":"EDA4PR-Digtal/#data_29","text":"","title":"data"},{"location":"EDA4PR-Digtal/#experiment_33","text":"","title":"experiment"},{"location":"EDA4PR-Digtal/#toread","text":"","title":"toread"},{"location":"EDA4PR-Digtal/#algorithms_and_data_structures_for_fast_and_good_vlsi_routing","text":"","title":"Algorithms_and_data_structures_for_fast_and_good_VLSI_routing"},{"location":"EDA4PR-Digtal/#rsmt_1","text":"","title":"\u4e00\u5806\u5173\u4e8e RSMT \u7684\u8bba\u6587"},{"location":"EDA4PR-Digtal/#dr-ispd-contest-tritonroute-dr-cu-draps-rdta","text":"TritonRoute [15] adopted integer linear programming (ILP) for parallel intralayer routing. DRAPS [18] developed an A*-interval-based path search algorithm to handle complicated design rules. Dr. CU [16], [17], [21] proposed an optimal correct-by-construction path search algorithm and a two-level sparse data structure for runtime and memory efficiency. RDTA [19] developed an analytical approach to solve the track assignment problem following the global routing guides.","title":"DR ISPD contest: TritonRoute, Dr. CU, DRAPS, RDTA"},{"location":"EDA4PR-Digtal/#dr-pin-acess-a-multithreaded-initial-detailed-routing-algorithm-considering-global-routing-guides","text":"","title":"DR Pin Acess: A multithreaded initial detailed routing algorithm considering global routing guides"},{"location":"EDA4PR-Digtal/#salt-tcad-2020-cuhk","text":"","title":"SALT- -TCAD-2020- -CUHK"},{"location":"EDA4PR-Digtal/#timing-driven-routing-iccad-2023-ustc","text":"","title":"Timing-Driven Routing-ICCAD-2023-USTC"},{"location":"EDA4PR-Digtal/#timing-iccad-2024_guo","text":"","title":"TIMING-ICCAD-2024_Guo"},{"location":"EDA4PR-Digtal/#gpu-accelerated_static_timing_analysis","text":"","title":"GPU-Accelerated_Static_Timing_Analysis"},{"location":"EDA4PR-Digtal/#an-optimization-aware-pre-routing-timing-prediction-framework-based-on-multi-modal-learning","text":"","title":"An Optimization-aware Pre-Routing Timing Prediction Framework Based on Multi-modal Learning"},{"location":"EDA4PR-Digtal/#-chip-placement-arxiv-2020-gnnrl-google","text":"","title":"-Chip Placement-arxiv-2020-GNN+RL-Google"},{"location":"EDA4PR-Digtal/#-drl-rosmt-trans-2023-drl-fzupek","text":"","title":"-DRL ROSMT-Trans-2023-DRL-FZU+PEK"},{"location":"EDA4PR-Digtal/#-adaptive-route-guides-asp-dac-2024-xu","text":"","title":"-Adaptive Route Guides-ASP DAC-2024-XU"},{"location":"EDA4PR-Digtal/#-asynchronous-rlknowledge-transfer-trans-2023-rl-pek","text":"","title":"-Asynchronous RL+Knowledge Transfer-Trans-2023-RL-PEK"},{"location":"EDA4PR-Digtal/#background_55","text":"\u4e32\u884c\u5e03\u7ebf\u4e0b\u7684 net order \u5bf9\u5e03\u7ebf\u6536\u655b\u7ed3\u679c\u5f71\u54cd\u5f88\u5927\uff0c\u5c24\u5176\u5728\u5148\u8fdb\u5de5\u827a\u8282\u70b9\u4e0b\uff0c\u8bbe\u8ba1\u89c4\u5219\u6108\u52a0\u590d\u6742\u4e14\u5e03\u7ebf\u89c4\u6a21\u5e9e\u5927\uff0c\u5230\u65f6 net order \u7684\u5f71\u54cd\u66f4\u5927 \u4ee5\u5f80\u7684\u5de5\u4f5c\u5f80\u5f80\u4f7f\u7528\u7b80\u5355\u7684\u542f\u53d1\u5f0f\u65b9\u6cd5\u5bf9\u7279\u5b9a\u7684 benchmark \u8fdb\u884c\u4f18\u5316 \u4f20\u7edf\u65b9\u6cd5\u4f9d\u8d56\u4e8e\u7b80\u5355\u7684 \u542f\u53d1\u5f0f\u89c4\u5219 \uff08\u5982\u7f51\u7edc\u8986\u76d6\u533a\u57df\u5927\u5c0f\u3001\u5f15\u811a\u6570\u91cf\u7b49\uff09\u786e\u5b9a\u5e03\u7ebf\u987a\u5e8f\uff0c\u6bd4\u5982\uff1athe number of pins in a net; 2) the number of DRC violations caused by a net [23]; 3) the region size covered by a net [17]; and 4) the distance from a certain point [24] \u3002\u4f46\u7531\u4e8e\u4e0d\u540c\u8bbe\u8ba1\u5dee\u5f02\u5927\uff0c\u8fd9\u7c7b\u56fa\u5b9a\u7b56\u7565\u96be\u4ee5\u901a\u7528\u5316\uff0c\u5bfc\u81f4\u5e03\u7ebf\u8d28\u91cf\uff08\u5982 DRC \u8fdd\u89c4\u3001\u7ed5\u7ebf\u957f\u5ea6\u7b49\uff09\u4e0d\u7a33\u5b9a\u3002\u73b0\u6709\u65b9\u6cd5\u5728\u5e94\u5bf9\u5927\u89c4\u6a21\u3001\u591a\u6837\u5316\u8bbe\u8ba1\u65f6\u7f3a\u4e4f\u7075\u6d3b\u6027\uff0c\u56e0\u6b64\u4e9f\u9700\u4e00\u79cd\u81ea\u52a8\u5316\u3001\u53ef\u6cdb\u5316\u7684\u7f51\u7edc\u987a\u5e8f\u4f18\u5316\u65b9\u6848\u3002 DRC In this work, we adopt Dr.CU as the target detailed routing framework for studying, while the methodology can work on other routers as well. Although the wirelength does not change much, the order affects both via count and the number of DRC violations . Dr.CU sorts nets by the routing region sizes (half-perimeter of the bounding box) of each net in descent order. In other words, nets covering large routing regions are routed first. However, we observe that the routing region sizes of different nets can be very similar, leading to random orders between these nets, and eventually causing high variations in the final violations. For example, Fig. 3 shows that 5293 nets have the same routing region size, accounting for 14.4 % of the total number of nets in benchmark ispd18_test3. Therefore, there is a potential to improve the routing performance by developing an ordering strategy considering more features RL: One of the main obstacles in using supervised ML-based techniques for solving routing problems, especially the net ordering problems, is the lack of golden labeled datasets to learn. metrics\uff1a the total wirelength of all nets; the number of the total used vias the number of DRC violations.","title":"background"},{"location":"EDA4PR-Digtal/#contribution_44","text":"\u5f02\u6b65\u5f3a\u5316\u5b66\u4e60\u6846\u67b6 \uff1a \u63d0\u51fa\u57fa\u4e8e A3C\uff08\u5f02\u6b65\u4f18\u52bf\u6f14\u5458-\u8bc4\u8bba\u5bb6\uff09 \u7684\u5f02\u6b65 RL \u6846\u67b6\uff0c\u652f\u6301\u591a\u667a\u80fd\u4f53\u5e76\u884c\u8bad\u7ec3\uff0c\u52a0\u901f\u7b56\u7565\u641c\u7d22\u3002 \u72b6\u6001\u7279\u5f81 \uff1a\u5b9a\u4e49 7 \u7ef4\u7f51\u7edc\u7ea7\u7279\u5f81\uff08\u5982\u5e03\u7ebf\u533a\u57df\u5c3a\u5bf8\u3001\u76f8\u90bb\u7f51\u7edc\u91cd\u53e0\u5ea6\u3001\u5386\u53f2\u91cd\u5e03\u6b21\u6570\u7b49\uff09\uff0c\u8f93\u5165\u7b56\u7565\u7f51\u7edc\u751f\u6210\u6392\u5e8f\u8bc4\u5206\u3002 \u5956\u52b1\u673a\u5236 \uff1a\u7ed3\u5408\u603b\u6210\u672c\uff08\u7ebf\u957f\u3001\u901a\u5b54\u6570\u3001DRC \u8fdd\u89c4\uff09\u4e0e\u57fa\u7ebf\u7b56\u7565\uff0c\u5f15\u5165 \u4e0d\u5339\u914d\u60e9\u7f5a\u9879 \uff0c\u5f15\u5bfc\u667a\u80fd\u4f53\u5b66\u4e60\u4f18\u4e8e\u9ed8\u8ba4\u542f\u53d1\u5f0f\u7b56\u7565\u7684\u6392\u5e8f\u7b56\u7565\u3002 \u57fa\u4e8e\u7b56\u7565\u84b8\u998f\u7684\u8fc1\u79fb\u5b66\u4e60\u7b97\u6cd5 \uff1a \u901a\u8fc7 \u5c0f\u533a\u57df\u526a\u88c1 \uff08\u4ece\u76ee\u6807\u8bbe\u8ba1\u622a\u53d6\u7ea6 500 \u4e2a\u7f51\u7edc\u7684\u5bc6\u96c6\u5b50\u533a\u57df\uff09\u8fdb\u884c\u5fae\u8c03\uff0c\u907f\u514d\u5168\u8bbe\u8ba1\u8bad\u7ec3\u7684\u9ad8\u5f00\u9500\u3002 \u5229\u7528\u6559\u5e08\u7f51\u7edc\uff08\u5df2\u9884\u8bad\u7ec3\u7684\u901a\u7528\u7b56\u7565\uff09\u6307\u5bfc\u5b66\u751f\u7f51\u7edc\uff08\u9488\u5bf9\u76ee\u6807\u8bbe\u8ba1\u7684\u5b9a\u5236\u7b56\u7565\uff09\uff0c\u6700\u5c0f\u5316\u4e24\u8005\u7b56\u7565\u5206\u5e03\u7684 KL \u6563\u5ea6\uff0c\u5b9e\u73b0\u9ad8\u6548\u77e5\u8bc6\u8fc1\u79fb\u3002 \u6a21\u578b\u65e0\u5173\u7684\u7075\u6d3b\u67b6\u6784 \uff1a \u7f51\u7edc\u7ed3\u6784 \u89e3\u8026\u8bbe\u8ba1\u89c4\u6a21 \uff0c\u901a\u8fc7\u72ec\u7acb\u7f16\u7801\u6bcf\u4e2a\u7f51\u7edc\u7684\u5c40\u90e8\u7279\u5f81\u518d\u62fc\u63a5\uff0c\u652f\u6301\u4e0d\u540c\u8bbe\u8ba1\u95f4\u7b56\u7565\u5171\u4eab\uff0c\u907f\u514d\u8f93\u5165\u5c3a\u5bf8\u7ea6\u675f\u3002","title":"contribution"},{"location":"EDA4PR-Digtal/#model_38","text":"","title":"model"},{"location":"EDA4PR-Digtal/#enviroment","text":"Dr. Cu \u6bcf\u4e00\u4e2a step \u5c31\u8981\u8dd1\u4e00\u6b21 Dr.Cu \uff0c\u8bad\u7ec3\u4e0d\u662f\u5f88\u6162\uff1f \u800c\u4e14\u4ec0\u4e48\u65f6\u5019 episode \u7ed3\u675f\uff1f","title":"enviroment"},{"location":"EDA4PR-Digtal/#state_1","text":"is the collective representation of features for all nets . Cost \u5177\u4f53\u662f\u6307\u4ec0\u4e48\uff1f state \u5f88\u5927\u554a","title":"state"},{"location":"EDA4PR-Digtal/#action_2","text":"An action a is a real number vector. Each number is defined as an ordering score of a net. \u4e4b\u524d\u505a\u7684\u90fd\u662f\u5f88\u5c11\u4e2a\u7684action","title":"action"},{"location":"EDA4PR-Digtal/#reward_2","text":"\u53ef\u4ee5\u4f7f\u7528 Dr.Cu \u7684 net order \u8fdb\u884c\u521d\u59cb\u7684\u6392\u5e8f\uff0c\u800c\u4e0d\u662f\u4ece\u968f\u673a\u5f00\u59cb\uff0c\u63d0\u9ad8\u6a21\u578b\u6536\u655b\u901f\u5ea6\u3002\u5c24\u5176\u662f\u8fd9\u4e2a\u96be\u6536\u655b\u7684\u4efb\u52a1\uff0c\u5f88\u91cd\u8981 it will speed up the training, but not limit the exploration space to the heuristic ordering strategy used in Dr.CU .","title":"reward"},{"location":"EDA4PR-Digtal/#a3c","text":"Intuitively, the policy network tells us the ordering scores of the nets and the value network evaluates the scores in the sense of future rewards \u8f93\u51fa\u7684\u4e0d\u662f\u4e00\u4e2a\u5177\u4f53\u7684 action\uff0c\u800c\u662f\u4e00\u4e2a\u5206\u5e03\u3002 We pick the action by sampling from this normal distribution p. \u8fd9\u6837\u6709\u4ec0\u4e48\u6548\u679c\uff1f\uff1a\uff08\u6ca1\u7406\u89e3\uff09","title":"A3C"},{"location":"EDA4PR-Digtal/#transfer-learning-algorithm","text":"Our task is to mine the knowledge from the pretrained policy and adapt to a target design to improve the performance If we can customize the policy for each design with low overhead, there is an opportunity to improve the performance further. To reduce the overhead of customization, we fine-tune the well-trained policy from the previous section using a small region clipped","title":"TRANSFER LEARNING ALGORITHM"},{"location":"EDA4PR-Digtal/#dierouter-fpga-die-routing-dp-shandong-","text":"","title":"DieRouter+- FPGA Die Routing-DP-ShanDong-"},{"location":"EDA4PR-Digtal/#background_56","text":"\u5927\u578b\u6570\u5b57\u8bbe\u8ba1\u5f80\u5f80\u9700\u8981\u4f7f\u7528\u591a\u5757 FPGA\uff08MFS\uff09 \u8fdb\u884c\u539f\u578b\u9a8c\u8bc1 2.5D FPGA integrates multiple dies and offers significantly higher capacity than a traditional single-die FPGA Super Long Lines (SLLs) Time-Division Multiplexing (TDM) \u591a\u8def\u5206\u65f6\u590d\u7528\uff0c\u662f\u4e00\u79cd\u4e32\u5e76-\u5e76\u4e32\u8f6c\u6362IP. \u7f13\u89e3FPGA\u7684\u5916\u90e8Pin\u4e0d\u591f\u95ee\u9898\u3002\u8fd9\u4e2aIP\u53ef\u4ee5\u8c03\u8282\u7b49\u6548Pin\u4e2a\u6570\uff0cRatio\u8d8a\u5927\uff0c\u5ef6\u65f6\u8d8a\u5927\u3002","title":"background"},{"location":"EDA4PR-Digtal/#contribution_45","text":"a simpler yet more effective initial routing method based on shortest path trees a Second-Order Cone Programming formulation of an extended relaxed TDM assignment problem to compute optimal continuous TDM ratios a scheduler-driven Dynamic Programming (DP) - based legalization technique that adaptively schedules state evaluations","title":"contribution"},{"location":"EDA4PR-Digtal/#flow_41","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#data_30","text":"2023 EDA Elite Design Challenge","title":"data"},{"location":"EDA4PR-Digtal/#_9","text":"","title":"\u7efc\u8ff0"},{"location":"EDA4PR-Digtal/#ml4pr","text":"Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview \u653e\u7f6e\u548c\u5e03\u7ebf\u662f\u4e24\u4e2a\u4e0d\u53ef\u6216\u7f3a\u4e14\u5177\u6709\u6311\u6218\u6027\u7684 NP-hard \u95ee\u9898 \u673a\u5668\u5b66\u4e60\u51ed\u501f\u5176\u6570\u636e\u9a71\u52a8\u7684\u6027\u8d28\u663e\u793a\u51fa\u4e86\u5e7f\u9614\u7684\u524d\u666f\uff0c\u5b83\u53ef\u4ee5\u51cf\u5c11\u5bf9\u77e5\u8bc6\u548c\u5148\u9a8c\u7684\u4f9d\u8d56\uff0c\u5e76\u4e14\u901a\u8fc7\u5176\u5148\u8fdb\u7684\u8ba1\u7b97\u8303\u5f0f\u5177\u6709\u66f4\u5927\u7684\u53ef\u6269\u5c55\u6027 (\u4f8b\u5982 GPU \u52a0\u901f\u7684\u6df1\u5ea6\u7f51\u7edc) \u6311\u6218: placement: \u5728\u8def\u7531\u5b8c\u6210\u4e4b\u524d\uff0c\u65e0\u6cd5\u8bc4\u4f30\u8bf8\u5982\u53ef\u8fbe\u6027\u4e4b\u7c7b\u7684\u653e\u7f6e\u76ee\u6807\uff1b\u56e0\u6b64\uff0c\u5728\u4f18\u5316\u5faa\u73af\u4e2d\u53ef\u80fd\u9700\u8981\u82b1\u8d39\u6570\u5c0f\u65f6\u624d\u80fd\u83b7\u5f97\u53cd\u9988\uff0c\u8fd9\u5bf9\u4e8e\u8fdb\u884c\u6570\u5343\u6b21\u67e5\u8be2\u6765\u8bf4\u662f\u8d1f\u62c5\u4e0d\u8d77\u7684 \u73b0\u4ee3\u7684\u653e\u7f6e\u5668\u9700\u8981\u5728\u51e0\u4e2a\u5c0f\u65f6\u5185\u5904\u7406\u6570\u4e07\u4e2a\u5b8f\u548c\u6570\u767e\u4e07\u4e2a\u6807\u51c6\u5355\u5143\u3002\u8fd9\u79cd\u53ef\u6269\u5c55\u6027\u7684\u8981\u6c42\u4ecd\u7136\u8d85\u51fa\u4e86\u73b0\u6709 ML \u65b9\u6cd5\u7684\u80fd\u529b routing: \u5728\u516c\u5e73\u7684\u6bd4\u8f83\u4e0b\uff0c\u73b0\u6709\u6280\u672f\u5f88\u96be\u5728\u6548\u7387\u548c\u6c42\u89e3\u8d28\u91cf\u4e0a\u7cfb\u7edf\u5730\u4f18\u4e8e\u7ecf\u5178\u5e03\u7ebf\u7b97\u6cd5 \u5927\u591a\u6570\u57fa\u4e8e\u5b66\u4e60\u7684\u6280\u672f\u5728\u5177\u6709\u6570\u5343\u4e2a\u7f51\u7edc\u7684\u5c0f\u578b\u7535\u8def\u4e0a\u5de5\u4f5c\u5f97\u5f88\u597d\uff0c\u800c\u5b9e\u9645\u7684\u5e03\u7ebf\u5f15\u64ce\u9700\u8981\u5728\u8d85\u5927\u578b 3D \u7f51\u683c\u56fe ( > 1000 \u00d7 1000 \u00d7 10 ) (> 1000 \u00d7 1000 \u00d7 10)(> 1000\u00d71000\u00d710) \u4e0a\u6709\u6548\u5730\u5904\u7406\u6570\u767e\u4e07\u4e2a\u7f51\u7edc\u5e76\u4ea7\u751f\u9ad8\u8d28\u91cf\u7684\u89e3\u51b3\u65b9\u6848 \u76f8\u5173\u5de5\u4f5c placement Routing","title":"ML4PR"},{"location":"EDA4PR-Digtal/#_10","text":"\u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u5e03\u7ebf\u7b97\u6cd5\u7efc\u8ff0","title":"\u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u5e03\u7ebf\u7b97\u6cd5\u7efc\u8ff0"},{"location":"EDA4PR-Digtal/#background_57","text":"\u5e03\u7ebf\u76f8\u5173\u8be6\u7ec6\u770b routing2.md, \u8be6\u7ec6\u5e03\u7ebf\u3001\u9762\u5411\u53ef\u5236\u9020\u6027\u8bbe\u8ba1\u7684\u5e03\u7ebf\u7b97\u6cd5 \u8fd8\u6ca1\u8bb0\u5f55","title":"background"},{"location":"EDA4PR-Digtal/#edagnn","text":"\u8be6\u7ec6\u770b A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks","title":"EDA+GNN"},{"location":"EDA4PR-Digtal/#_11","text":"AI \u6280\u672f\u5e26\u7ed9 EDA \u7684\u673a\u9047\u548c\u6311\u6218 Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview \u3010\u9605\u8bfb\u3011A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks\u2014\u2014EDA+GNN \u7efc\u8ff0\u7ffb\u8bd1_ppaml-CSDN \u535a\u5ba2","title":"\u53c2\u8003"},{"location":"EDA4PR-Digtal/#bak","text":"CongestionNet-Congestion Prediction-IFIP-2019-GNN -placement Congestion prediction-arXiv-2021-GNN \u8f93\u5165\uff1a\u7f51\u8868 \u8f93\u51fa\uff1acongestion at placement stage EDA-ML: Graph Representation LearningFramework for Digital IC Design Automation \u5fb7\u96f7\u585e\u5c14\u5927\u5b66\u7535\u6c14\u4e0e\u8ba1\u7b97\u673a\u5de5\u7a0b\u7cfb Pratik Shrestha \u548c Ioannis Savidis","title":"bak"},{"location":"EDA4PR-Digtal/#background_58","text":"VLSI : traditional methodologies -> ML, Graph representation learning ability to capture complex relationships in graph-structured data GNN\uff1a","title":"background"},{"location":"EDA4PR-Digtal/#task_13","text":"","title":"task"},{"location":"EDA4PR-Digtal/#flow_42","text":"","title":"flow"},{"location":"EDA4PR-Digtal/#data_31","text":"\u6a21\u578b \u5b9e\u9a8c","title":"data"},{"location":"EDA4PR-LCM/","text":"EDA4PR-LCM \u00b6 Agent \u00b6 Codex \u00b6 rust OpenSource Claude code \u00b6 OpenSource python Gemini CLI \u00b6 typscript OpenCode \u00b6 OpenSource typescript OpenCode can be used with Claude, OpenAI, Google or even local models . also available as a desktop application two built-in agents Out of the box LSP support A focus on TUI Aider \u00b6 OpenSource Aider works best with Claude 3.7 Sonnet, DeepSeek R1 & Chat V3, OpenAI o1, o3-mini & GPT-4o, but can connect to almost any LLM, including local models . Use aider from within your favorite IDE or editor. DeepCode \u00b6 HKU python paper code gen Kiro \u00b6 closed GitHub Copilot \u00b6 RAG \u00b6 PageIndex \u00b6 https://github.com/VectifyAI/PageIndex?tab=readme-ov-file Circuit-Gen \u00b6 AnalogCoder- -AAAI-2025--CUHK \u00b6 OpenSource! the first training-free LLM agent for designing analog circuits through Python code generation users can describe their desired analog circuit functionalities in natural language . AnalogCoder automatically generates the corresponding Python code for the designed circuit, leveraging the LLM\u2019s strong Python programming capabilities. background \u00b6 Existing LLM-related research primarily focuses on two tasks the generation and correction of Verilog codes writing of design scripts Analog circuit design presents significantly more challenges than digital circuit design Complexity. Unlike digital circuit design, which predominantly employs simple logic gates, analog circuits comprise diverse components such as voltage and current sources, MOSFETs, resistors, and capacitors. The complexity is further compounded by the intricate interconnections and settings required (Poddar et al. 2024) Abstraction level. For example, while a digital adder can be succinctly implemented in a single line of Verilog code, constructing an analog adder requires meticulous configuration and connection of approximately five MOSFETs and three resistors (Chaoui 1995). Corpus data volume Although Verilog, used for digital circuit design, constitutes a small fraction (less than 0.1%) of the repositories on GitHub, SPICE (Simulation Program with Integrated Circuit Emphasis) (Vladimirescu 1994), the predominant language for analog design, is even less common. contribution \u00b6 the first LLM-based agent for analog integrated circuit design establishes a new paradigm by generating Python code to design analog circuits. develop a feedbackenhanced design flow and a circuit tool library, significantly improving the LLM\u2019s ability to design functional analog circuits the first benchmark specifically designed to evaluate the ability of LLMs in designing analog circuits. benchmark comprises 24 unique circuits, three times the number included in the ChipChat benchmark (Chang et al. 2023) and offers 40% more circuits than the VeriGen benchmark (Thakur et al. 2023a). flow \u00b6 SPICE code: \u8f6f\u4ef6\u8bc6\u522b PySpice: python\u8f6cSPICE? Model \u00b6 Prompt Engineering \u00b6 Our approach to prompt engineering encompasses three main aspects: (1) programming language selection (2) in-context learning (Dong et al. 2022a) (3) Chain-ofThought (Wei et al. 2022) circuit tool library: data \u00b6 experiment \u00b6 ANALOGGENIE--ICLR-2025--NEU \u00b6 OpenSource! background \u00b6 Layout \u00b6 LayoutCopilot-Multi Agent-TCAD-2025--PEK \u00b6 LayoutCopilot\u6846\u67b6\u4e2d\u7684\u6bcf\u4e2a\u667a\u80fd\u4f53\u90fd\u914d\u5907\u4e86\u9488\u5bf9\u5176\u6307\u5b9a\u4efb\u52a1\u91cf\u8eab\u5b9a\u5236\u7684Prompt\u3002\u80fd\u591f\u63a5\u6536\u8bbe\u8ba1\u4eba\u5458\u7528\u81ea\u7136\u8bed\u8a00\u8868\u8fbe\u7684\u9ad8\u5c42\u8bbe\u8ba1\u610f\u56fe\u548c\u5177\u4f53\u9700\u6c42\uff0c\u5e76\u5c06\u5176\u8f6c\u5316\u4e3a==\u7cbe\u786e\u53ef\u6267\u884c\u7684\u6307\u4ee4==\u3002\u8fd9\u4e9b\u6307\u4ee4\u65e8\u5728\u76f4\u63a5\u64cd\u63a7\u7248\u56fe\u8bbe\u8ba1\u5de5\u5177\uff0c\u786e\u4fdd\u8bbe\u8ba1\u610f\u56fe\u88ab\u51c6\u786e\u8f6c\u5316\u4e3a\u7248\u56fe\u8c03\u6574\u3002 integrates various Prompt Engineering techniques Chain-of-thought Least-to-most prompting Self-refine strategy background \u00b6 Prompt Engineering :\u63d0\u793a\u5de5\u7a0b\u4e3a\u5229\u7528\u5927\u6a21\u578b\u89e3\u51b3\u73b0\u5b9e\u95ee\u9898\u63d0\u4f9b\u4e86\u8f7b\u91cf\u7ea7\u89e3\u51b3\u65b9\u6848\u3002\u4e0d\u540c\u4e8e\u9700\u8981\u521b\u5efa\u6d77\u91cf\u6570\u636e\u96c6\u3001\u8fdb\u884c\u5fae\u8c03\u548c\u91cd\u590d\u8c03\u6574\u53c2\u6570\u7684\u4f20\u7edf\u65b9\u6cd5\uff0c\u63d0\u793a\u5de5\u7a0b\u5141\u8bb8\u5b9e\u8df5\u8005\u901a\u8fc7\u7cbe\u5fc3\u8bbe\u8ba1\u7684\u63d0\u793a\u8bcd\u6765\u5f15\u5bfc\u6a21\u578b\u884c\u4e3a\u3002\u8fd9\u79cd\u65b9\u6cd5\u5728\u6570\u636e\u91c7\u96c6\u4e0e\u6e05\u6d17\u6210\u672c\u9ad8\u6602\u7684\u573a\u666f\u4e2d\u5c24\u4e3a\u9002\u7528\u3002 \u63d0\u793a\u8bcd\u5de5\u7a0b\uff1a Chain-of-thought Least-to-most prompting Self-refine strategy retrieval-augmented generation (RAG) multi agent: \u91c7\u7528\u591a\u667a\u80fd\u4f53\u5206\u5de5\u800c\u975e\u5355\u667a\u80fd\u4f53\u65b9\u6848\u7684\u6838\u5fc3\u539f\u56e0\u5728\u4e8e==\u7f13\u89e3\u63d0\u793a\u8bcd\u7a00\u91ca\u6548\u5e94==\uff0c\u907f\u514d\u5927\u8bed\u8a00\u6a21\u578b\u7684\u6ce8\u610f\u529b\u5206\u6563\u3002 contribution \u00b6 the first LLM-powered interactive analog layout design framework a multiagent collaborative framework flow \u00b6 \u8be5\u7cfb\u7edf\u5305\u542b\u4e24\u4e2a\u6838\u5fc3\u7ec4\u4ef6\uff1a\u62bd\u8c61\u8bf7\u6c42\u5904\u7406\u5668\u548c\u5177\u4f53\u8bf7\u6c42\u5904\u7406\u5668\u3002\u62bd\u8c61\u8bf7\u6c42\u5904\u7406\u5668\u542f\u52a8\u8bf7\u6c42\u5904\u7406\u6d41\u7a0b\uff0c\u5c06\u5176\u8f6c\u6362\u4e3a\u7b26\u5408\u5e03\u5c40\u5de5\u5177\u624b\u518c\u89c4\u8303\u7684\u5177\u4f53\u8bf7\u6c42\u3002\u8fd9\u4e9b\u5177\u4f53\u8bf7\u6c42\u968f\u540e\u4f20\u9012\u81f3\u5177\u4f53\u8bf7\u6c42\u5904\u7406\u5668\uff0c\u8be5\u7ec4\u4ef6\u751f\u6210\u53ef\u6267\u884c\u547d\u4ee4\u4ee5\u4fc3\u8fdb\u7248\u56fe\u7f16\u8f91\u3002 \u5206\u7c7b\u5668\u4ee3\u7406\uff1a\u4f5c\u4e3a\u8fc7\u6ee4\u5668\u7684\u4f5c\u7528\u662f\u6839\u636e\u7248\u56fe\u5de5\u5177\u624b\u518c\u5224\u65ad\u8bbe\u8ba1\u9700\u6c42\u5c5e\u4e8e\u5177\u4f53\u8bf7\u6c42\u8fd8\u662f\u62bd\u8c61\u8bf7\u6c42\u3002 \u5206\u6790\u5668\u4ee3\u7406\uff1a\u5206\u6790\u4e0e\u77e5\u8bc6\u68c0\u7d22\u4efb\u52a1. \u8fd9\u4e2a\u667a\u80fd\u4f53\u4e13\u6ce8\u4e8e\u77e5\u8bc6\u68c0\u7d22\uff0cThe Analyzer Agent operates within a vast knowledge base that \u6db5\u76d6\u6a21\u62df\u7535\u8def\u4e0e\u7248\u56fe\u8bbe\u8ba1\u7684\u4e13\u4e1a\u6587\u732e\u3001\u5e03\u5c40\u5de5\u5177\u624b\u518c\u4ee5\u53ca\u5386\u53f2\u4efb\u52a1\u4e0e\u89e3\u51b3\u65b9\u6848\u6863\u6848\u3002\u5728\u5411\u5927\u8bed\u8a00\u6a21\u578b\u4f20\u8f93\u77e5\u8bc6\u5e93\u65f6\uff0c\u53ef\u901a\u8fc7\u4e24\u79cd\u65b9\u5f0f\u8f93\u5165\uff1a\u76f4\u63a5\u4f5c\u4e3a\u63d0\u793a\u8bcd\u7ec4\u6210\u90e8\u5206\uff0c\u6216\u7ecf\u7531\u5927\u8bed\u8a00\u6a21\u578b\u4f9b\u5e94\u5546\u63d0\u4f9b\u7684\u68c0\u7d22\u63a5\u53e3\u3002 \u89e3\u51b3\u65b9\u6848\u7cbe\u70bc\u4ee3\u7406\uff08Solution Refiner Agent\uff09\u6700\u590d\u6742\u7684\u4ee3\u7406. \u6839\u636e\u8bbe\u8ba1\u8005\u7684\u4fee\u6539\u5efa\u8bae\u8fdb\u884c\u7ec6\u5316\u8c03\u6574\u3002\u82e5\u8bbe\u8ba1\u8005\u5bf9\u7ed3\u679c\u4e0d\u6ee1\u610f\uff0c\u7cfb\u7edf\u5c06\u91cd\u65b0\u8c03\u7528\u5206\u6790\u5668\u4ee3\u7406\u3002\u5305\u542b\u8bbe\u8ba1\u8005\u4fee\u6539\u5efa\u8bae\u7684\u4fee\u8ba2\u8bf7\u6c42\u4f1a\u4ece\u89e3\u51b3\u65b9\u6848\u7cbe\u70bc\u4ee3\u7406\u53d1\u56de\uff0c\u4f5c\u4e3a\u5206\u6790\u5668\u4ee3\u7406\u751f\u6210\u4f18\u5316\u540e\u9ad8\u5c42\u89e3\u51b3\u65b9\u6848\u7684\u65b0\u8f93\u5165\u3002\u8be5\u673a\u5236\u786e\u4fdd\u7cfb\u7edf\u80fd\u591f\u878d\u5408\u8bbe\u8ba1\u8005\u53cd\u9988\uff0c\u901a\u8fc7\u8fed\u4ee3\u6539\u8fdb\u8bbe\u8ba1\u65b9\u6848\u4ee5\u83b7\u5f97\u66f4\u7cbe\u786e\u4e14\u66f4\u5177\u9488\u5bf9\u6027\u7684\u7ed3\u679c\u3002\u8fd9\u4f7f\u5f97\u8bbe\u8ba1\u5e08\u80fd\u591f\u7406\u89e3\u6bcf\u4e2a\u89e3\u51b3\u65b9\u6848\u80cc\u540e\u7684\u903b\u8f91\u4f9d\u636e\uff0c\u8bc4\u4f30\u5176\u53ef\u884c\u6027\u5e76\u505a\u51fa\u660e\u667a\u51b3\u7b56\u3002 Solution Adapter Agent model \u00b6 \u652f\u6301\u7684\u6307\u4ee4 \u00b6 \u53ea\u652f\u6301\u8fd9\u4e9b\uff1f\u611f\u89c9\u4e5f\u4e0d\u591a experiment \u00b6 \u5b9e\u9a8c\u4e2d\u91c7\u7528\u6210\u719f\u7684\u4ea4\u4e92\u5f0f\u6a21\u62df\u7535\u8def\u5e03\u5c40\u8bbe\u8ba1\u5de5\u5177 Interactive Analog Layout Editing with Instant Placement Legalization \u8fdb\u884c\u6f14\u793a \u5b9e\u9a8c\u4e8c \u00b6 \u600e\u4e48\u628aMagical\u7684\u7248\u56fe\u642c\u5230Virtuoso\u505a\u540e\u4eff\u7684\uff1f Dataset \u00b6 DeepCircuitX-RTL code understanding, Generation, PPA analysis-arXiv-2025- -CUHK- \u00b6 Open Source a multimodal and comprehensive repository-level circuit dataset for deep learning in EDA more than 4,000 circuit design background- \u00b6 existing datasets that are limited to either filelevel RTL code or physical layout data \u5df2\u7ecf\u6709\u76f8\u5173\u5de5\u4f5c\uff1aemploys large language models (LLMs) to understand and describe RTL designs in natural language to assist engineers. the effectiveness of deep learning models is heavily contingent upon the quality of the training data [4]. However, we observe that existing RTL datasets suffer from notable limitations, hindering the application of AI-based solutions in practical RTL modeling and verification semiconductor ecosystem is far inferior to software openness, the accessible designs are limited. [Circuitnet, RTL-Repo, Eda corpus, Benchmarking large language models for automated verilog rtl code generation] contribution \u00b6 DeepCircuitX provides a holistic, multilevel resource that spans repository, file, module, and block-level RTL code. Enables more nuanced training and evaluation of large language models (LLMs) for RTL-specific tasks propose a Chain of Thought (CoT) [9] detailed annotation method to generate descriptions and comments for each of the four levels, namely, repo-level, file-level, module-level and block-level.","title":"EDA4PR-LCM"},{"location":"EDA4PR-LCM/#eda4pr-lcm","text":"","title":"EDA4PR-LCM"},{"location":"EDA4PR-LCM/#agent","text":"","title":"Agent"},{"location":"EDA4PR-LCM/#codex","text":"rust OpenSource","title":"Codex"},{"location":"EDA4PR-LCM/#claude-code","text":"OpenSource python","title":"Claude code"},{"location":"EDA4PR-LCM/#gemini-cli","text":"typscript","title":"Gemini CLI"},{"location":"EDA4PR-LCM/#opencode","text":"OpenSource typescript OpenCode can be used with Claude, OpenAI, Google or even local models . also available as a desktop application two built-in agents Out of the box LSP support A focus on TUI","title":"OpenCode"},{"location":"EDA4PR-LCM/#aider","text":"OpenSource Aider works best with Claude 3.7 Sonnet, DeepSeek R1 & Chat V3, OpenAI o1, o3-mini & GPT-4o, but can connect to almost any LLM, including local models . Use aider from within your favorite IDE or editor.","title":"Aider"},{"location":"EDA4PR-LCM/#deepcode","text":"HKU python paper code gen","title":"DeepCode"},{"location":"EDA4PR-LCM/#kiro","text":"closed","title":"Kiro"},{"location":"EDA4PR-LCM/#github-copilot","text":"","title":"GitHub Copilot"},{"location":"EDA4PR-LCM/#rag","text":"","title":"RAG"},{"location":"EDA4PR-LCM/#pageindex","text":"https://github.com/VectifyAI/PageIndex?tab=readme-ov-file","title":"PageIndex"},{"location":"EDA4PR-LCM/#circuit-gen","text":"","title":"Circuit-Gen"},{"location":"EDA4PR-LCM/#analogcoder-aaai-2025-cuhk","text":"OpenSource! the first training-free LLM agent for designing analog circuits through Python code generation users can describe their desired analog circuit functionalities in natural language . AnalogCoder automatically generates the corresponding Python code for the designed circuit, leveraging the LLM\u2019s strong Python programming capabilities.","title":"AnalogCoder- -AAAI-2025--CUHK"},{"location":"EDA4PR-LCM/#background","text":"Existing LLM-related research primarily focuses on two tasks the generation and correction of Verilog codes writing of design scripts Analog circuit design presents significantly more challenges than digital circuit design Complexity. Unlike digital circuit design, which predominantly employs simple logic gates, analog circuits comprise diverse components such as voltage and current sources, MOSFETs, resistors, and capacitors. The complexity is further compounded by the intricate interconnections and settings required (Poddar et al. 2024) Abstraction level. For example, while a digital adder can be succinctly implemented in a single line of Verilog code, constructing an analog adder requires meticulous configuration and connection of approximately five MOSFETs and three resistors (Chaoui 1995). Corpus data volume Although Verilog, used for digital circuit design, constitutes a small fraction (less than 0.1%) of the repositories on GitHub, SPICE (Simulation Program with Integrated Circuit Emphasis) (Vladimirescu 1994), the predominant language for analog design, is even less common.","title":"background"},{"location":"EDA4PR-LCM/#contribution","text":"the first LLM-based agent for analog integrated circuit design establishes a new paradigm by generating Python code to design analog circuits. develop a feedbackenhanced design flow and a circuit tool library, significantly improving the LLM\u2019s ability to design functional analog circuits the first benchmark specifically designed to evaluate the ability of LLMs in designing analog circuits. benchmark comprises 24 unique circuits, three times the number included in the ChipChat benchmark (Chang et al. 2023) and offers 40% more circuits than the VeriGen benchmark (Thakur et al. 2023a).","title":"contribution"},{"location":"EDA4PR-LCM/#flow","text":"SPICE code: \u8f6f\u4ef6\u8bc6\u522b PySpice: python\u8f6cSPICE?","title":"flow"},{"location":"EDA4PR-LCM/#model","text":"","title":"Model"},{"location":"EDA4PR-LCM/#prompt-engineering","text":"Our approach to prompt engineering encompasses three main aspects: (1) programming language selection (2) in-context learning (Dong et al. 2022a) (3) Chain-ofThought (Wei et al. 2022) circuit tool library:","title":"Prompt Engineering"},{"location":"EDA4PR-LCM/#data","text":"","title":"data"},{"location":"EDA4PR-LCM/#experiment","text":"","title":"experiment"},{"location":"EDA4PR-LCM/#analoggenie-iclr-2025-neu","text":"OpenSource!","title":"ANALOGGENIE--ICLR-2025--NEU"},{"location":"EDA4PR-LCM/#background_1","text":"","title":"background"},{"location":"EDA4PR-LCM/#layout","text":"","title":"Layout"},{"location":"EDA4PR-LCM/#layoutcopilot-multi-agent-tcad-2025-pek","text":"LayoutCopilot\u6846\u67b6\u4e2d\u7684\u6bcf\u4e2a\u667a\u80fd\u4f53\u90fd\u914d\u5907\u4e86\u9488\u5bf9\u5176\u6307\u5b9a\u4efb\u52a1\u91cf\u8eab\u5b9a\u5236\u7684Prompt\u3002\u80fd\u591f\u63a5\u6536\u8bbe\u8ba1\u4eba\u5458\u7528\u81ea\u7136\u8bed\u8a00\u8868\u8fbe\u7684\u9ad8\u5c42\u8bbe\u8ba1\u610f\u56fe\u548c\u5177\u4f53\u9700\u6c42\uff0c\u5e76\u5c06\u5176\u8f6c\u5316\u4e3a==\u7cbe\u786e\u53ef\u6267\u884c\u7684\u6307\u4ee4==\u3002\u8fd9\u4e9b\u6307\u4ee4\u65e8\u5728\u76f4\u63a5\u64cd\u63a7\u7248\u56fe\u8bbe\u8ba1\u5de5\u5177\uff0c\u786e\u4fdd\u8bbe\u8ba1\u610f\u56fe\u88ab\u51c6\u786e\u8f6c\u5316\u4e3a\u7248\u56fe\u8c03\u6574\u3002 integrates various Prompt Engineering techniques Chain-of-thought Least-to-most prompting Self-refine strategy","title":"LayoutCopilot-Multi Agent-TCAD-2025--PEK"},{"location":"EDA4PR-LCM/#background_2","text":"Prompt Engineering :\u63d0\u793a\u5de5\u7a0b\u4e3a\u5229\u7528\u5927\u6a21\u578b\u89e3\u51b3\u73b0\u5b9e\u95ee\u9898\u63d0\u4f9b\u4e86\u8f7b\u91cf\u7ea7\u89e3\u51b3\u65b9\u6848\u3002\u4e0d\u540c\u4e8e\u9700\u8981\u521b\u5efa\u6d77\u91cf\u6570\u636e\u96c6\u3001\u8fdb\u884c\u5fae\u8c03\u548c\u91cd\u590d\u8c03\u6574\u53c2\u6570\u7684\u4f20\u7edf\u65b9\u6cd5\uff0c\u63d0\u793a\u5de5\u7a0b\u5141\u8bb8\u5b9e\u8df5\u8005\u901a\u8fc7\u7cbe\u5fc3\u8bbe\u8ba1\u7684\u63d0\u793a\u8bcd\u6765\u5f15\u5bfc\u6a21\u578b\u884c\u4e3a\u3002\u8fd9\u79cd\u65b9\u6cd5\u5728\u6570\u636e\u91c7\u96c6\u4e0e\u6e05\u6d17\u6210\u672c\u9ad8\u6602\u7684\u573a\u666f\u4e2d\u5c24\u4e3a\u9002\u7528\u3002 \u63d0\u793a\u8bcd\u5de5\u7a0b\uff1a Chain-of-thought Least-to-most prompting Self-refine strategy retrieval-augmented generation (RAG) multi agent: \u91c7\u7528\u591a\u667a\u80fd\u4f53\u5206\u5de5\u800c\u975e\u5355\u667a\u80fd\u4f53\u65b9\u6848\u7684\u6838\u5fc3\u539f\u56e0\u5728\u4e8e==\u7f13\u89e3\u63d0\u793a\u8bcd\u7a00\u91ca\u6548\u5e94==\uff0c\u907f\u514d\u5927\u8bed\u8a00\u6a21\u578b\u7684\u6ce8\u610f\u529b\u5206\u6563\u3002","title":"background"},{"location":"EDA4PR-LCM/#contribution_1","text":"the first LLM-powered interactive analog layout design framework a multiagent collaborative framework","title":"contribution"},{"location":"EDA4PR-LCM/#flow_1","text":"\u8be5\u7cfb\u7edf\u5305\u542b\u4e24\u4e2a\u6838\u5fc3\u7ec4\u4ef6\uff1a\u62bd\u8c61\u8bf7\u6c42\u5904\u7406\u5668\u548c\u5177\u4f53\u8bf7\u6c42\u5904\u7406\u5668\u3002\u62bd\u8c61\u8bf7\u6c42\u5904\u7406\u5668\u542f\u52a8\u8bf7\u6c42\u5904\u7406\u6d41\u7a0b\uff0c\u5c06\u5176\u8f6c\u6362\u4e3a\u7b26\u5408\u5e03\u5c40\u5de5\u5177\u624b\u518c\u89c4\u8303\u7684\u5177\u4f53\u8bf7\u6c42\u3002\u8fd9\u4e9b\u5177\u4f53\u8bf7\u6c42\u968f\u540e\u4f20\u9012\u81f3\u5177\u4f53\u8bf7\u6c42\u5904\u7406\u5668\uff0c\u8be5\u7ec4\u4ef6\u751f\u6210\u53ef\u6267\u884c\u547d\u4ee4\u4ee5\u4fc3\u8fdb\u7248\u56fe\u7f16\u8f91\u3002 \u5206\u7c7b\u5668\u4ee3\u7406\uff1a\u4f5c\u4e3a\u8fc7\u6ee4\u5668\u7684\u4f5c\u7528\u662f\u6839\u636e\u7248\u56fe\u5de5\u5177\u624b\u518c\u5224\u65ad\u8bbe\u8ba1\u9700\u6c42\u5c5e\u4e8e\u5177\u4f53\u8bf7\u6c42\u8fd8\u662f\u62bd\u8c61\u8bf7\u6c42\u3002 \u5206\u6790\u5668\u4ee3\u7406\uff1a\u5206\u6790\u4e0e\u77e5\u8bc6\u68c0\u7d22\u4efb\u52a1. \u8fd9\u4e2a\u667a\u80fd\u4f53\u4e13\u6ce8\u4e8e\u77e5\u8bc6\u68c0\u7d22\uff0cThe Analyzer Agent operates within a vast knowledge base that \u6db5\u76d6\u6a21\u62df\u7535\u8def\u4e0e\u7248\u56fe\u8bbe\u8ba1\u7684\u4e13\u4e1a\u6587\u732e\u3001\u5e03\u5c40\u5de5\u5177\u624b\u518c\u4ee5\u53ca\u5386\u53f2\u4efb\u52a1\u4e0e\u89e3\u51b3\u65b9\u6848\u6863\u6848\u3002\u5728\u5411\u5927\u8bed\u8a00\u6a21\u578b\u4f20\u8f93\u77e5\u8bc6\u5e93\u65f6\uff0c\u53ef\u901a\u8fc7\u4e24\u79cd\u65b9\u5f0f\u8f93\u5165\uff1a\u76f4\u63a5\u4f5c\u4e3a\u63d0\u793a\u8bcd\u7ec4\u6210\u90e8\u5206\uff0c\u6216\u7ecf\u7531\u5927\u8bed\u8a00\u6a21\u578b\u4f9b\u5e94\u5546\u63d0\u4f9b\u7684\u68c0\u7d22\u63a5\u53e3\u3002 \u89e3\u51b3\u65b9\u6848\u7cbe\u70bc\u4ee3\u7406\uff08Solution Refiner Agent\uff09\u6700\u590d\u6742\u7684\u4ee3\u7406. \u6839\u636e\u8bbe\u8ba1\u8005\u7684\u4fee\u6539\u5efa\u8bae\u8fdb\u884c\u7ec6\u5316\u8c03\u6574\u3002\u82e5\u8bbe\u8ba1\u8005\u5bf9\u7ed3\u679c\u4e0d\u6ee1\u610f\uff0c\u7cfb\u7edf\u5c06\u91cd\u65b0\u8c03\u7528\u5206\u6790\u5668\u4ee3\u7406\u3002\u5305\u542b\u8bbe\u8ba1\u8005\u4fee\u6539\u5efa\u8bae\u7684\u4fee\u8ba2\u8bf7\u6c42\u4f1a\u4ece\u89e3\u51b3\u65b9\u6848\u7cbe\u70bc\u4ee3\u7406\u53d1\u56de\uff0c\u4f5c\u4e3a\u5206\u6790\u5668\u4ee3\u7406\u751f\u6210\u4f18\u5316\u540e\u9ad8\u5c42\u89e3\u51b3\u65b9\u6848\u7684\u65b0\u8f93\u5165\u3002\u8be5\u673a\u5236\u786e\u4fdd\u7cfb\u7edf\u80fd\u591f\u878d\u5408\u8bbe\u8ba1\u8005\u53cd\u9988\uff0c\u901a\u8fc7\u8fed\u4ee3\u6539\u8fdb\u8bbe\u8ba1\u65b9\u6848\u4ee5\u83b7\u5f97\u66f4\u7cbe\u786e\u4e14\u66f4\u5177\u9488\u5bf9\u6027\u7684\u7ed3\u679c\u3002\u8fd9\u4f7f\u5f97\u8bbe\u8ba1\u5e08\u80fd\u591f\u7406\u89e3\u6bcf\u4e2a\u89e3\u51b3\u65b9\u6848\u80cc\u540e\u7684\u903b\u8f91\u4f9d\u636e\uff0c\u8bc4\u4f30\u5176\u53ef\u884c\u6027\u5e76\u505a\u51fa\u660e\u667a\u51b3\u7b56\u3002 Solution Adapter Agent","title":"flow"},{"location":"EDA4PR-LCM/#model_1","text":"","title":"model"},{"location":"EDA4PR-LCM/#_1","text":"\u53ea\u652f\u6301\u8fd9\u4e9b\uff1f\u611f\u89c9\u4e5f\u4e0d\u591a","title":"\u652f\u6301\u7684\u6307\u4ee4"},{"location":"EDA4PR-LCM/#experiment_1","text":"\u5b9e\u9a8c\u4e2d\u91c7\u7528\u6210\u719f\u7684\u4ea4\u4e92\u5f0f\u6a21\u62df\u7535\u8def\u5e03\u5c40\u8bbe\u8ba1\u5de5\u5177 Interactive Analog Layout Editing with Instant Placement Legalization \u8fdb\u884c\u6f14\u793a","title":"experiment"},{"location":"EDA4PR-LCM/#_2","text":"\u600e\u4e48\u628aMagical\u7684\u7248\u56fe\u642c\u5230Virtuoso\u505a\u540e\u4eff\u7684\uff1f","title":"\u5b9e\u9a8c\u4e8c"},{"location":"EDA4PR-LCM/#dataset","text":"","title":"Dataset"},{"location":"EDA4PR-LCM/#deepcircuitx-rtl-code-understanding-generation-ppa-analysis-arxiv-2025-cuhk-","text":"Open Source a multimodal and comprehensive repository-level circuit dataset for deep learning in EDA more than 4,000 circuit design","title":"DeepCircuitX-RTL code understanding, Generation, PPA analysis-arXiv-2025- -CUHK-"},{"location":"EDA4PR-LCM/#background-","text":"existing datasets that are limited to either filelevel RTL code or physical layout data \u5df2\u7ecf\u6709\u76f8\u5173\u5de5\u4f5c\uff1aemploys large language models (LLMs) to understand and describe RTL designs in natural language to assist engineers. the effectiveness of deep learning models is heavily contingent upon the quality of the training data [4]. However, we observe that existing RTL datasets suffer from notable limitations, hindering the application of AI-based solutions in practical RTL modeling and verification semiconductor ecosystem is far inferior to software openness, the accessible designs are limited. [Circuitnet, RTL-Repo, Eda corpus, Benchmarking large language models for automated verilog rtl code generation]","title":"background-"},{"location":"EDA4PR-LCM/#contribution_2","text":"DeepCircuitX provides a holistic, multilevel resource that spans repository, file, module, and block-level RTL code. Enables more nuanced training and evaluation of large language models (LLMs) for RTL-specific tasks propose a Chain of Thought (CoT) [9] detailed annotation method to generate descriptions and comments for each of the four levels, namely, repo-level, file-level, module-level and block-level.","title":"contribution"},{"location":"EDA4PR/","text":"EDA4PR \u00b6 \u7814\u7a76\u80cc\u666f \u00b6 EDA \u8f6f\u4ef6\u7814\u53d1\u96be\u70b9 \u00b6 \u53c2\u8003 \u00b6 EDA\u8f6f\u4ef6\u7814\u53d1\u6709\u54ea\u4e9b\u96be\u70b9\uff1f - \u77e5\u4e4e EDA \u91cd\u8981\u6027 \u00b6 \u53c2\u8003 \u00b6 \u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u7269\u7406\u8bbe\u8ba1\uff1a\u4ece\u56fe\u5206\u5272\u5230\u65f6\u5e8f\u6536\u655b EDA \u53d1\u5c55\u5386\u53f2 \u00b6 EDA\u56fd\u4ea7\u66ff\u4ee3 \u00b6 \u7531\u4e8e1994\u5e74\u81f32008\u5e74\uff0c\u4e2d\u56fd\u5927\u9646\u5728EDA\u9886\u57df\u6709\u5dee\u4e0d\u591a\u5341\u4e94\u5e74\u7684\u4f4e\u8ff7\u671f\u3002\u5f88\u591a\u9ad8\u6821\u5931\u53bb\u4e86EDA\u7684\u7814\u7a76\u6761\u4ef6\u548c\u751f\u5b58\u73af\u5883\uff0c\u4f7f\u5f97\u5f88\u591a\u9879\u76ee\u641e\u4e0d\u4e0b\u53bb\uff0c\u8001\u5e08\u5f00\u59cb\u8f6c\u578b\uff0c\u5bfc\u81f4\u9ad8\u6821\u4ece\u4e8bEDA\u7814\u7a76\u7684\u4eba\u5458\u8d8a\u6765\u8d8a\u5c11\u3002 AI 4 Science \u00b6 AI4EDA \u00b6 \u5178\u578b\u7684\u82af\u7247\u8bbe\u8ba1\u6d41\u7a0b\u662f\u5148\u505a\u524d\u7aef\u3001\u540e\u7aef\u8bbe\u8ba1\uff0c\u518d\u53bb\u9a8c\u8bc1\u6027\u80fd\u3001\u529f\u8017\u548c\u9762\u79ef\u3002 \u4f46\u7531\u4e8e\u6d41\u7a0b\u592a\u957f\uff0c\u5728\u524d\u7aef\u8bbe\u8ba1\u7684\u65f6\u5019\uff0c\u65e0\u6cd5\u4fdd\u8bc1\u540e\u7aef\u8bbe\u8ba1\u7684\u6548\u679c\uff0c\u6240\u4ee5\u5f88\u591a\u65f6\u5019\u9700\u8981\u8fdb\u884c\u8de8\u73af\u8282\u5efa\u6a21\uff0c\u5728\u65e9\u671f\u8bbe\u8ba1\u73af\u8282\u9884\u6d4b\u540e\u7eed\u73af\u8282\u7684\u6c42\u89e3\u8d28\u91cf\uff0c\u8fd9\u5f53\u4e2d\u5c31\u5f88\u9002\u5408AI\u7b97\u6cd5\u6765\u8fdb\u884c\u8f85\u52a9\u3002 \u9664\u4e86\u5efa\u6a21\u4e4b\u5916\uff0c\u53e6\u5916\u4e00\u4e2a\u5173\u952e\u95ee\u9898\u662f\u4f18\u5316\u3002EDA\u4e2d\u7ecf\u5e38\u8981\u6c42\u89e3\u5404\u79cd\u5404\u6837\u7684\u7ec4\u5408\u4f18\u5316\u95ee\u9898\u3002\u8fd9\u4e9b\u95ee\u9898\u5f80\u5f80\u662f NP\u96be\u9898\uff0c\u6bd4\u5982\u7ecf\u5178\u7684\u65c5\u884c\u5546\u95ee\u9898\u3002\u4f20\u7edf\u4e0a\uff0c\u6211\u4eec\u4f1a\u901a\u8fc7\u4e00\u4e9b\u542f\u53d1\u63a2\u7d22\u7684\u65b9\u6cd5\u6765\u6c42\u89e3\u3002\u4f46\u968f\u7740\u89c4\u6a21\u4e0d\u65ad\u589e\u5927\u3001\u8bbe\u8ba1\u7ea6\u675f\u8d8a\u6765\u8d8a\u591a\uff0c\u8fd9\u79cd\u63a2\u7d22\u5f80\u5f80\u9047\u5230\u6548\u7387\u74f6\u9888\uff0c\u6240\u4ee5\u6211\u4eec\u9700\u8981\u901a\u8fc7\u673a\u5668\u5b66\u4e60\u6280\u672f\u8fdb\u884c\u8f85\u52a9\uff0c\u5bfb\u627e\u6709\u6548\u7b56\u7565\uff0c\u63d0\u9ad8\u6548\u7387\u3002 \u4f20\u7edf EDA \u7f3a\u70b9 \u00b6 (1) \u5b83\u4f9d\u8d56\u4e8e\u786c\u4ef6\u8bbe\u8ba1\u4eba\u5458\u7684\u4e13\u4e1a\u77e5\u8bc6\u6765\u9009\u62e9\u5408\u9002\u7684 EDA \u5de5\u5177\u914d\u7f6e \uff0c (2) RTL \u7684\u8bbe\u8ba1\u7a7a\u95f4\u63a2\u7d22\uff0c\u903b\u8f91\u7efc\u5408\u548c\u7269\u7406\u7efc\u5408\u662f\u624b\u52a8\u7684\uff0c\u56e0\u6b64\u662f\u6709\u9650\u4e14\u8017\u65f6\u7684 \uff0c (3) \u8bbe\u8ba1\u4e2d\u7684\u66f4\u6b63\u5c06\u91cd\u65b0\u521d\u59cb\u5316\u6d41\u7a0b \uff0c (4) \u6ca1\u6709\u65e9\u671f\u5206\u6790\u6216\u7ed3\u679c\u7684\u53ef\u9884\u6d4b\u6027\u3002 GNN4EDA \u00b6 \u8fd1\u5e74\u6765\uff0c\u968f\u7740\u6df1\u5ea6\u5b66\u4e60\u6280\u672f\u7684\u5e7f\u6cdb\u5e94\u7528\uff0c\u8d8a\u6765\u8d8a\u591a\u7684\u7814\u7a76\u5c06\u5176\u5f15\u5165EDA\u9886\u57df\u3002\u7279\u522b\u662f\u56fe\u795e\u7ecf\u7f51\u7edc\uff08Graph Neural Networks, GNN\uff09\uff0c\u51ed\u501f\u5176\u5728\u5904\u7406\u590d\u6742\u56fe\u7ed3\u6784\u6570\u636e\u65b9\u9762\u7684\u663e\u8457\u4f18\u52bf\uff0c\u9010\u6e10\u6210\u4e3aEDA\u540e\u7aef\u8bbe\u8ba1\u4e2d\u7269\u7406\u9a8c\u8bc1\u7684\u91cd\u8981\u5de5\u5177\u3002\u2013cite\u2013> \u4e13\u9898\u89e3\u8bfb | GNN\u5728EDA\u540e\u7aef\u8bbe\u8ba1\u7269\u7406\u9a8c\u8bc1\u73af\u8282\u4e2d\u9a8c\u8bc1\u5e94\u529b\u7684\u5e94\u7528 \u7531\u4e8e\u8003\u8651\u4e86\u7279\u5f81\u548c\u62d3\u6251\u4fe1\u606f\uff0cGNN \u5df2\u88ab\u8bc1\u660e\u4f18\u4e8e\u5176\u4ed6 ML \u6a21\u578b [41] \u4e2d\u7684\u7814\u7a76 \u9996\u6b21\u8ba4\u8bc6\u5230 GNN \u5728 EDA \u4e2d\u7684\u5de8\u5927\u6f5c\u529b \u3002\u4ed6\u4eec\u8868\u793a\uff0c \u56fe\u5f62\u7ed3\u6784\u662f\u8868\u793a\u5e03\u5c14\u51fd\u6570\u3001\u7f51\u8868\u548c\u5e03\u5c40\u7684\u6700\u76f4\u89c2\u65b9\u5f0f \uff0c\u8fd9\u4e9b\u662f EDA \u6d41\u7a0b\u7684\u4e3b\u8981\u5173\u6ce8\u70b9\u3002\u4ed6\u4eec \u5c06 GNN \u89c6\u4e3a EDA \u6539\u8fdb QoR \u5e76\u53d6\u4ee3\u4f7f\u7528\u7684\u4f20\u7edf\u6d45\u5c42\u65b9\u6cd5\u6216\u6570\u5b66\u4f18\u5316\u6280\u672f\u7684\u673a\u4f1a \u3002 \u57fa\u4e8e GNN \u7684\u67b6\u6784\u4f18\u4e8e\u5176\u4ed6\u6a21\u578b\u548c\u89e3\u51b3\u65b9\u6848 \u3002\u4e0a\u9762\u5217\u51fa\u7684\u5de5\u4f5c\u5c06\u4ed6\u4eec\u7684\u7ed3\u679c\u4e0e\u6d45\u5c42 ML\u3001\u6df1\u5ea6\u5b66\u4e60\u65b9\u6cd5\u6216\u7279\u5b9a\u4efb\u52a1\u7684\u57fa\u7ebf\u8fdb\u884c\u4e86\u6bd4\u8f83\u3002\u6beb\u65e0\u7591\u95ee\uff0c GNN \u7684\u4f18\u8d8a\u6027\u662f\u7531\u4e8e\u5bf9\u62d3\u6251\u548c\u7279\u5f81\u4fe1\u606f\u7684\u8003\u8651\uff0c\u8fd9\u662f\u4ee5\u6784\u5efa\u8bad\u7ec3\u6570\u636e\u96c6\u7684\u66f4\u5927\u52aa\u529b\u548c\u66f4\u9ad8\u7684\u8bad\u7ec3\u65f6\u95f4\u4e3a\u4ee3\u4ef7\u7684 GNN \u7684\u4f18\u52bf\u4e0e\u4e24\u4e2a\u56e0\u7d20\u6709\u5173\uff1a \u5b9a\u4e49\u660e\u786e\u7684\u521d\u59cb\u7279\u5f81\u548c\u56fe\u5b66\u4e60\u80fd\u529b [39]\u3002 \u5b9a\u4e49\u660e\u786e\u7684\u7279\u5f81\u6355\u6349\u4efb\u52a1\u7684\u57fa\u672c\u7279\u5f81\uff0c\u5e76\u4e3a\u56fe\u5b66\u4e60\u63d0\u4f9b\u5b9d\u8d35\u7684\u4fe1\u606f\u3002 GNN \u6355\u83b7\u7279\u5f81\u548c\u62d3\u6251\u4fe1\u606f\u3002 \u8fd9\u4e0e\u4ec5\u8003\u8651\u56fe\u5f62\u8fde\u901a\u6027\u7684\u65b9\u6cd5\u76f8\u6bd4\uff0c\u5b83\u5177\u6709\u660e\u663e\u7684\u4f18\u52bf\u3002 G =(V, E) \u5206\u522b\u4e0d\u540c\u7684\u4efb\u52a1 \u662f\u5426\u6709\u5411 \u662f\u5426\u6709\u73af \u662f\u5426\u5f02\u6784 \u662f\u5426\u52a8\u6001 \u5176\u4ed6\u7279\u6b8a\u56fe\uff1a\u4e8c\u5206\u56fe\uff0c\u6b63\u4ea4\u56fe\uff0c\u8d85\u56fe GPU \u00b6 Heterogeneous computing systems consisting of CPUs and GPUs, as shown in Figure 5, have brought huge performance benefits to all kinds of scientific computing applications, thanks to the architectural difference between CPUs and GPUs that caters their advantages in different types of workloads. CPUs have a few large and powerful cores, with high performance single-thread computation as well as branching prediction capability. This makes CPUs suitable for general purpose computation tasks with complex control structures. Multi-threading on CPUs is also promising provided with a limited number of concurrent tasks. Given massively parallel tasks consisting of possibly thousands to even millions of threads, CPUs incur high multitasking and thread switching overhead, as well as low data bandwidth and cache storage. On the contrary, GPU architecture is designed from the ground to fit the need of massive parallelism. A GPU has hundreds to thousands of small cores running in parallel. These cores can switch between threads with almost no runtime cost, thus effectively hiding memory latency when one group of threads is waiting for a memory request to complete. \u96be\u70b9 \u00b6 \u5927\u56fe--> \u6570\u636e\u96c6--> \u6cdb\u5316\u80fd\u529b--> \u975eDAG? route: 3D\uff0c45\u00b0\uff0c30\u00b0 \u5148\u8fdb\u7684\u5de5\u827a\uff1a7nm \u5f88\u591aPlacer and Router\u8fd8\u662f\u6709\u5f88\u591a\u4eba\u5de5\u5b9a\u4e49\u7684\u8d85\u53c2\u6570\uff1f\uff08\u4e0dgeneral\uff09 \u73b0\u5728\u771f\u7684\u8fd8\u6709\u5fc5\u8981\u628aRouter\u5206\u6210Global \u548cDetail \u5417\uff1f GR: total maze routing Consider timing and power consumption 2.5D/3D package VLSI Placement and Routing \u2014 From 2D to 3D future work \u00b6 2.5d/3d \u6676\u5706\u7ea7 \u591a\u7269\u7406\u573a \u7814\u7a76\u65b9\u5411 \u00b6 Digtal \u00b6 \u6570\u5b57\u540e\u7aefEDA\u5165\u95e8 \u8be6\u7ec6\u67e5\u770b EDA4PR-Digtal Analog \u00b6 \u8be6\u7ec6\u67e5\u770b EDA4PR-Analog \u76f8\u5173\u6570\u636e\u96c6 \u00b6 rtl only \u00b6 Home :: OpenCores \u00b6 IWLS 2005 Benchmarks \u00b6 openlane-examples: Examples from the Openlane repository \u00b6 Global route \u00b6 ISPD-2007 \u00b6 the first published multilayer global routing benchmarks and the sizes of these benchmarks are large enough as compared to real industry cases has a two-layer and a six-layer version. ISPD-2008 \u00b6 ICCAD-2019 \u00b6 2019 CAD Contest @ ICCAD ISPD-2024 \u00b6 Dockerfile\u65e0\u6cd5\u521b\u5efa\u955c\u50cf\u4e86\uff0c401\uff0cGithub\u4e5f\u627e\u4e0d\u5230benchmarks ISPD-2025 \u00b6 Detail Route \u00b6 ISPD-2018/2019 \u00b6 Initial Detailed Routing Contest at ISPD 2018 Initial Detailed Routing Contest at ISPD 2019 \u4e00\u4e2a\u522b\u4eba\u5199\u7684parse\u811a\u672c\uff1aHandling-the-ISPD19-benchmark-dataset https://ispd.cc/contests/19/ispd19eval.tgz\uff1a\u4e00\u4e2a\u7ed3\u679c\u9a8c\u8bc1\u5de5\u5177 \u8fd8\u53ef\u4ee5\u770b\u770b\u88ab\u4eba\u7684\u7ed3\u679c CircuitNet \u00b6 4\u90e8\u5206\u6570\u636e\uff1acongestion\uff0cDRV, IR drop, Net delay circuitnet/CircuitNet: CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA) \u80cc\u666f\uff1a f.daixianiu.cn/csdn/14209355328255857.html \u5728\u7814\u7a76\u8fc7\u7a0b\u4e2d\uff0c\u6211\u4eec\u53d1\u73b0AI+EDA\u7684\u7814\u7a76\u5e38\u5e38\u53d7\u9650\u4e8e\u516c\u5f00\u6570\u636e\u96c6\uff0c\u4e0d\u50cf\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u6709ImageNet\u8fd9\u6837\u7684\u5927\u6570\u636e\u96c6\u53ef\u4ee5\u5f88\u65b9\u4fbf\u5730\u9a8c\u8bc1\u7b97\u6cd5\u3002\u9488\u5bf9\u8fd9\u4e00\u95ee\u9898\uff0c\u6211\u4eec\u8fd1\u671f\u8ddf\u9ec4\u5982\u9662\u58eb\u3001\u738b\u6da6\u58f0\u6559\u6388\u7b49\u5408\u4f5c\uff0c\u53d1\u5e03\u4e86\u9996\u4e2a\u81f4\u529b\u4e8e\u82af\u7247\u8bbe\u8ba1AI for EDA\u5e94\u7528\u7684\u5f00\u6e90\u6570\u636e\u96c6\u2014\u2014CircuitNet\uff0c\u5305\u542b1\u4e07\u4ee5\u4e0a\u7684\u6570\u636e\u6837\u672c\uff0c\u6db5\u76d6\u4ece\u5b9e\u9645\u5236\u9020\u5de5\u827aPDK\u4e0b\u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b\u4e0d\u540c\u9636\u6bb5\u4e2d\u63d0\u53d6\u5230\u7684\u5404\u7c7b\u7279\u5f81\u3002 TimingPredict/TimingPredict: Official open source repository for \"A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction\" (DAC 2022) EDA-schema \u00b6 GLSVLSI'24\u4e0a\u53d1\u5e03\u7684\u4e00\u4e2a\u6570\u5b57\u540e\u7aef\u5168\u6d41\u7a0b\u6570\u636e\u96c6\uff0c\u89c4\u6a21\u6bd4\u8f83\u5c0f\uff0c\u4f46\u662f\u5f88\u5168 drexel-ice/EDA-schema OCB: Open Circuit Benchmark \u00b6 zehao-dong/CktGNN: Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp). OCB is the first open benchmark dataset for analog circuits (i.e. operational amplifiers (Op-Amps)) contains 10K distinct operational amplifiers (circuits) whose topologies are modeled as graphs and performance metrics are carefully extracted from circuit simulators. equipped with circuit generation code, evaluation code, and transformation code that converts simulation results to different graph datasets (i.e. igraph, ptgraph, tensor.) Currently, OCB collects two datasets, Ckt-Bench-101 and Ckt-Bench-301 for the general-prpose graph learning tasks on circuits. CV \u00b6 ImageNet multi-modal ADE20K Semantic Segmentation \u8be6\u7ec6\u89e3\u8bfb\uff1aMIT\u7ecf\u5178\u7684\u8bed\u4e49\u5206\u5272\u6570\u636e\u96c6ADE20K\uff0c\u9644\u4e0b\u8f7d\u94fe\u63a5-CSDN\u535a\u5ba2 \u76f8\u5173\u4f1a\u8bae/\u671f\u520a \u00b6 \u4e00\u4e2a\u67e5\u627e\u4f1a\u8bae\u671f\u520a\u76f8\u5173\u65b0\u6587\u7ae0\u7684\u597d\u65b9\u6cd5\uff1a \u5728 dblp \u641c\u5230\u76f8\u5173\u4f1a\u8bae/\u671f\u520a\u4ee5\u540e\uff0c EDA\u5e94\u7528 \u00b6 \u4f1a\u8bae \u00b6 DAC : \u00b6 \u6bcf\u5e74\u4e3e\u529e\u4e00\u6b21\u5b66\u672f\u8bba\u575b\u548c\u5de5\u4e1a\u8d38\u6613\u5c55\u89c8 \u4e00\u822c11\u6708\u622a\u6b62 ICCAD \uff1a \u00b6 International Conference on Computer-Aided Design \u7531\u7535\u6c14\u7535\u5b50\u5de5\u7a0b\u5e08\u5b66\u4f1a\uff08IEEE\uff09\u548c\u7f8e\u56fd\u8ba1\u7b97\u673a\u5b66\u4f1a\uff08ACM\uff09\u5171\u540c\u4e3e\u529e\u7684\u56fd\u9645\u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\u4f1a\u8bae\uff08ICCAD\uff09\u88ab\u516c\u8ba4\u4e3aEDA\u9886\u57df\u6700\u91cd\u8981\u7684\u4f1a\u8bae\u4e4b\u4e00\uff0c\u4eab\u6709\u5f88\u9ad8\u7684\u56fd\u9645\u5b66\u672f\u5730\u4f4d\u548c\u5e7f\u6cdb\u7684\u5f71\u54cd\u529b\u3002\u8be5\u4f1a\u8bae\u662f\u63a2\u7d22EDA\u7814\u7a76\u9886\u57df\u65b0\u6311\u6218\u3001\u5c55\u793a\u524d\u6cbf\u521b\u65b0\u89e3\u51b3\u65b9\u6848\u548c\u8bc6\u522b\u65b0\u5174\u6280\u672f\u7684\u91cd\u8981\u8bba\u575b\uff0c\u6db5\u76d6\u4e86\u4ece\u5668\u4ef6\u548c\u7535\u8def\u7ea7\u5230\u7cfb\u7edf\u7ea7\u7684\u6240\u6709\u8bbe\u8ba1\u4e0e\u81ea\u52a8\u5316\u4e3b\u9898\u3001\u4ee5\u53ca\u540eCMOS\u8bbe\u8ba1\u7b49\u65b0\u578b\u65b9\u5411\u3002\u7740\u91cd\u4e8e\u5b66\u672f\u7814\u7a76\uff0c\u8bba\u6587\u6d89\u53ca\u4e13\u95e8\u7684\u7b97\u6cd5\u7684\u7814\u7a76\u8fdb\u5c55\u3002 \u4e00\u822c4\u6708\u622a\u6b62 DATE \u00b6 Design, Automation and Test in Europe Conference \u6b27\u6d32\u8bbe\u8ba1\u81ea\u52a8\u5316\u548c\u6d4b\u8bd5\u4f1a\u8bae \u4e00\u822c9\u6708\u622a\u6b62 ASP-DAC \u00b6 \u4e9a\u6d32\u3001\u5357\u592a\u5e73\u6d0b\u8bbe\u8ba1\u81ea\u52a8\u5316\u4f1a\u8bae \u4e00\u822c7\u6708\u622a\u6b62 CCF-C, \u4f46\u662f\u662f\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u9886\u57df\u9876\u4f1a EDA\u76f8\u5173\u5185\u5bb9\u76f8\u5bf9\u8f83\u5c11 ISPD \u00b6 International Symposium on Physical Design \u56fd\u9645 \u7269\u7406\u8bbe\u8ba1 \u4f1a\u8bae\u3002\u662f\u4e13\u6ce8\u96c6\u6210\u7535\u8def \u7269\u7406\u8bbe\u8ba1 \u7684\u56fd\u9645\u7814\u8ba8\u4f1a\uff0c\u4e3b\u9898\u6db5\u76d6\u4eceASIC\u548cFPGA\u7684\u4f20\u7edf\u7269\u7406\u8bbe\u8ba1\u5230\u65b0\u5174\u534a\u5bfc\u4f53\u6280\u672f\u7684\u7269\u7406\u8bbe\u8ba1 \u81ea\u52a8\u5316\u65b9\u6cd5 \u3002 CCF-C. 9\u6708\u4efd\u5de6\u53f3 \u6bcf\u5e74ISPD\u4f1a\u8bae\u540c\u6b65\u4e3e\u529e\u56fd\u9645\u7269\u7406\u8bbe\u8ba1\u7ade\u8d5b\uff0c\u901a\u5e38\u7531\u56fd\u9645\u77e5\u540d\u82af\u7247\u4f01\u4e1a\u547d\u9898\u548c\u7ec4\u7ec7\uff0c\u7ade\u8d5b\u5386\u65f63\u4e2a\u591a\u6708\uff0c\u7ed3\u679c\u5728ISPD\u4f1a\u8bae\u4e0a\u63ed\u6653\u3002 GLSVLSI \u00b6 CCF-C \u5927\u6e56\u533a\u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u56fd\u9645\u4f1a\u8bae \u4e00\u822c2\u6708\u622a\u6b62 25\u5e74\u4e3a\u7b2c35\u5c4a EDA\u65b9\u5411\u5185\u5bb9\u8f83\u591a MLCAD \u00b6 5\u6708 \u4e0d\u5728CCF\uff1f ICCD \u00b6 CCF-B ICCD\u6db5\u76d6\u4e86\u8ba1\u7b97\u673a\u7cfb\u7edf\u53ca\u5176\u7ec4\u4ef6\u7684\u7814\u7a76\u3001\u8bbe\u8ba1\u548c\u5b9e\u73b0\u4e2d\u7684\u5e7f\u6cdb\u4e3b\u9898\u3002ICCD\u7684\u591a\u5b66\u79d1\u91cd\u70b9\u4e3a\u5f00\u53d1\u4eba\u5458\u548c\u7814\u7a76\u4eba\u5458\u63d0\u4f9b\u4e86\u4e00\u4e2a\u7406\u60f3\u7684\u73af\u5883\uff0c\u53ef\u4ee5\u8ba8\u8bba\u6db5\u76d6\u7cfb\u7edf\u548c\u5e94\u7528\u3001\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u3001\u9a8c\u8bc1\u548c\u6d4b\u8bd5\u3001\u8bbe\u8ba1\u5de5\u5177\u548c\u65b9\u6cd5\u3001\u7535\u8def\u8bbe\u8ba1\u548c\u6280\u672f\u7684\u5b9e\u8df5\u548c\u7406\u8bba\u5de5\u4f5c\u3002 5\u6708 CICC \u00b6 Custom Integrated Circuits Conference Area: 2026 Call for Papers - 2026 IEEE CICC \u4e0d\u5728CCF VLSI \u00b6 \u6709\u4e2aDTCO? \u4e00\u822c1\u6708 ISEDA \u00b6 \u7531IEEE\u548cACM\u4e3b\u529e\uff0cEDA\u00b2\u548cCIE EDA\u59d4\u5458\u4f1a\u8054\u5408\u4e3b\u529e\u7684ISEDA \uff08EDA\u56fd\u9645\u7814\u8ba8\u4f1a\uff09\u662f\u4e00\u4e2a\u81f4\u529b\u4e8eVLSI\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u5e74\u5ea6\u9876\u7ea7\u8bba\u575b\u3002\u7814\u8ba8\u4f1a\u65e8\u5728\u63a2\u7d22\u65b0\u7684\u6311\u6218\uff0c\u5c55\u793a\u524d\u6cbf\u6280\u672f\uff0c\u5e76\u4e3aEDA\u793e\u533a\u63d0\u4f9b\u9884\u6d4bEDA\u7814\u7a76\u9886\u57df\u672a\u6765\u53d1\u5c55\u65b9\u5411\u7684\u673a\u4f1a\u3002ISEDA\u6db5\u76d6\u4e86\u4ece\u5668\u4ef6\u548c\u7535\u8def\u7ea7\u5230\u7cfb\u7edf\u7ea7\u7684\u6240\u6709EDA\u4e3b\u9898\uff0c\u4ece\u6a21\u62df\u5230\u6570\u5b57\u8bbe\u8ba1\u4ee5\u53ca\u5236\u9020\u3002\u4f1a\u8bae\u7684\u5f62\u5f0f\u65e8\u5728\u57f9\u517b\u5bcc\u6709\u6210\u6548\u548c\u65b0\u9896 \u4e8c\u6708 25\u5e74\u7b2c\u4e09\u5c4a \u4e0d\u5728CCF, \u8bba\u6587\u8d28\u91cf\u76ee\u524d\u4e00\u822c \u56fd\u5185EDA\u5708\u5728\u63a8 \u662f\u5b66\u9662\u7684\u4e3b\u6d41\u4f1a\u8bae\uff0c\u5206\u8fd8\u633a\u9ad80.0 SMACD \u00b6 7\u6708 \u4e0d\u5728ccf APCCAS \u00b6 E Asia Pacific Conference on Circuits and Systems ddl: 6-7\u6708 \u4e0d\u5728CCF, \u8bba\u6587\u8d28\u91cf\u597d\u50cf\u4e00\u822c ICORES \u00b6 International Conference on Operations Research and Enterprise Systems 11\u6708 \u8fd0\u7b79\u5b66 routing \u4e0d\u5728CCF ISCAS \u00b6 International Symposium on Circuits and Systems \u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784/\u5e76\u884c\u4e0e\u5206\u5e03\u8ba1\u7b97/\u5b58\u50a8\u7cfb\u7edf ddl: 10\u6708 CCF-C ECCTD \u00b6 \u73b0\u5728\u8c8c\u4f3c\u6ca1\u4e86\uff1f CFTC \u00b6 ddl: 5\u670815 CCF CFTC 2025\u5f81\u6587\u5f00\u59cb\uff01CCF\u5bb9\u9519\u4e13\u59d440\u5468\u5e74\uff01\u7b2c\u4e8c\u5341\u4e00\u5c4aCCF\u5168\u56fd\u5bb9\u9519\u8ba1\u7b97\u5b66\u672f\u4f1a\u8bae\u6b63\u5f0f\u542f\u822a\uff01 CCF Chip \u00b6 7\u6708\u4efd \u8c8c\u4f3c\u53ea\u662f\u4e2a\u8bba\u575b CCFDAC \u00b6 7\u6708\u4efd ICML \u00b6 NeurIPS \u00b6 CVPR \u00b6 SLIP \u00b6 System Level Interconnect Prediction 2022\u5e74\u540e\u6ca1\u4e86\uff1f \u671f\u520a \u00b6 1. TCAD \u00b6 \u5168\u79f0 : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems \u9886\u57df : \u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\uff08CAD\uff09\u3001\u96c6\u6210\u7535\u8def\u4e0e\u7cfb\u7edf\u8bbe\u8ba1 \u7b80\u4ecb : TCAD \u662f IEEE\uff08\u7535\u6c14\u4e0e\u7535\u5b50\u5de5\u7a0b\u5e08\u534f\u4f1a\uff09\u65d7\u4e0b\u7684\u4e00\u672c\u9876\u7ea7\u671f\u520a\uff0c\u4e13\u6ce8\u4e8e\u96c6\u6210\u7535\u8def\u548c\u7cfb\u7edf\u7684\u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\u6280\u672f\u3002\u5b83\u6db5\u76d6\u4e86\u4ece\u7b97\u6cd5\u3001\u5de5\u5177\u5230\u5b9e\u9645\u5e94\u7528\u7684\u7814\u7a76\uff0c\u662f\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u9886\u57df\u7684\u91cd\u8981\u671f\u520a\u3002 \u5f71\u54cd\u56e0\u5b50 : \u51fa\u7248\u9891\u7387 : \u6708\u520a \u4e2d\u79d1\u9662 2 \u533a?\u6709\u4e9b\u5730\u65b9\u53c8\u8bf4\u662f3/4\u533a h-index: 48 IF: 1.9 2. TODAES \u00b6 \u5168\u79f0 : ACM Transactions on Design Automation of Electronic Systems \u9886\u57df : \u7535\u5b50\u7cfb\u7edf\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08Design Automation for Electronic Systems\uff09 \u7b80\u4ecb : TODAES \u662f ACM\uff08\u8ba1\u7b97\u673a\u534f\u4f1a\uff09\u65d7\u4e0b\u7684\u4e00\u672c\u5b66\u672f\u671f\u520a\uff0c\u4e13\u6ce8\u4e8e\u7535\u5b50\u7cfb\u7edf\u7684\u8bbe\u8ba1\u81ea\u52a8\u5316\u6280\u672f\u3002\u5b83\u6db5\u76d6\u4e86\u4ece\u786c\u4ef6\u8bbe\u8ba1\u3001\u8f6f\u4ef6\u5de5\u5177\u5230\u7cfb\u7edf\u7ea7\u4f18\u5316\u7684\u7814\u7a76\uff0c\u662f\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u548c\u5d4c\u5165\u5f0f\u7cfb\u7edf\u9886\u57df\u7684\u91cd\u8981\u671f\u520a\u3002 \u7814\u7a76\u4e3b\u9898: \u786c\u4ef6/\u8f6f\u4ef6\u534f\u540c\u8bbe\u8ba1 \u7cfb\u7edf\u7ea7\u8bbe\u8ba1\u65b9\u6cd5 \u8bbe\u8ba1\u9a8c\u8bc1\u4e0e\u6d4b\u8bd5 \u4f4e\u529f\u8017\u8bbe\u8ba1 \u5d4c\u5165\u5f0f\u7cfb\u7edf\u4f18\u5316 \u5f71\u54cd\u56e0\u5b50 : \u8f83\u9ad8\uff0c\u662f EDA \u548c\u7535\u5b50\u7cfb\u7edf\u8bbe\u8ba1\u9886\u57df\u7684\u6743\u5a01\u671f\u520a\u4e4b\u4e00\u3002 \u51fa\u7248\u9891\u7387 : \u5b63\u520a\uff08\u6bcf\u5e74\u56db\u671f\uff09 It publishes innovative work documenting significant research and development advances on the specification, design, analysis, simulation, testing, and evaluation of electronic systems, emphasizing a computer science/engineering orientation. Design automation for machine learning/AI and machine learning/AI for design automation are very much welcomed. For topics of interest please see https://dl.acm.org/journal/todaes/about. IF: 1.9 H-index: 48 4\u533a\uff1f 3. Journal of the Royal Society Interface \u00b6 IF: 3.8 h-index: 114 4. Journal of Computational Design and Engineering \u00b6 IF: 5.2 5. IEEE Transactions on Very Large Scale Integration \u00b6 6. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS \u00b6 IF: 4.9 h-index: 105 CS: Q1 JCR: 1 \u4e2d\u79d1\u9662: 2 7. IEEE Access \u00b6 IF: 3.9 h-index: 56 \u7b97\u6cd5\u7406\u8bba \u00b6 SODA \u00b6 JACM STOC \u00b6 \u504f\u8ba1\u7b97\u673a\u7b97\u6cd5\uff0c\u7406\u8bba PLDI CV \u00b6 CV\u9876\u520a\u9876\u4f1a - \u77e5\u4e4e \u53c2\u8003 \u00b6 - (99+ \u5c01\u79c1\u4fe1 / 81 \u6761\u6d88\u606f) \u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u7684\u5b66\u672f\u4f1a\u8bae\u542b\u91d1\u91cf\u6392\u540d\u5982\u4f55\uff1f - \u77e5\u4e4e \u00b6 \u76f8\u5173\u79d1\u7814\u5b9e\u9a8c\u5ba4 \u00b6 \u6e05\u534e \u00b6 \u6e05\u534e\u5927\u5b66\u662f\u56fd\u5185\u8f83\u65e9\u4ece\u4e8bEDA\u7814\u7a76\u7684\u9ad8\u6821\uff0c \u6d2a\u5148\u9f99\u6559\u6388 \u548c \u8fb9\u8ba1\u5e74\u6559\u6388 \u505a \u7269\u7406\u5b9e\u73b0 \u548c \u903b\u8f91\u7efc\u5408 \uff0c\u4e24\u4f4d\u8001\u5148\u751f\u7684\u5b66\u751f\u5927\u90e8\u5206\u53bb\u4e86\u4e09\u5927EDA\u516c\u53f8 \u5317\u5927-\u65e0\u9521EDA\u7814\u7a76\u9662 \u00b6 \u65e0\u9521\u5317\u4eac\u5927\u5b66\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u7814\u7a76\u9662 \u5317\u4eac\u5927\u5b66\u65e0\u9521\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u7814\u7a76\u9662-\u5f00\u6e90\u5de5\u5177\u6574\u5408 \u5317\u4eac\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662\u6210\u7acb\u4e86\u56fd\u5185\u552f\u4e00\u805a\u7126EDA\u6280\u672f\u7684\u201c\u8bbe\u8ba1\u81ea\u52a8\u5316\u4e0e\u8ba1\u7b97\u7cfb\u7edf\u7cfb\u201d\uff0c\u6253\u9020\u5148\u8fdb\u7684\u6559\u5b66\u4e0e\u4eba\u624d\u57f9\u517b\u4f53\u7cfb\uff0c\u5e76\u4e0e\u56fd\u5185\u5916\u9886\u5148\u7684\u4f01\u4e1a\u6df1\u5165\u5408\u4f5c\uff0c\u90e8\u5206\u6210\u679c\u5df2\u7ecf\u6210\u529f\u5f97\u5230\u8f6c\u5316\u5e94\u7528\uff0c\u76f8\u5173\u6280\u672f\u662f\u4e1a\u5185\u76ee\u524d\u552f\u4e00\u7684\u89e3\u51b3\u65b9\u6848\uff1b\u8fd1\u671f\u4f9d\u6258\u9662\u7cfb\u65b0\u6210\u7acb\u4e86 \u65e0\u9521\u5317\u4eac\u5927\u5b66EDA\u7814\u7a76\u9662 \uff0c\u52a0\u4e0a\u6b64\u524d\u4e0eEDA\u53ca\u8bbe\u8ba1\u65b9\u5411\u5934\u90e8\u4f01\u4e1a\u5171\u5efa\u7684\u591a\u4e2a\u8054\u5408\u5b9e\u9a8c\u5ba4\uff0c\u5f62\u6210\u4e86\u6559\u80b2\u3001\u79d1\u6280\u548c\u4eba\u624d\u4e09\u4f4d\u4e00\u4f53\u7684\u5e03\u5c40\u3002 \u7814\u7a76\u65b9\u5411\u5305\u62ec \u5e03\u5c40\u5e03\u7ebf \u3001 FPGA\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u53ef\u91cd\u6784\u7b97\u6cd5 \u6797\u4ea6\u6ce2 Yibo Lin Publications - Yibo Lin yibolin@pku.edu.cn Contest@ISPD 2024\u7b2c\u4e00\u540d \u6307\u5bfc\u7684\u672c\u79d1\u751f\u8d75\u6625\u6e90\u63d0\u51fa\u7684\u9ad8\u6548 GPU\u5f02\u6784\u5e76\u884c\u5e03\u7ebf\u7b97\u6cd5 CADathlon@ICCAD 2024\u7b2c\u4e00\u540d \u6307\u5bfc \u90ed\u8d44\u653f\uff08\u6bd5\u8bbe\u5f00\u6e90\u9879\u76ee\u4f5c\u8005\uff09\u3001\u9ea6\u666f \u3002\u57289\u5c0f\u65f6\u5185\uff0c\u8fd0\u7528\u81ea\u5df1\u7684\u7f16\u7801\u548c\u5206\u6790\u6280\u5de7\u6765\u89e3\u51b36\u9053\u96c6\u6210\u7535\u8def\u4e0e\u7cfb\u7edf\u4e2d\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u95ee\u9898 CAD Contest@ICCAD\u7b2c\u4e00\u540d \u6307\u5bfc \u675c\u5b87\u51e1\u3001\u90ed\u8d44\u653f \u3002C\u8d5b\u9898\u300aScalable Logic Gate Sizing Using ML Techniques and GPU Acceleration\u300b DreamPlace , Limbo \u5f00\u6e90\u9879\u76ee\u4f5c\u8005 \u76f8\u5173\u91c7\u8bbf \u5317\u5927\u6797\u4ea6\u6ce2\uff1a\u63a2\u7d22AI+EDA\u65b0\u8def\u5f84 | \u9752\u6e90\u4e13\u680f 2022-09 \u4e00\u4e2a\u73b0\u8c61\uff1a \u590d\u65e6 \u00b6 \u96c6\u6210\u82af\u7247\u4e0e\u7cfb\u7edf\u56fd\u5bb6\u91cd\u70b9\u5b9e\u9a8c\u5ba4 \u7814\u7a76\u65b9\u5411\u5305\u62ec \u7269\u7406\u5b9e\u73b0 \u3001 \u53c2\u6570\u63d0\u53d6 \u3001 \u903b\u8f91\u7efc\u5408 \u3001 \u53ef\u5236\u9020\u6027\u8bbe\u8ba1 \u7b49\u65b9\u5411 \u9648\u5efa\u5229\u6559\u6388 \u6307\u5bfc\u8521\u5fd7\u6770\u3001\u9b4f\u6c11\u3001\u90b9\u9e4f\uff0cISPD 2024 contest \u7b2c\u4e09\u540d \u5317\u822a \u00b6 \u6e2f\u4e2d\u6587-EDA Center \u00b6 CUHK EDA Center\u5b98\u7f51 CUHK EDA Github Bei Yu(\u4f59\u5907)@CUHK-CSE byu@cse.cuhk.edu.hk Research Topics CAD Contest@ICCAD 2012 \u7b2c\u4e8c\u540d\u83b7\u5f97\u8005 Siting Liu(\u5218\u601d\u5a77)@CUHK-CSE lusicaliu@outlook.com Su ZHENG -- CSE CUHK F.Y. Young Jinwei Liu (PhD) - Postdoc (CUHK) Lixin Liu (PhD) - Postdoc (CUHK) \u672c\u79d1\u4e5f\u662f\u534e\u5de5\u7684 \u9648\u5ef7\u6b22CHEN, Tinghuan \u65b9\u5411\uff1aVLSI CAD and deep learning accelerators for edge devices chentinghuan@cuhk.edu.cn The University of Texas at Austin \u00b6 David Z. Pan \u6731\u53ef\u4eba \u4e2d\u79d1\u5927 \u00b6 USTC School of Computer Science and Technology, School of Data Science \u798f\u5927 \u00b6 \u4e2d\u56fd\u79d1\u5b66\u9662\u7f51\u7edc\u8ba1\u7b97\u4e0e\u667a\u80fd\u4fe1\u606f\u5904\u7406\u91cd\u70b9\u5b9e\u9a8c\u5ba4(Key Laboratory of Network Computing and Intelligent Information Processing) \u798f\u5dde\u5927\u5b66\u65e9\u671fEDA\u7814\u7a76\u59cb\u4e8e \u8303\u66f4\u534e\u6559\u6388 \u548c \u6731\u6587\u5174\u6559\u6388 \uff0c\u5f53\u524d\u7684\u7814\u7a76\u65b9\u5411\u4e3b\u8981\u662f \u7269\u7406\u5b9e\u73b0 \u3002\u798f\u5dde\u5927\u5b66\u56e2\u961f\u66fe\u8fde\u7eed\u4e09\u5e74\u5728 CAD Contest@ICCAD \u593a\u51a0\u3002 \u798f\u5dde\u5927\u5b66\u56e2\u961f \u5728 CAD Contest@ICCAD \u5927\u8d5b\u4e2d\u63d0\u51fa\u7684 6T&6T PPNN\u5355\u5143\u5e03\u5c40\u65b9\u6cd5 \u5df2\u8f6c\u8ba9\u7ed9 \u534e\u5927\u4e5d\u5929 \u6797\u667a\u950b\u6559\u6388 \u6307\u5bfc\u9648\u5fc6\u9e6d\u3001\u5434\u662d\u6021\uff0c ISPD 2024 contest \u7b2c\u4e09\u540d \u5218\u803f\u803f \u4e0a\u6d77\u4ea4\u5927 \u00b6 \u9996\u9875_\u4e0a\u6d77\u4eba\u5de5\u667a\u80fd\u5b9e\u9a8c\u5ba4 \u4e1c\u5357\u5927\u5b66-\u56fd\u5bb6ASIC\u5de5\u7a0b\u4e2d\u5fc3 \u00b6 \u7814\u7a76\u65b9\u5411\u662f \u4e9a\u9608\u503c\u548c\u8fd1\u9608\u503c\u76f8\u5173\u7684\u65f6\u5e8f\u5206\u6790 CAD Contest@ICCAD 2017\u7b2c\u4e00\u540d \u83b7\u5956\u8005\u798f\u5dde\u5927\u5b66\u7684 \u6731\u81ea\u7136 \uff08Ziran Zhu\uff09\u6bd5\u4e1a\u540e\u4efb\u6559\u4e8e \u4e1c\u5357\u5927\u5b66ASIC \u4e2d\u5fc3 2020\u5e74\u548c \u56fd\u5fae\u96c6\u56e2 \u6210\u7acb EDA\u8054\u5408\u5b9e\u9a8c\u5ba4 \uff0c\u7784\u51c6EDA\u5171\u6027\u6280\u672f\u7814\u53d1 \u65f6\u9f99\u5174 : \u8001\u6240\u957f \u95eb\u6d69 : yanhao@seu.edu.cn \u9886\u57df\uff1a\u667a\u80fdEDA\uff0c\u9762\u5411\u5148\u8fdb\u5de5\u827a\u3001\u9ad8\u80fd\u6548\u7535\u8def\u8bbe\u8ba1\u4e2d\u5b58\u5728\u7684\u95ee\u9898\uff0c\u5e94\u7528\u4eba\u5de5\u667a\u80fd\u7b97\u6cd5\u8f85\u52a9\u7535\u8def\u8bbe\u8ba1\uff1b\u5148\u8fdb\u5236\u7a0b/\u4f4e\u7535\u538b\u4e0b\u7684 \u65f6\u5e8f \u5206\u6790\u4e0e\u4f18\u5316 \u534e\u4e2d\u79d1\u6280\u5927\u5b66 \u00b6 \u897f\u5b89\u7535\u5b50\u79d1\u6280\u5927\u5b66 \u00b6 \u5728\u56fd\u5185\u8f83\u65e9\u5f00\u59cb\u4ece\u4e8b\u6210\u54c1\u7387\u5206\u6790\u7b97\u6cd5\u7684\u7814\u7a76\uff0c\u5e76\u4e14\u4e00\u76f4\u5728\u5bbd\u7981\u5e26\u534a\u5bfc\u4f53\u7684\u5668\u4ef6\u5efa\u6a21\u3001\u53ef\u9760\u6027\u5206\u6790\u7b49\u9886\u57df\u6709\u6df1\u5165\u7684\u7814\u7a76\u548c\u7a81\u51fa\u7684\u6210\u679c \u57282019\u5e74\u548c \u56ef\u5fae\u96c6\u56e2 \u5efa\u7acb EDA\u7814\u7a76\u9662 \u4e4b\u540e\uff0c\u5f00\u59cb\u8fdb\u5165 \u5e03\u5c40\u5e03\u7ebf \u548c \u539f\u578b\u9a8c\u8bc1 \u9886\u57df \u4e2d\u77f3\u6cb9-\u8d85\u7ea7\u79d1\u5b66\u8f6f\u4ef6\u5b9e\u9a8c\u5ba4 \u00b6 Zhou Jin \u00b6 \u4e2d\u5c71\u5927\u5b66 \u00b6 \u5b5f\u7965\u96e8 mengxy26@mail.sysu.edu.cn \u7845\u57fa\u6beb\u7c73\u6ce2\u53ca\u592a\u8d6b\u5179\u901a\u4fe1\u96c6\u6210\u7535\u8def\u6280\u672f \u96c6\u6210\u7535\u8defEDA\u6280\u672f \u534e\u5357\u7406\u5de5\u5927\u5b66 \u00b6 \u8d56\u6653\u94ee laixz@scut.edu.cn PyChip \u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66 \u00b6 \u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u79d1\u7814\u56e2\u961f-\u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662 \u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u79d1\u7814\u56e2\u961f\u4f9d\u6258\u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662\u6210\u7acb\u3002\u9762\u5411\u4eba\u5de5\u667a\u80fd\u8f85\u52a9\u96c6\u6210\u7535\u8def\u8bbe\u8ba1EDA\u5de5\u5177\u5f00\u53d1\u3001\u5e94\u7528\u7b49\u56fd\u5bb6\u91cd\u5927\u6218\u7565\u4e0e\u884c\u4e1a\u91cd\u5927\u9700\u6c42\uff0c\u4ee5\u4eba\u5de5\u667a\u80fd\u8f85\u52a9EDA\u4e3a\u7814\u7a76\u6838\u5fc3\uff0c\u805a\u7126\u4e8e\u6570\u5b57\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u540e\u7aef\u5de5\u5177\u3001FPGA\u8bbe\u8ba1\u5de5\u5177\u4f18\u5316\u7b49\u9886\u57df\u7684\u524d\u6cbf\u57fa\u7840\u7406\u8bba\u548c\u5173\u952e\u6280\u672f\u7814\u7a76\u3002\u56e2\u961f\u4e3b\u8981\u5f00\u5c55\u201c\u6570\u636e\u9a71\u52a8\u673a\u5668\u5b66\u4e60\u7684\u96c6\u6210\u7535\u8def\u667a\u80fd\u8bbe\u8ba1\u201d\u3001\u201c\u4eba\u5de5\u667a\u80fd\u65b9\u6cd5\u5b9e\u73b0\u96c6\u6210\u7535\u8def\u7684\u654f\u6377\u8bbe\u8ba1\u201d\u3001\u201c\u57fa\u4e8e\u4f20\u7edf\u7684\u5206\u6790\u548c\u4f18\u5316\u6280\u672f\u7684\u96c6\u6210\u7535\u8def\u8f85\u52a9\u8bbe\u8ba1\u201d\u7b49\u7814\u7a76 \u6570\u636e\u9a71\u52a8\u673a\u5668\u5b66\u4e60\u7684\u96c6\u6210\u7535\u8def\u667a\u80fd\u8bbe\u8ba1 \u4eba\u5de5\u667a\u80fd\u65b9\u6cd5\u5b9e\u73b0\u96c6\u6210\u7535\u8def\u7684\u654f\u6377\u8bbe\u8ba1 \u57fa\u4e8e\u4f20\u7edf\u7684\u5206\u6790\u548c\u4f18\u5316\u6280\u672f\u7684\u96c6\u6210\u7535\u8def\u8f85\u52a9\u8bbe\u8ba1 \u56fd\u7acb\u6e05\u534e\u5927\u5b66 \u00b6 University of California \u00b6 Design Automation Laboratory Department of Electrical and Computer Engineering, University of California San Diego Andrew B. Kahng akahng@ucsd.edu Andrew B. Kahng | Jacobs School of Engineering iEDA \u00b6 ieda \u4e00\u4e2a\u505a\u5f00\u6e90\u6570\u5b57\u540e\u7aef\u5de5\u5177 iEDA \u7684\u7ec4\u7ec7 \u9e4f\u7a0b\u5b9e\u9a8c\u5ba4\uff0c\u4e00\u751f\u4e00\u82af \u53c2\u8003 \u00b6 https://wadmes.github.io/2019/12/11/EDA-family-tree/ \u5168\u56fd\u9ad8\u6821EDA\u7814\u7a76\u5168\u666f\u56fe_\u54d4\u54e9\u54d4\u54e9_bilibili \u76f8\u5173\u4f01\u4e1a/\u673a\u6784 \u00b6 \u534e\u4e3a\u8bfa\u4e9a\u65b9\u821f & \u6d77\u601d \u00b6 Huawei Noah\u2019s Ark Lab AI4EDA CAD Contest@ICCAD 2018\u7b2c\u4e00\u540d \u83b7\u5956\u8005 \u9999\u6e2f\u4e2d\u6587\u5927\u5b66 \u7684 \u9648\u52b2\u677e \uff08Jingsong Chen\uff0c2021\u5e74\u535a\u58eb\u6bd5\u4e1a\uff09\u6bd5\u4e1a\u540e\u52a0\u5165 \u534e\u4e3a EDA\u56fd\u521b\u4e2d\u5fc3 \u00b6 \u4e0e\u4e1c\u5357\u5927\u5b66 \u6709\u5173\u8054 \u4e2d\u5fc3\u4ecb\u7ecd\u2014\u56fd\u5bb6\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u81ea\u52a8\u5316\u6280\u672f\u521b\u65b0\u4e2d\u5fc3\uff0cEDA\u56fd\u521b\u4e2d\u5fc3\u3010\u5b98\u65b9\u7f51\u7ad9\u3011 \u82af\u884c\u7eaa \u00b6 AmazeSys \u00b6 \u5e94\u7528\u4e8e\u6570\u5b57\u82af\u7247\u7269\u7406\u8bbe\u8ba1\u9886\u57df\u7684 \u5e03\u5c40\u5e03\u7ebf \u5de5\u5177 \u5305\u542b\u5b8f\u5355\u5143\u5e03\u5c40\u89c4\u5212\u3001\u7535\u6e90\u89c4\u5212\u3001\u5e03\u5c40\u3001\u65f6\u949f\u6811\u7efc\u5408\u3001\u5e03\u7ebf\u3001\u4f18\u5316\u3001\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u4ee5\u53ca\u65f6\u5e8f\u529f\u8017\u5206\u6790\u7b49\u5168\u529f\u80fd\u6a21\u5757\uff0c\u652f\u6301\u5148\u8fdb\u5de5\u827a\u5236\u7a0b\u4e0b\u7684\u8d85\u5927\u89c4\u6a21\u8bbe\u8ba1\uff0c\u53ef\u5b8c\u6210\u6570\u5b57\u82af\u7247\u4ece Netlist\u5230GDS \u7684\u5b8c\u6574\u8bbe\u8ba1\u6d41\u7a0b\uff0c\u5feb\u901f\u8fbe\u6210\u6027\u80fd\u3001\u529f\u8017\u3001\u9762\u79ef\u4f18\u5316\u7b49\u8bbe\u8ba1\u76ee\u6807 \u57fa\u4e8e\u5f3a\u5927\u7684 \u673a\u5668\u5b66\u4e60\u5f15\u64ce\u5185\u6838 \uff0cAmazeSys\u5177\u5907\u81ea\u9002\u5e94\u8d85\u9ad8\u8d28\u91cf\u4f18\u5316\u80fd\u529b\u3002\u8be5\u5f15\u64ce\u667a\u80fd\u63d0\u53d6\u8bbe\u8ba1\u672c\u8eab\u7279\u70b9\u8fdb\u884c\u6837\u672c\u8bad\u7ec3\uff0c\u7efc\u5408\u6027\u80fd\u3001\u529f\u8017\u3001\u9762\u79ef\u548c\u5e03\u7ebf\u62e5\u585e\u7b49\u591a\u9879\u5173\u952e\u6307\u6807\uff0c\u5feb\u901f\u83b7\u53d6\u91cf\u8eab\u5b9a\u5236\u7684\u6700\u4f73\u4f18\u5316\u65b9\u6848\uff0c\u53ef\u6709\u6548\u5e2e\u52a9\u7528\u6237\u964d\u4f4e\u8c03\u6574\u5927\u91cf\u5de5\u5177\u8bbe\u7f6e\u7684\u65f6\u95f4\u6210\u672c\u3002 AmazeFP \u00b6 \u667a\u80fd\u5e03\u5c40\u89c4\u5212\u5de5\u5177 AmazeFP \u5c06 \u673a\u5668\u5b66\u4e60 \u6280\u672f\u4e0e \u5e03\u5c40\u89c4\u5212 \u5f15\u8b66\u7ed3\u5408\uff0c\u5728\u517c\u987e\u6027\u80fd\u3001\u529f\u8017\u548c\u9762\u79ef( PPA )\u7684\u540c\u65f6\uff0c\u63d0\u4f9b\u4e86\u9ad8\u5ea6\u667a\u80fd\u7684 \u62e5\u585e\u611f\u77e5 \u3001\u4fbf\u6377\u7684\u6570\u636e\u6d41\u5206\u6790\u548c \u5b8f\u5355\u5143\u81ea\u52a8\u6574\u7406\u5bf9\u9f50\u529f\u80fd \uff0c\u6709\u6548\u89e3\u51b3\u5f53\u524d\u6570\u5b57\u82af\u7247\u5728\u540e\u7aef\u8bbe\u8ba1\u9636\u6bb5\u7684\u5e03\u5c40\u89c4\u5212\u8282\u70b9\u9762\u4e34\u7684\u7ecf\u9a8c\u503c\u9700\u6c42\u9ad8\u3001\u624b\u5de5\u8017\u65f6\u957f\u3001\u6570\u636e\u6d41\u7ed3\u6784\u5206\u6790\u4e0d\u591f\u6df1\u5165\u3001\u8bbe\u8ba1\u76ee\u6807\u6536\u655b\u6027\u5dee\u7b49\u96be\u9898\uff0c\u52a9\u529b\u7528\u6237\u5728\u540e\u7aef\u8bbe\u8ba1\u521d\u671f\u5feb\u901f\u6709\u6548\u5730\u83b7\u53d6\u9ad8\u8d28\u91cf\u5e03\u5c40\u89c4\u5212\u65b9\u6848\uff0c\u51cf\u5c11\u8fed\u4ee3\u6b21\u6570\uff0c\u4ece\u800c\u8282\u7ea6\u5927\u89c4\u6a21\u8bbe\u8ba1\u7684\u7814\u53d1\u6210\u672c\uff0c\u63d0\u901f\u4ea7\u54c1\u4e0a\u5e02\u65f6\u95f4\u3002 AmazeFP-ME \u00b6 \u4f5c\u4e3a\u4e00\u6b3eEDA\u673a\u5668\u5b66\u4e60\u7684\u5de5\u5177\uff0cAmazeFP-ME\u5728AmazeFP\u7684\u57fa\u7840\u4e0a\uff0c\u80fd\u591f\u5feb\u901f\u63a2\u7d22\u6570\u767e\u500d\u751a\u81f3\u66f4\u591a\u7684\u5e9e\u5927\u89e3\u7a7a\u95f4\uff0c\u65e0\u9700\u7528\u6237\u624b\u52a8\u8c03\u53c2\uff0c\u540c\u65f6\u914d\u5907\u4f18\u5f02\u4e14\u7cbe\u51c6\u7684\u6570\u636e\u3001\u56fe\u5f62\u5206\u6790\u529f\u80fd\uff0c\u53ef\u4e3a\u7528\u6237\u63d0\u4f9b\u9ad8\u6548\u4fbf\u6377\u7684\u8bbe\u8ba1\u4f53\u9a8c AmazeFP-ME\u4f5c\u4e3aAmazeFP\u7684AI\u914d\u5957\u5de5\u5177\uff0c\u5c06\u673a\u5668\u5b66\u4e60\u6280\u672f\u5f15\u5165\u5230AmazeFP\u7684\u89e3\u7a7a\u95f4\u63a2\u7d22\u4e2d\uff0c\u4e0d\u4ec5\u8fdb\u4e00\u6b65\u663e\u8457\u5730\u63d0\u5347\u4e86PPA\uff0c\u8fd8\u4e3a\u7528\u6237\u521b\u9020\u5168\u65b0\u7684\u81ea\u52a8\u5316\u4f7f\u7528\u4f53\u9a8c\u3002 AmazeDRCLite \u00b6 \u4e91 \u00b6 \u534e\u5927\u4e5d\u5929 \u00b6 \u4e1c\u5357\u5927\u5b66-\u534e\u5927\u4e5d\u5929-NiiCEDA\u8054\u5408\u5b9e\u9a8c\u5ba4 PyAether \u00b6 Aether\u5c31\u662f\u5168\u5b9a\u5236\u7535\u8def\uff08\u4f8b\u5982\u6a21\u62df\u3001\u5b58\u50a8\u3001\u5c04\u9891\u3001\u5e73\u677f\u7b49\uff09\u8bbe\u8ba1\u5e73\u53f0\uff0c\u5305\u62ec\u539f\u7406\u56fe\uff0c\u7248\u56fe\uff0c\u4eff\u771f\u73af\u5883\uff0c\u4ee5\u53ca\u6570\u636e\u7248\u672c\u7ba1\u7406\u5de5\u5177\u548cPython\u63a5\u53e3\u7b49\u3002 Python\u62e5\u6709\u4f17\u591a\u9488\u5bf9 \u6570\u636e\u79d1\u5b66\u548c\u4eba\u5de5\u667a\u80fd\u7684\u5f3a\u5927\u7684\u5f00\u6e90\u5e93 \uff0c\u4f8b\u5982NumPy\u548cPandas\u7528\u4e8e\u6570\u636e\u5904\u7406\uff0cMatplotlib\u7528\u4e8e\u6570\u636e\u53ef\u89c6\u5316\uff0cScikit-Learn\u63d0\u4f9b\u4e86\u5927\u91cf\u7684\u9884\u5904\u7406\u65b9\u6cd5\u548c\u673a\u5668\u5b66\u4e60\u7b97\u6cd5\uff0cTensorFlow\u548cPyTorch\u5219\u662f\u6df1\u5ea6\u5b66\u4e60\u9886\u57df\u7684\u91cd\u8981\u5de5\u5177\u3002\u8fd9\u4e9b\u5e93\u5927\u5927\u964d\u4f4e\u4e86\u5f00\u53d1\u96be\u5ea6\uff0c\u4f7f\u5f97Python\u5728AI\u9886\u57df\u7684\u5730\u4f4d\u65e0\u53ef\u66ff\u4ee3\u3002\u6240\u4ee5\u65e0\u8bba\u662f\u6570\u636e\u6e05\u6d17\u548c\u9884\u5904\u7406\uff0c\u8fd8\u662f\u6a21\u578b\u5efa\u7acb\uff0c\u4f8b\u5982\u51b3\u7b56\u6811\uff0c\u795e\u7ecf\u7f51\u7edc\uff0c\u8d1d\u53f6\u65af\u4f18\u5316\u7b49\uff0c\u4ee5\u53ca\u6a21\u578b\u8bad\u7ec3\u548c\u6d4b\u8bd5\uff0c\u5bf9\u6a21\u578b\u7ed3\u679c\u7684\u89e3\u8bfb\u7b49\uff0c \u90fd\u4f1a \u5929\u7136\u7684 \u4f7f\u7528Python \u3002 \u6240\u4ee5Python\u7684\u5f00\u653e\u6027\u751f\u6001\u3001\u5929\u7136\u7684\u6570\u636e\u6316\u6398\u3001\u5305\u62ec\u673a\u5668\u5b66\u4e60\u7684\u4eba\u5de5\u667a\u80fd\uff08AI\uff09\u4ee5\u53ca\u5404\u7c7b\u7b97\u6cd5\u4f18\u5316\u5305\uff0c\u53cb\u597d\u7684web\u5f00\u53d1\uff0c\u4f7f\u7528\u6237\u53ef\u4ee5\u5728\u66f4\u5f00\u653e\u3001\u66f4\u5f3a\u5927\u7684\u751f\u6001\u4f53\u7cfb\u91cc\u5f00\u5c55\u8bbe\u8ba1\u3002\u53ef\u4ee5\u7528\u5b83\u6765\u6784\u5efa\u7535\u8def\u4e0e\u7248\u56fe\u7684\u81ea\u52a8\u5316\u4efb\u52a1\uff0c\u5feb\u901f\u8fdb\u884c\u6570\u636e\u5904\u7406\u548c\u5206\u6790\u3002\u4f8b\u5982\uff0cPyAether\u53ef\u4ee5\u8d4b\u80fdIC CAD\uff0c\u66f4\u597d\u5f97\u54cd\u5e94IC \u8bbe\u8ba1\u548c\u7248\u56fe\u5404\u79cd\u8981\u6c42\u3002 10\u670818\u65e5\u6df1\u5ea6\u89e3\u6790 PyAether EDA \u751f\u6001\u7cfb\u7edf\uff0c\u5e26\u60a8\u63a2\u7d22\u7535\u8def\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u79d8\u7c4d\uff01 - \u534e\u5927\u4e5d\u5929PyAether - EETOP \u521b\u82af\u7f51\u8bba\u575b (\u539f\u540d\uff1a\u7535\u5b50\u9876\u7ea7\u5f00\u53d1\u7f51) - import pyAether class InvLe : def __init__ ( self , lib , cell , tech_lib , view = \"layout\" , mode = \"a\" ): r \"\"\"InvLe init function, receive the specified layout information. Parameters ---------- lib : str Library name. cell : str Cell name. tech_lib : str Attach tech library name. view : str View name, the default value is 'layout'. mode : str Mode for open design, the default value is 'a'. \"\"\" pyAether . emyInitDb () pyAether . emyInitLog () self . pnt_x = 0 self . pnt_y = 0 self . namespace = pyAether . emyUnixNS () self . design = self . open_design ( lib , cell , view , mode = mode ) self . block = self . design . getTopBlock () if self . block is None : self . block = pyAether . emyBlock . create ( self . design ) self . uu2dbu = self . block . getDBUPerUU () oplib = self . design . getLib () tech_scl = pyAether . emyScalarName ( self . namespace , tech_lib ) tech = pyAether . emyTech . open ( tech_scl ) tech . attach ( oplib , tech_scl ) def open_design ( self , lib , cell , view , view_type = \"maskLayout\" , mode = \"r\" ): r \"\"\"This function is used to open design and return an emyDesign object. Parameters ---------- lib : str Library name. cell : str Cell name. view : str View name. view_type : str Type of view, the default value is 'layout'. mode : str Mode for open design, the default value is 'r'. Returns ------- design : emyDesign An emyDesign object opened by given parameters. \"\"\" lib_scl = pyAether . emyScalarName ( self . namespace , lib ) cell_scl = pyAether . emyScalarName ( self . namespace , cell ) view_scl = pyAether . emyScalarName ( self . namespace , view ) reserved_view = pyAether . emyReservedViewType ( view_type ) view_type = pyAether . emyViewType . get ( reserved_view ) design = pyAether . emyDesign . open ( lib_scl , cell_scl , view_scl , view_type , mode ) return design def create_inst ( self , master_lib , master_cell , master_view , inst_name , point , params , ** kwargs ): r \"\"\"This function creates an emyScalarInst object on specified block. Parameters ---------- master_lib : str Library name of instance. master_cell : str Cell name of instance. master_view : str View name of instance. inst_name : str Text string of instance. point : tuple Point to create an emyTransform object, such as (0, 0). params: emyParamArray emyParamArray kwargs Other keyword arguments, here specifies view_type, mode, view, status. \"\"\" view_type = kwargs . get ( \"view_type\" , \"maskLayout\" ) mode = kwargs . get ( \"mode\" , \"r\" ) view = kwargs . get ( \"view\" , pyAether . emcInheritFromTopBlock ) status = kwargs . get ( \"status\" , pyAether . emcNonePlacementStatus ) master = self . open_design ( master_lib , master_cell , master_view , view_type , mode ) inst_scl_name = pyAether . emyScalarName ( self . namespace , inst_name ) pnt_x0 , pnt_y0 = point point_1 = pyAether . emyPoint ( int ( pnt_x0 * self . uu2dbu ), int ( pnt_y0 * self . uu2dbu )) trans = pyAether . emyTransform ( point_1 ) pyAether . emyScalarInst . create ( self . block , master , inst_scl_name , trans , params , view , status ) def create_net ( self , net_name , path , ** kwargs ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- net_name : str It specifies the net name string. path : list It specifies path list. kwargs Other keyword arguments, here specifies sigType, isGlobal, view. Returns ------- scl_net : emyScalarNet An emyScalarNet object created by given parameters. \"\"\" sig_type = kwargs . get ( \"sigType\" , pyAether . emySigType ( pyAether . emcSignalSigType )) is_global = kwargs . get ( \"isGlobal\" , False ) view = kwargs . get ( \"view\" , pyAether . emyBlockDomainVisibility ( pyAether . emcInheritFromTopBlock )) net = pyAether . emyScalarName ( self . namespace , net_name ) scl_net = pyAether . emyScalarNet . create ( self . block , net , sig_type , is_global , view ) path . addToNet ( scl_net ) return scl_net def create_path ( self , layer , purpose , width , start_point , end_point ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- layer : str It specifies the layer name string. purpose : str It specifies the purpose name string. width : float Define the width of the path. start_point : tuple Path start point, such as (0, 0). end_point : tuple Path end point, such as (1, 1). Returns ------- path : emyPath A path object created by given parameters. \"\"\" ( sta_x0 , sta_y0 ), ( end_x0 , end_y0 ) = start_point , end_point sta_pnt = pyAether . emyPoint ( int ( self . pnt_x * self . uu2dbu ) + int ( sta_x0 * self . uu2dbu ), int ( self . pnt_y * self . uu2dbu ) + int ( sta_y0 * self . uu2dbu )) end_pnt = pyAether . emyPoint ( int ( self . pnt_x * self . uu2dbu ) + int ( end_x0 * self . uu2dbu ), int ( self . pnt_y * self . uu2dbu ) + int ( end_y0 * self . uu2dbu )) points = [ sta_pnt , end_pnt ] layernum = pyAether . emyGetLayerNumByName ( self . design , layer ) purposenum = pyAether . emyGetPurposeNumByName ( self . design , purpose ) wid = int ( width * self . uu2dbu ) path = pyAether . emyPath . create ( self . block , layernum , purposenum , wid , points ) return path def create_gr ( self , centerLine , templateName , ** kwargs ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- centerLine : emyPointArrayF Set the drawing route of the guard ring. templateName : str Set the template name of the guard ring. kwargs Other keyword arguments, here specifies type, justify, offset, topLayer, stackMode, maxContPattern, isBodyMode, bodyWidth, contRow, contSpaceX, contSpaceY, contSizeX, contSizeY, bIsChamfer, chamferAmount, metalSameBody, stackSameMetal, cornerContact. Returns ------- rect_nwgr : emyRect Build nwGuardRings. \"\"\" type = kwargs . get ( \"type\" , \"Polygon\" ) justify = kwargs . get ( \"justify\" , \"Center\" ) offset = kwargs . get ( \"offset\" , 0 ) topLayer = kwargs . get ( \"topLayer\" , None ) stackMode = kwargs . get ( \"stackMode\" , False ) maxContPattern = kwargs . get ( \"maxContPattern\" , False ) isBodyMode = kwargs . get ( \"isBodyMode\" , True ) bodyWidth = kwargs . get ( \"bodyWidth\" , 0.5 ) contRow = kwargs . get ( \"contRow\" , 0 ) contSpaceX = kwargs . get ( \"contSpaceX\" , 0 ) contSpaceY = kwargs . get ( \"contSpaceY\" , 0 ) contSizeX = kwargs . get ( \"contSizeX\" , 0 ) contSizeY = kwargs . get ( \"contSizeY\" , 0 ) bIsChamfer = kwargs . get ( \"bIsChamfer\" , False ) chamferAmount = kwargs . get ( \"chamferAmount \" , 0 ) metalSameBody = kwargs . get ( \"metalSameBody\" , False ) stackSameMetal = kwargs . get ( \"stackSameMetal\" , False ) cornerContact = kwargs . get ( \"cornerContact\" , True ) pyAether . aeCrtGuardring ( self . design , centerLine , templateName , type = type , justify = justify , offset = offset , stackMode = stackMode , maxContPattern = maxContPattern , isBodyMode = isBodyMode , contRow = contRow , contSpaceX = contSpaceX , topLayer = topLayer , contSpaceY = contSpaceY , contSizeX = contSizeX , contSizeY = contSizeY , bIsChamfer = bIsChamfer , chamferAmount = chamferAmount , metalSameBody = metalSameBody , stackSameMetal = stackSameMetal , cornerContact = cornerContact , bodyWidth = bodyWidth ) def close ( self ): r \"\"\"This function save and close the emyDesign object which is opened. \"\"\" self . design . save () self . design . close () def create ( self , x_0 , y_0 ): r \"\"\"This function creates an inverter. \"\"\" self . pnt_x = x_0 self . pnt_y = y_0 # Create scalar instances params_p18 = pyAether . emyParamArray () params_p18 . append ( pyAether . emyParam ( 'Single_Width' , '1u' )) self . create_inst ( \"reference_pdk\" , \"p18\" , \"layout\" , \"M0\" , ( 0.43 , 3.15 ), params_p18 ) # pyAether.emyArray() params_n18 = pyAether . emyParamArray () params_n18 . append ( pyAether . emyParam ( 'Single_Width' , '600n' )) params_n18 . append ( pyAether . emyParam ( 'SD_Metal_Width' , '370n' )) self . create_inst ( \"reference_pdk\" , \"n18\" , \"layout\" , \"M1\" , ( 0.29 , 1.17 ), params_n18 ) # Create path path1 = self . create_path ( \"GT\" , \"drawing\" , 0.18 , ( 1.0 , 3.15 ), ( 1.0 , 1.77 )) path2 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 1.36 , 3.47 ), ( 1.36 , 1.21 )) path3 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 0.64 , 1.21 ), ( 0.64 , 0.18 )) path4 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 0.64 , 4.11 ), ( 0.64 , 5.14 )) # Create net self . create_net ( \"Y\" , path1 ) self . create_net ( \"A\" , path2 ) self . create_net ( \"vss\" , path3 ) self . create_net ( \"vdd\" , path4 ) # create GR self . create_gr ([( 0.53 , 4.89 ), ( 1.47 , 4.89 )], \"NWGR\" , bodyWidth = 0.4 ) # create PGR self . create_gr ([( 0.52 , 0.41 ), ( 1.48 , 0.41 )], \"PGR\" , bodyWidth = 0.4 ) if __name__ == '__main__' : example = InvLe ( \"lib01\" , \"test\" , \"reference_pdk\" , \"layout\" , mode = \"w\" ) example . create ( 0 , 0 ) example . close () \u6982\u4f26\u7535\u5b50 \u00b6 \u6536\u8d2d\u4e86Entasys \u9e3f\u82af\u5fae\u7eb3 \u00b6 \u7acb\u82af \u00b6 \u5e03\u5c40\u5e03\u7ebf\u5168\u6d41\u7a0b\u8bbe\u8ba1\u5de5\u5177LeCompiler \u4f34\u82af \u00b6 \u534e\u82af\u5de8\u6570 \u00b6 \u6d59\u6c5f \u5609\u7acb\u521b \u00b6 PCB \u76f8\u5173\u7ade\u8d5b \u00b6 CADathlon@ICCAD \u00b6 CADathlon@ICCAD 2024 | ICCAD 2024 EDA\u9886\u57df\u7684 \u201c\u5965\u6797\u5339\u514b\u8fd0\u52a8\u4f1a\u201d \uff0c\u59cb\u4e8e 2002\u5e74 in-person event, all-day programming competition, 9 hours , two-person teams, information about the problems and relevant research papers will be released online one week before the competition. \u4e00\u822c\u572810\u6708\u4efd\u4e3e\u529e six problems Circuit Design & Analysis Physical Design & Design for Manufacturability Logic & High-Level Synthesis System Design & Analysis Functional Verification & Testing Future technologies (Bio-EDA, Security, AI, etc.) Contest@ISPD \u00b6 International Symposium on Physical Design (ISPD) \u4e8e 2005\u5e74 \u9996\u6b21\u4e3e\u529e Contest@ISPD\u4f5c\u4e3a ISPD\u7814\u8ba8\u4f1a \u7684\u4e00\u90e8\u5206\uff0c\u662f\u5168\u7403\u4e09\u5927\u9876\u5c16\u56fd \u9645\u7269\u7406\u8bbe\u8ba1 \u5b66\u672f\u7ade\u8d5b\u4e4b\u4e00\uff0c\u7531\u5168\u7403\u7814\u7a76\u8ba1\u7b97\u673a\u79d1\u5b66\u7684\u6743\u5a01\u5b66\u4f1a ACM \uff08Association for Computing Machinery\uff09\u6240\u4e3e\u529e \u6bcf\u5e74 12\u6708\u4efd \u7531\u4e1a\u754c\u4e00\u6d41\u516c\u53f8\uff08IBM\u3001Intel\u3001Xilinx\u7b49\uff09\u516c\u5e03\u5b66\u672f\u7ade\u8d5b\u9898\u76ee\uff0c 3\u6708\u4efd \u63d0\u4ea4\u7814\u53d1\u6210\u679c\u548c\u8f6f\u4ef6\u7cfb\u7edf\uff0c\u7531\u4e1a\u754c\u516c\u53f8\u8d1f\u8d23\u63d0\u4f9b\u6d4b\u8bd5\u7535\u8def\uff0c\u5e76\u6d4b\u8bd5\u53c2\u8d5b\u961f\u4f0d\u6240\u63d0\u4ea4\u7684\u8f6f\u4ef6\u7cfb\u7edf\uff0c\u6700\u540e\u4e8e3\u6708\u5e95\u62164\u6708\u521d \u5728\u5e74\u5ea6ACM ISPD\u4f1a\u8bae\u4e0a\u516c\u5e03\u7ade\u8d5b\u7ed3\u679c \u3002 \u9898\u76ee First Place 2015 Blockage-Aware Detailed Routing-Driven Placement Contest NTUPlacerDR CAD Contest@ICCAD \u00b6 \u59cb\u4e8e 2012\u5e74 \u8986\u76d6\u4e86EDA\u524d\u7aef\uff08front-end\uff09\u548c\u540e\u7aef\uff08back-end\uff09 \u7531 IEEE CEDA\u3001ACM SIGDA \u548c\u5de5\u4e1a\u754c Cadence\u3001Synopsys \u7b49\u5171\u540c\u8d5e\u52a9 Each year the organizing committee announce three challenging problems in different topic, can participate in one or more problems Blockage-Aware Detailed Routing-Driven Placement Contest \u5386\u5e74\u76f8\u5173\u8d5b\u9898 \u00b6 \u9898\u76ee Sponsor 2024-C Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration Nvidia 2011 Routability-driven Placement Contest and Benchmark Suite \u4fa0\u5ba2\u5c9b \u00b6 EDA\u7cbe\u82f1\u6311\u6218\u8d5b \u00b6 TAU Contest \u00b6 Tau 2021 Contest \u6570\u5b57\u7535\u8def \u65f6\u5e8f\u5206\u6790 \u7ade\u8d5b\uff08TAU\uff09 \u59cb\u4e8e 2011\u5e74 \uff0c\u662f\u7531 \u56fd\u9645\u8ba1\u7b97\u673a\u534f\u4f1aACM \u6240\u4e3e\u529e\u7684\u4e13\u4e1a\u8d5b\u4e8b \u4e00\u822c\u7531 IBM\u3001Cadence\u3001Synopsys\u3001TMSC \u7b49\u56fd\u9645\u9876\u5c16\u516c\u53f8\u53c2\u4e0e\u547d\u9898 \u597d\u50cf\u523021\u5e74\u5c31\u6ca1\u4e86\u3002\u3002\u3002 Programming Contest@IWLS \u00b6 IWLS Contest \u59cb\u4e8e2017\u5e74 \u662f\u7531IEEE/ACM International Workshop on Logic & Synthesis\uff08IWLS\uff09\u4e3e\u529e \u7531\u4e1a\u754c\u4e00\u6d41\u516c\u53f8\uff08Synopsys\u3001Xilinx\u3001Google\u7b49\uff09\u516c\u5e03\u7ade\u8d5b\u9898\u76ee \u4ee5 \u903b\u8f91\u7efc\u5408\uff08Logic Synthesis\uff09\u548c\u5de5\u5177\u7814\u53d1 \u4e3a\u7ade\u8d5b\u4e3b\u9898 \u201c\u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b\u201d\u7684\u534e\u5927\u4e5d\u5929\u8d5b\u9053 \u00b6 \u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b \u7b2c\u516b\u5c4a\u96c6\u521b\u8d5b\u676f\u8d5b\u9898\u76ee\u2014\u2014\u534e\u5927\u4e5d\u5929\u676f - \u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b LLM4HWDesign Contest \u00b6 2024\u5e74ICCAD\u65b0\u8bbe\u7acb LLM for Hardware Design Contest LLM4HW Design\u7ade\u8d5b\u65e8\u5728\u4e3a\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u6784\u5efa\u5927\u89c4\u6a21\u3001\u9ad8\u8d28\u91cf\u7684Verilog\u4ee3\u7801\u751f\u6210\u6570\u636e\u96c6\u3002\u5728\u57fa\u4e8eLLM\u7684\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u4e2d\u5f15\u53d1\u4e00\u573a\u7c7b\u4f3cImageNet\u7684\u9769\u547d\u3002\u4e3a\u4e86\u5b9e\u73b0\u8fd9\u4e00\u76ee\u6807\uff0cLLM4HWDesign\u7ade\u8d5b\u9f13\u52b1\u53c2\u4e0e\u8005\u6536\u96c6\u6570\u636e\u6837\u672c\uff0c\u5e76\u5f00\u53d1\u521b\u65b0\u7684\u6570\u636e\u6e05\u7406\u548c\u6807\u8bb0\u6280\u672f\uff0c\u4ee5\u6709\u6548\u63d0\u9ad8\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u6570\u636e\u96c6\u7684\u89c4\u6a21\u548c\u8d28\u91cf\uff0c\u4e3a\u63a8\u8fdbLLM\u8f85\u52a9\u786c\u4ef6\u8bbe\u8ba1\u5de5\u4f5c\u6d41\u7a0b\u5efa\u7acb\u5173\u952e\u57fa\u7840\u8bbe\u65bd\u3002 DAC System Design Contest \u00b6 DAC 2012 Routability-Driven Placement Contest and Benchmark Suite \u53c2\u8003 \u00b6 \u76d8\u70b9\u5168\u7403\u9876\u7ea7EDA\u7ade\u8d5b\u53ca\u4e2d\u56fd\u5927\u9646\u83b7\u5956\u60c5\u51b5|\u6e05\u534e\u5927\u5b66|\u798f\u5dde\u5927\u5b66|iccad|\u4e0a\u6d77\u4ea4\u901a\u5927\u5b66|eda_\u7f51\u6613\u8ba2\u9605 \u76f8\u5173PDK \u00b6 \u8be6\u7ec6\u67e5\u770b flow.md \u793e\u533a \u00b6 OSCC: Open Source Chip Community EDA\u77e5\u8bc6 ieda.oscc.cc \u5176\u4ed6 \u00b6 \u00b6 VLSI Placement and Routing \u2014 From 2D to 3D \u00b6 --Hailong Yao \uff08University of Science and Technology Beijing \uff09 report at ISEDA'25 Great summary of the problem of P&R of 2D/2.5D/3D Package \u00b6 Placement \u00b6 Routing \u00b6 Existing P&R Methods \u00b6 placement \u00b6 routing \u00b6 3D\u5546\u4e1a\u5de5\u5177 \u00b6 Future direction \u00b6 conclusion \u00b6","title":"EDA4PR"},{"location":"EDA4PR/#eda4pr","text":"","title":"EDA4PR"},{"location":"EDA4PR/#_1","text":"","title":"\u7814\u7a76\u80cc\u666f"},{"location":"EDA4PR/#eda","text":"","title":"EDA \u8f6f\u4ef6\u7814\u53d1\u96be\u70b9"},{"location":"EDA4PR/#_2","text":"EDA\u8f6f\u4ef6\u7814\u53d1\u6709\u54ea\u4e9b\u96be\u70b9\uff1f - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"EDA4PR/#eda_1","text":"","title":"EDA \u91cd\u8981\u6027"},{"location":"EDA4PR/#_3","text":"\u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u7269\u7406\u8bbe\u8ba1\uff1a\u4ece\u56fe\u5206\u5272\u5230\u65f6\u5e8f\u6536\u655b","title":"\u53c2\u8003"},{"location":"EDA4PR/#eda_2","text":"","title":"EDA \u53d1\u5c55\u5386\u53f2"},{"location":"EDA4PR/#eda_3","text":"\u7531\u4e8e1994\u5e74\u81f32008\u5e74\uff0c\u4e2d\u56fd\u5927\u9646\u5728EDA\u9886\u57df\u6709\u5dee\u4e0d\u591a\u5341\u4e94\u5e74\u7684\u4f4e\u8ff7\u671f\u3002\u5f88\u591a\u9ad8\u6821\u5931\u53bb\u4e86EDA\u7684\u7814\u7a76\u6761\u4ef6\u548c\u751f\u5b58\u73af\u5883\uff0c\u4f7f\u5f97\u5f88\u591a\u9879\u76ee\u641e\u4e0d\u4e0b\u53bb\uff0c\u8001\u5e08\u5f00\u59cb\u8f6c\u578b\uff0c\u5bfc\u81f4\u9ad8\u6821\u4ece\u4e8bEDA\u7814\u7a76\u7684\u4eba\u5458\u8d8a\u6765\u8d8a\u5c11\u3002","title":"EDA\u56fd\u4ea7\u66ff\u4ee3"},{"location":"EDA4PR/#ai-4-science","text":"","title":"AI 4 Science"},{"location":"EDA4PR/#ai4eda","text":"\u5178\u578b\u7684\u82af\u7247\u8bbe\u8ba1\u6d41\u7a0b\u662f\u5148\u505a\u524d\u7aef\u3001\u540e\u7aef\u8bbe\u8ba1\uff0c\u518d\u53bb\u9a8c\u8bc1\u6027\u80fd\u3001\u529f\u8017\u548c\u9762\u79ef\u3002 \u4f46\u7531\u4e8e\u6d41\u7a0b\u592a\u957f\uff0c\u5728\u524d\u7aef\u8bbe\u8ba1\u7684\u65f6\u5019\uff0c\u65e0\u6cd5\u4fdd\u8bc1\u540e\u7aef\u8bbe\u8ba1\u7684\u6548\u679c\uff0c\u6240\u4ee5\u5f88\u591a\u65f6\u5019\u9700\u8981\u8fdb\u884c\u8de8\u73af\u8282\u5efa\u6a21\uff0c\u5728\u65e9\u671f\u8bbe\u8ba1\u73af\u8282\u9884\u6d4b\u540e\u7eed\u73af\u8282\u7684\u6c42\u89e3\u8d28\u91cf\uff0c\u8fd9\u5f53\u4e2d\u5c31\u5f88\u9002\u5408AI\u7b97\u6cd5\u6765\u8fdb\u884c\u8f85\u52a9\u3002 \u9664\u4e86\u5efa\u6a21\u4e4b\u5916\uff0c\u53e6\u5916\u4e00\u4e2a\u5173\u952e\u95ee\u9898\u662f\u4f18\u5316\u3002EDA\u4e2d\u7ecf\u5e38\u8981\u6c42\u89e3\u5404\u79cd\u5404\u6837\u7684\u7ec4\u5408\u4f18\u5316\u95ee\u9898\u3002\u8fd9\u4e9b\u95ee\u9898\u5f80\u5f80\u662f NP\u96be\u9898\uff0c\u6bd4\u5982\u7ecf\u5178\u7684\u65c5\u884c\u5546\u95ee\u9898\u3002\u4f20\u7edf\u4e0a\uff0c\u6211\u4eec\u4f1a\u901a\u8fc7\u4e00\u4e9b\u542f\u53d1\u63a2\u7d22\u7684\u65b9\u6cd5\u6765\u6c42\u89e3\u3002\u4f46\u968f\u7740\u89c4\u6a21\u4e0d\u65ad\u589e\u5927\u3001\u8bbe\u8ba1\u7ea6\u675f\u8d8a\u6765\u8d8a\u591a\uff0c\u8fd9\u79cd\u63a2\u7d22\u5f80\u5f80\u9047\u5230\u6548\u7387\u74f6\u9888\uff0c\u6240\u4ee5\u6211\u4eec\u9700\u8981\u901a\u8fc7\u673a\u5668\u5b66\u4e60\u6280\u672f\u8fdb\u884c\u8f85\u52a9\uff0c\u5bfb\u627e\u6709\u6548\u7b56\u7565\uff0c\u63d0\u9ad8\u6548\u7387\u3002","title":"AI4EDA"},{"location":"EDA4PR/#eda_4","text":"(1) \u5b83\u4f9d\u8d56\u4e8e\u786c\u4ef6\u8bbe\u8ba1\u4eba\u5458\u7684\u4e13\u4e1a\u77e5\u8bc6\u6765\u9009\u62e9\u5408\u9002\u7684 EDA \u5de5\u5177\u914d\u7f6e \uff0c (2) RTL \u7684\u8bbe\u8ba1\u7a7a\u95f4\u63a2\u7d22\uff0c\u903b\u8f91\u7efc\u5408\u548c\u7269\u7406\u7efc\u5408\u662f\u624b\u52a8\u7684\uff0c\u56e0\u6b64\u662f\u6709\u9650\u4e14\u8017\u65f6\u7684 \uff0c (3) \u8bbe\u8ba1\u4e2d\u7684\u66f4\u6b63\u5c06\u91cd\u65b0\u521d\u59cb\u5316\u6d41\u7a0b \uff0c (4) \u6ca1\u6709\u65e9\u671f\u5206\u6790\u6216\u7ed3\u679c\u7684\u53ef\u9884\u6d4b\u6027\u3002","title":"\u4f20\u7edf EDA \u7f3a\u70b9"},{"location":"EDA4PR/#gnn4eda","text":"\u8fd1\u5e74\u6765\uff0c\u968f\u7740\u6df1\u5ea6\u5b66\u4e60\u6280\u672f\u7684\u5e7f\u6cdb\u5e94\u7528\uff0c\u8d8a\u6765\u8d8a\u591a\u7684\u7814\u7a76\u5c06\u5176\u5f15\u5165EDA\u9886\u57df\u3002\u7279\u522b\u662f\u56fe\u795e\u7ecf\u7f51\u7edc\uff08Graph Neural Networks, GNN\uff09\uff0c\u51ed\u501f\u5176\u5728\u5904\u7406\u590d\u6742\u56fe\u7ed3\u6784\u6570\u636e\u65b9\u9762\u7684\u663e\u8457\u4f18\u52bf\uff0c\u9010\u6e10\u6210\u4e3aEDA\u540e\u7aef\u8bbe\u8ba1\u4e2d\u7269\u7406\u9a8c\u8bc1\u7684\u91cd\u8981\u5de5\u5177\u3002\u2013cite\u2013> \u4e13\u9898\u89e3\u8bfb | GNN\u5728EDA\u540e\u7aef\u8bbe\u8ba1\u7269\u7406\u9a8c\u8bc1\u73af\u8282\u4e2d\u9a8c\u8bc1\u5e94\u529b\u7684\u5e94\u7528 \u7531\u4e8e\u8003\u8651\u4e86\u7279\u5f81\u548c\u62d3\u6251\u4fe1\u606f\uff0cGNN \u5df2\u88ab\u8bc1\u660e\u4f18\u4e8e\u5176\u4ed6 ML \u6a21\u578b [41] \u4e2d\u7684\u7814\u7a76 \u9996\u6b21\u8ba4\u8bc6\u5230 GNN \u5728 EDA \u4e2d\u7684\u5de8\u5927\u6f5c\u529b \u3002\u4ed6\u4eec\u8868\u793a\uff0c \u56fe\u5f62\u7ed3\u6784\u662f\u8868\u793a\u5e03\u5c14\u51fd\u6570\u3001\u7f51\u8868\u548c\u5e03\u5c40\u7684\u6700\u76f4\u89c2\u65b9\u5f0f \uff0c\u8fd9\u4e9b\u662f EDA \u6d41\u7a0b\u7684\u4e3b\u8981\u5173\u6ce8\u70b9\u3002\u4ed6\u4eec \u5c06 GNN \u89c6\u4e3a EDA \u6539\u8fdb QoR \u5e76\u53d6\u4ee3\u4f7f\u7528\u7684\u4f20\u7edf\u6d45\u5c42\u65b9\u6cd5\u6216\u6570\u5b66\u4f18\u5316\u6280\u672f\u7684\u673a\u4f1a \u3002 \u57fa\u4e8e GNN \u7684\u67b6\u6784\u4f18\u4e8e\u5176\u4ed6\u6a21\u578b\u548c\u89e3\u51b3\u65b9\u6848 \u3002\u4e0a\u9762\u5217\u51fa\u7684\u5de5\u4f5c\u5c06\u4ed6\u4eec\u7684\u7ed3\u679c\u4e0e\u6d45\u5c42 ML\u3001\u6df1\u5ea6\u5b66\u4e60\u65b9\u6cd5\u6216\u7279\u5b9a\u4efb\u52a1\u7684\u57fa\u7ebf\u8fdb\u884c\u4e86\u6bd4\u8f83\u3002\u6beb\u65e0\u7591\u95ee\uff0c GNN \u7684\u4f18\u8d8a\u6027\u662f\u7531\u4e8e\u5bf9\u62d3\u6251\u548c\u7279\u5f81\u4fe1\u606f\u7684\u8003\u8651\uff0c\u8fd9\u662f\u4ee5\u6784\u5efa\u8bad\u7ec3\u6570\u636e\u96c6\u7684\u66f4\u5927\u52aa\u529b\u548c\u66f4\u9ad8\u7684\u8bad\u7ec3\u65f6\u95f4\u4e3a\u4ee3\u4ef7\u7684 GNN \u7684\u4f18\u52bf\u4e0e\u4e24\u4e2a\u56e0\u7d20\u6709\u5173\uff1a \u5b9a\u4e49\u660e\u786e\u7684\u521d\u59cb\u7279\u5f81\u548c\u56fe\u5b66\u4e60\u80fd\u529b [39]\u3002 \u5b9a\u4e49\u660e\u786e\u7684\u7279\u5f81\u6355\u6349\u4efb\u52a1\u7684\u57fa\u672c\u7279\u5f81\uff0c\u5e76\u4e3a\u56fe\u5b66\u4e60\u63d0\u4f9b\u5b9d\u8d35\u7684\u4fe1\u606f\u3002 GNN \u6355\u83b7\u7279\u5f81\u548c\u62d3\u6251\u4fe1\u606f\u3002 \u8fd9\u4e0e\u4ec5\u8003\u8651\u56fe\u5f62\u8fde\u901a\u6027\u7684\u65b9\u6cd5\u76f8\u6bd4\uff0c\u5b83\u5177\u6709\u660e\u663e\u7684\u4f18\u52bf\u3002 G =(V, E) \u5206\u522b\u4e0d\u540c\u7684\u4efb\u52a1 \u662f\u5426\u6709\u5411 \u662f\u5426\u6709\u73af \u662f\u5426\u5f02\u6784 \u662f\u5426\u52a8\u6001 \u5176\u4ed6\u7279\u6b8a\u56fe\uff1a\u4e8c\u5206\u56fe\uff0c\u6b63\u4ea4\u56fe\uff0c\u8d85\u56fe","title":"GNN4EDA"},{"location":"EDA4PR/#gpu","text":"Heterogeneous computing systems consisting of CPUs and GPUs, as shown in Figure 5, have brought huge performance benefits to all kinds of scientific computing applications, thanks to the architectural difference between CPUs and GPUs that caters their advantages in different types of workloads. CPUs have a few large and powerful cores, with high performance single-thread computation as well as branching prediction capability. This makes CPUs suitable for general purpose computation tasks with complex control structures. Multi-threading on CPUs is also promising provided with a limited number of concurrent tasks. Given massively parallel tasks consisting of possibly thousands to even millions of threads, CPUs incur high multitasking and thread switching overhead, as well as low data bandwidth and cache storage. On the contrary, GPU architecture is designed from the ground to fit the need of massive parallelism. A GPU has hundreds to thousands of small cores running in parallel. These cores can switch between threads with almost no runtime cost, thus effectively hiding memory latency when one group of threads is waiting for a memory request to complete.","title":"GPU"},{"location":"EDA4PR/#_4","text":"\u5927\u56fe--> \u6570\u636e\u96c6--> \u6cdb\u5316\u80fd\u529b--> \u975eDAG? route: 3D\uff0c45\u00b0\uff0c30\u00b0 \u5148\u8fdb\u7684\u5de5\u827a\uff1a7nm \u5f88\u591aPlacer and Router\u8fd8\u662f\u6709\u5f88\u591a\u4eba\u5de5\u5b9a\u4e49\u7684\u8d85\u53c2\u6570\uff1f\uff08\u4e0dgeneral\uff09 \u73b0\u5728\u771f\u7684\u8fd8\u6709\u5fc5\u8981\u628aRouter\u5206\u6210Global \u548cDetail \u5417\uff1f GR: total maze routing Consider timing and power consumption 2.5D/3D package VLSI Placement and Routing \u2014 From 2D to 3D","title":"\u96be\u70b9"},{"location":"EDA4PR/#future-work","text":"2.5d/3d \u6676\u5706\u7ea7 \u591a\u7269\u7406\u573a","title":"future work"},{"location":"EDA4PR/#_5","text":"","title":"\u7814\u7a76\u65b9\u5411"},{"location":"EDA4PR/#digtal","text":"\u6570\u5b57\u540e\u7aefEDA\u5165\u95e8 \u8be6\u7ec6\u67e5\u770b EDA4PR-Digtal","title":"Digtal"},{"location":"EDA4PR/#analog","text":"\u8be6\u7ec6\u67e5\u770b EDA4PR-Analog","title":"Analog"},{"location":"EDA4PR/#_6","text":"","title":"\u76f8\u5173\u6570\u636e\u96c6"},{"location":"EDA4PR/#rtl-only","text":"","title":"rtl only"},{"location":"EDA4PR/#home-opencores","text":"","title":"Home :: OpenCores"},{"location":"EDA4PR/#iwls-2005-benchmarks","text":"","title":"IWLS 2005 Benchmarks"},{"location":"EDA4PR/#openlane-examples-examples-from-the-openlane-repository","text":"","title":"openlane-examples: Examples from the Openlane repository"},{"location":"EDA4PR/#global-route","text":"","title":"Global route"},{"location":"EDA4PR/#ispd-2007","text":"the first published multilayer global routing benchmarks and the sizes of these benchmarks are large enough as compared to real industry cases has a two-layer and a six-layer version.","title":"ISPD-2007"},{"location":"EDA4PR/#ispd-2008","text":"","title":"ISPD-2008"},{"location":"EDA4PR/#iccad-2019","text":"2019 CAD Contest @ ICCAD","title":"ICCAD-2019"},{"location":"EDA4PR/#ispd-2024","text":"Dockerfile\u65e0\u6cd5\u521b\u5efa\u955c\u50cf\u4e86\uff0c401\uff0cGithub\u4e5f\u627e\u4e0d\u5230benchmarks","title":"ISPD-2024"},{"location":"EDA4PR/#ispd-2025","text":"","title":"ISPD-2025"},{"location":"EDA4PR/#detail-route","text":"","title":"Detail Route"},{"location":"EDA4PR/#ispd-20182019","text":"Initial Detailed Routing Contest at ISPD 2018 Initial Detailed Routing Contest at ISPD 2019 \u4e00\u4e2a\u522b\u4eba\u5199\u7684parse\u811a\u672c\uff1aHandling-the-ISPD19-benchmark-dataset https://ispd.cc/contests/19/ispd19eval.tgz\uff1a\u4e00\u4e2a\u7ed3\u679c\u9a8c\u8bc1\u5de5\u5177 \u8fd8\u53ef\u4ee5\u770b\u770b\u88ab\u4eba\u7684\u7ed3\u679c","title":"ISPD-2018/2019"},{"location":"EDA4PR/#circuitnet","text":"4\u90e8\u5206\u6570\u636e\uff1acongestion\uff0cDRV, IR drop, Net delay circuitnet/CircuitNet: CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA) \u80cc\u666f\uff1a f.daixianiu.cn/csdn/14209355328255857.html \u5728\u7814\u7a76\u8fc7\u7a0b\u4e2d\uff0c\u6211\u4eec\u53d1\u73b0AI+EDA\u7684\u7814\u7a76\u5e38\u5e38\u53d7\u9650\u4e8e\u516c\u5f00\u6570\u636e\u96c6\uff0c\u4e0d\u50cf\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u6709ImageNet\u8fd9\u6837\u7684\u5927\u6570\u636e\u96c6\u53ef\u4ee5\u5f88\u65b9\u4fbf\u5730\u9a8c\u8bc1\u7b97\u6cd5\u3002\u9488\u5bf9\u8fd9\u4e00\u95ee\u9898\uff0c\u6211\u4eec\u8fd1\u671f\u8ddf\u9ec4\u5982\u9662\u58eb\u3001\u738b\u6da6\u58f0\u6559\u6388\u7b49\u5408\u4f5c\uff0c\u53d1\u5e03\u4e86\u9996\u4e2a\u81f4\u529b\u4e8e\u82af\u7247\u8bbe\u8ba1AI for EDA\u5e94\u7528\u7684\u5f00\u6e90\u6570\u636e\u96c6\u2014\u2014CircuitNet\uff0c\u5305\u542b1\u4e07\u4ee5\u4e0a\u7684\u6570\u636e\u6837\u672c\uff0c\u6db5\u76d6\u4ece\u5b9e\u9645\u5236\u9020\u5de5\u827aPDK\u4e0b\u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b\u4e0d\u540c\u9636\u6bb5\u4e2d\u63d0\u53d6\u5230\u7684\u5404\u7c7b\u7279\u5f81\u3002 TimingPredict/TimingPredict: Official open source repository for \"A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction\" (DAC 2022)","title":"CircuitNet"},{"location":"EDA4PR/#eda-schema","text":"GLSVLSI'24\u4e0a\u53d1\u5e03\u7684\u4e00\u4e2a\u6570\u5b57\u540e\u7aef\u5168\u6d41\u7a0b\u6570\u636e\u96c6\uff0c\u89c4\u6a21\u6bd4\u8f83\u5c0f\uff0c\u4f46\u662f\u5f88\u5168 drexel-ice/EDA-schema","title":"EDA-schema"},{"location":"EDA4PR/#ocb-open-circuit-benchmark","text":"zehao-dong/CktGNN: Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp). OCB is the first open benchmark dataset for analog circuits (i.e. operational amplifiers (Op-Amps)) contains 10K distinct operational amplifiers (circuits) whose topologies are modeled as graphs and performance metrics are carefully extracted from circuit simulators. equipped with circuit generation code, evaluation code, and transformation code that converts simulation results to different graph datasets (i.e. igraph, ptgraph, tensor.) Currently, OCB collects two datasets, Ckt-Bench-101 and Ckt-Bench-301 for the general-prpose graph learning tasks on circuits.","title":"OCB: Open Circuit Benchmark"},{"location":"EDA4PR/#cv","text":"ImageNet multi-modal ADE20K Semantic Segmentation \u8be6\u7ec6\u89e3\u8bfb\uff1aMIT\u7ecf\u5178\u7684\u8bed\u4e49\u5206\u5272\u6570\u636e\u96c6ADE20K\uff0c\u9644\u4e0b\u8f7d\u94fe\u63a5-CSDN\u535a\u5ba2","title":"CV"},{"location":"EDA4PR/#_7","text":"\u4e00\u4e2a\u67e5\u627e\u4f1a\u8bae\u671f\u520a\u76f8\u5173\u65b0\u6587\u7ae0\u7684\u597d\u65b9\u6cd5\uff1a \u5728 dblp \u641c\u5230\u76f8\u5173\u4f1a\u8bae/\u671f\u520a\u4ee5\u540e\uff0c","title":"\u76f8\u5173\u4f1a\u8bae/\u671f\u520a"},{"location":"EDA4PR/#eda_5","text":"","title":"EDA\u5e94\u7528"},{"location":"EDA4PR/#_8","text":"","title":"\u4f1a\u8bae"},{"location":"EDA4PR/#dac","text":"\u6bcf\u5e74\u4e3e\u529e\u4e00\u6b21\u5b66\u672f\u8bba\u575b\u548c\u5de5\u4e1a\u8d38\u6613\u5c55\u89c8 \u4e00\u822c11\u6708\u622a\u6b62","title":"DAC:"},{"location":"EDA4PR/#iccad","text":"International Conference on Computer-Aided Design \u7531\u7535\u6c14\u7535\u5b50\u5de5\u7a0b\u5e08\u5b66\u4f1a\uff08IEEE\uff09\u548c\u7f8e\u56fd\u8ba1\u7b97\u673a\u5b66\u4f1a\uff08ACM\uff09\u5171\u540c\u4e3e\u529e\u7684\u56fd\u9645\u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\u4f1a\u8bae\uff08ICCAD\uff09\u88ab\u516c\u8ba4\u4e3aEDA\u9886\u57df\u6700\u91cd\u8981\u7684\u4f1a\u8bae\u4e4b\u4e00\uff0c\u4eab\u6709\u5f88\u9ad8\u7684\u56fd\u9645\u5b66\u672f\u5730\u4f4d\u548c\u5e7f\u6cdb\u7684\u5f71\u54cd\u529b\u3002\u8be5\u4f1a\u8bae\u662f\u63a2\u7d22EDA\u7814\u7a76\u9886\u57df\u65b0\u6311\u6218\u3001\u5c55\u793a\u524d\u6cbf\u521b\u65b0\u89e3\u51b3\u65b9\u6848\u548c\u8bc6\u522b\u65b0\u5174\u6280\u672f\u7684\u91cd\u8981\u8bba\u575b\uff0c\u6db5\u76d6\u4e86\u4ece\u5668\u4ef6\u548c\u7535\u8def\u7ea7\u5230\u7cfb\u7edf\u7ea7\u7684\u6240\u6709\u8bbe\u8ba1\u4e0e\u81ea\u52a8\u5316\u4e3b\u9898\u3001\u4ee5\u53ca\u540eCMOS\u8bbe\u8ba1\u7b49\u65b0\u578b\u65b9\u5411\u3002\u7740\u91cd\u4e8e\u5b66\u672f\u7814\u7a76\uff0c\u8bba\u6587\u6d89\u53ca\u4e13\u95e8\u7684\u7b97\u6cd5\u7684\u7814\u7a76\u8fdb\u5c55\u3002 \u4e00\u822c4\u6708\u622a\u6b62","title":"ICCAD\uff1a"},{"location":"EDA4PR/#date","text":"Design, Automation and Test in Europe Conference \u6b27\u6d32\u8bbe\u8ba1\u81ea\u52a8\u5316\u548c\u6d4b\u8bd5\u4f1a\u8bae \u4e00\u822c9\u6708\u622a\u6b62","title":"DATE"},{"location":"EDA4PR/#asp-dac","text":"\u4e9a\u6d32\u3001\u5357\u592a\u5e73\u6d0b\u8bbe\u8ba1\u81ea\u52a8\u5316\u4f1a\u8bae \u4e00\u822c7\u6708\u622a\u6b62 CCF-C, \u4f46\u662f\u662f\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u9886\u57df\u9876\u4f1a EDA\u76f8\u5173\u5185\u5bb9\u76f8\u5bf9\u8f83\u5c11","title":"ASP-DAC"},{"location":"EDA4PR/#ispd","text":"International Symposium on Physical Design \u56fd\u9645 \u7269\u7406\u8bbe\u8ba1 \u4f1a\u8bae\u3002\u662f\u4e13\u6ce8\u96c6\u6210\u7535\u8def \u7269\u7406\u8bbe\u8ba1 \u7684\u56fd\u9645\u7814\u8ba8\u4f1a\uff0c\u4e3b\u9898\u6db5\u76d6\u4eceASIC\u548cFPGA\u7684\u4f20\u7edf\u7269\u7406\u8bbe\u8ba1\u5230\u65b0\u5174\u534a\u5bfc\u4f53\u6280\u672f\u7684\u7269\u7406\u8bbe\u8ba1 \u81ea\u52a8\u5316\u65b9\u6cd5 \u3002 CCF-C. 9\u6708\u4efd\u5de6\u53f3 \u6bcf\u5e74ISPD\u4f1a\u8bae\u540c\u6b65\u4e3e\u529e\u56fd\u9645\u7269\u7406\u8bbe\u8ba1\u7ade\u8d5b\uff0c\u901a\u5e38\u7531\u56fd\u9645\u77e5\u540d\u82af\u7247\u4f01\u4e1a\u547d\u9898\u548c\u7ec4\u7ec7\uff0c\u7ade\u8d5b\u5386\u65f63\u4e2a\u591a\u6708\uff0c\u7ed3\u679c\u5728ISPD\u4f1a\u8bae\u4e0a\u63ed\u6653\u3002","title":"ISPD"},{"location":"EDA4PR/#glsvlsi","text":"CCF-C \u5927\u6e56\u533a\u8d85\u5927\u89c4\u6a21\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u56fd\u9645\u4f1a\u8bae \u4e00\u822c2\u6708\u622a\u6b62 25\u5e74\u4e3a\u7b2c35\u5c4a EDA\u65b9\u5411\u5185\u5bb9\u8f83\u591a","title":"GLSVLSI"},{"location":"EDA4PR/#mlcad","text":"5\u6708 \u4e0d\u5728CCF\uff1f","title":"MLCAD"},{"location":"EDA4PR/#iccd","text":"CCF-B ICCD\u6db5\u76d6\u4e86\u8ba1\u7b97\u673a\u7cfb\u7edf\u53ca\u5176\u7ec4\u4ef6\u7684\u7814\u7a76\u3001\u8bbe\u8ba1\u548c\u5b9e\u73b0\u4e2d\u7684\u5e7f\u6cdb\u4e3b\u9898\u3002ICCD\u7684\u591a\u5b66\u79d1\u91cd\u70b9\u4e3a\u5f00\u53d1\u4eba\u5458\u548c\u7814\u7a76\u4eba\u5458\u63d0\u4f9b\u4e86\u4e00\u4e2a\u7406\u60f3\u7684\u73af\u5883\uff0c\u53ef\u4ee5\u8ba8\u8bba\u6db5\u76d6\u7cfb\u7edf\u548c\u5e94\u7528\u3001\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u3001\u9a8c\u8bc1\u548c\u6d4b\u8bd5\u3001\u8bbe\u8ba1\u5de5\u5177\u548c\u65b9\u6cd5\u3001\u7535\u8def\u8bbe\u8ba1\u548c\u6280\u672f\u7684\u5b9e\u8df5\u548c\u7406\u8bba\u5de5\u4f5c\u3002 5\u6708","title":"ICCD"},{"location":"EDA4PR/#cicc","text":"Custom Integrated Circuits Conference Area: 2026 Call for Papers - 2026 IEEE CICC \u4e0d\u5728CCF","title":"CICC"},{"location":"EDA4PR/#vlsi","text":"\u6709\u4e2aDTCO? \u4e00\u822c1\u6708","title":"VLSI"},{"location":"EDA4PR/#iseda","text":"\u7531IEEE\u548cACM\u4e3b\u529e\uff0cEDA\u00b2\u548cCIE EDA\u59d4\u5458\u4f1a\u8054\u5408\u4e3b\u529e\u7684ISEDA \uff08EDA\u56fd\u9645\u7814\u8ba8\u4f1a\uff09\u662f\u4e00\u4e2a\u81f4\u529b\u4e8eVLSI\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u5e74\u5ea6\u9876\u7ea7\u8bba\u575b\u3002\u7814\u8ba8\u4f1a\u65e8\u5728\u63a2\u7d22\u65b0\u7684\u6311\u6218\uff0c\u5c55\u793a\u524d\u6cbf\u6280\u672f\uff0c\u5e76\u4e3aEDA\u793e\u533a\u63d0\u4f9b\u9884\u6d4bEDA\u7814\u7a76\u9886\u57df\u672a\u6765\u53d1\u5c55\u65b9\u5411\u7684\u673a\u4f1a\u3002ISEDA\u6db5\u76d6\u4e86\u4ece\u5668\u4ef6\u548c\u7535\u8def\u7ea7\u5230\u7cfb\u7edf\u7ea7\u7684\u6240\u6709EDA\u4e3b\u9898\uff0c\u4ece\u6a21\u62df\u5230\u6570\u5b57\u8bbe\u8ba1\u4ee5\u53ca\u5236\u9020\u3002\u4f1a\u8bae\u7684\u5f62\u5f0f\u65e8\u5728\u57f9\u517b\u5bcc\u6709\u6210\u6548\u548c\u65b0\u9896 \u4e8c\u6708 25\u5e74\u7b2c\u4e09\u5c4a \u4e0d\u5728CCF, \u8bba\u6587\u8d28\u91cf\u76ee\u524d\u4e00\u822c \u56fd\u5185EDA\u5708\u5728\u63a8 \u662f\u5b66\u9662\u7684\u4e3b\u6d41\u4f1a\u8bae\uff0c\u5206\u8fd8\u633a\u9ad80.0","title":"ISEDA"},{"location":"EDA4PR/#smacd","text":"7\u6708 \u4e0d\u5728ccf","title":"SMACD"},{"location":"EDA4PR/#apccas","text":"E Asia Pacific Conference on Circuits and Systems ddl: 6-7\u6708 \u4e0d\u5728CCF, \u8bba\u6587\u8d28\u91cf\u597d\u50cf\u4e00\u822c","title":"APCCAS"},{"location":"EDA4PR/#icores","text":"International Conference on Operations Research and Enterprise Systems 11\u6708 \u8fd0\u7b79\u5b66 routing \u4e0d\u5728CCF","title":"ICORES"},{"location":"EDA4PR/#iscas","text":"International Symposium on Circuits and Systems \u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784/\u5e76\u884c\u4e0e\u5206\u5e03\u8ba1\u7b97/\u5b58\u50a8\u7cfb\u7edf ddl: 10\u6708 CCF-C","title":"ISCAS"},{"location":"EDA4PR/#ecctd","text":"\u73b0\u5728\u8c8c\u4f3c\u6ca1\u4e86\uff1f","title":"ECCTD"},{"location":"EDA4PR/#cftc","text":"ddl: 5\u670815 CCF CFTC 2025\u5f81\u6587\u5f00\u59cb\uff01CCF\u5bb9\u9519\u4e13\u59d440\u5468\u5e74\uff01\u7b2c\u4e8c\u5341\u4e00\u5c4aCCF\u5168\u56fd\u5bb9\u9519\u8ba1\u7b97\u5b66\u672f\u4f1a\u8bae\u6b63\u5f0f\u542f\u822a\uff01","title":"CFTC"},{"location":"EDA4PR/#ccf-chip","text":"7\u6708\u4efd \u8c8c\u4f3c\u53ea\u662f\u4e2a\u8bba\u575b","title":"CCF Chip"},{"location":"EDA4PR/#ccfdac","text":"7\u6708\u4efd","title":"CCFDAC"},{"location":"EDA4PR/#icml","text":"","title":"ICML"},{"location":"EDA4PR/#neurips","text":"","title":"NeurIPS"},{"location":"EDA4PR/#cvpr","text":"","title":"CVPR"},{"location":"EDA4PR/#slip","text":"System Level Interconnect Prediction 2022\u5e74\u540e\u6ca1\u4e86\uff1f","title":"SLIP"},{"location":"EDA4PR/#_9","text":"","title":"\u671f\u520a"},{"location":"EDA4PR/#1-tcad","text":"\u5168\u79f0 : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems \u9886\u57df : \u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\uff08CAD\uff09\u3001\u96c6\u6210\u7535\u8def\u4e0e\u7cfb\u7edf\u8bbe\u8ba1 \u7b80\u4ecb : TCAD \u662f IEEE\uff08\u7535\u6c14\u4e0e\u7535\u5b50\u5de5\u7a0b\u5e08\u534f\u4f1a\uff09\u65d7\u4e0b\u7684\u4e00\u672c\u9876\u7ea7\u671f\u520a\uff0c\u4e13\u6ce8\u4e8e\u96c6\u6210\u7535\u8def\u548c\u7cfb\u7edf\u7684\u8ba1\u7b97\u673a\u8f85\u52a9\u8bbe\u8ba1\u6280\u672f\u3002\u5b83\u6db5\u76d6\u4e86\u4ece\u7b97\u6cd5\u3001\u5de5\u5177\u5230\u5b9e\u9645\u5e94\u7528\u7684\u7814\u7a76\uff0c\u662f\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u9886\u57df\u7684\u91cd\u8981\u671f\u520a\u3002 \u5f71\u54cd\u56e0\u5b50 : \u51fa\u7248\u9891\u7387 : \u6708\u520a \u4e2d\u79d1\u9662 2 \u533a?\u6709\u4e9b\u5730\u65b9\u53c8\u8bf4\u662f3/4\u533a h-index: 48 IF: 1.9","title":"1. TCAD"},{"location":"EDA4PR/#2-todaes","text":"\u5168\u79f0 : ACM Transactions on Design Automation of Electronic Systems \u9886\u57df : \u7535\u5b50\u7cfb\u7edf\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08Design Automation for Electronic Systems\uff09 \u7b80\u4ecb : TODAES \u662f ACM\uff08\u8ba1\u7b97\u673a\u534f\u4f1a\uff09\u65d7\u4e0b\u7684\u4e00\u672c\u5b66\u672f\u671f\u520a\uff0c\u4e13\u6ce8\u4e8e\u7535\u5b50\u7cfb\u7edf\u7684\u8bbe\u8ba1\u81ea\u52a8\u5316\u6280\u672f\u3002\u5b83\u6db5\u76d6\u4e86\u4ece\u786c\u4ef6\u8bbe\u8ba1\u3001\u8f6f\u4ef6\u5de5\u5177\u5230\u7cfb\u7edf\u7ea7\u4f18\u5316\u7684\u7814\u7a76\uff0c\u662f\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u548c\u5d4c\u5165\u5f0f\u7cfb\u7edf\u9886\u57df\u7684\u91cd\u8981\u671f\u520a\u3002 \u7814\u7a76\u4e3b\u9898: \u786c\u4ef6/\u8f6f\u4ef6\u534f\u540c\u8bbe\u8ba1 \u7cfb\u7edf\u7ea7\u8bbe\u8ba1\u65b9\u6cd5 \u8bbe\u8ba1\u9a8c\u8bc1\u4e0e\u6d4b\u8bd5 \u4f4e\u529f\u8017\u8bbe\u8ba1 \u5d4c\u5165\u5f0f\u7cfb\u7edf\u4f18\u5316 \u5f71\u54cd\u56e0\u5b50 : \u8f83\u9ad8\uff0c\u662f EDA \u548c\u7535\u5b50\u7cfb\u7edf\u8bbe\u8ba1\u9886\u57df\u7684\u6743\u5a01\u671f\u520a\u4e4b\u4e00\u3002 \u51fa\u7248\u9891\u7387 : \u5b63\u520a\uff08\u6bcf\u5e74\u56db\u671f\uff09 It publishes innovative work documenting significant research and development advances on the specification, design, analysis, simulation, testing, and evaluation of electronic systems, emphasizing a computer science/engineering orientation. Design automation for machine learning/AI and machine learning/AI for design automation are very much welcomed. For topics of interest please see https://dl.acm.org/journal/todaes/about. IF: 1.9 H-index: 48 4\u533a\uff1f","title":"2. TODAES"},{"location":"EDA4PR/#3-journal-of-the-royal-society-interface","text":"IF: 3.8 h-index: 114","title":"3. Journal of the Royal Society Interface"},{"location":"EDA4PR/#4-journal-of-computational-design-and-engineering","text":"IF: 5.2","title":"4. Journal of Computational Design and Engineering"},{"location":"EDA4PR/#5-ieee-transactions-on-very-large-scale-integration","text":"","title":"5. IEEE Transactions on Very Large Scale Integration"},{"location":"EDA4PR/#6-ieee-transactions-on-circuits-and-systems-ii-express-briefs","text":"IF: 4.9 h-index: 105 CS: Q1 JCR: 1 \u4e2d\u79d1\u9662: 2","title":"6. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS"},{"location":"EDA4PR/#7-ieee-access","text":"IF: 3.9 h-index: 56","title":"7. IEEE Access"},{"location":"EDA4PR/#_10","text":"","title":"\u7b97\u6cd5\u7406\u8bba"},{"location":"EDA4PR/#soda","text":"JACM","title":"SODA"},{"location":"EDA4PR/#stoc","text":"\u504f\u8ba1\u7b97\u673a\u7b97\u6cd5\uff0c\u7406\u8bba PLDI","title":"STOC"},{"location":"EDA4PR/#cv_1","text":"CV\u9876\u520a\u9876\u4f1a - \u77e5\u4e4e","title":"CV"},{"location":"EDA4PR/#_11","text":"","title":"\u53c2\u8003"},{"location":"EDA4PR/#-99-81-","text":"","title":"- (99+ \u5c01\u79c1\u4fe1 / 81 \u6761\u6d88\u606f) \u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u7684\u5b66\u672f\u4f1a\u8bae\u542b\u91d1\u91cf\u6392\u540d\u5982\u4f55\uff1f - \u77e5\u4e4e"},{"location":"EDA4PR/#_12","text":"","title":"\u76f8\u5173\u79d1\u7814\u5b9e\u9a8c\u5ba4"},{"location":"EDA4PR/#_13","text":"\u6e05\u534e\u5927\u5b66\u662f\u56fd\u5185\u8f83\u65e9\u4ece\u4e8bEDA\u7814\u7a76\u7684\u9ad8\u6821\uff0c \u6d2a\u5148\u9f99\u6559\u6388 \u548c \u8fb9\u8ba1\u5e74\u6559\u6388 \u505a \u7269\u7406\u5b9e\u73b0 \u548c \u903b\u8f91\u7efc\u5408 \uff0c\u4e24\u4f4d\u8001\u5148\u751f\u7684\u5b66\u751f\u5927\u90e8\u5206\u53bb\u4e86\u4e09\u5927EDA\u516c\u53f8","title":"\u6e05\u534e"},{"location":"EDA4PR/#-eda","text":"\u65e0\u9521\u5317\u4eac\u5927\u5b66\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u7814\u7a76\u9662 \u5317\u4eac\u5927\u5b66\u65e0\u9521\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u7814\u7a76\u9662-\u5f00\u6e90\u5de5\u5177\u6574\u5408 \u5317\u4eac\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662\u6210\u7acb\u4e86\u56fd\u5185\u552f\u4e00\u805a\u7126EDA\u6280\u672f\u7684\u201c\u8bbe\u8ba1\u81ea\u52a8\u5316\u4e0e\u8ba1\u7b97\u7cfb\u7edf\u7cfb\u201d\uff0c\u6253\u9020\u5148\u8fdb\u7684\u6559\u5b66\u4e0e\u4eba\u624d\u57f9\u517b\u4f53\u7cfb\uff0c\u5e76\u4e0e\u56fd\u5185\u5916\u9886\u5148\u7684\u4f01\u4e1a\u6df1\u5165\u5408\u4f5c\uff0c\u90e8\u5206\u6210\u679c\u5df2\u7ecf\u6210\u529f\u5f97\u5230\u8f6c\u5316\u5e94\u7528\uff0c\u76f8\u5173\u6280\u672f\u662f\u4e1a\u5185\u76ee\u524d\u552f\u4e00\u7684\u89e3\u51b3\u65b9\u6848\uff1b\u8fd1\u671f\u4f9d\u6258\u9662\u7cfb\u65b0\u6210\u7acb\u4e86 \u65e0\u9521\u5317\u4eac\u5927\u5b66EDA\u7814\u7a76\u9662 \uff0c\u52a0\u4e0a\u6b64\u524d\u4e0eEDA\u53ca\u8bbe\u8ba1\u65b9\u5411\u5934\u90e8\u4f01\u4e1a\u5171\u5efa\u7684\u591a\u4e2a\u8054\u5408\u5b9e\u9a8c\u5ba4\uff0c\u5f62\u6210\u4e86\u6559\u80b2\u3001\u79d1\u6280\u548c\u4eba\u624d\u4e09\u4f4d\u4e00\u4f53\u7684\u5e03\u5c40\u3002 \u7814\u7a76\u65b9\u5411\u5305\u62ec \u5e03\u5c40\u5e03\u7ebf \u3001 FPGA\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u53ef\u91cd\u6784\u7b97\u6cd5 \u6797\u4ea6\u6ce2 Yibo Lin Publications - Yibo Lin yibolin@pku.edu.cn Contest@ISPD 2024\u7b2c\u4e00\u540d \u6307\u5bfc\u7684\u672c\u79d1\u751f\u8d75\u6625\u6e90\u63d0\u51fa\u7684\u9ad8\u6548 GPU\u5f02\u6784\u5e76\u884c\u5e03\u7ebf\u7b97\u6cd5 CADathlon@ICCAD 2024\u7b2c\u4e00\u540d \u6307\u5bfc \u90ed\u8d44\u653f\uff08\u6bd5\u8bbe\u5f00\u6e90\u9879\u76ee\u4f5c\u8005\uff09\u3001\u9ea6\u666f \u3002\u57289\u5c0f\u65f6\u5185\uff0c\u8fd0\u7528\u81ea\u5df1\u7684\u7f16\u7801\u548c\u5206\u6790\u6280\u5de7\u6765\u89e3\u51b36\u9053\u96c6\u6210\u7535\u8def\u4e0e\u7cfb\u7edf\u4e2d\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u95ee\u9898 CAD Contest@ICCAD\u7b2c\u4e00\u540d \u6307\u5bfc \u675c\u5b87\u51e1\u3001\u90ed\u8d44\u653f \u3002C\u8d5b\u9898\u300aScalable Logic Gate Sizing Using ML Techniques and GPU Acceleration\u300b DreamPlace , Limbo \u5f00\u6e90\u9879\u76ee\u4f5c\u8005 \u76f8\u5173\u91c7\u8bbf \u5317\u5927\u6797\u4ea6\u6ce2\uff1a\u63a2\u7d22AI+EDA\u65b0\u8def\u5f84 | \u9752\u6e90\u4e13\u680f 2022-09 \u4e00\u4e2a\u73b0\u8c61\uff1a","title":"\u5317\u5927-\u65e0\u9521EDA\u7814\u7a76\u9662"},{"location":"EDA4PR/#_14","text":"\u96c6\u6210\u82af\u7247\u4e0e\u7cfb\u7edf\u56fd\u5bb6\u91cd\u70b9\u5b9e\u9a8c\u5ba4 \u7814\u7a76\u65b9\u5411\u5305\u62ec \u7269\u7406\u5b9e\u73b0 \u3001 \u53c2\u6570\u63d0\u53d6 \u3001 \u903b\u8f91\u7efc\u5408 \u3001 \u53ef\u5236\u9020\u6027\u8bbe\u8ba1 \u7b49\u65b9\u5411 \u9648\u5efa\u5229\u6559\u6388 \u6307\u5bfc\u8521\u5fd7\u6770\u3001\u9b4f\u6c11\u3001\u90b9\u9e4f\uff0cISPD 2024 contest \u7b2c\u4e09\u540d","title":"\u590d\u65e6"},{"location":"EDA4PR/#_15","text":"","title":"\u5317\u822a"},{"location":"EDA4PR/#-eda-center","text":"CUHK EDA Center\u5b98\u7f51 CUHK EDA Github Bei Yu(\u4f59\u5907)@CUHK-CSE byu@cse.cuhk.edu.hk Research Topics CAD Contest@ICCAD 2012 \u7b2c\u4e8c\u540d\u83b7\u5f97\u8005 Siting Liu(\u5218\u601d\u5a77)@CUHK-CSE lusicaliu@outlook.com Su ZHENG -- CSE CUHK F.Y. Young Jinwei Liu (PhD) - Postdoc (CUHK) Lixin Liu (PhD) - Postdoc (CUHK) \u672c\u79d1\u4e5f\u662f\u534e\u5de5\u7684 \u9648\u5ef7\u6b22CHEN, Tinghuan \u65b9\u5411\uff1aVLSI CAD and deep learning accelerators for edge devices chentinghuan@cuhk.edu.cn","title":"\u6e2f\u4e2d\u6587-EDA Center"},{"location":"EDA4PR/#the-university-of-texas-at-austin","text":"David Z. Pan \u6731\u53ef\u4eba","title":"The University of Texas at Austin"},{"location":"EDA4PR/#_16","text":"USTC School of Computer Science and Technology, School of Data Science","title":"\u4e2d\u79d1\u5927"},{"location":"EDA4PR/#_17","text":"\u4e2d\u56fd\u79d1\u5b66\u9662\u7f51\u7edc\u8ba1\u7b97\u4e0e\u667a\u80fd\u4fe1\u606f\u5904\u7406\u91cd\u70b9\u5b9e\u9a8c\u5ba4(Key Laboratory of Network Computing and Intelligent Information Processing) \u798f\u5dde\u5927\u5b66\u65e9\u671fEDA\u7814\u7a76\u59cb\u4e8e \u8303\u66f4\u534e\u6559\u6388 \u548c \u6731\u6587\u5174\u6559\u6388 \uff0c\u5f53\u524d\u7684\u7814\u7a76\u65b9\u5411\u4e3b\u8981\u662f \u7269\u7406\u5b9e\u73b0 \u3002\u798f\u5dde\u5927\u5b66\u56e2\u961f\u66fe\u8fde\u7eed\u4e09\u5e74\u5728 CAD Contest@ICCAD \u593a\u51a0\u3002 \u798f\u5dde\u5927\u5b66\u56e2\u961f \u5728 CAD Contest@ICCAD \u5927\u8d5b\u4e2d\u63d0\u51fa\u7684 6T&6T PPNN\u5355\u5143\u5e03\u5c40\u65b9\u6cd5 \u5df2\u8f6c\u8ba9\u7ed9 \u534e\u5927\u4e5d\u5929 \u6797\u667a\u950b\u6559\u6388 \u6307\u5bfc\u9648\u5fc6\u9e6d\u3001\u5434\u662d\u6021\uff0c ISPD 2024 contest \u7b2c\u4e09\u540d \u5218\u803f\u803f","title":"\u798f\u5927"},{"location":"EDA4PR/#_18","text":"\u9996\u9875_\u4e0a\u6d77\u4eba\u5de5\u667a\u80fd\u5b9e\u9a8c\u5ba4","title":"\u4e0a\u6d77\u4ea4\u5927"},{"location":"EDA4PR/#-asic","text":"\u7814\u7a76\u65b9\u5411\u662f \u4e9a\u9608\u503c\u548c\u8fd1\u9608\u503c\u76f8\u5173\u7684\u65f6\u5e8f\u5206\u6790 CAD Contest@ICCAD 2017\u7b2c\u4e00\u540d \u83b7\u5956\u8005\u798f\u5dde\u5927\u5b66\u7684 \u6731\u81ea\u7136 \uff08Ziran Zhu\uff09\u6bd5\u4e1a\u540e\u4efb\u6559\u4e8e \u4e1c\u5357\u5927\u5b66ASIC \u4e2d\u5fc3 2020\u5e74\u548c \u56fd\u5fae\u96c6\u56e2 \u6210\u7acb EDA\u8054\u5408\u5b9e\u9a8c\u5ba4 \uff0c\u7784\u51c6EDA\u5171\u6027\u6280\u672f\u7814\u53d1 \u65f6\u9f99\u5174 : \u8001\u6240\u957f \u95eb\u6d69 : yanhao@seu.edu.cn \u9886\u57df\uff1a\u667a\u80fdEDA\uff0c\u9762\u5411\u5148\u8fdb\u5de5\u827a\u3001\u9ad8\u80fd\u6548\u7535\u8def\u8bbe\u8ba1\u4e2d\u5b58\u5728\u7684\u95ee\u9898\uff0c\u5e94\u7528\u4eba\u5de5\u667a\u80fd\u7b97\u6cd5\u8f85\u52a9\u7535\u8def\u8bbe\u8ba1\uff1b\u5148\u8fdb\u5236\u7a0b/\u4f4e\u7535\u538b\u4e0b\u7684 \u65f6\u5e8f \u5206\u6790\u4e0e\u4f18\u5316","title":"\u4e1c\u5357\u5927\u5b66-\u56fd\u5bb6ASIC\u5de5\u7a0b\u4e2d\u5fc3"},{"location":"EDA4PR/#_19","text":"","title":"\u534e\u4e2d\u79d1\u6280\u5927\u5b66"},{"location":"EDA4PR/#_20","text":"\u5728\u56fd\u5185\u8f83\u65e9\u5f00\u59cb\u4ece\u4e8b\u6210\u54c1\u7387\u5206\u6790\u7b97\u6cd5\u7684\u7814\u7a76\uff0c\u5e76\u4e14\u4e00\u76f4\u5728\u5bbd\u7981\u5e26\u534a\u5bfc\u4f53\u7684\u5668\u4ef6\u5efa\u6a21\u3001\u53ef\u9760\u6027\u5206\u6790\u7b49\u9886\u57df\u6709\u6df1\u5165\u7684\u7814\u7a76\u548c\u7a81\u51fa\u7684\u6210\u679c \u57282019\u5e74\u548c \u56ef\u5fae\u96c6\u56e2 \u5efa\u7acb EDA\u7814\u7a76\u9662 \u4e4b\u540e\uff0c\u5f00\u59cb\u8fdb\u5165 \u5e03\u5c40\u5e03\u7ebf \u548c \u539f\u578b\u9a8c\u8bc1 \u9886\u57df","title":"\u897f\u5b89\u7535\u5b50\u79d1\u6280\u5927\u5b66"},{"location":"EDA4PR/#-","text":"","title":"\u4e2d\u77f3\u6cb9-\u8d85\u7ea7\u79d1\u5b66\u8f6f\u4ef6\u5b9e\u9a8c\u5ba4"},{"location":"EDA4PR/#zhou-jin","text":"","title":"Zhou Jin"},{"location":"EDA4PR/#_21","text":"\u5b5f\u7965\u96e8 mengxy26@mail.sysu.edu.cn \u7845\u57fa\u6beb\u7c73\u6ce2\u53ca\u592a\u8d6b\u5179\u901a\u4fe1\u96c6\u6210\u7535\u8def\u6280\u672f \u96c6\u6210\u7535\u8defEDA\u6280\u672f","title":"\u4e2d\u5c71\u5927\u5b66"},{"location":"EDA4PR/#_22","text":"\u8d56\u6653\u94ee laixz@scut.edu.cn PyChip","title":"\u534e\u5357\u7406\u5de5\u5927\u5b66"},{"location":"EDA4PR/#_23","text":"\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u79d1\u7814\u56e2\u961f-\u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662 \u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\uff08EDA\uff09\u79d1\u7814\u56e2\u961f\u4f9d\u6258\u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66\u96c6\u6210\u7535\u8def\u5b66\u9662\u6210\u7acb\u3002\u9762\u5411\u4eba\u5de5\u667a\u80fd\u8f85\u52a9\u96c6\u6210\u7535\u8def\u8bbe\u8ba1EDA\u5de5\u5177\u5f00\u53d1\u3001\u5e94\u7528\u7b49\u56fd\u5bb6\u91cd\u5927\u6218\u7565\u4e0e\u884c\u4e1a\u91cd\u5927\u9700\u6c42\uff0c\u4ee5\u4eba\u5de5\u667a\u80fd\u8f85\u52a9EDA\u4e3a\u7814\u7a76\u6838\u5fc3\uff0c\u805a\u7126\u4e8e\u6570\u5b57\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u540e\u7aef\u5de5\u5177\u3001FPGA\u8bbe\u8ba1\u5de5\u5177\u4f18\u5316\u7b49\u9886\u57df\u7684\u524d\u6cbf\u57fa\u7840\u7406\u8bba\u548c\u5173\u952e\u6280\u672f\u7814\u7a76\u3002\u56e2\u961f\u4e3b\u8981\u5f00\u5c55\u201c\u6570\u636e\u9a71\u52a8\u673a\u5668\u5b66\u4e60\u7684\u96c6\u6210\u7535\u8def\u667a\u80fd\u8bbe\u8ba1\u201d\u3001\u201c\u4eba\u5de5\u667a\u80fd\u65b9\u6cd5\u5b9e\u73b0\u96c6\u6210\u7535\u8def\u7684\u654f\u6377\u8bbe\u8ba1\u201d\u3001\u201c\u57fa\u4e8e\u4f20\u7edf\u7684\u5206\u6790\u548c\u4f18\u5316\u6280\u672f\u7684\u96c6\u6210\u7535\u8def\u8f85\u52a9\u8bbe\u8ba1\u201d\u7b49\u7814\u7a76 \u6570\u636e\u9a71\u52a8\u673a\u5668\u5b66\u4e60\u7684\u96c6\u6210\u7535\u8def\u667a\u80fd\u8bbe\u8ba1 \u4eba\u5de5\u667a\u80fd\u65b9\u6cd5\u5b9e\u73b0\u96c6\u6210\u7535\u8def\u7684\u654f\u6377\u8bbe\u8ba1 \u57fa\u4e8e\u4f20\u7edf\u7684\u5206\u6790\u548c\u4f18\u5316\u6280\u672f\u7684\u96c6\u6210\u7535\u8def\u8f85\u52a9\u8bbe\u8ba1","title":"\u5e7f\u4e1c\u5de5\u4e1a\u5927\u5b66"},{"location":"EDA4PR/#_24","text":"","title":"\u56fd\u7acb\u6e05\u534e\u5927\u5b66"},{"location":"EDA4PR/#university-of-california","text":"Design Automation Laboratory Department of Electrical and Computer Engineering, University of California San Diego Andrew B. Kahng akahng@ucsd.edu Andrew B. Kahng | Jacobs School of Engineering","title":"University of California"},{"location":"EDA4PR/#ieda","text":"ieda \u4e00\u4e2a\u505a\u5f00\u6e90\u6570\u5b57\u540e\u7aef\u5de5\u5177 iEDA \u7684\u7ec4\u7ec7 \u9e4f\u7a0b\u5b9e\u9a8c\u5ba4\uff0c\u4e00\u751f\u4e00\u82af","title":"iEDA"},{"location":"EDA4PR/#_25","text":"https://wadmes.github.io/2019/12/11/EDA-family-tree/ \u5168\u56fd\u9ad8\u6821EDA\u7814\u7a76\u5168\u666f\u56fe_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u53c2\u8003"},{"location":"EDA4PR/#_26","text":"","title":"\u76f8\u5173\u4f01\u4e1a/\u673a\u6784"},{"location":"EDA4PR/#_27","text":"Huawei Noah\u2019s Ark Lab AI4EDA CAD Contest@ICCAD 2018\u7b2c\u4e00\u540d \u83b7\u5956\u8005 \u9999\u6e2f\u4e2d\u6587\u5927\u5b66 \u7684 \u9648\u52b2\u677e \uff08Jingsong Chen\uff0c2021\u5e74\u535a\u58eb\u6bd5\u4e1a\uff09\u6bd5\u4e1a\u540e\u52a0\u5165 \u534e\u4e3a","title":"\u534e\u4e3a\u8bfa\u4e9a\u65b9\u821f &amp; \u6d77\u601d"},{"location":"EDA4PR/#eda_6","text":"\u4e0e\u4e1c\u5357\u5927\u5b66 \u6709\u5173\u8054 \u4e2d\u5fc3\u4ecb\u7ecd\u2014\u56fd\u5bb6\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u81ea\u52a8\u5316\u6280\u672f\u521b\u65b0\u4e2d\u5fc3\uff0cEDA\u56fd\u521b\u4e2d\u5fc3\u3010\u5b98\u65b9\u7f51\u7ad9\u3011","title":"EDA\u56fd\u521b\u4e2d\u5fc3"},{"location":"EDA4PR/#_28","text":"","title":"\u82af\u884c\u7eaa"},{"location":"EDA4PR/#amazesys","text":"\u5e94\u7528\u4e8e\u6570\u5b57\u82af\u7247\u7269\u7406\u8bbe\u8ba1\u9886\u57df\u7684 \u5e03\u5c40\u5e03\u7ebf \u5de5\u5177 \u5305\u542b\u5b8f\u5355\u5143\u5e03\u5c40\u89c4\u5212\u3001\u7535\u6e90\u89c4\u5212\u3001\u5e03\u5c40\u3001\u65f6\u949f\u6811\u7efc\u5408\u3001\u5e03\u7ebf\u3001\u4f18\u5316\u3001\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u4ee5\u53ca\u65f6\u5e8f\u529f\u8017\u5206\u6790\u7b49\u5168\u529f\u80fd\u6a21\u5757\uff0c\u652f\u6301\u5148\u8fdb\u5de5\u827a\u5236\u7a0b\u4e0b\u7684\u8d85\u5927\u89c4\u6a21\u8bbe\u8ba1\uff0c\u53ef\u5b8c\u6210\u6570\u5b57\u82af\u7247\u4ece Netlist\u5230GDS \u7684\u5b8c\u6574\u8bbe\u8ba1\u6d41\u7a0b\uff0c\u5feb\u901f\u8fbe\u6210\u6027\u80fd\u3001\u529f\u8017\u3001\u9762\u79ef\u4f18\u5316\u7b49\u8bbe\u8ba1\u76ee\u6807 \u57fa\u4e8e\u5f3a\u5927\u7684 \u673a\u5668\u5b66\u4e60\u5f15\u64ce\u5185\u6838 \uff0cAmazeSys\u5177\u5907\u81ea\u9002\u5e94\u8d85\u9ad8\u8d28\u91cf\u4f18\u5316\u80fd\u529b\u3002\u8be5\u5f15\u64ce\u667a\u80fd\u63d0\u53d6\u8bbe\u8ba1\u672c\u8eab\u7279\u70b9\u8fdb\u884c\u6837\u672c\u8bad\u7ec3\uff0c\u7efc\u5408\u6027\u80fd\u3001\u529f\u8017\u3001\u9762\u79ef\u548c\u5e03\u7ebf\u62e5\u585e\u7b49\u591a\u9879\u5173\u952e\u6307\u6807\uff0c\u5feb\u901f\u83b7\u53d6\u91cf\u8eab\u5b9a\u5236\u7684\u6700\u4f73\u4f18\u5316\u65b9\u6848\uff0c\u53ef\u6709\u6548\u5e2e\u52a9\u7528\u6237\u964d\u4f4e\u8c03\u6574\u5927\u91cf\u5de5\u5177\u8bbe\u7f6e\u7684\u65f6\u95f4\u6210\u672c\u3002","title":"AmazeSys"},{"location":"EDA4PR/#amazefp","text":"\u667a\u80fd\u5e03\u5c40\u89c4\u5212\u5de5\u5177 AmazeFP \u5c06 \u673a\u5668\u5b66\u4e60 \u6280\u672f\u4e0e \u5e03\u5c40\u89c4\u5212 \u5f15\u8b66\u7ed3\u5408\uff0c\u5728\u517c\u987e\u6027\u80fd\u3001\u529f\u8017\u548c\u9762\u79ef( PPA )\u7684\u540c\u65f6\uff0c\u63d0\u4f9b\u4e86\u9ad8\u5ea6\u667a\u80fd\u7684 \u62e5\u585e\u611f\u77e5 \u3001\u4fbf\u6377\u7684\u6570\u636e\u6d41\u5206\u6790\u548c \u5b8f\u5355\u5143\u81ea\u52a8\u6574\u7406\u5bf9\u9f50\u529f\u80fd \uff0c\u6709\u6548\u89e3\u51b3\u5f53\u524d\u6570\u5b57\u82af\u7247\u5728\u540e\u7aef\u8bbe\u8ba1\u9636\u6bb5\u7684\u5e03\u5c40\u89c4\u5212\u8282\u70b9\u9762\u4e34\u7684\u7ecf\u9a8c\u503c\u9700\u6c42\u9ad8\u3001\u624b\u5de5\u8017\u65f6\u957f\u3001\u6570\u636e\u6d41\u7ed3\u6784\u5206\u6790\u4e0d\u591f\u6df1\u5165\u3001\u8bbe\u8ba1\u76ee\u6807\u6536\u655b\u6027\u5dee\u7b49\u96be\u9898\uff0c\u52a9\u529b\u7528\u6237\u5728\u540e\u7aef\u8bbe\u8ba1\u521d\u671f\u5feb\u901f\u6709\u6548\u5730\u83b7\u53d6\u9ad8\u8d28\u91cf\u5e03\u5c40\u89c4\u5212\u65b9\u6848\uff0c\u51cf\u5c11\u8fed\u4ee3\u6b21\u6570\uff0c\u4ece\u800c\u8282\u7ea6\u5927\u89c4\u6a21\u8bbe\u8ba1\u7684\u7814\u53d1\u6210\u672c\uff0c\u63d0\u901f\u4ea7\u54c1\u4e0a\u5e02\u65f6\u95f4\u3002","title":"AmazeFP"},{"location":"EDA4PR/#amazefp-me","text":"\u4f5c\u4e3a\u4e00\u6b3eEDA\u673a\u5668\u5b66\u4e60\u7684\u5de5\u5177\uff0cAmazeFP-ME\u5728AmazeFP\u7684\u57fa\u7840\u4e0a\uff0c\u80fd\u591f\u5feb\u901f\u63a2\u7d22\u6570\u767e\u500d\u751a\u81f3\u66f4\u591a\u7684\u5e9e\u5927\u89e3\u7a7a\u95f4\uff0c\u65e0\u9700\u7528\u6237\u624b\u52a8\u8c03\u53c2\uff0c\u540c\u65f6\u914d\u5907\u4f18\u5f02\u4e14\u7cbe\u51c6\u7684\u6570\u636e\u3001\u56fe\u5f62\u5206\u6790\u529f\u80fd\uff0c\u53ef\u4e3a\u7528\u6237\u63d0\u4f9b\u9ad8\u6548\u4fbf\u6377\u7684\u8bbe\u8ba1\u4f53\u9a8c AmazeFP-ME\u4f5c\u4e3aAmazeFP\u7684AI\u914d\u5957\u5de5\u5177\uff0c\u5c06\u673a\u5668\u5b66\u4e60\u6280\u672f\u5f15\u5165\u5230AmazeFP\u7684\u89e3\u7a7a\u95f4\u63a2\u7d22\u4e2d\uff0c\u4e0d\u4ec5\u8fdb\u4e00\u6b65\u663e\u8457\u5730\u63d0\u5347\u4e86PPA\uff0c\u8fd8\u4e3a\u7528\u6237\u521b\u9020\u5168\u65b0\u7684\u81ea\u52a8\u5316\u4f7f\u7528\u4f53\u9a8c\u3002","title":"AmazeFP-ME"},{"location":"EDA4PR/#amazedrclite","text":"","title":"AmazeDRCLite"},{"location":"EDA4PR/#_29","text":"","title":"\u4e91"},{"location":"EDA4PR/#_30","text":"\u4e1c\u5357\u5927\u5b66-\u534e\u5927\u4e5d\u5929-NiiCEDA\u8054\u5408\u5b9e\u9a8c\u5ba4","title":"\u534e\u5927\u4e5d\u5929"},{"location":"EDA4PR/#pyaether","text":"Aether\u5c31\u662f\u5168\u5b9a\u5236\u7535\u8def\uff08\u4f8b\u5982\u6a21\u62df\u3001\u5b58\u50a8\u3001\u5c04\u9891\u3001\u5e73\u677f\u7b49\uff09\u8bbe\u8ba1\u5e73\u53f0\uff0c\u5305\u62ec\u539f\u7406\u56fe\uff0c\u7248\u56fe\uff0c\u4eff\u771f\u73af\u5883\uff0c\u4ee5\u53ca\u6570\u636e\u7248\u672c\u7ba1\u7406\u5de5\u5177\u548cPython\u63a5\u53e3\u7b49\u3002 Python\u62e5\u6709\u4f17\u591a\u9488\u5bf9 \u6570\u636e\u79d1\u5b66\u548c\u4eba\u5de5\u667a\u80fd\u7684\u5f3a\u5927\u7684\u5f00\u6e90\u5e93 \uff0c\u4f8b\u5982NumPy\u548cPandas\u7528\u4e8e\u6570\u636e\u5904\u7406\uff0cMatplotlib\u7528\u4e8e\u6570\u636e\u53ef\u89c6\u5316\uff0cScikit-Learn\u63d0\u4f9b\u4e86\u5927\u91cf\u7684\u9884\u5904\u7406\u65b9\u6cd5\u548c\u673a\u5668\u5b66\u4e60\u7b97\u6cd5\uff0cTensorFlow\u548cPyTorch\u5219\u662f\u6df1\u5ea6\u5b66\u4e60\u9886\u57df\u7684\u91cd\u8981\u5de5\u5177\u3002\u8fd9\u4e9b\u5e93\u5927\u5927\u964d\u4f4e\u4e86\u5f00\u53d1\u96be\u5ea6\uff0c\u4f7f\u5f97Python\u5728AI\u9886\u57df\u7684\u5730\u4f4d\u65e0\u53ef\u66ff\u4ee3\u3002\u6240\u4ee5\u65e0\u8bba\u662f\u6570\u636e\u6e05\u6d17\u548c\u9884\u5904\u7406\uff0c\u8fd8\u662f\u6a21\u578b\u5efa\u7acb\uff0c\u4f8b\u5982\u51b3\u7b56\u6811\uff0c\u795e\u7ecf\u7f51\u7edc\uff0c\u8d1d\u53f6\u65af\u4f18\u5316\u7b49\uff0c\u4ee5\u53ca\u6a21\u578b\u8bad\u7ec3\u548c\u6d4b\u8bd5\uff0c\u5bf9\u6a21\u578b\u7ed3\u679c\u7684\u89e3\u8bfb\u7b49\uff0c \u90fd\u4f1a \u5929\u7136\u7684 \u4f7f\u7528Python \u3002 \u6240\u4ee5Python\u7684\u5f00\u653e\u6027\u751f\u6001\u3001\u5929\u7136\u7684\u6570\u636e\u6316\u6398\u3001\u5305\u62ec\u673a\u5668\u5b66\u4e60\u7684\u4eba\u5de5\u667a\u80fd\uff08AI\uff09\u4ee5\u53ca\u5404\u7c7b\u7b97\u6cd5\u4f18\u5316\u5305\uff0c\u53cb\u597d\u7684web\u5f00\u53d1\uff0c\u4f7f\u7528\u6237\u53ef\u4ee5\u5728\u66f4\u5f00\u653e\u3001\u66f4\u5f3a\u5927\u7684\u751f\u6001\u4f53\u7cfb\u91cc\u5f00\u5c55\u8bbe\u8ba1\u3002\u53ef\u4ee5\u7528\u5b83\u6765\u6784\u5efa\u7535\u8def\u4e0e\u7248\u56fe\u7684\u81ea\u52a8\u5316\u4efb\u52a1\uff0c\u5feb\u901f\u8fdb\u884c\u6570\u636e\u5904\u7406\u548c\u5206\u6790\u3002\u4f8b\u5982\uff0cPyAether\u53ef\u4ee5\u8d4b\u80fdIC CAD\uff0c\u66f4\u597d\u5f97\u54cd\u5e94IC \u8bbe\u8ba1\u548c\u7248\u56fe\u5404\u79cd\u8981\u6c42\u3002 10\u670818\u65e5\u6df1\u5ea6\u89e3\u6790 PyAether EDA \u751f\u6001\u7cfb\u7edf\uff0c\u5e26\u60a8\u63a2\u7d22\u7535\u8def\u8bbe\u8ba1\u81ea\u52a8\u5316\u7684\u79d8\u7c4d\uff01 - \u534e\u5927\u4e5d\u5929PyAether - EETOP \u521b\u82af\u7f51\u8bba\u575b (\u539f\u540d\uff1a\u7535\u5b50\u9876\u7ea7\u5f00\u53d1\u7f51) - import pyAether class InvLe : def __init__ ( self , lib , cell , tech_lib , view = \"layout\" , mode = \"a\" ): r \"\"\"InvLe init function, receive the specified layout information. Parameters ---------- lib : str Library name. cell : str Cell name. tech_lib : str Attach tech library name. view : str View name, the default value is 'layout'. mode : str Mode for open design, the default value is 'a'. \"\"\" pyAether . emyInitDb () pyAether . emyInitLog () self . pnt_x = 0 self . pnt_y = 0 self . namespace = pyAether . emyUnixNS () self . design = self . open_design ( lib , cell , view , mode = mode ) self . block = self . design . getTopBlock () if self . block is None : self . block = pyAether . emyBlock . create ( self . design ) self . uu2dbu = self . block . getDBUPerUU () oplib = self . design . getLib () tech_scl = pyAether . emyScalarName ( self . namespace , tech_lib ) tech = pyAether . emyTech . open ( tech_scl ) tech . attach ( oplib , tech_scl ) def open_design ( self , lib , cell , view , view_type = \"maskLayout\" , mode = \"r\" ): r \"\"\"This function is used to open design and return an emyDesign object. Parameters ---------- lib : str Library name. cell : str Cell name. view : str View name. view_type : str Type of view, the default value is 'layout'. mode : str Mode for open design, the default value is 'r'. Returns ------- design : emyDesign An emyDesign object opened by given parameters. \"\"\" lib_scl = pyAether . emyScalarName ( self . namespace , lib ) cell_scl = pyAether . emyScalarName ( self . namespace , cell ) view_scl = pyAether . emyScalarName ( self . namespace , view ) reserved_view = pyAether . emyReservedViewType ( view_type ) view_type = pyAether . emyViewType . get ( reserved_view ) design = pyAether . emyDesign . open ( lib_scl , cell_scl , view_scl , view_type , mode ) return design def create_inst ( self , master_lib , master_cell , master_view , inst_name , point , params , ** kwargs ): r \"\"\"This function creates an emyScalarInst object on specified block. Parameters ---------- master_lib : str Library name of instance. master_cell : str Cell name of instance. master_view : str View name of instance. inst_name : str Text string of instance. point : tuple Point to create an emyTransform object, such as (0, 0). params: emyParamArray emyParamArray kwargs Other keyword arguments, here specifies view_type, mode, view, status. \"\"\" view_type = kwargs . get ( \"view_type\" , \"maskLayout\" ) mode = kwargs . get ( \"mode\" , \"r\" ) view = kwargs . get ( \"view\" , pyAether . emcInheritFromTopBlock ) status = kwargs . get ( \"status\" , pyAether . emcNonePlacementStatus ) master = self . open_design ( master_lib , master_cell , master_view , view_type , mode ) inst_scl_name = pyAether . emyScalarName ( self . namespace , inst_name ) pnt_x0 , pnt_y0 = point point_1 = pyAether . emyPoint ( int ( pnt_x0 * self . uu2dbu ), int ( pnt_y0 * self . uu2dbu )) trans = pyAether . emyTransform ( point_1 ) pyAether . emyScalarInst . create ( self . block , master , inst_scl_name , trans , params , view , status ) def create_net ( self , net_name , path , ** kwargs ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- net_name : str It specifies the net name string. path : list It specifies path list. kwargs Other keyword arguments, here specifies sigType, isGlobal, view. Returns ------- scl_net : emyScalarNet An emyScalarNet object created by given parameters. \"\"\" sig_type = kwargs . get ( \"sigType\" , pyAether . emySigType ( pyAether . emcSignalSigType )) is_global = kwargs . get ( \"isGlobal\" , False ) view = kwargs . get ( \"view\" , pyAether . emyBlockDomainVisibility ( pyAether . emcInheritFromTopBlock )) net = pyAether . emyScalarName ( self . namespace , net_name ) scl_net = pyAether . emyScalarNet . create ( self . block , net , sig_type , is_global , view ) path . addToNet ( scl_net ) return scl_net def create_path ( self , layer , purpose , width , start_point , end_point ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- layer : str It specifies the layer name string. purpose : str It specifies the purpose name string. width : float Define the width of the path. start_point : tuple Path start point, such as (0, 0). end_point : tuple Path end point, such as (1, 1). Returns ------- path : emyPath A path object created by given parameters. \"\"\" ( sta_x0 , sta_y0 ), ( end_x0 , end_y0 ) = start_point , end_point sta_pnt = pyAether . emyPoint ( int ( self . pnt_x * self . uu2dbu ) + int ( sta_x0 * self . uu2dbu ), int ( self . pnt_y * self . uu2dbu ) + int ( sta_y0 * self . uu2dbu )) end_pnt = pyAether . emyPoint ( int ( self . pnt_x * self . uu2dbu ) + int ( end_x0 * self . uu2dbu ), int ( self . pnt_y * self . uu2dbu ) + int ( end_y0 * self . uu2dbu )) points = [ sta_pnt , end_pnt ] layernum = pyAether . emyGetLayerNumByName ( self . design , layer ) purposenum = pyAether . emyGetPurposeNumByName ( self . design , purpose ) wid = int ( width * self . uu2dbu ) path = pyAether . emyPath . create ( self . block , layernum , purposenum , wid , points ) return path def create_gr ( self , centerLine , templateName , ** kwargs ): r \"\"\"This function creates an emyScalarNet object on specified block. Parameters ---------- centerLine : emyPointArrayF Set the drawing route of the guard ring. templateName : str Set the template name of the guard ring. kwargs Other keyword arguments, here specifies type, justify, offset, topLayer, stackMode, maxContPattern, isBodyMode, bodyWidth, contRow, contSpaceX, contSpaceY, contSizeX, contSizeY, bIsChamfer, chamferAmount, metalSameBody, stackSameMetal, cornerContact. Returns ------- rect_nwgr : emyRect Build nwGuardRings. \"\"\" type = kwargs . get ( \"type\" , \"Polygon\" ) justify = kwargs . get ( \"justify\" , \"Center\" ) offset = kwargs . get ( \"offset\" , 0 ) topLayer = kwargs . get ( \"topLayer\" , None ) stackMode = kwargs . get ( \"stackMode\" , False ) maxContPattern = kwargs . get ( \"maxContPattern\" , False ) isBodyMode = kwargs . get ( \"isBodyMode\" , True ) bodyWidth = kwargs . get ( \"bodyWidth\" , 0.5 ) contRow = kwargs . get ( \"contRow\" , 0 ) contSpaceX = kwargs . get ( \"contSpaceX\" , 0 ) contSpaceY = kwargs . get ( \"contSpaceY\" , 0 ) contSizeX = kwargs . get ( \"contSizeX\" , 0 ) contSizeY = kwargs . get ( \"contSizeY\" , 0 ) bIsChamfer = kwargs . get ( \"bIsChamfer\" , False ) chamferAmount = kwargs . get ( \"chamferAmount \" , 0 ) metalSameBody = kwargs . get ( \"metalSameBody\" , False ) stackSameMetal = kwargs . get ( \"stackSameMetal\" , False ) cornerContact = kwargs . get ( \"cornerContact\" , True ) pyAether . aeCrtGuardring ( self . design , centerLine , templateName , type = type , justify = justify , offset = offset , stackMode = stackMode , maxContPattern = maxContPattern , isBodyMode = isBodyMode , contRow = contRow , contSpaceX = contSpaceX , topLayer = topLayer , contSpaceY = contSpaceY , contSizeX = contSizeX , contSizeY = contSizeY , bIsChamfer = bIsChamfer , chamferAmount = chamferAmount , metalSameBody = metalSameBody , stackSameMetal = stackSameMetal , cornerContact = cornerContact , bodyWidth = bodyWidth ) def close ( self ): r \"\"\"This function save and close the emyDesign object which is opened. \"\"\" self . design . save () self . design . close () def create ( self , x_0 , y_0 ): r \"\"\"This function creates an inverter. \"\"\" self . pnt_x = x_0 self . pnt_y = y_0 # Create scalar instances params_p18 = pyAether . emyParamArray () params_p18 . append ( pyAether . emyParam ( 'Single_Width' , '1u' )) self . create_inst ( \"reference_pdk\" , \"p18\" , \"layout\" , \"M0\" , ( 0.43 , 3.15 ), params_p18 ) # pyAether.emyArray() params_n18 = pyAether . emyParamArray () params_n18 . append ( pyAether . emyParam ( 'Single_Width' , '600n' )) params_n18 . append ( pyAether . emyParam ( 'SD_Metal_Width' , '370n' )) self . create_inst ( \"reference_pdk\" , \"n18\" , \"layout\" , \"M1\" , ( 0.29 , 1.17 ), params_n18 ) # Create path path1 = self . create_path ( \"GT\" , \"drawing\" , 0.18 , ( 1.0 , 3.15 ), ( 1.0 , 1.77 )) path2 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 1.36 , 3.47 ), ( 1.36 , 1.21 )) path3 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 0.64 , 1.21 ), ( 0.64 , 0.18 )) path4 = self . create_path ( \"M1\" , \"drawing\" , 0.23 , ( 0.64 , 4.11 ), ( 0.64 , 5.14 )) # Create net self . create_net ( \"Y\" , path1 ) self . create_net ( \"A\" , path2 ) self . create_net ( \"vss\" , path3 ) self . create_net ( \"vdd\" , path4 ) # create GR self . create_gr ([( 0.53 , 4.89 ), ( 1.47 , 4.89 )], \"NWGR\" , bodyWidth = 0.4 ) # create PGR self . create_gr ([( 0.52 , 0.41 ), ( 1.48 , 0.41 )], \"PGR\" , bodyWidth = 0.4 ) if __name__ == '__main__' : example = InvLe ( \"lib01\" , \"test\" , \"reference_pdk\" , \"layout\" , mode = \"w\" ) example . create ( 0 , 0 ) example . close ()","title":"PyAether"},{"location":"EDA4PR/#_31","text":"\u6536\u8d2d\u4e86Entasys","title":"\u6982\u4f26\u7535\u5b50"},{"location":"EDA4PR/#_32","text":"","title":"\u9e3f\u82af\u5fae\u7eb3"},{"location":"EDA4PR/#_33","text":"\u5e03\u5c40\u5e03\u7ebf\u5168\u6d41\u7a0b\u8bbe\u8ba1\u5de5\u5177LeCompiler","title":"\u7acb\u82af"},{"location":"EDA4PR/#_34","text":"","title":"\u4f34\u82af"},{"location":"EDA4PR/#_35","text":"\u6d59\u6c5f","title":"\u534e\u82af\u5de8\u6570"},{"location":"EDA4PR/#_36","text":"PCB","title":"\u5609\u7acb\u521b"},{"location":"EDA4PR/#_37","text":"","title":"\u76f8\u5173\u7ade\u8d5b"},{"location":"EDA4PR/#cadathloniccad","text":"CADathlon@ICCAD 2024 | ICCAD 2024 EDA\u9886\u57df\u7684 \u201c\u5965\u6797\u5339\u514b\u8fd0\u52a8\u4f1a\u201d \uff0c\u59cb\u4e8e 2002\u5e74 in-person event, all-day programming competition, 9 hours , two-person teams, information about the problems and relevant research papers will be released online one week before the competition. \u4e00\u822c\u572810\u6708\u4efd\u4e3e\u529e six problems Circuit Design & Analysis Physical Design & Design for Manufacturability Logic & High-Level Synthesis System Design & Analysis Functional Verification & Testing Future technologies (Bio-EDA, Security, AI, etc.)","title":"CADathlon@ICCAD"},{"location":"EDA4PR/#contestispd","text":"International Symposium on Physical Design (ISPD) \u4e8e 2005\u5e74 \u9996\u6b21\u4e3e\u529e Contest@ISPD\u4f5c\u4e3a ISPD\u7814\u8ba8\u4f1a \u7684\u4e00\u90e8\u5206\uff0c\u662f\u5168\u7403\u4e09\u5927\u9876\u5c16\u56fd \u9645\u7269\u7406\u8bbe\u8ba1 \u5b66\u672f\u7ade\u8d5b\u4e4b\u4e00\uff0c\u7531\u5168\u7403\u7814\u7a76\u8ba1\u7b97\u673a\u79d1\u5b66\u7684\u6743\u5a01\u5b66\u4f1a ACM \uff08Association for Computing Machinery\uff09\u6240\u4e3e\u529e \u6bcf\u5e74 12\u6708\u4efd \u7531\u4e1a\u754c\u4e00\u6d41\u516c\u53f8\uff08IBM\u3001Intel\u3001Xilinx\u7b49\uff09\u516c\u5e03\u5b66\u672f\u7ade\u8d5b\u9898\u76ee\uff0c 3\u6708\u4efd \u63d0\u4ea4\u7814\u53d1\u6210\u679c\u548c\u8f6f\u4ef6\u7cfb\u7edf\uff0c\u7531\u4e1a\u754c\u516c\u53f8\u8d1f\u8d23\u63d0\u4f9b\u6d4b\u8bd5\u7535\u8def\uff0c\u5e76\u6d4b\u8bd5\u53c2\u8d5b\u961f\u4f0d\u6240\u63d0\u4ea4\u7684\u8f6f\u4ef6\u7cfb\u7edf\uff0c\u6700\u540e\u4e8e3\u6708\u5e95\u62164\u6708\u521d \u5728\u5e74\u5ea6ACM ISPD\u4f1a\u8bae\u4e0a\u516c\u5e03\u7ade\u8d5b\u7ed3\u679c \u3002 \u9898\u76ee First Place 2015 Blockage-Aware Detailed Routing-Driven Placement Contest NTUPlacerDR","title":"Contest@ISPD"},{"location":"EDA4PR/#cad-contesticcad","text":"\u59cb\u4e8e 2012\u5e74 \u8986\u76d6\u4e86EDA\u524d\u7aef\uff08front-end\uff09\u548c\u540e\u7aef\uff08back-end\uff09 \u7531 IEEE CEDA\u3001ACM SIGDA \u548c\u5de5\u4e1a\u754c Cadence\u3001Synopsys \u7b49\u5171\u540c\u8d5e\u52a9 Each year the organizing committee announce three challenging problems in different topic, can participate in one or more problems Blockage-Aware Detailed Routing-Driven Placement Contest","title":"CAD Contest@ICCAD"},{"location":"EDA4PR/#_38","text":"\u9898\u76ee Sponsor 2024-C Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration Nvidia 2011 Routability-driven Placement Contest and Benchmark Suite","title":"\u5386\u5e74\u76f8\u5173\u8d5b\u9898"},{"location":"EDA4PR/#_39","text":"","title":"\u4fa0\u5ba2\u5c9b"},{"location":"EDA4PR/#eda_7","text":"","title":"EDA\u7cbe\u82f1\u6311\u6218\u8d5b"},{"location":"EDA4PR/#tau-contest","text":"Tau 2021 Contest \u6570\u5b57\u7535\u8def \u65f6\u5e8f\u5206\u6790 \u7ade\u8d5b\uff08TAU\uff09 \u59cb\u4e8e 2011\u5e74 \uff0c\u662f\u7531 \u56fd\u9645\u8ba1\u7b97\u673a\u534f\u4f1aACM \u6240\u4e3e\u529e\u7684\u4e13\u4e1a\u8d5b\u4e8b \u4e00\u822c\u7531 IBM\u3001Cadence\u3001Synopsys\u3001TMSC \u7b49\u56fd\u9645\u9876\u5c16\u516c\u53f8\u53c2\u4e0e\u547d\u9898 \u597d\u50cf\u523021\u5e74\u5c31\u6ca1\u4e86\u3002\u3002\u3002","title":"TAU Contest"},{"location":"EDA4PR/#programming-contestiwls","text":"IWLS Contest \u59cb\u4e8e2017\u5e74 \u662f\u7531IEEE/ACM International Workshop on Logic & Synthesis\uff08IWLS\uff09\u4e3e\u529e \u7531\u4e1a\u754c\u4e00\u6d41\u516c\u53f8\uff08Synopsys\u3001Xilinx\u3001Google\u7b49\uff09\u516c\u5e03\u7ade\u8d5b\u9898\u76ee \u4ee5 \u903b\u8f91\u7efc\u5408\uff08Logic Synthesis\uff09\u548c\u5de5\u5177\u7814\u53d1 \u4e3a\u7ade\u8d5b\u4e3b\u9898","title":"Programming Contest@IWLS"},{"location":"EDA4PR/#_40","text":"\u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b \u7b2c\u516b\u5c4a\u96c6\u521b\u8d5b\u676f\u8d5b\u9898\u76ee\u2014\u2014\u534e\u5927\u4e5d\u5929\u676f - \u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b","title":"\u201c\u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b\u201d\u7684\u534e\u5927\u4e5d\u5929\u8d5b\u9053"},{"location":"EDA4PR/#llm4hwdesign-contest","text":"2024\u5e74ICCAD\u65b0\u8bbe\u7acb LLM for Hardware Design Contest LLM4HW Design\u7ade\u8d5b\u65e8\u5728\u4e3a\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u6784\u5efa\u5927\u89c4\u6a21\u3001\u9ad8\u8d28\u91cf\u7684Verilog\u4ee3\u7801\u751f\u6210\u6570\u636e\u96c6\u3002\u5728\u57fa\u4e8eLLM\u7684\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u4e2d\u5f15\u53d1\u4e00\u573a\u7c7b\u4f3cImageNet\u7684\u9769\u547d\u3002\u4e3a\u4e86\u5b9e\u73b0\u8fd9\u4e00\u76ee\u6807\uff0cLLM4HWDesign\u7ade\u8d5b\u9f13\u52b1\u53c2\u4e0e\u8005\u6536\u96c6\u6570\u636e\u6837\u672c\uff0c\u5e76\u5f00\u53d1\u521b\u65b0\u7684\u6570\u636e\u6e05\u7406\u548c\u6807\u8bb0\u6280\u672f\uff0c\u4ee5\u6709\u6548\u63d0\u9ad8\u786c\u4ef6\u4ee3\u7801\u751f\u6210\u6570\u636e\u96c6\u7684\u89c4\u6a21\u548c\u8d28\u91cf\uff0c\u4e3a\u63a8\u8fdbLLM\u8f85\u52a9\u786c\u4ef6\u8bbe\u8ba1\u5de5\u4f5c\u6d41\u7a0b\u5efa\u7acb\u5173\u952e\u57fa\u7840\u8bbe\u65bd\u3002","title":"LLM4HWDesign Contest"},{"location":"EDA4PR/#dac-system-design-contest","text":"DAC 2012 Routability-Driven Placement Contest and Benchmark Suite","title":"DAC System Design Contest"},{"location":"EDA4PR/#_41","text":"\u76d8\u70b9\u5168\u7403\u9876\u7ea7EDA\u7ade\u8d5b\u53ca\u4e2d\u56fd\u5927\u9646\u83b7\u5956\u60c5\u51b5|\u6e05\u534e\u5927\u5b66|\u798f\u5dde\u5927\u5b66|iccad|\u4e0a\u6d77\u4ea4\u901a\u5927\u5b66|eda_\u7f51\u6613\u8ba2\u9605","title":"\u53c2\u8003"},{"location":"EDA4PR/#pdk","text":"\u8be6\u7ec6\u67e5\u770b flow.md","title":"\u76f8\u5173PDK"},{"location":"EDA4PR/#_42","text":"OSCC: Open Source Chip Community EDA\u77e5\u8bc6 ieda.oscc.cc","title":"\u793e\u533a"},{"location":"EDA4PR/#_43","text":"","title":"\u5176\u4ed6"},{"location":"EDA4PR/#_44","text":"","title":""},{"location":"EDA4PR/#vlsi-placement-and-routing-from-2d-to-3d","text":"--Hailong Yao \uff08University of Science and Technology Beijing \uff09 report at ISEDA'25 Great summary of the problem of P&R of 2D/2.5D/3D","title":"VLSI Placement and Routing \u2014 From 2D to 3D"},{"location":"EDA4PR/#package","text":"","title":"Package"},{"location":"EDA4PR/#placement","text":"","title":"Placement"},{"location":"EDA4PR/#routing","text":"","title":"Routing"},{"location":"EDA4PR/#existing-pr-methods","text":"","title":"Existing P&amp;R Methods"},{"location":"EDA4PR/#placement_1","text":"","title":"placement"},{"location":"EDA4PR/#routing_1","text":"","title":"routing"},{"location":"EDA4PR/#3d","text":"","title":"3D\u5546\u4e1a\u5de5\u5177"},{"location":"EDA4PR/#future-direction","text":"","title":"Future direction"},{"location":"EDA4PR/#conclusion","text":"","title":"conclusion"},{"location":"Hardware/","text":"Hardware \u00b6 \u8ba1\u7b97\u673a\u7ec4\u6210\u4e0e\u4f53\u7cfb\u7ed3\u6784 \u00b6 \u53d1\u5c55\u5386\u53f2 \u00b6 ENIAC \u7ea6\u7ff0 \u2022 \u83ab\u514b\u5229\u6559\u6388 1943 \u5e74 EDVAC \u51af \u30fb \u8bfa\u4f0a\u66fc 1945 \u5e74 \u5b58\u50a8\u7a0b\u5e8f\u6982\u5ff5 IAS \u8ba1\u7b97\u673a 1947 \u5e74\u8d1d\u5c14\u5b9e\u9a8c\u5ba4\u53d1\u660e\u4e86\u6676\u4f53\u7ba1 UNIVAC I \u662f\u7b2c\u4e00\u53f0\u6210\u529f\u7684\u5546\u7528\u8ba1\u7b97\u673a IBM701 1953 \u5e74 IBM 702 1955 \u5e74 1958 \u5e74\u51fa\u73b0\u4e86\u7535\u5b50\u5b66\u9769\u547d\u6027\u7684\u6210\u5c31\uff0c \u5f00\u521b\u4e86\u5fae\u7535\u5b50\u65f6\u4ee3\uff1a \u96c6\u6210\u7535\u8def\u7684\u53d1\u660e System/360 \uff0c 1964 \u5e74\uff0c IBM PDP-8 1964 \u5e74 \u8db3\u591f\u5c0f\uff0c \u4ee5\u81f3\u4e8e\u53ef\u4ee5\u653e\u5728\u5b9e\u9a8c\u5ba4\u7684\u5de5\u4f5c\u53f0\u4e0a \u603b\u7ebf\u7ed3\u6784 \u7531\u4e8e\u6240\u6709\u7684\u7cfb\u7edf\u5143\u4ef6\u90fd\u5206\u4eab\u540c\u4e00\u5957\u4fe1\u53f7\u901a\u8def\uff0c \u56e0\u6b64\u5b83\u4eec\u7684\u4f7f\u7528\u5fc5\u987b\u7531 CPU \u6765\u63a7\u5236\u3002 \u8fd9\u79cd\u7ed3\u6784\u5177\u6709\u9ad8\u5ea6\u7684\u7075\u6d3b\u6027,. \u5141\u8bb8\u5c06\u6a21\u5757\u63d2\u5165\u603b\u7ebf\u4ee5\u5f62\u6210\u5404\u79cd\u914d\u7f6e\u3002 Intel 4004 1971 \u5e74 \u7b2c\u4e00\u4e2a\u5c06 CPU \u7684\u6240\u6709\u5143\u4ef6\u90fd\u653e\u5728\u540c\u4e00\u5757\u82af\u7247\u5185\u7684\u4ea7\u54c1\u2014\u2014 \u5fae\u5904\u7406\u5668\u8bde\u751f Intel 8008 1972 \u5e74 \u7b2c\u4e00\u4e2a 8 \u4f4d\u7684\u5fae\u5904\u7406\u5668 Intel 8080 1974 \u5e74 \u7b2c\u4e00\u4e2a\u901a\u7528\u5fae\u5904\u7406\u5668\u3002 32 \u4f4d\u5355\u7247\u5fae\u5904\u7406\u5668 \u8d1d\u5c14\u5b9e\u9a8c\u5ba4\u548c HP \u516c\u53f8 1981 \u5e74 Intel 32 \u4f4d\u5fae\u5904\u7406\u5668 80386 1985 \u5e74 \u673a\u5668\u5b57\u957f\uff1a\u4e00\u6b21\u6574\u6570\u8fd0\u7b97\u6240\u80fd\u5904\u7406\u7684\u4e8c\u8fdb\u5236\u4f4d\u6570 \u5b58\u50a8\u5899 \u00b6 \u8ba1\u7b97\u673a\u7cfb\u7edf \u00b6 \u65e9\u671f\u51af\u8bfa\u4f9d\u66fc\u673a \u00b6 \u6548\u7387\u4f4e \u73b0\u4ee3\u51af\u7f57\u4f0a\u66fc\u673a \u00b6 \u5904\u7406\u5668CPU = \u8fd0\u7b97\u5668+\u63a7\u5236\u5668 \u6570\u636e\u7ed9\u8fd0\u7b97\u5668 \u6307\u4ee4\u7ed9\u63a7\u5236\u5668 \u8ba1\u7ec4\u7684\u4e3b\u673a\u662fCPU+\u5185\u5b58\uff0c\u4e0d\u5305\u62ec\u786c\u76d8\uff0c\u786c\u76d8\u5c5e\u4e8eIO\u8bbe\u5907 \u6570\u7684\u8868\u793a \u00b6 \u539f\u7801/\u53cd\u7801/\u8865\u7801/\u79fb\u7801 \u00b6 \u8865\u7801\u7684\u4f7f\u7528\u53ef\u4ee5\u7b80\u5316\u8ba1\u7b97\u673a\u4e2d\u7684\u7b97\u672f\u8fd0\u7b97\uff0c\u56e0\u4e3a==\u52a0\u6cd5\u548c\u51cf\u6cd5\u53ef\u4ee5\u7edf\u4e00\u4e3a\u52a0\u6cd5\u8fd0\u7b97==\u3002\u5f53\u8fdb\u884c\u51cf\u6cd5\u8fd0\u7b97\u65f6\uff0c\u53ef\u4ee5\u5c06\u51cf\u6570\u7684\u8865\u7801\u4e0e\u88ab\u51cf\u6570\u76f8\u52a0\uff0c\u4ece\u800c\u5f97\u5230\u7ed3\u679c \u79fb\u7801:\u8865\u7801\u7684\u57fa\u7840\u4e0a\u5c06\u7b26\u53f7\u4f4d\u53d6\u53cd\u3002\u6ce8\u610f:\u79fb\u7801\u53ea\u80fd\u7528\u4e8e\u8868\u793a\u6574\u6570 \u539f\u7801\u3001\u53cd\u7801\u3001\u8865\u7801 | \u83dc\u9e1f\u6559\u7a0b \u5b9a\u70b9\u6570/ \u6d6e\u70b9\u6570 \u00b6 \u6d6e\u70b9\u6570\u5c31\u662f\u5c0f\u6570\u70b9\u4f4d\u7f6e\u662f\u53d8\u7684 \u5b9a\u70b9\u6570 \u4e5f\u6709\u53cd\u7801\u548c\u8865\u7801 IEEE 754\u6807\u51c6\u6d6e\u70b9\u6570 \u00b6 \u79d1\u5b66\u8ba1\u6570\u6cd5 float \u00b6 \u6ce8\u610f\u5c0f\u6570\u70b9\u524d\u4e00\u5b9a\u4e3a1\uff0c\u6240\u4ee5\u4e0d\u7528\u8bb0\u5f55\u8fd9\u4e2a\u6570\u636e\u5230\u5c3e\u6570 double \u00b6 \u9636\u7801\u504f\u7f6e\u503c\u4e3a1023 \u8868\u793a\u8303\u56f4 \u00b6 \u89c4\u683c\u5316\u6d6e\u70b9\u6570\u7684\u9636\u7801\u4e0d\u5168\u4e3a0\u3001\u4e5f\u4e0d\u5168\u4e3a1 \u4e2d\u65ad \u00b6 \u4e0e3-3\u5bf9\u6bd4 \u4e2d\u65ad\u4f18\u5148\u7ea7 \u603b\u7ebf\u4e92\u8054 \u00b6 \u603b\u7ebf\u4e2d\u5305\u542b\u4e09\u7c7b\uff1a \u6570\u636e\u7ebf \u5730\u5740\u7ebf \u63a7\u5236\u7ebf \u5904\u7406\u5668/CPU \u00b6 \u7efc\u8ff0 \u00b6 CPU\u5185\u90e8\u603b\u7ebf\u7ed3\u6784 [!TIP] \u6a59\u8272\u6846\u4e3a\u7528\u6237\u53ef\u89c1\u7684\u5bc4\u5b58\u5668\uff0c\u7070\u8272\u4e0d\u53ef\u89c1 \u8fd9\u91cc\u7684R0,R1...\u8868\u793a\u7684\u662fALU\u8f93\u5165\u7684\u901a\u7528\u5bc4\u5b58\u5668 \u6700\u7b80\u7a0b\u5e8f \u00b6 \u8fd0\u7b97\u5668 \u00b6 \u8fd8\u6709\u4e00\u4e2aPSW\u5bc4\u5b58\u5668,\u4e5f\u53ebFR(\u6807\u5fd7\u5bc4\u5b58\u5668) ALU \u00b6 ALU\u7684\u6838\u5fc3\u662f\u4e00\u4e2a\u52a0\u6cd5\u5668\uff0c\u52a0\u51cf\u4e58\u6570\u90fd\u4f7f\u7528\u52a0\u6cd5\u5668\u5b9e\u73b0 \u5982\u679cALU\u652f\u6301k\u79cd\u529f\u80fd\uff0c\u5219\u63a7\u5236\u4fe1\u53f7\u4f4d\u6570m\u2265log~2~k ALU\u7684\u8fd0\u7b97\u6570\u3001\u8fd0\u7b97\u7ed3\u679c\u4f4d\u6570\u4e0e\u8ba1\u7b97\u673a\u7684\u5668\u5b57\u957f\u76f8\u540c ZF/OF/SF/CF\u6807\u5fd7\u4f4d\uff0c\u7528\u4e8e\u8868\u793a\u672c\u6b21\u8fd0\u7b97\u7ed3\u679c\u7684\u7279\u5f81\u3002\u8fd9\u4e9b\u6807\u5fd7\u4fe1\u606f\u901a\u5e38\u4f1a\u88ab\u9001\u5165 PSW\uff08FR\uff09\u7a0b\u5e8f\u72b6\u6001\u5b57\u5bc4\u5b58\u5668 ZF\u8868\u793a\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u4e3a\u96f6 0F\u8868\u793a\u6709\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u6ea2\u51fa SF\u8868\u793a\u6709\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u7684\u6b63\u8d1f\u6027 CF\u8868\u793a\u65e0\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u6ea2\u51fa ALU\u7684\u8f93\u5165\u8fde\u63a5\u7684\u5bc4\u5b58\u5668 \u00b6 \u4e09\u79cd\u8fde\u7ebf\u65b9\u5f0f\uff1a \u6307\u4ee4 \u00b6 x86/ARM \u5206\u7c7b \u00b6 \u6309\u8bbf\u95ee\u5730\u5740\u6570\u91cf\u5206\u7c7b \u00b6 [!WARNING] \u6ce8\u610f\uff0c\u4e00\u4e2a\u6307\u4ee4\u4e2d\u9700\u8981\u8bbf\u95ee\u7684\u5730\u5740\u8d8a\u591a\uff0c\u5bfb\u5740\u80fd\u529b\u8d8a\u5dee \u96f6\u5730\u5740\u6307\u4ee4 \u7a7a\u64cd\u4f5c/\u505c\u673a/\u5173\u4e2d\u65ad \u5806\u6808\u64cd\u4f5c \u4e00\u5730\u5740\u6307\u4ee4 \u5355\u64cd\u4f5c\u6570\uff08\u4e09\u6b21\u8bbf\u5b58\uff09\uff1a\u52a0\u51cf==1==/\u53d6\u53cd/\u6c42\u8865\u7801 \u53cc\u64cd\u4f5c\u6570\uff08\u4e24\u6b21\u8bbf\u5b58\uff09\uff1a\u52a0\u51cf\u6cd5\uff0c\u4f46\u662f\u88ab\u52a0\u6570\u5df2\u7ecf\u5728ACC\u91cc\u9762\u4e86 \u4e8c\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\uff0c\u7ed3\u679c\u653e\u5728\u88ab\u52a0\u6570\u8986\u76d6 \u4e09\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\u7ed3\u679c\u6307\u5b9a\u5b58\u653e\u5230\u67d0\u5730\u5740 \u56db\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\u7ed3\u679c\u6307\u5b9a\u5b58\u653e\u5230\u67d0\u5730\u5740,\u540c\u65f6PC\u7684\u503c\u6307\u5411\u53e6\u4e00\u4e2a\u5730\u5740 \u6309\u6307\u4ee4\u957f\u5ea6\u5206\u7c7b \u00b6 \u6309\u64cd\u4f5c\u7801\u957f\u5ea6\u5206\u7c7b \u00b6 \u4e00\u79cd\u53ef\u53d8\u64cd\u4f5c\u7801\u6307\u4ee4\uff1a [!TIP] \u8bbe\u5730\u5740\u957f\u5ea6\u4e3an\uff0c\u4e0a\u4e00\u5c42\u7559\u51fam\u79cd\u72b6\u6001\uff0c\u4e0b\u4e00\u5c42\u53ef\u6269\u5c55\u51famx2\"\u79cd\u72b6\u6001 \u6309\u64cd\u4f5c\u7c7b\u578b\u5206\u7c7b \u00b6 \u6307\u4ee4\u5bfb\u5740 \u00b6 PC\u5b9e\u9645\u4e0a\u5e76\u4e0d\u4e00\u5b9a\u662f+1\u3002\u5982\u679c\u4e3b\u5b58\u6309\u5b57\u8282\uff08Byte\uff09\u7f16\u5740\u7684\uff08\u4e5f\u5c31\u662f\u8bf4\u4e00\u4e2a\u5730\u5740\u53ea\u67091Byte\u6570\u636e\uff09\uff0c\u800c\u6307\u4ee4\u957f\u5ea6\u4e3a2Byte\uff0c\u90a3\u4e48PC\u6bcf\u6b21\u5c31\u8981+2\u4e86 \u5982\u679c\u662f\u53d8\u957f\u6307\u4ee4\uff1a \u987a\u5e8f\u5bfb\u5740 \u00b6 \u8df3\u8dc3\u5bfb\u5740 \u00b6 \u6bd4\u5982\u6c47\u7f16\u4e2d\u7684JUMP \u5341\u79cd\u7c7b\u578b \u53d8\u5740\u7684\u4f5c\u7528\uff0c\u6709\u65e0IX\u7684\u6bd4\u8f83\uff1a \u5806\u6808\u5bfb\u5740 \u00b6 \u5806\u6808\u6307\u9488\uff1aSP \u6307\u4ee4\u96c6 \u00b6 CISC \u548c RIS \u63a7\u5236\u5668 \u00b6 \u6307\u4ee4\u5468\u671f \u00b6 \u8bfb\u53d6\u6307\u4ee4\uff0c\u7136\u540e\u6267\u884c\u6307\u4ee4\u3002\u8fd9\u4e24\u90e8\u4e3a\u4e00\u4e2a\u6307\u4ee4\u5468\u671f PC \u5bc4\u5b58\u5668\u4fdd\u5b58\u4e0b\u4e00\u6761\u6307\u4ee4 \u5730\u5740 IR \u4fdd\u5b58\u6307\u4ee4 \u53d6\u5740\u5468\u671f \u00b6 \u95f4\u5740\u5468\u671f \u00b6 \u6267\u884c\u5468\u671f \u00b6 \u4e2d\u65ad\u5468\u671f \u00b6 \u6307\u4ee4\u5468\u671f\u548c\u673a\u5668\u5468\u671f \u00b6 [!TIP] \u5173\u4e8e\u95f4\u5740\u5468\u671f\uff0c\u8be6\u60c5\u53ef\u770b \u6307\u4ee4\u5bfb\u5740 \u63a7\u5236\u5668\u7684\u5185\u90e8\u603b\u7ebf\u7ed3\u6784 \u00b6 \u63a7\u5236\u5668\u4e2d\u7684\u8bbe\u8ba1 \u00b6 \u786c\u5e03\u7ebf \u00b6 \u4e3e\u4f8b\uff1a \u5404\u9636\u6bb5\u5fae\u64cd\u4f5c\u65f6\u5e8f\u5b89\u6392\u539f\u5219\uff1a [!TIP] \u53ef\u4ee5\u5e76\u884c [!TIP] \u5047\u8bbe\u90fd\u53ea\u67093\u4e2a\u8282\u62cd \u7ec4\u5408\u903b\u8f91\u7535\u8def\u8bbe\u8ba1 5.4.1_\u786c\u5e03\u7ebf\u63a7\u5236\u5668_\u54d4\u54e9\u54d4\u54e9_bilibili \u7279\u70b9\uff1a \u6307\u4ee4\u8d8a\u591a\uff0c\u8bbe\u8ba1\u548c\u5b9e\u73b0\u5c31\u8d8a\u590d\u6742\uff0c\u56e0\u6b64\u4e00\u822c\u7528\u4e8eRISC(\u7cbe\u7b80\u6307\u4ee4\u96c6\u7cfb\u7edf) \u5982\u679c\u6269\u5145\u4e00\u6761\u65b0\u7684\u6307\u4ee4\uff0c\u5219\u63a7\u5236\u5668\u7684\u8bbe\u8ba1\u5c31\u9700\u8981\u5927\u6539\uff0c\u56e0\u6b64\u6269\u5145\u6307\u4ee4\u8f83\u56f0\u96be\u3002 \u7531\u4e8e\u4f7f\u7528\u7eaf\u786c\u4ef6\u5b9e\u73b0\u63a7\u5236\uff0c\u56e0\u6b64\u6267\u884c\u901f\u5ea6\u5f88\u5feb\u3002\u5fae\u64cd\u4f5c\u63a7\u5236\u4fe1\u53f7\u7531\u7ec4\u5408\u903b\u8f91\u7535\u8def\u5373\u65f6\u4ea7\u751f\u3002 \u5fae\u7a0b\u5e8f \u00b6 \u7c7b\u4f3c\u7a0b\u5e8f \u7ed3\u6784\uff1a CM/CMDR/CMAR [!TIP] ROM\u8bfb\u53d6\u6bd4RAM\u5feb \u5fae\u6307\u4ee4\uff08\u5fae\u63a7\u5236\u5668\u7684\u8f93\u51fa\uff09\u683c\u5f0f \u00b6 \u6c34\u5e73\u578b [!TIP] Intel\u7684CPU\u5c31\u662f\u8fd9\u79cd\u65b9\u5f0f\uff1f \u9762\u79ef\u5360\u6574\u4e2aCPU\u7684\u4e00\u534a 5.4.3_\u5fae\u6307\u4ee4\u7684\u8bbe\u8ba1_\u54d4\u54e9\u54d4\u54e9_bilibili \u4e0b\u5730\u5740\u7684\u786e\u8ba4 \u00b6 \u5bf9\u6bd4 \u00b6 5.4.4_\u5fae\u7a0b\u5e8f\u63a7\u5236\u5355\u5143\u7684\u8bbe\u8ba1_\u54d4\u54e9\u54d4\u54e9_bilibili \u6307\u4ee4\u6d41\u6c34\u7ebf \u00b6 \u7efc\u8ff0 \u00b6 \u6027\u80fd\u6307\u6807\uff1a \u541e\u5410\u7387 [!WARNING] \u6ce8\u610f\u8fd9\u79cd\u56fe\u7eb5\u5750\u6807\u662fstage \u52a0\u901f\u6bd4 \u6548\u7387 \u673a\u5668\u5468\u671f\u7684\u8bbe\u7f6e \u00b6 \u6d41\u6c34\u7ebf\u6bcf\u4e00\u4e2a\u529f\u80fd\u6bb5\u90e8\u4ef6\u540e\u9762\u90fd\u8981\u6709\u4e00\u4e2a \u7f13\u51b2\u5bc4\u5b58\u5668 \uff0c\u6216\u79f0\u4e3a\u9501\u5b58\u5668\u5176\u4f5c\u7528\u662f\u4fdd\u5b58\u672c\u6d41\u6c34\u6bb5\u7684\u6267\u884c\u7ed3\u679c\uff0c\u63d0\u4f9b\u7ed9\u4e0b\u4e00\u6d41\u6c34\u6bb5\u4f7f\u7528 [!TIP] \u6ce8\u610f I Cache \u548c D Cache Imm \u6a21\u5757\u5b58\u7684\u662f\u7acb\u5373\u6570 \u5f71\u54cd\u6d41\u6c34\u7ebf\u7684\u56e0\u7d20 \u00b6 \u7ed3\u6784\u76f8\u5173(\u8d44\u6e90\u51b2\u7a81) \u6570\u636e\u76f8\u5173\uff08\u6570\u636e\u51b2\u7a81\uff09 \u786c\u4ef6\u963b\u585e \u8f6f\u4ef6\u963b\u585e \u65c1\u8def\u4f18\u5316 \u7f16\u8bd1\u4f18\u5316\uff1a\u8c03\u6574\u5176\u4ed6\u6307\u4ee4\u7684\u987a\u5e8f \u63a7\u5236\u76f8\u5173\uff08\u63a7\u5236\u51b2\u7a81\uff09 \u4e3e\u4f8b \u00b6 5.6_3_\u4e94\u6bb5\u5f0f\u6307\u4ee4\u6d41\u6c34\u7ebf_\u54d4\u54e9\u54d4\u54e9_bilibili \u6d41\u6c34\u7ebf\u5206\u7c7b \u00b6 5.6_2_\u6307\u4ee4\u6d41\u6c34\u7ebf\u7684\u5f71\u54cd\u56e0\u7d20\u548c\u5206\u7c7b_\u54d4\u54e9\u54d4\u54e9_bilibili \u6d41\u6c34\u7ebf\u7684\u591a\u53d1\u6280\u672f \u00b6 CPU\u5185\u90e8\u603b\u7ebf\u6570\u636e\u901a\u8def \u00b6 \u5355\u603b\u7ebf\u65b9\u5f0f \u00b6 \u591a\u603b\u7ebf\u65b9\u5f0f \u00b6 \u4e13\u7528\u6570\u636e\u901a\u8def\u65b9\u5f0f \u00b6 5.3_2_\u6570\u636e\u901a\u8def-\u4e13\u7528\u901a\u8def\u7ed3\u6784_\u54d4\u54e9\u54d4\u54e9_bilibili \u591a\u5904\u7406\u5668 \u00b6 SISD \u00b6 SIMD \u00b6 [!TIP] \u663e\u5361 MIMD \u00b6 [!TIP] \u73b0\u5728\u7684CPU\u90fd\u662f\u8fd9\u79cd\u67b6\u6784 \u6ce8\u610f\u6709\u4e00\u4e2a\u5171\u4eab\u7684Cache\uff0c\u4e00\u822c\u662fL3 \u5411\u91cf\u5904\u7406\u5668 \u00b6 \u786c\u4ef6\u591a\u7ebf\u7a0b \u00b6 \u7ec6\u7c92\u5ea6\u591a\u7ebf\u7a0b \u00b6 \u7c97\u7c92\u5ea6\u591a\u7ebf\u7a0b \u00b6 \u540c\u65f6\u591a\u7ebf\u7a0b \u00b6 \u53c2\u6570 \u00b6 \u4e3b\u9891 CPI: \u6267\u884c\u4e00\u6761\u6307\u4ee4\u6240\u9700\u65f6\u949f\u5468\u671f\u6570\u3002\u4e0d\u540c\u6307\u4ee4\uff0cCPI\u4e0d\u540c\uff1b\u76f8\u540c\u6307\u4ee4\uff0cCPI\u53ef\u80fd\u4e5f\u6709\u53d8\u5316 IPS: \u6bcf\u79d2\u6267\u884c\u591a\u5c11\u6761\u6307\u4ee4 FLOPS: \u6bcf\u79d2\u6267\u884c\u591a\u5c11\u6b21\u6d6e\u70b9 \u5b58\u50a8\u5668 \u00b6 \u7efc\u8ff0 \u00b6 \u5b58\u53d6\u65b9\u6cd5 \u00b6 \u5927\u5c0f\u7aef \u00b6 \u8fb9\u754c\u5bf9\u9f50 \u00b6 \u5b57\uff1aword \u5b57\u8282\uff1abyte \u8fb9\u754c\u5bf9\u9f50 \uff1a\u6027\u80fd\u597d\uff0c\u4f46\u662f\u6d6a\u8d39\u7a7a\u95f4 \u8fb9\u754c\u4e0d\u5bf9\u9f50\uff1a\u6027\u80fd\u5dee\uff0c\u8282\u7ea6\u7a7a\u95f4 \u6027\u80fd\u53c2\u6570 \u00b6 \u5c42\u6b21\u7ed3\u6784 \u00b6 \u5b58\u53d6\u65f6\u95f4\u8d8a\u77ed\uff0c\u5e73\u5747\u6bcf\u4f4d\u7684\u82b1\u8d39\u5c31\u8d8a\u5927\u3002 \u5b58\u50a8\u5bb9\u91cf\u8d8a\u5927\uff0c\u5e73\u5747\u6bcf\u4f4d\u7684\u82b1\u8d39\u5c31\u8d8a\u5c0f\u3002 \u5b58\u50a8\u5bb9\u91cf\u8d8a\u5927\uff0c\u5b58\u53d6\u65f6\u95f4\u5c31\u8d8a\u957f\u3002 \u5206\u7c7b \u00b6 \u662f\u5426\u53ea\u8bfb \u00b6 \u662f\u5426\u6613\u5931 \u00b6 DRAM\uff08\u4e3b\u5b58\uff08\u5185\u5b58\uff09\uff09\u548cSRAM\uff08Cache\uff09\u7684\u533a\u522b \u00b6 SRAM Tips \u00b6 Cache/SRAM \u00b6 \u4e3a\u4ec0\u4e48\u8981Cache? \u00b6 \u4e3b\u5b58\u8bfb\u53d6\u901f\u5ea6\u6bd4\u4e0d\u4e0aCPU\u8ba1\u7b97\u901f\u5ea6 \u5c40\u90e8\u6027\u539f\u7406 \u6027\u80fd\u63d0\u5347\u6848\u4f8b\uff1a \u8fd0\u884c\u903b\u8f91 \u00b6 \u5c06\u4e3b\u5b58\u6570\u636e\u5206\u5757\uff0c\u4e3b\u5b58\u548cCache\u4e4b\u95f4\u4ee5\u5757\u4e3a\u5355\u4f4d\u8fdb\u884c\u6570\u636e\u4ea4\u6362 Cache\u548c\u4e3b\u5b58\u6709\u5730\u5740\u6620\u5c04 cache\u6ea2\u51fa\u66ff\u6362\u7b97\u6cd5 \u5730\u5740\u6620\u5c04 \u00b6 Cache\u4e2d\u4f7f\u7528Tag\u548c\u6709\u6548\u4f4d\u6765\u6807\u8bb0\u5bf9\u5e94\u7684\u4e3b\u5b58\u7684\u5757 \u76f8\u6bd4\u5168\u76f8\u8054\u6620\u5c04\uff0c\u76f4\u63a5\u6620\u5c04\u53ef\u4ee5\u7701\u7565\u4e00\u4e9bTag\uff08\u6a59\u8272\uff09 \u7ec4\u76f8\u8054\u6620\u5c04\u662f\u524d\u9762\u4e24\u79cd\u65b9\u6cd5\u7684\u7ed3\u5408 \u5168\u76f8\u8054\u6620\u5c04\u76f8\u5f53\u4e8eCache\u7684\u6240\u6709\u884c\u90fd\u5728\u4e00\u4e2a\u7ec4\u4e2d \u76f4\u63a5\u6620\u5c04\u65e0\u9700\u66ff\u6362\u7b97\u6cd5\uff0c\u76f4\u63a5\u66ff\u6362\u63a5\u53ef\u4ee5\u4e86 \u66ff\u6362\u7b97\u6cd5 \u00b6 \u76ee\u7684\uff1a\u63d0\u9ad8Cache\u547d\u4e2d\u7387 \u968f\u673a\uff08RAND\uff09 \u00b6 \u5148\u8fdb\u5148\u51fa\uff08FIFO\uff09 \u00b6 \u6296\u52a8\u73b0\u8c61 \u8fd1\u671f\u6700\u5c11\u4f7f\u7528\uff08LRU\uff09 \u00b6 \u591a\u9700\u8981\u4e00\u4e2a\u8ba1\u6570\u5668 \u6700\u8fd1\u4e0d\u7ecf\u5e38\u4f7f\u7528\uff08LFU\uff09 \u00b6 \uff08\u4e2d\u6587\u914d\u97f3\uff09\u7f13\u5b58\u66ff\u6362\u7b56\u7565\uff1a\u5f53\u60a8\u7684 CPU \u8017\u5c3d\u7f13\u5b58\u5185\u5b58\u65f6\u4f1a\u53d1\u751f\u4ec0\u4e48\uff1f_\u54d4\u54e9\u54d4\u54e9_bilibili \u5199\u7b56\u7565 \u00b6 \u5199\u56de\u6cd5 \u00b6 \u810f\u4f4d \u5168\u5199\u6cd5 \u00b6 \u6709\u5199\u7f13\u51b2 \u5199\u5206\u914d\u6cd5 \u00b6 \u975e\u5199\u5206\u914d\u6cd5 \u00b6 \u591a\u7ea7cache\u7684\u5199\u7b56\u7565\u5e38\u89c1\u642d\u914d \u00b6 \u4e3b\u5b58\u50a8\u5668/SDRAM/\u5185\u5b58 \u00b6 DRAM(\u8001)/SDRAM \u7ed3\u6784 \u00b6 MAR: \u5b58\u5730\u5740 MDR\uff1a\u5b58\u6570\u636e \u4e3a\u4e86\u51cf\u5c11\u8bd1\u7801\u5668\u8f93\u51fa\u4fe1\u53f7\u6570\uff0c\u5b9e\u9645\u4e0a\u4f7f\u7528\u7684\u662f\u4e8c\u7ef4\u7684\uff08\u884c\u5217\uff09\u5730\u5740\u8bd1\u7801\u5668 DRAM\u7684\u5145\u7535/\u5237\u65b0 \u00b6 \u5730\u5740\u7ebf\u670d\u7528\u6280\u672f \u00b6 \u53cc\u7aef\u53e3RAM\u6280\u672f \u00b6 \u591a\u4f53\u5e76\u884c\u5b58\u50a8\u5668 \u00b6 \u6ce8\u610f\u5b58\u53d6\u4e4b\u540e\u6709\u6062\u590d\u65f6\u95f4\u9700\u8981\u7b49\u5f85 \u786c\u76d8/ROM/SSD/FLASH \u00b6 \u5206\u7c7b \u00b6 [!TIP] \u5b9e\u9645\u4e0a\u4e3b\u677f\u4e0a\u7684BIOS\uff08ROM\uff09\u4e5f\u5c5e\u4e8e\u4e3b\u5b58\u7684\u4e00\u90e8\u5206\uff0c\u4e8c\u503c\u5e38\u5e38\u540c\u610f\u7f16\u5740 SSD \u00b6 Block(\u64e6\u9664\u5355\u4f4d)->Page(\u8bfb\u5199\u5355\u4f4d) \u8f6f\u4ef6 \u00b6 \u8f6f\u4ef6\u8bed\u8a00\u533a\u522b\u4e0e\u5206\u7c7b \u00b6 \u6c47\u7f16\u6307\u4ee4\u548c\u673a\u5668\u7801\u662f\u4e00\u4e00\u5bf9\u5e94\u7684 HDL\u8bed\u8a00\u5c5e\u4e8e\u786c\u4ef6\u8bed\u8a00 \u8f6f\u786c\u4ef6\u53ef\u4ee5\u5b9e\u73b0\u76f8\u540c\u529f\u80fd\uff0c\u53ea\u662f\u8fc7\u7a0b\u4e0d\u540c \u5fae\u6307\u4ee4\uff1a\u5c31\u662f\u4e00\u4e2a\u6307\u4ee4\u6d41\u7a0b\u4e2d\u7684\u6bcf\u4e00\u4e2a\u5c0f\u6b65\u9aa4\uff0c\u6bd4\u5982PC+1 \u7cfb\u7edf\u8f6f\u4ef6/\u5e94\u7528\u8f6f\u4ef6 \u00b6 \u6307\u4ee4\u96c6\u4f53\u7cfb\u7ed3\u6784\uff08ISA\uff09 \u00b6 \u4e13\u4e1a\u672f\u8bed \u00b6 PC \u7a0b\u5e8f\u8ba1\u6570\u5668(\u6307\u4ee4\u5730\u5740) IR \u6307\u4ee4\u5bc4\u5b58\u5668\uff08\u6307\u4ee4\u5185\u5bb9\uff08\u6570\u636e\uff09\uff09 MAR \u5b58\u50a8\u5668\u5730\u5740\u5b58\u50a8\u5668\uff08\u5730\u5740\uff09 MBR \u5b58\u50a8\u5668\u7f13\u51b2\u5bc4\u5b58\u5668\uff08\u6570\u636e\uff09 MDR \u5b58\u50a8\u5668\u6570\u636e\u5b58\u50a8\u5668\uff08\u6570\u636e\uff09 CPI \u6bcf\u6761\u6307\u4ee4\u7684\u5e73\u5747\u5468\u671f\u6570 MIPS \u6bcf\u79d2\u767e\u4e07\u6761\u6307\u4ee4 MFLOPS \u6bcf\u79d2\u767e\u4e07\u6761\u6d6e\u70b9\u64cd\u4f5c ISR \u4e2d\u65ad\u670d\u52a1\u7a0b\u5e8f ISA \u6307\u4ee4\u96c6\u4f53\u7cfb\u7ed3\u6784 SP (Stack Pointer) \u5806\u6808\u6307\u9488 \u53c2\u8003 \u00b6 \u8ba1\u7b97\u673a\u7ec4\u6210\u4e0e\u4f53\u7cfb\u7ed3\u6784\u6027\u80fd\u8bbe\u8ba1(\u7f8e)William Stallings \u7efc\u8ff0 \u00b6 CPU \u00b6 CPU\u7c7b\u578b \u00b6 \u590d\u6742\u6307\u4ee4\u96c6(CISC) : x86, Zen \u7cbe\u7b80\u6307\u4ee4\u96c6(RISC) \uff1aARM\uff0cMIPS, PowerPC \u9488\u5bf9\u6027\u66f4\u5f3a\uff0c\u53ef\u4ee5\u6839\u636e\u4e0d\u540c\u7684\u9700\u6c42\u8fdb\u884c\u4e13\u95e8\u7684\u4f18\u5316\uff0c\u80fd\u6548\u66f4\u9ad8 \u8c03\u7528\u901f\u5ea6\u5feb \u670d\u52a1\u5668\u4e0a\u5f80\u5f80\u4f7f\u7528RISC \u670d\u52a1\u5668CPU\u5f80\u5f80\u5e94\u7528\u4e86\u6700\u5148\u8fdb\u7684\u5de5\u827a\u548c\u6280\u672f\uff0c\u5e76\u4e14\u914d\u5907\u4e86\u4e00\u4e8c\u4e09\u7ea7\u7f13\u5b58\uff0c\u8fd0\u884c\u80fd\u529b\u66f4\u5f3a\uff0c\u670d\u52a1\u5668CPU\u5f88\u65e9\u5c31\u7528\u4e0a\u4e863\u7ea7\u7f13\u5b58\uff0c\u666e\u901acpu\u662f\u8fd1\u51e0\u5e74\u624d\u7528\u4e0a\u4e86\u7f13\u5b58\u6280\u672f \u4e0e CISC \u76f8\u6bd4\uff0cRISC \u65b9\u6cd5\u6709\u51e0\u4e2a\u4f18\u70b9\uff1a \u7b80\u5316\u786c\u4ef6\u5b9e\u73b0 \uff1a\u5b83\u7b80\u5316\u4e86\u5904\u7406\u5668\u7684\u786c\u4ef6\u5b9e\u73b0\uff0c\u56e0\u4e3a\u9700\u8981\u89e3\u7801\u548c\u6267\u884c\u7684\u6307\u4ee4\u66f4\u5c11\u3002\u8fd9\u53ef\u52a0\u5feb\u6267\u884c\u65f6\u95f4\uff0c\u964d\u4f4e\u529f\u8017\u3002 \u66f4\u9ad8\u7684\u6307\u4ee4\u7ea7\u5e76\u884c\u6027 \uff1aRISC \u5904\u7406\u5668\u901a\u5e38\u5177\u6709\u66f4\u9ad8\u7684\u6307\u4ee4\u7ea7\u5e76\u884c\u6027\uff0c\u53ef\u540c\u65f6\u6267\u884c\u591a\u6761\u6307\u4ee4\uff0c\u4ece\u800c\u8fdb\u4e00\u6b65\u63d0\u9ad8\u6027\u80fd\u3002 \u7b80\u6613\u6027 \uff1aRISC \u6307\u4ee4\u96c6\u7684\u7b80\u6613\u6027\u4f7f\u5f97\u5f00\u53d1\u53ef\u4e3a\u5904\u7406\u5668\u751f\u6210\u9ad8\u6548\u4ee3\u7801\u7684\u7f16\u8bd1\u5668\u548c\u5176\u4ed6\u8f6f\u4ef6\u5de5\u5177\u53d8\u5f97\u66f4\u52a0\u5bb9\u6613\u3002 ARM \u00b6 \u662f\u4e00\u4e2a 32\u4f4d\u7cbe\u7b80\u6307\u4ee4\u96c6\uff08RISC\uff09 \u5904\u7406\u5668\u67b6\u6784 \u4f18\u52bf\uff1a \u4ef7\u683c\u4f4e\uff1b\u80fd\u8017\u4f4e \u7531\u4e8e \u8282\u80fd \u7684\u7279\u70b9\uff0cARM\u5904\u7406\u5668\u975e\u5e38\u9002\u7528\u4e8e\u884c\u52a8\u901a\u8baf\u9886\u57df\uff0c\u7b26\u5408\u5176\u4e3b\u8981\u8bbe\u8ba1\u76ee\u6807\u4e3a\u4f4e\u8017\u7535\u7684\u7279\u6027\u3002 \u5176\u5e7f\u6cdb\u5730\u4f7f\u7528\u5728\u8bb8\u591a \u5d4c\u5165\u5f0f\u7cfb\u7edf\u8bbe\u8ba1 \u3002 x86/Atom \u00b6 x86 \u662f\u82f1\u4ee3\u5c14Intel\u9996\u5148\u5f00\u53d1\u5236\u9020\u7684\u4e00\u79cd \u5fae\u5904\u7406\u5668\u4f53\u7cfb\u7ed3\u6784 \u7684\u6cdb\u79f0\u3002 x86\u67b6\u6784 \u662f\u91cd\u8981\u5730 \u53ef\u53d8\u6307\u4ee4\u957f\u5ea6 \u7684CISC\uff08\u590d\u6742\u6307\u4ee4\u96c6\u7535\u8111\uff0cComplex Instruction Set Computer\uff09\u3002 Intel Atom \uff08\u4e2d\u6587\uff1a\u51cc\u52a8\uff0c\u5f00\u53d1\u4ee3\u53f7\uff1aSilverthorne\uff09\u662fIntel\u7684\u4e00\u4e2a \u8d85\u4f4e\u7535\u538b\u5904\u7406\u5668 \u7cfb\u5217 MIPS \u00b6 \u4e00\u79cd RISC\u5904\u7406\u5668 \uff08\u7cbe\u7b80\u6307\u4ee4\u96c6\uff09 RISC-V \u00b6 RISC-V\uff08\u8bfb\u4f5c risk-five\uff09\u67b6\u6784\u662f\u4e00\u79cd\u5f00\u6e90\u6307\u4ee4\u96c6\u67b6\u6784\uff08ISA\uff09\uff0c\u8fd1\u5e74\u6765\u56e0\u5176\u7075\u6d3b\u6027\u3001\u6a21\u5757\u5316\u548c\u53ef\u6269\u5c55\u6027\u800c\u5907\u53d7\u5173\u6ce8 \u6a21\u5757\u5316\u662f\u6307\u5c06 ISA \u5212\u5206\u4e3a\u4e0d\u540c\u7684\u72ec\u7acb\u7ec4\u4ef6\uff0c\u8fd9\u4e9b\u7ec4\u4ef6\u53ef\u4ee5\u901a\u8fc7\u5404\u79cd\u65b9\u5f0f\u7ec4\u5408\u5728\u4e00\u8d77\uff0c\u4ece\u800c\u521b\u5efa\u4e00\u4e2a\u5b9a\u5236\u7684\u5904\u7406\u5668\u3002\u53e6\u4e00\u65b9\u9762\uff0c\u53ef\u6269\u5c55\u6027\u662f\u6307\u5728\u4e0d\u7834\u574f\u73b0\u6709\u529f\u80fd\u7684\u60c5\u51b5\u4e0b\uff0c\u5411 ISA \u6dfb\u52a0\u65b0\u6307\u4ee4\u3001\u529f\u80fd\u6216\u6269\u5c55\u7684\u80fd\u529b\u3002 \u5386\u53f2 \u00b6 \u4e13\u6709 ISA (\u4f8b\u5982 ARM) \u53d7\u5230\u7279\u5b9a\u516c\u53f8\u7684\u4e25\u683c\u63a7\u5236\uff0c\u9650\u5236\u4e86\u5bf9\u5176\u67b6\u6784\u7684\u8bbf\u95ee\uff0c\u5e76\u5f81\u6536\u8bb8\u53ef\u8d39\u3002\u8fd9\u79cd\u7f3a\u4e4f\u5f00\u653e\u6027\u7684\u505a\u6cd5\u963b\u788d\u4e86\u521b\u65b0\uff0c\u6253\u51fb\u4e86\u7ade\u4e89\uff0c\u4f7f\u5c0f\u516c\u53f8\u6216\u5b66\u672f\u673a\u6784\u5728\u8bd5\u9a8c\u548c\u5f00\u53d1\u5b9a\u5236\u5904\u7406\u5668\u65b9\u9762\u9762\u4e34\u6311\u6218\u3002\u8fd9\u5bfc\u81f4\u4e86 RISC-V \u7684\u5174\u8d77\u3002 \u5728 RISC-V \u4e4b\u524d\uff0c\u5e02\u573a\u4e0a\u6709\u51e0\u79cd RISC\uff08\u7cbe\u7b80\u6307\u4ee4\u96c6\u8ba1\u7b97\u673a\uff09\u5904\u7406\u5668\u3002\u8457\u540d\u7684\u4f8b\u5b50\u5305\u62ec MIPS\u3001SPARC \u548c PowerPC\u3002\u8fd9\u4e9b\u67b6\u6784\u88ab\u8ba4\u4e3a\u662f\u9ad8\u6548\u7684\uff0c\u4e5f\u6709\u5b83\u4eec\u7684\u5e94\u7528\uff0c\u4f46\u5b83\u4eec\u5f80\u5f80\u9700\u8981\u652f\u4ed8\u8bb8\u53ef\u8d39\u7528\uff0c\u800c\u4e14\u5bf9\u5176\u5185\u90e8\u5de5\u4f5c\u539f\u7406\u7684\u8bbf\u95ee\u4e5f\u53d7\u5230\u9650\u5236\u3002 RISC-V \u7684\u8d77\u6e90\u53ef\u4ee5\u8ffd\u6eaf\u5230 \u52a0\u5229\u798f\u5c3c\u4e9a\u5927\u5b66\u4f2f\u514b\u5229\u5206\u6821\uff0c\u6700\u521d\u662f\u4f5c\u4e3a 2010 \u5e74\u7684\u4e00\u4e2a\u7814\u7a76\u9879\u76ee\u5f00\u53d1\u7684\u3002\u8be5\u9879\u76ee\u65e8\u5728\u521b\u5efa\u4e00\u79cd\u5168\u65b0\u7684\u5f00\u6e90 ISA\uff0c\u4ee5\u89e3\u51b3\u73b0\u6709\u4e13\u6709 ISA \u7684\u5c40\u9650\u6027\uff0c\u5e76\u4e3a\u672a\u6765\u7684\u5904\u7406\u5668\u8bbe\u8ba1\u5960\u5b9a\u57fa\u7840\u3002RISC-V \u9879\u76ee\u7531\u8ba1\u7b97\u673a\u79d1\u5b66\u5bb6 Krste Asanovi\u0107\u3001Yunsup Lee \u548c Andrew Waterman \u9886\u5bfc\uff0c\u4ed6\u4eec\u53d7\u5230\u5f00\u6e90\u8f6f\u4ef6\u6210\u529f\u7684\u542f\u53d1\uff0c\u5e0c\u671b\u4e3a\u786c\u4ef6\u9886\u57df\u5e26\u6765\u7c7b\u4f3c\u7684\u597d\u5904\u3002 \u7b2c\u4e00\u7248 RISC-V ISA \u4e8e 2011 \u5e74\u53d1\u5e03\uff0c\u88ab\u79f0\u4e3a \"RV32I \" \u57fa\u672c\u6574\u6570\u6307\u4ee4\u96c6\u3002\u6700\u521d\u7684\u7248\u672c\u9075\u5faa\u7cbe\u7b80\u6307\u4ee4\u96c6\u8ba1\u7b97\uff08RISC\uff09\u539f\u5219\uff0c\u6ce8\u91cd\u7b80\u6d01\u548c\u9ad8\u6548\u3002\u591a\u5e74\u6765\uff0cRISC-V ISA \u7ecf\u5386\u4e86\u591a\u6b21\u8fed\u4ee3\uff0c\u589e\u52a0\u4e86\u65b0\u7684\u6269\u5c55\u548c\u529f\u80fd\uff0c\u4ee5\u589e\u5f3a\u5176\u529f\u80fd\uff0c\u6ee1\u8db3\u66f4\u5e7f\u6cdb\u7684\u5e94\u7528\u9700\u6c42\u3002 2015 \u5e74\uff0cRISC-V \u57fa\u91d1\u4f1a\u6210\u7acb\uff0c\u65e8\u5728\u4fc3\u8fdb RISC-V ISA \u7684\u91c7\u7528\u548c\u6807\u51c6\u5316\u3002\u8be5\u57fa\u91d1\u4f1a\u6c47\u96c6\u4e86\u884c\u4e1a\u9886\u5bfc\u8005\u3001\u5b66\u672f\u673a\u6784\u548c\u4e2a\u4eba\u8d21\u732e\u8005\uff0c\u5171\u540c\u5408\u4f5c\u5f00\u53d1\u548c\u63a8\u5e7f RISC-V \u6280\u672f\u3002\u81ea\u6210\u7acb\u4ee5\u6765\uff0cRISC-V \u57fa\u91d1\u4f1a\u5df2\u53d1\u5c55\u4e86 200 \u591a\u4e2a\u6210\u5458\u7ec4\u7ec7\uff0cRISC-V ISA \u5df2\u88ab\u4f17\u591a\u516c\u53f8\u91c7\u7528\uff0c\u5e94\u7528\u4e8e\u4ece\u5fae\u63a7\u5236\u5668\u548c\u5d4c\u5165\u5f0f\u7cfb\u7edf\u5230\u9ad8\u6027\u80fd\u8ba1\u7b97\u548c\u6570\u636e\u4e2d\u5fc3\u5904\u7406\u5668\u7b49\u5404\u79cd\u9886\u57df\u3002 \u6838\u5fc3\u548c\u7ebf\u7a0b \u00b6 CPU\u53ef\u4ee5\u60f3\u8c61\u6210\u662f\u4e00\u4e2a\u94f6\u884c\uff0cCPU\u6838\u5fc3\u5c31\u76f8\u5f53\u4e8e\u67dc\u5458\uff0c\u800c\u7ebf\u7a0b\u6570\u5c31\u76f8\u5f53\u4e8e\u5f00\u901a\u4e86\u51e0\u4e2a\u7a97\u53e3\uff0c\u67dc\u5458\u548c\u7a97\u53e3\u8d8a\u591a\uff0c\u90a3\u4e48\u540c\u65f6\u529e\u7406\u7684\u4e1a\u52a1\u5c31\u8d8a\u591a\uff0c\u901f\u5ea6\u4e5f\u5c31\u8d8a\u5feb\u3002 \u901a\u5e38\u60c5\u51b5\u4e0b\uff0c\u4e00\u4e2a\u67dc\u5458\u5bf9\u5e94\u7684\u662f\u4e00\u4e2a\u7a97\u53e3\uff0c\u901a\u8fc7\u8d85\u7ebf\u7a0b\u6280\u672f\u76f8\u5f53\u4e8e\u4e00\u4e2a\u67dc\u5458\u7ba1\u7406\u7740\u4e24\u4e2a\u7a97\u53e3\uff0c\u4f7f\u7528\u5de6\u53f3\u624b\u540c\u65f6\u529e\u7406\u4e24\u4e2a\u7a97\u53e3\u7684\u4e1a\u52a1\uff0c\u5927\u5927\u63d0\u9ad8\u4e86\u6838\u5fc3\u7684\u4f7f\u7528\u6548\u7387\uff0c\u589e\u52a0\u4e86\u529e\u7406\u4e1a\u52a1\u7684\u901f\u5ea6\u3002 #\u67e5\u770b\u7269\u7406 cpu \u6570\uff1a cat /proc/cpuinfo | grep \"physical id\" | sort | uniq | wc -l #\u67e5\u770b\u6bcf\u4e2a\u7269\u7406 cpu \u4e2d \u6838\u5fc3\u6570(core \u6570)\uff1a cat /proc/cpuinfo | grep \"cpu cores\" | uniq #\u67e5\u770b\u603b\u7684\u903b\u8f91 cpu \u6570\uff08processor \u6570\uff09\uff1a cat /proc/cpuinfo | grep \"processor\" | wc -l #\u67e5\u770b cpu \u578b\u53f7\uff1a cat /proc/cpuinfo | grep name | cut -f2 -d: | uniq -c #\u5224\u65ad cpu \u662f\u5426 64 \u4f4d\uff1a #\u68c0\u67e5 cpuinfo \u4e2d\u7684 flags \u533a\u6bb5\uff0c\u770b\u662f\u5426\u6709 lm \uff08long mode\uff09 \u6807\u8bc6 2 48 96 Intel(R) Xeon(R) Platinum 8255C CPU @ 2.50GHz Thread(s) per core: 1 lscpu \u547d\u4ee4\u53ef\u4ee5\u540c\u65f6\u770b\u5230\u4e0a\u8ff0\u4fe1\u606f\u3002\u6bd4\u5982\uff1a CPU(s): 24 On-line CPU(s) list: 0-23 Thread(s) per core: 2 Core(s) per socket: 6 Socket(s): 2 \u6838\u5fc3\uff08core) \u00b6 \u4e00\u5f00\u59cb\uff0c\u6bcf\u4e2a\u7269\u7406 cpu \u4e0a\u53ea\u6709\u4e00\u4e2a\u6838\u5fc3\uff08a single core\uff09\uff0c\u5bf9\u64cd\u4f5c\u7cfb\u7edf\u800c\u8a00\uff0c\u4e5f\u5c31\u662f\u540c\u4e00\u65f6\u523b\u53ea\u80fd\u8fd0\u884c\u4e00\u4e2a\u8fdb\u7a0b/\u7ebf\u7a0b\u3002 \u603b\u7684\u903b\u8f91 cpu \u6570 = \u7269\u7406 cpu \u6570 * \u6bcf\u9897\u7269\u7406 cpu \u7684\u6838\u5fc3\u6570 * \u6bcf\u4e2a\u6838\u5fc3\u7684\u8d85\u7ebf\u7a0b\u6570 \u540c\u65f6\u591a\u7ebf\u7a0b\u6280\u672f\uff08simultaneous multithreading\uff09 \u00b6 SMT \u8d85\u7ebf\u7a0b\u6280\u672f(hyper\u2013threading/HT) \u00b6 \u53ef\u4ee5\u8ba4\u4e3aHT\u662f SMT \u7684\u4e00\u79cd\u5177\u4f53\u6280\u672f\u5b9e\u73b0 \u4e00\u822c\u4e00\u4e2a\u6838\u5fc3\u5bf9\u5e94\u4e86\u4e00\u4e2a\u7ebf\u7a0b\uff0c\u800cintel\u5f00\u53d1\u51fa\u4e86 \u8d85\u7ebf\u7a0b\u6280\u672f \uff0c1\u4e2a\u6838\u5fc3\u80fd\u591f\u505a\u52302\u4e2a\u7ebf\u7a0b\u8ba1\u7b97\uff0c\u800c6\u4e2a\u6838\u5fc3\u5219\u80fd\u591f\u505a\u523012\u4e2a\u7ebf\u7a0b\uff0c\u8d85\u7ebf\u7a0b\u6280\u672f\u7684\u597d\u5904\u5c31\u662f\u65e0\u9700\u589e\u52a0\u7269\u7406\u6838\u5fc3\u5c31\u53ef\u4ee5\u660e\u663e\u7684\u8fdb\u6b65CPU\u591a\u7ebf\u7a0b\u529f\u80fd\uff0c\u6bd5\u7adf\u589e\u52a0\u7269\u7406\u6838\u5fc3\u662f\u9700\u8981\u5360\u636e\u975e\u5e38\u5927\u7684\u6838\u5fc3\u9762\u79ef\uff0c\u6210\u672c\u4e5f\u968f\u4e4b\u589e\u52a0 \u591a\u6838CPU \u00b6 GPU \u00b6 GPU\u4e3b\u8981\u53c2\u6570 \u00b6 \u7ed3\u6784 \u00b6 CUDA Context\uff08\u4e0a\u4e0b\u6587\uff09 \u00b6 context\u7c7b\u4f3c\u4e8eCPU\u4e0a\u7684\u8fdb\u7a0b\u4e0a\u4e0b\uff0c\u8868\u793a\u4e86\uff0c\u7ba1\u7406\u4e86\u7531Driver\u5c42\u5206\u914d\u7684\u8d44\u6e90\u7684\u751f\u547d\u5468\u671f\u3002\u591a\u7ebf\u7a0b\u5206\u914d\u8c03\u7528\u7684GPU\u8d44\u6e90\u540c\u5c5e\u4e00\u4e2acontext\u4e0b\uff0c\u901a\u5e38\u4e0eCPU\u7684\u4e00\u4e2a\u8fdb\u7a0b\u5bf9\u5e94 \u4e0eCPU\u8fdb\u7a0b\u7684\u7ba1\u7406\u7c7b\u4f3c\uff0c\u6bcf\u4e2aContext\u6709\u81ea\u5df1\u7684\u5730\u5740\u7a7a\u95f4\uff0c\u4e4b\u95f4\u662f\u9694\u79bb\u7684\uff0c\u5728\u4e00\u4e2aContext\u4e2d\u6709\u6548\u7684\u4e1c\u897f\uff08\u4f8b\u5982\u67d0\u4e2a\u6307\u9488\uff0c\u6307\u5411\u4e00\u6bb5\u663e\u5b58\uff1b\u6216\u8005\u67d0\u4e2a\u7eb9\u7406\u5bf9\u8c61\uff09\uff0c\u53ea\u80fd\u5728\u8fd9\u4e00\u4e2aContext\u4e2d\u4f7f\u7528\u3002\u4f46\u4e00\u4e2aCUDA Context\u4e2d\u7684\u4efb\u4f55\u4e00\u4e2akernel\uff0c\u6302\u6389\u540e\uff0c\u5219\u6574\u4e2aContext\u4e2d\u7684\u6240\u6709\u4e1c\u897f\u90fd\u4f1a\u5931\u6548\uff08\u4f8b\u5982\u6240\u6709\u7684\u7f13\u51b2\u533a\uff0ckernel\u5bf9\u8c61\uff0c\u7eb9\u7406\u5bf9\u8c61\uff0cstream\u7b49\u7b49\uff09\u3002\u5728\u540c\u4e00\u4e2aGPU\u4e0a\uff0c\u53ef\u80fd\u540c\u65f6\u5b58\u57281\u4e2a\u6216\u8005\u591a\u4e2aCUDA Context\u7684\u3002 \u5bf9\u4e8econtext\u7684\u521b\u5efa\u4e0e\u7ba1\u7406\uff0cCUDA runtime\u548cCUDA driver API\u7684\u65b9\u5f0f\u7a0d\u6709\u4e0d\u540c\uff1a CUDA runtime\u8f6f\u4ef6\u5e93\u901a\u8fc7 *\u5ef6\u8fdf\u521d\u59cb\u5316* \uff08deferred initialization\uff09\u6765\u521b\u5efacontext\uff0c\u4e5f\u5c31\u662flazy initialization\u3002\u5177\u4f53\u610f\u601d\u662f\u5728\u8c03\u7528\u6bcf\u4e00\u4e2aCUDART\u5e93\u51fd\u6570\u65f6\uff0c\u5b83\u4f1a\u68c0\u67e5\u5f53\u524d\u662f\u5426\u6709context\u5b58\u5728\uff0c\u5047\u5982\u9700\u8981context\uff0c\u90a3\u4e48\u624d\u81ea\u52a8\u521b\u5efa\u3002\u4e5f\u5c31\u662f\u8bf4\u9700\u8981\u521b\u5efa\u4e0a\u9762\u8fd9\u4e9b\u5bf9\u8c61\u7684\u65f6\u5019\u5c31\u4f1a\u521b\u5efacontext\u3002runtime\u4e5f\u53ef\u4ee5\u901a\u8fc7\u8c03\u7528cudaFree(0)\u6765\u5f3a\u5236\u663e\u5f0f\u5730\u521d\u59cb\u5316context\u3002cuda runtime\u5c06context\u548cdevice\u7684\u6982\u5ff5\u5408\u5e76\u4e86\uff0c\u5373\u5728\u4e00\u4e2agpu\u4e0a\u64cd\u4f5c\u53ef\u770b\u6210\u5728\u4e00\u4e2acontext\u4e0b\u3002 \u800c\u5728\u9a71\u52a8\u8fd9\u4e00\u5c42\u7684Driver API\u91cc\uff0c\u521b\u5efa\u7684context\u662f\u9488\u5bf9\u4e00\u4e2a\u7ebf\u7a0b\u7684\uff0c\u5373\u4e00\u4e2adevice\uff0c\u5bf9\u5e94\u591a\u4e2acontext\uff0c\u6bcf\u4e2acontext\u5bf9\u5e94\u591a\u4e2a\u7ebf\u7a0b\uff0c\u7ebf\u7a0b\u4e4b\u95f4\u7684context\u53ef\u4ee5\u8f6c\u79fb\u3002\u5728driver API\u4e2d\uff0c\u6bcf\u4e00\u4e2acpu\u7ebf\u7a0b\u5fc5\u987b\u8981\u521b\u5efa context\uff0c\u6216\u8005\u4ece\u5176\u4ed6cpu\u7ebf\u7a0b\u8f6c\u79fbcontext\u3002\u5982\u679c\u6ca1\u6709\u521b\u5efacontext\uff0c\u76f4\u63a5\u8c03\u7528 driver api\u521b\u5efa\u4e0a\u9762\u90a3\u4e9b\u5bf9\u8c61\uff0c\u5c31\u4f1a\u62a5\u9519\u3002 CUDA runtime\u8f6f\u4ef6\u5e93\u548cdriver API\u7684\u533a\u522b\uff1a \u6211\u4eec\u5e73\u5e38\u5b89\u88c5\u4f7f\u7528\u7684CUDA\uff0c\u5373runtime\u8f6f\u4ef6\u5e93\uff0c\u662f\u6784\u5efa\u5728Driver API\u4e0a\u7684\u53e6\u4e00\u5c42\u5c01\u88c5\uff0c\u6240\u6709\u7684API\u90fd\u662f\u4ee54\u4e2a\u5b57\u6bcdcuda\u5f00\u5934\u3002\u5728\u7f16\u8bd1\u65f6\u5176cu\u4ee3\u7801\u53ef\u4ee5\u548cC/C++\u4ee3\u7801\u6df7\u5408\u7f16\u8bd1\u3002\u800cCUDA\u8fd8\u6709\u53e6\u5916\u4e00\u4e2a\u529f\u80fd\u66f4\u5f3a\u5927\uff0c\u5f53\u7136\u4f7f\u7528\u8d77\u6765\u4e5f\u66f4\u9ebb\u70e6\u7684API\u63a5\u53e3Driver API\u3002Driver API\u5c06\u5b8c\u6574\u7684CUDA\u529f\u80fd\u5c55\u73b0\u7ed9\u7528\u6237\uff0c\u529f\u80fd\u66f4\u52a0\u5f3a\u5927\uff0c\u4f46\u662f\u7528\u8d77\u6765\u8f83\u4e3a\u7e41\u7410\uff0c\u6240\u6709\u7684Driver API\uff0c\u5219\u90fd\u662f2\u4e2a\u5b57\u6bcdcu\u5f00\u5934\u3002 CUDA Stream \u00b6 CUDA Stream\u662f\u6307\u4e00\u5806\u5f02\u6b65\u7684CUDA\u64cd\u4f5c\uff0c\u4ed6\u4eec\u6309\u7167host\u4ee3\u7801\u8c03\u7528\u7684\u987a\u5e8f\u6267\u884c\u5728device\u4e0a\u3002 \u5f53\u6211\u4eec\u4f7f\u7528CUDA\u5f02\u6b65\u51fd\u6570\u4e0e\u591a\u6d41\uff08Multi Stream\uff09\u65f6\uff0c\u591a\u7ebf\u7a0b\u95f4\u65e2\u53ef\u4ee5\u5b9e\u73b0\u5e76\u884c\u8fdb\u884c\u6570\u636e\u4f20\u8f93\u4e0e\u8ba1\u7b97\uff0c\u5982\u4e0b\u56fe\u6240\u793a\u3002\u4e0d\u8fc7\u9700\u8981\u6ce8\u610f\u7684\u662f\uff0c CUDA runtime API\u9ed8\u8ba4\u7684default stream\u662f\u540c\u6b65\u4e32\u884c\u7684\uff0c\u4e14\u4e00\u4e2a\u8fdb\u7a0b\u5185\u7684\u6240\u6709\u7ebf\u7a0b\u90fd\u5728default stream\u4e0b\uff0c\u9700\u8981\u663e\u5f0f\u58f0\u660edefault\u4e4b\u5916\u7684Stream\u624d\u53ef\u4ee5\u5b9e\u73b0\u591a\u6d41\u5e76\u53d1\u3002 Hyper-Queue \u00b6 \u591a\u6d41 \u00b6 \u5229\u7528CUDA\u5f02\u6b65\u51fd\u6570\u4ee5\u53ca\u591a\u6d41\u7684\u58f0\u660e\uff0c\u65e2\u53ef\u4ee5\u5b9e\u73b0\u5728\u591a\u4e2a\u7ebf\u7a0b\u7684\u8ba1\u7b97\u4e0e\u6570\u636e\u4f20\u8f93\u7684\u5e76\u884c\uff0c\u589e\u52a0GPU\u5229\u7528\u7387\u3002 MPS \u00b6 \u591a\u8fdb\u7a0b\u65f6\u4f7f\u7528MPS\uff08Multi Process Service\uff09\u3002\u6211\u4eec\u77e5\u9053\uff0c\u6bcf\u4e2a\u8fdb\u7a0b\u9ed8\u8ba4\u5bf9\u5e94\u4e00\u4e2acontext\uff0c\u800cGPU\u5728\u540c\u4e00\u65f6\u523b\u53ea\u4f1a\u8fd0\u884c\u4e00\u4e2acontext\uff0c\u56e0\u6b64\u8fdb\u7a0b\u95f4\u5b9e\u9645\u662f\u65e0\u6cd5\u5e76\u53d1\u7684\u3002 MPS\u662f\u4e00\u4e2a\u4e8c\u8fdb\u5236\u517c\u5bb9\u7684\u5ba2\u6237\u7aef-\u670d\u52a1\u5668\u8fd0\u884c\u65f6\u5b9e\u73b0\u7684CUDA API\uff0c\u5141\u8bb8\u591a\u4e2aCPU\u8fdb\u7a0b\u5171\u4eab\u540c\u4e00GPU context\uff0c\u4e0d\u540c\u8fdb\u7a0b\u7684kernel\u548cmemcpy\u64cd\u4f5c\u5728\u540c\u4e00GPU\u4e0a\u5e76\u53d1\u6267\u884c\uff0c\u4ee5\u5b9e\u73b0\u6700\u5927\u5316 GPU\u5229\u7528\u7387\u3001\u51cf\u5c11GPU\u4e0a\u4e0b\u6587\u7684\u5207\u6362\u65f6\u95f4\u4e0e\u5b58\u50a8\u7a7a\u95f4\u3002\u5728CUDA 7.0\u540e\uff0c\u6211\u4eec\u53ea\u9700\u8981\u6267\u884c\u5982\u4e0b\u6307\u4ee4\u5c31\u53ef\u4ee5\u6253\u5f00MPS\u670d\u52a1\uff1a nvidia-cuda-mps-control -d \u663e\u5361\u786c\u4ef6\u67b6\u6784\uff1aSM\u3001SP\u3001Warp \u00b6 SP(Streaming Processor)/CUDA core \u00b6 \u6d41\u5904\u7406\u5668\uff0c \u662fGPU\u6700\u57fa\u672c\u7684\u5904\u7406\u5355\u5143\uff0c\u3002\u76f8\u5f53\u4e8e\u4e00\u4e2athread SM(Streaming MultiProcessor) \u00b6 \u4e00\u4e2a SM (\u4e5f\u53ebGPU\u5927\u6838)\u7531\u591a\u4e2a SP \u52a0\u4e0a\u5176\u4ed6\u7684\u4e00\u4e9b\u8d44\u6e90\u7ec4\u6210\uff0c \u6bcf\u4e2aSM\u6839\u636eGPU\u67b6\u6784\u4e0d\u540c\u6709\u4e0d\u540c\u6570\u91cf\u7684CUDA core \uff0cPascal\u67b6\u6784\u4e2d\u4e00\u4e2aSM\u6709128\u4e2aCUDA core\u3002 SM\u8fd8\u5305\u62ec\u7279\u6b8a\u8fd0\u7b97\u5355\u5143(SFU)\uff0c\u5171\u4eab\u5185\u5b58(shared memory)\uff0c\u5bc4\u5b58\u5668\u6587\u4ef6(Register File)\u548c==\u8c03\u5ea6\u5668==(Warp Scheduler)\u7b49\u3002 register\u548cshared memory\u662f\u7a00\u7f3a\u8d44\u6e90 \uff0c\u8fd9\u4e9b\u6709\u9650\u7684\u8d44\u6e90\u5c31\u4f7f\u6bcf\u4e2aSM\u4e2dactive warps\u6709\u975e\u5e38\u4e25\u683c\u7684\u9650\u5236\uff0c\u4e5f\u5c31\u9650\u5236\u4e86\u5e76\u884c\u80fd\u529b\u3002 \u5f53\u4e00\u4e2akernel\u542f\u52a8\u540e\uff0cthread\u4f1a\u88ab\u5206\u914d\u5230\u5f88\u591aSM\u4e2d\u6267\u884c\u3002\u5927\u91cf\u7684thread\u53ef\u80fd\u4f1a\u88ab\u5206\u914d\u5230\u4e0d\u540c\u7684SM\uff0c\u4f46\u662f\u540c\u4e00\u4e2ablock\u4e2d\u7684thread\u5fc5\u7136\u5728\u540c\u4e00\u4e2aSM\u4e2d\u5e76\u884c\u6267\u884c\u3002 warp \u00b6 \u4e00\u4e2aSP\u53ef\u4ee5\u6267\u884c\u4e00\u4e2athread\uff0c\u4f46\u662f==\u5b9e\u9645\u4e0a\u5e76\u4e0d\u662f\u6240\u6709\u7684thread\u80fd\u591f\u5728\u540c\u4e00\u65f6\u523b\u6267\u884c==\u3002Nvidia\u628a32\u4e2athreads\u7ec4\u6210\u4e00\u4e2awarp\uff0c warp\u662f\u8c03\u5ea6\u548c\u8fd0\u884c\u7684\u57fa\u672c\u5355\u5143 \u3002 warp\u4e2d\u6240\u6709threads\u5e76\u884c\u7684\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4 \u3002warp\u7531SM\u7684\u786c\u4ef6warp scheduler\u8d1f\u8d23\u8c03\u5ea6\uff0c \u4e00\u4e2aSM\u540c\u4e00\u4e2a\u65f6\u523b\u53ef\u4ee5\u6267\u884c\u591a\u4e2awarp \uff0c\u8fd9\u53d6\u51b3\u4e8ewarp scheduler\u7684\u6570\u91cf\u3002 \u76ee\u524d\u6bcf\u4e2awarp\u5305\u542b32\u4e2athreads \uff08Nvidia\u4fdd\u7559\u4fee\u6539\u6570\u91cf\u7684\u6743\u5229\uff09\u3002 \u5c3d\u7ba1warp\u4e2d\u7684\u7ebf\u7a0b\u4ece\u540c\u4e00\u7a0b\u5e8f\u5730\u5740\uff0c\u4f46\u53ef\u80fd\u5177\u6709\u4e0d\u540c\u7684\u884c\u4e3a\uff0c\u6bd4\u5982\u5206\u652f\u7ed3\u6784\uff0c\u56e0\u4e3a==GPU\u89c4\u5b9awarp\u4e2d\u6240\u6709\u7ebf\u7a0b\u5728\u540c\u4e00\u5468\u671f\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4==\uff0cwarp\u53d1\u6563\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d\u3002 \u4e00\u4e2aSM\u540c\u65f6\u5e76\u53d1\u7684warp\u662f\u6709\u9650\u7684 \uff0c\u56e0\u4e3a\u8d44\u6e90\u9650\u5236\uff0cSM\u8981\u4e3a\u6bcf\u4e2a\u7ebf\u7a0b\u5757\u5206\u914d\u5171\u4eab\u5185\u5b58\uff0c\u800c\u4e5f\u8981\u4e3a\u6bcf\u4e2a\u7ebf\u7a0b\u675f\u4e2d\u7684\u7ebf\u7a0b\u5206\u914d\u72ec\u7acb\u7684\u5bc4\u5b58\u5668\uff0c\u6240\u4ee5SM\u7684\u914d\u7f6e\u4f1a\u5f71\u54cd\u5176\u6240\u652f\u6301\u7684\u7ebf\u7a0b\u5757\u548cwarp\u5e76\u53d1\u6570\u91cf\u3002 \u7531\u4e8ewarp\u63a7\u5236\u7684thread\u7684\u5927\u5c0f\u4e00\u822c\u4e3a32\uff0c\u6240\u4ee5block\u6240\u542b\u7684thread\u7684\u5927\u5c0f\u4e00\u822c\u8981\u8bbe\u7f6e\u4e3a32\u7684\u500d\u6570 \u6bcf\u4e2ablock\u7684warp\u6570\u91cf: \u4e00\u4e2awarp\u4e2d\u7684\u7ebf\u7a0b\u5fc5\u7136\u5728\u540c\u4e00\u4e2ablock\u4e2d\uff0c\u5982\u679cblock\u6240\u542b\u7ebf\u7a0b\u6570\u76ee\u4e0d\u662fwarp\u5927\u5c0f\u7684\u6574\u6570\u500d\uff0c\u90a3\u4e48\u591a\u51fa\u7684\u90a3\u4e9bthread\u6240\u5728\u7684warp\u4e2d\uff0c\u4f1a\u5269\u4f59\u4e00\u4e9binactive\u7684thread \u53c2\u8003 \u00b6 \u8be6\u89e3CUDA\u7684Context\u3001Stream\u3001Warp\u3001SM\u3001SP\u3001Kernel\u3001Block\u3001Grid - \u77e5\u4e4e \u76f8\u5173\u5382\u5546\u548c\u4ea7\u54c1 \u00b6 \u82f1\u4f1f\u8fbe \u00b6 \u5e38\u89c1\u8ba1\u7b97\u5361(AI\u751f\u6210) \u00b6 \u8ba1\u7b97\u5361\u5bf9\u6bd4 \u00b6 \u5bf9\u6bd4\u7ef4\u5ea6\uff1a \u67b6\u6784\u5148\u8fdb\u6027 : Hopper > Ada \u2248 Ampere > Volta\u3002 \u663e\u5b58\u5e26\u5bbd : HBM3\uff08H100\uff09 > HBM2e\uff08A100\uff09 > GDDR6X\uff084090\uff09 > HBM2\uff08V100\uff09\u3002 \u7a00\u758f\u8ba1\u7b97\u652f\u6301 : H100/A100/4090\u663e\u8457\u4f18\u4e8e\u65e7\u67b6\u6784\u3002 \u591a\u5361\u6269\u5c55 : H100/A100\u652f\u6301NVLink\uff0c4090/3090\u4ec5\u652f\u6301PCIe\u3002 \u7efc\u5408\u6765\u770b\uff1aH100 > A100 \u2248 A800 > RTX 4090 > A40 > V100 > RTX 3090 > A30 \u5b9e\u9645\u573a\u666f\u4e2d\uff0cH100/A100\u66f4\u9002\u5408\u4f01\u4e1a\u7ea7\u8bad\u7ec3\uff0c4090/3090\u9002\u5408\u4e2a\u4eba\u6216\u5c0f\u89c4\u6a21\u4efb\u52a1\uff0cA40/A30\u4fa7\u91cd\u63a8\u7406\u548c\u8fb9\u7f18\u8ba1\u7b97 H100 (Hopper\u67b6\u6784) \u00b6 \u67b6\u6784 : Hopper (2022) \u5236\u7a0b : 4nm \u663e\u5b58 : 80GB HBM3 | \u5e26\u5bbd 3TB/s \u8ba1\u7b97\u6027\u80fd : FP32 60 TFLOPS | FP16/TF32 2,000 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 18,432 CUDA + 576 Tensor Core\uff08\u7b2c\u56db\u4ee3\uff09 \u7279\u6027 : \u652f\u6301NVLink 4.0\uff08900GB/s\uff09\u3001PCIe 5.0\u3001Transformer\u5f15\u64ce\u4f18\u5316 \u529f\u8017 : 700W \u5b9a\u4f4d : \u8d85\u5927\u89c4\u6a21\u6a21\u578b\u8bad\u7ec3\u3001HPC \u4f18\u52bf : Hopper\u67b6\u6784 + \u7b2c\u56db\u4ee3Tensor Core + Transformer\u5f15\u64ce \uff0cFP16\u7a00\u758f\u7b97\u529b\u9ad8\u8fbe 2,000 TFLOPS \uff0cHBM3\u663e\u5b58\u5e26\u5bbd 3TB/s \uff0c\u652f\u6301NVLink 4.0\uff0c\u4e13\u4e3a\u8d85\u5927\u89c4\u6a21\u6a21\u578b\u4f18\u5316\u3002 \u573a\u666f : \u5927\u89c4\u6a21\u8bad\u7ec3\uff08\u5982GPT-4/LLaMA\uff09\u3001HPC\u3002 A100 (Ampere\u67b6\u6784) \u00b6 \u67b6\u6784 : Ampere (2020) \u663e\u5b58 : 40GB/80GB HBM2e | \u5e26\u5bbd 1.6TB/s \u8ba1\u7b97\u6027\u80fd : FP32 19.5 TFLOPS | FP16/TF32 312 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 6,912 CUDA + 432 Tensor Core\uff08\u7b2c\u4e09\u4ee3\uff09 \u7279\u6027 : NVLink 3.0\uff08600GB/s\uff09\u3001\u591a\u5b9e\u4f8bGPU\uff08MIG\uff09 \u529f\u8017 : 400W \u5b9a\u4f4d : \u4e3b\u6d41AI\u8bad\u7ec3\u3001\u79d1\u5b66\u8ba1\u7b97 A800 (Ampere\u67b6\u6784) \u00b6 \u7b80\u4ecb : A100\u7684\u51fa\u53e3\u9650\u5236\u7248\uff0cNVLink\u5e26\u5bbd\u964d\u81f3400GB/s\uff0c\u5176\u4ed6\u53c2\u6570\u4e0eA100\u4e00\u81f4\u3002 \u5b9a\u4f4d : \u66ff\u4ee3A100\u7684\u4e2d\u56fd\u5e02\u573a\u4e13\u7528\u578b\u53f7\u3002 A40 (Ampere\u67b6\u6784) \u00b6 \u67b6\u6784 : Ampere (2021) \u663e\u5b58 : 48GB GDDR6 | \u5e26\u5bbd 696GB/s \u8ba1\u7b97\u6027\u80fd : FP32 37.4 TFLOPS | FP16 149.8 TFLOPS \u6838\u5fc3\u6570 : 10,752 CUDA + 336 Tensor Core \u7279\u6027 : \u652f\u6301\u865a\u62df\u5316\u3001RT Core\uff08\u5149\u8ffd\uff09\u3001\u88ab\u52a8\u6563\u70ed \u529f\u8017 : 300W \u5b9a\u4f4d : \u6df7\u5408\u6e32\u67d3\u4e0eAI\u63a8\u7406\uff08\u5982\u4e91\u6e38\u620f\u3001\u865a\u62df\u5316\uff09\u3002 \u4f18\u52bf : Ampere\u67b6\u6784 + \u7b2c\u4e09\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 149.8 TFLOPS \uff0c48GB GDDR6\u663e\u5b58\uff0c\u652f\u6301\u865a\u62df\u5316\u548c\u5149\u8ffd\u3002 \u5c40\u9650 : \u663e\u5b58\u5e26\u5bbd\uff08696GB/s\uff09\u4f4e\u4e8eHBM\u7cfb\u5217\uff0c\u9002\u5408\u6df7\u5408\u6e32\u67d3\u4e0e\u63a8\u7406\u3002 \u573a\u666f : \u4e91\u63a8\u7406\u3001\u865a\u62df\u5316\u3001\u8f7b\u91cf\u7ea7\u8bad\u7ec3\u3002 V100 (Volta\u67b6\u6784) \u00b6 \u67b6\u6784 : Volta (2017) \u663e\u5b58 : 16GB/32GB HBM2 | \u5e26\u5bbd 900GB/s \u8ba1\u7b97\u6027\u80fd : FP32 14 TFLOPS | FP16 112 TFLOPS\uff08Tensor Core\uff09 \u6838\u5fc3\u6570 : 5,120 CUDA + 640 Tensor Core\uff08\u7b2c\u4e00\u4ee3\uff09 \u7279\u6027 : NVLink 2.0\uff08300GB/s\uff09 \u529f\u8017 : 250W \u5b9a\u4f4d : \u7ecf\u5178\u6df1\u5ea6\u5b66\u4e60\u5361\uff0c\u4ecd\u5e7f\u6cdb\u7528\u4e8e\u63a8\u7406\u548c\u5c0f\u89c4\u6a21\u8bad\u7ec3\u3002 \u4f18\u52bf : Volta\u67b6\u6784 + \u7b2c\u4e00\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 112 TFLOPS \uff0cHBM2\u663e\u5b58\u5e26\u5bbd 900GB/s \u3002 \u5c40\u9650 : \u67b6\u6784\u8f83\u8001\uff0c\u7a00\u758f\u8ba1\u7b97\u652f\u6301\u6709\u9650\u3002 \u573a\u666f : \u7ecf\u5178\u63a8\u7406\u4efb\u52a1\u3001\u517c\u5bb9\u6027\u8981\u6c42\u9ad8\u7684\u573a\u666f\u3002 RTX 4090 (Ada Lovelace\u67b6\u6784) \u00b6 \u67b6\u6784 : Ada Lovelace (2022) \u663e\u5b58 : 24GB GDDR6X | \u5e26\u5bbd 1TB/s \u8ba1\u7b97\u6027\u80fd : FP32 82.6 TFLOPS | FP16 1321 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 16,384 CUDA + 512 Tensor Core\uff08\u7b2c\u56db\u4ee3\uff09 \u529f\u8017 : 450W \u5b9a\u4f4d : \u5355\u5361\u6700\u5f3aFP32\u6027\u80fd\uff0c\u9002\u5408\u672c\u5730AI\u5f00\u53d1\uff0c\u4f46\u65e0ECC\u663e\u5b58\u548cNVLink\u3002 \u4f18\u52bf : Ada\u67b6\u6784 + \u7b2c\u56db\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 1,321 TFLOPS \uff08\u7a00\u758f\uff09\uff0cGDDR6X\u663e\u5b58\u5e26\u5bbd 1TB/s \uff0c\u5355\u5361FP32\u6027\u80fd\u6700\u5f3a\uff0882.6 TFLOPS\uff09\u3002 \u5c40\u9650 : \u65e0ECC\u663e\u5b58\u3001\u4e0d\u652f\u6301NVLink\uff0c\u663e\u5b58\u5bb9\u91cf\uff0824GB\uff09\u548c\u5e26\u5bbd\u5f31\u4e8eH100/A100\u3002 \u573a\u666f : \u5c0f\u89c4\u6a21\u8bad\u7ec3\u3001\u672c\u5730AI\u5f00\u53d1\u3002 A30 (Ampere\u67b6\u6784) \u00b6 \u67b6\u6784 : Ampere (2021) \u663e\u5b58 : 24GB HBM2 | \u5e26\u5bbd 933GB/s \u8ba1\u7b97\u6027\u80fd : FP32 10.3 TFLOPS | FP16 82.5 TFLOPS \u6838\u5fc3\u6570 : 3,584 CUDA + 112 Tensor Core \u7279\u6027 : \u652f\u6301MIG\u3001\u4f4e\u529f\u8017 \u529f\u8017 : 165W \u5b9a\u4f4d : \u9ad8\u5bc6\u5ea6\u63a8\u7406\u3001\u8fb9\u7f18\u670d\u52a1\u5668\u3002 \u4f18\u52bf : Ampere\u67b6\u6784 + \u7b2c\u4e09\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 82.5 TFLOPS \uff0c24GB HBM2\u663e\u5b58\uff0c\u4f4e\u529f\u8017\uff08165W\uff09\u3002 \u5c40\u9650 : \u7b97\u529b\u8f83\u4f4e\uff0c\u9002\u5408\u9ad8\u5bc6\u5ea6\u63a8\u7406\u3002 \u573a\u666f : \u8fb9\u7f18\u670d\u52a1\u5668\u3001\u6279\u91cf\u63a8\u7406\u3002 \u67b6\u6784 \u00b6 \u6d88\u8d39\u7ea7\u663e\u5361 \u00b6 \u56fd\u4ea7 \u00b6 Parameter MTT S4000 NVIDIA H100 Architecture 3rd generation MUSA architecture Hopper architecture Manufacturing Process 16nm process technology 4N custom process from TSMC Memory Capacity 48GB GDDR6 80GB HBM3 (SXM) / 94GB HBM3 (NVL) Memory Bandwidth 768GB/s 3.35TB/s (SXM) / 3.9TB/s (NVL) Compute Performance (FP32) 25 TFLOPs 67 TFLOPs Tensor Core Performance (FP16/BF16) 1,979 TFLOPs 1,979 TFLOPs (with sparsity) Interconnect Technology MTLink technology (240GB/s data link from one card to another) NVIDIA NVLink\u2122 (900GB/s) / PCIe Gen5 (128GB/s) CPU\u548cGPU\u533a\u522b \u00b6 \u76f8\u6bd4CPU\uff0cGPU\u5c06\u66f4\u591a\u7684\u6676\u4f53\u7ba1\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\uff0c\u800c\u4e0d\u662f\u7f13\u5b58\u548c\u6d41\u63a7\uff08Flow Control\uff09\u3002\u8fd9\u6e90\u4e8e\u4e24\u8005\u4e0d\u540c\u7684\u8bbe\u8ba1\u76ee\u6807\uff0cCPU\u7684\u8bbe\u8ba1\u76ee\u6807\u662f\u5e76\u884c\u6267\u884c\u51e0\u5341\u4e2a\u7ebf\u7a0b\uff0c\u800cGPU\u7684\u76ee\u6807\u662f\u8981\u5e76\u884c\u6267\u884c\u51e0\u5343\u4e2a\u7ebf\u7a0b GPU\u7684Core\u6570\u91cf\u8981\u8fdc\u8fdc\u591a\u4f59CPU\uff0c\u4f46\u662f\u6709\u5f97\u5fc5\u6709\u5931\uff0c\u53ef\u4ee5\u770b\u5230GPU\u7684Cache\u548cControl\u8981\u8fdc\u8fdc\u5c11\u4e8eCPU\uff0c\u8fd9\u4f7f\u5f97GPU\u7684\u5355Core\u7684\u81ea\u7531\u5ea6\u8981\u8fdc\u8fdc\u4f4e\u4e8eCPU\uff0c\u4f1a\u53d7\u5230\u8bf8\u591a\u9650\u5236\uff0c\u800c\u8fd9\u4e2a\u9650\u5236==\u6700\u7ec8\u4f1a\u7531\u7a0b\u5e8f\u5458\u627f\u62c5==\u3002\u8fd9\u4e9b\u9650\u5236\u4e5f\u4f7f\u5f97GPU\u7f16\u7a0b\u4e0eCPU\u591a\u7ebf\u7a0b\u7f16\u7a0b\u6709\u7740\u6839\u672c\u533a\u522b\u3002 \u8fd9\u5176\u4e2d\u6700\u6839\u672c\u7684\u4e00\u4e2a\u533a\u522b\u53ef\u4ee5\u5728\u4e0a\u53f3\u56fe\u4e2d\u770b\u51fa\uff0c\u6bcf\u4e00\u884c\u6709\u591a\u4e2aCore\uff0c\u5374\u53ea\u6709\u4e00\u4e2aControl\uff0c\u8fd9\u4ee3\u8868\u7740==\u591a\u4e2aCore\u540c\u4e00\u65f6\u523b\u53ea\u80fd\u6267\u884c\u540c\u6837\u7684\u6307\u4ee4==\uff0c\u8fd9\u79cd\u6a21\u5f0f\u4e5f\u79f0\u4e3a SIMT (Single Instruction Multiple Threads). \u8fd9\u4e0e\u73b0\u4ee3CPU\u7684SIMD\u5012\u662f\u6709\u4e9b\u76f8\u4f3c\uff0c\u4f46\u5374\u6709\u6839\u672c\u5dee\u522b \u96c6\u663e\u548c\u72ec\u663e \u00b6 ASIC \u00b6 TPU \u00b6 NPU \u00b6 DPU \u00b6 \u534e\u4e3a\u6607\u817e\uff08Ascend\uff09 \u00b6 FPGA \u00b6 \u53c2\u8003 \u00b6 AI\u82af\u7247\u57fa\u7840\u77e5\u8bc6 \u82f1\u4f1f\u8fbeGPU\u67b6\u6784\u6f14\u8fdb\u8fd1\u5341\u5e74\uff0c\u4ece\u8d39\u7c73\u5230\u5b89\u57f9 - \u77e5\u4e4e","title":"Hardware"},{"location":"Hardware/#hardware","text":"","title":"Hardware"},{"location":"Hardware/#_1","text":"","title":"\u8ba1\u7b97\u673a\u7ec4\u6210\u4e0e\u4f53\u7cfb\u7ed3\u6784"},{"location":"Hardware/#_2","text":"ENIAC \u7ea6\u7ff0 \u2022 \u83ab\u514b\u5229\u6559\u6388 1943 \u5e74 EDVAC \u51af \u30fb \u8bfa\u4f0a\u66fc 1945 \u5e74 \u5b58\u50a8\u7a0b\u5e8f\u6982\u5ff5 IAS \u8ba1\u7b97\u673a 1947 \u5e74\u8d1d\u5c14\u5b9e\u9a8c\u5ba4\u53d1\u660e\u4e86\u6676\u4f53\u7ba1 UNIVAC I \u662f\u7b2c\u4e00\u53f0\u6210\u529f\u7684\u5546\u7528\u8ba1\u7b97\u673a IBM701 1953 \u5e74 IBM 702 1955 \u5e74 1958 \u5e74\u51fa\u73b0\u4e86\u7535\u5b50\u5b66\u9769\u547d\u6027\u7684\u6210\u5c31\uff0c \u5f00\u521b\u4e86\u5fae\u7535\u5b50\u65f6\u4ee3\uff1a \u96c6\u6210\u7535\u8def\u7684\u53d1\u660e System/360 \uff0c 1964 \u5e74\uff0c IBM PDP-8 1964 \u5e74 \u8db3\u591f\u5c0f\uff0c \u4ee5\u81f3\u4e8e\u53ef\u4ee5\u653e\u5728\u5b9e\u9a8c\u5ba4\u7684\u5de5\u4f5c\u53f0\u4e0a \u603b\u7ebf\u7ed3\u6784 \u7531\u4e8e\u6240\u6709\u7684\u7cfb\u7edf\u5143\u4ef6\u90fd\u5206\u4eab\u540c\u4e00\u5957\u4fe1\u53f7\u901a\u8def\uff0c \u56e0\u6b64\u5b83\u4eec\u7684\u4f7f\u7528\u5fc5\u987b\u7531 CPU \u6765\u63a7\u5236\u3002 \u8fd9\u79cd\u7ed3\u6784\u5177\u6709\u9ad8\u5ea6\u7684\u7075\u6d3b\u6027,. \u5141\u8bb8\u5c06\u6a21\u5757\u63d2\u5165\u603b\u7ebf\u4ee5\u5f62\u6210\u5404\u79cd\u914d\u7f6e\u3002 Intel 4004 1971 \u5e74 \u7b2c\u4e00\u4e2a\u5c06 CPU \u7684\u6240\u6709\u5143\u4ef6\u90fd\u653e\u5728\u540c\u4e00\u5757\u82af\u7247\u5185\u7684\u4ea7\u54c1\u2014\u2014 \u5fae\u5904\u7406\u5668\u8bde\u751f Intel 8008 1972 \u5e74 \u7b2c\u4e00\u4e2a 8 \u4f4d\u7684\u5fae\u5904\u7406\u5668 Intel 8080 1974 \u5e74 \u7b2c\u4e00\u4e2a\u901a\u7528\u5fae\u5904\u7406\u5668\u3002 32 \u4f4d\u5355\u7247\u5fae\u5904\u7406\u5668 \u8d1d\u5c14\u5b9e\u9a8c\u5ba4\u548c HP \u516c\u53f8 1981 \u5e74 Intel 32 \u4f4d\u5fae\u5904\u7406\u5668 80386 1985 \u5e74 \u673a\u5668\u5b57\u957f\uff1a\u4e00\u6b21\u6574\u6570\u8fd0\u7b97\u6240\u80fd\u5904\u7406\u7684\u4e8c\u8fdb\u5236\u4f4d\u6570","title":"\u53d1\u5c55\u5386\u53f2"},{"location":"Hardware/#_3","text":"","title":"\u5b58\u50a8\u5899"},{"location":"Hardware/#_4","text":"","title":"\u8ba1\u7b97\u673a\u7cfb\u7edf"},{"location":"Hardware/#_5","text":"\u6548\u7387\u4f4e","title":"\u65e9\u671f\u51af\u8bfa\u4f9d\u66fc\u673a"},{"location":"Hardware/#_6","text":"\u5904\u7406\u5668CPU = \u8fd0\u7b97\u5668+\u63a7\u5236\u5668 \u6570\u636e\u7ed9\u8fd0\u7b97\u5668 \u6307\u4ee4\u7ed9\u63a7\u5236\u5668 \u8ba1\u7ec4\u7684\u4e3b\u673a\u662fCPU+\u5185\u5b58\uff0c\u4e0d\u5305\u62ec\u786c\u76d8\uff0c\u786c\u76d8\u5c5e\u4e8eIO\u8bbe\u5907","title":"\u73b0\u4ee3\u51af\u7f57\u4f0a\u66fc\u673a"},{"location":"Hardware/#_7","text":"","title":"\u6570\u7684\u8868\u793a"},{"location":"Hardware/#_8","text":"\u8865\u7801\u7684\u4f7f\u7528\u53ef\u4ee5\u7b80\u5316\u8ba1\u7b97\u673a\u4e2d\u7684\u7b97\u672f\u8fd0\u7b97\uff0c\u56e0\u4e3a==\u52a0\u6cd5\u548c\u51cf\u6cd5\u53ef\u4ee5\u7edf\u4e00\u4e3a\u52a0\u6cd5\u8fd0\u7b97==\u3002\u5f53\u8fdb\u884c\u51cf\u6cd5\u8fd0\u7b97\u65f6\uff0c\u53ef\u4ee5\u5c06\u51cf\u6570\u7684\u8865\u7801\u4e0e\u88ab\u51cf\u6570\u76f8\u52a0\uff0c\u4ece\u800c\u5f97\u5230\u7ed3\u679c \u79fb\u7801:\u8865\u7801\u7684\u57fa\u7840\u4e0a\u5c06\u7b26\u53f7\u4f4d\u53d6\u53cd\u3002\u6ce8\u610f:\u79fb\u7801\u53ea\u80fd\u7528\u4e8e\u8868\u793a\u6574\u6570 \u539f\u7801\u3001\u53cd\u7801\u3001\u8865\u7801 | \u83dc\u9e1f\u6559\u7a0b","title":"\u539f\u7801/\u53cd\u7801/\u8865\u7801/\u79fb\u7801"},{"location":"Hardware/#_9","text":"\u6d6e\u70b9\u6570\u5c31\u662f\u5c0f\u6570\u70b9\u4f4d\u7f6e\u662f\u53d8\u7684 \u5b9a\u70b9\u6570 \u4e5f\u6709\u53cd\u7801\u548c\u8865\u7801","title":"\u5b9a\u70b9\u6570/ \u6d6e\u70b9\u6570"},{"location":"Hardware/#ieee-754","text":"\u79d1\u5b66\u8ba1\u6570\u6cd5","title":"IEEE 754\u6807\u51c6\u6d6e\u70b9\u6570"},{"location":"Hardware/#float","text":"\u6ce8\u610f\u5c0f\u6570\u70b9\u524d\u4e00\u5b9a\u4e3a1\uff0c\u6240\u4ee5\u4e0d\u7528\u8bb0\u5f55\u8fd9\u4e2a\u6570\u636e\u5230\u5c3e\u6570","title":"float"},{"location":"Hardware/#double","text":"\u9636\u7801\u504f\u7f6e\u503c\u4e3a1023","title":"double"},{"location":"Hardware/#_10","text":"\u89c4\u683c\u5316\u6d6e\u70b9\u6570\u7684\u9636\u7801\u4e0d\u5168\u4e3a0\u3001\u4e5f\u4e0d\u5168\u4e3a1","title":"\u8868\u793a\u8303\u56f4"},{"location":"Hardware/#_11","text":"\u4e0e3-3\u5bf9\u6bd4 \u4e2d\u65ad\u4f18\u5148\u7ea7","title":"\u4e2d\u65ad"},{"location":"Hardware/#_12","text":"\u603b\u7ebf\u4e2d\u5305\u542b\u4e09\u7c7b\uff1a \u6570\u636e\u7ebf \u5730\u5740\u7ebf \u63a7\u5236\u7ebf","title":"\u603b\u7ebf\u4e92\u8054"},{"location":"Hardware/#cpu","text":"","title":"\u5904\u7406\u5668/CPU"},{"location":"Hardware/#_13","text":"CPU\u5185\u90e8\u603b\u7ebf\u7ed3\u6784 [!TIP] \u6a59\u8272\u6846\u4e3a\u7528\u6237\u53ef\u89c1\u7684\u5bc4\u5b58\u5668\uff0c\u7070\u8272\u4e0d\u53ef\u89c1 \u8fd9\u91cc\u7684R0,R1...\u8868\u793a\u7684\u662fALU\u8f93\u5165\u7684\u901a\u7528\u5bc4\u5b58\u5668","title":"\u7efc\u8ff0"},{"location":"Hardware/#_14","text":"","title":"\u6700\u7b80\u7a0b\u5e8f"},{"location":"Hardware/#_15","text":"\u8fd8\u6709\u4e00\u4e2aPSW\u5bc4\u5b58\u5668,\u4e5f\u53ebFR(\u6807\u5fd7\u5bc4\u5b58\u5668)","title":"\u8fd0\u7b97\u5668"},{"location":"Hardware/#alu","text":"ALU\u7684\u6838\u5fc3\u662f\u4e00\u4e2a\u52a0\u6cd5\u5668\uff0c\u52a0\u51cf\u4e58\u6570\u90fd\u4f7f\u7528\u52a0\u6cd5\u5668\u5b9e\u73b0 \u5982\u679cALU\u652f\u6301k\u79cd\u529f\u80fd\uff0c\u5219\u63a7\u5236\u4fe1\u53f7\u4f4d\u6570m\u2265log~2~k ALU\u7684\u8fd0\u7b97\u6570\u3001\u8fd0\u7b97\u7ed3\u679c\u4f4d\u6570\u4e0e\u8ba1\u7b97\u673a\u7684\u5668\u5b57\u957f\u76f8\u540c ZF/OF/SF/CF\u6807\u5fd7\u4f4d\uff0c\u7528\u4e8e\u8868\u793a\u672c\u6b21\u8fd0\u7b97\u7ed3\u679c\u7684\u7279\u5f81\u3002\u8fd9\u4e9b\u6807\u5fd7\u4fe1\u606f\u901a\u5e38\u4f1a\u88ab\u9001\u5165 PSW\uff08FR\uff09\u7a0b\u5e8f\u72b6\u6001\u5b57\u5bc4\u5b58\u5668 ZF\u8868\u793a\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u4e3a\u96f6 0F\u8868\u793a\u6709\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u6ea2\u51fa SF\u8868\u793a\u6709\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u7684\u6b63\u8d1f\u6027 CF\u8868\u793a\u65e0\u7b26\u53f7\u6570\u8fd0\u7b97\u7ed3\u679c\u662f\u5426\u6ea2\u51fa","title":"ALU"},{"location":"Hardware/#alu_1","text":"\u4e09\u79cd\u8fde\u7ebf\u65b9\u5f0f\uff1a","title":"ALU\u7684\u8f93\u5165\u8fde\u63a5\u7684\u5bc4\u5b58\u5668"},{"location":"Hardware/#_16","text":"x86/ARM","title":"\u6307\u4ee4"},{"location":"Hardware/#_17","text":"","title":"\u5206\u7c7b"},{"location":"Hardware/#_18","text":"[!WARNING] \u6ce8\u610f\uff0c\u4e00\u4e2a\u6307\u4ee4\u4e2d\u9700\u8981\u8bbf\u95ee\u7684\u5730\u5740\u8d8a\u591a\uff0c\u5bfb\u5740\u80fd\u529b\u8d8a\u5dee \u96f6\u5730\u5740\u6307\u4ee4 \u7a7a\u64cd\u4f5c/\u505c\u673a/\u5173\u4e2d\u65ad \u5806\u6808\u64cd\u4f5c \u4e00\u5730\u5740\u6307\u4ee4 \u5355\u64cd\u4f5c\u6570\uff08\u4e09\u6b21\u8bbf\u5b58\uff09\uff1a\u52a0\u51cf==1==/\u53d6\u53cd/\u6c42\u8865\u7801 \u53cc\u64cd\u4f5c\u6570\uff08\u4e24\u6b21\u8bbf\u5b58\uff09\uff1a\u52a0\u51cf\u6cd5\uff0c\u4f46\u662f\u88ab\u52a0\u6570\u5df2\u7ecf\u5728ACC\u91cc\u9762\u4e86 \u4e8c\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\uff0c\u7ed3\u679c\u653e\u5728\u88ab\u52a0\u6570\u8986\u76d6 \u4e09\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\u7ed3\u679c\u6307\u5b9a\u5b58\u653e\u5230\u67d0\u5730\u5740 \u56db\u5730\u5740\u6307\u4ee4 \uff1a \uff08\u56db\u6b21\u8bbf\u5b58\uff09\u52a0\u51cf\u7ed3\u679c\u6307\u5b9a\u5b58\u653e\u5230\u67d0\u5730\u5740,\u540c\u65f6PC\u7684\u503c\u6307\u5411\u53e6\u4e00\u4e2a\u5730\u5740","title":"\u6309\u8bbf\u95ee\u5730\u5740\u6570\u91cf\u5206\u7c7b"},{"location":"Hardware/#_19","text":"","title":"\u6309\u6307\u4ee4\u957f\u5ea6\u5206\u7c7b"},{"location":"Hardware/#_20","text":"\u4e00\u79cd\u53ef\u53d8\u64cd\u4f5c\u7801\u6307\u4ee4\uff1a [!TIP] \u8bbe\u5730\u5740\u957f\u5ea6\u4e3an\uff0c\u4e0a\u4e00\u5c42\u7559\u51fam\u79cd\u72b6\u6001\uff0c\u4e0b\u4e00\u5c42\u53ef\u6269\u5c55\u51famx2\"\u79cd\u72b6\u6001","title":"\u6309\u64cd\u4f5c\u7801\u957f\u5ea6\u5206\u7c7b"},{"location":"Hardware/#_21","text":"","title":"\u6309\u64cd\u4f5c\u7c7b\u578b\u5206\u7c7b"},{"location":"Hardware/#_22","text":"PC\u5b9e\u9645\u4e0a\u5e76\u4e0d\u4e00\u5b9a\u662f+1\u3002\u5982\u679c\u4e3b\u5b58\u6309\u5b57\u8282\uff08Byte\uff09\u7f16\u5740\u7684\uff08\u4e5f\u5c31\u662f\u8bf4\u4e00\u4e2a\u5730\u5740\u53ea\u67091Byte\u6570\u636e\uff09\uff0c\u800c\u6307\u4ee4\u957f\u5ea6\u4e3a2Byte\uff0c\u90a3\u4e48PC\u6bcf\u6b21\u5c31\u8981+2\u4e86 \u5982\u679c\u662f\u53d8\u957f\u6307\u4ee4\uff1a","title":"\u6307\u4ee4\u5bfb\u5740"},{"location":"Hardware/#_23","text":"","title":"\u987a\u5e8f\u5bfb\u5740"},{"location":"Hardware/#_24","text":"\u6bd4\u5982\u6c47\u7f16\u4e2d\u7684JUMP \u5341\u79cd\u7c7b\u578b \u53d8\u5740\u7684\u4f5c\u7528\uff0c\u6709\u65e0IX\u7684\u6bd4\u8f83\uff1a","title":"\u8df3\u8dc3\u5bfb\u5740"},{"location":"Hardware/#_25","text":"\u5806\u6808\u6307\u9488\uff1aSP","title":"\u5806\u6808\u5bfb\u5740"},{"location":"Hardware/#_26","text":"CISC \u548c RIS","title":"\u6307\u4ee4\u96c6"},{"location":"Hardware/#_27","text":"","title":"\u63a7\u5236\u5668"},{"location":"Hardware/#_28","text":"\u8bfb\u53d6\u6307\u4ee4\uff0c\u7136\u540e\u6267\u884c\u6307\u4ee4\u3002\u8fd9\u4e24\u90e8\u4e3a\u4e00\u4e2a\u6307\u4ee4\u5468\u671f PC \u5bc4\u5b58\u5668\u4fdd\u5b58\u4e0b\u4e00\u6761\u6307\u4ee4 \u5730\u5740 IR \u4fdd\u5b58\u6307\u4ee4","title":"\u6307\u4ee4\u5468\u671f"},{"location":"Hardware/#_29","text":"","title":"\u53d6\u5740\u5468\u671f"},{"location":"Hardware/#_30","text":"","title":"\u95f4\u5740\u5468\u671f"},{"location":"Hardware/#_31","text":"","title":"\u6267\u884c\u5468\u671f"},{"location":"Hardware/#_32","text":"","title":"\u4e2d\u65ad\u5468\u671f"},{"location":"Hardware/#_33","text":"[!TIP] \u5173\u4e8e\u95f4\u5740\u5468\u671f\uff0c\u8be6\u60c5\u53ef\u770b \u6307\u4ee4\u5bfb\u5740","title":"\u6307\u4ee4\u5468\u671f\u548c\u673a\u5668\u5468\u671f"},{"location":"Hardware/#_34","text":"","title":"\u63a7\u5236\u5668\u7684\u5185\u90e8\u603b\u7ebf\u7ed3\u6784"},{"location":"Hardware/#_35","text":"","title":"\u63a7\u5236\u5668\u4e2d\u7684\u8bbe\u8ba1"},{"location":"Hardware/#_36","text":"\u4e3e\u4f8b\uff1a \u5404\u9636\u6bb5\u5fae\u64cd\u4f5c\u65f6\u5e8f\u5b89\u6392\u539f\u5219\uff1a [!TIP] \u53ef\u4ee5\u5e76\u884c [!TIP] \u5047\u8bbe\u90fd\u53ea\u67093\u4e2a\u8282\u62cd \u7ec4\u5408\u903b\u8f91\u7535\u8def\u8bbe\u8ba1 5.4.1_\u786c\u5e03\u7ebf\u63a7\u5236\u5668_\u54d4\u54e9\u54d4\u54e9_bilibili \u7279\u70b9\uff1a \u6307\u4ee4\u8d8a\u591a\uff0c\u8bbe\u8ba1\u548c\u5b9e\u73b0\u5c31\u8d8a\u590d\u6742\uff0c\u56e0\u6b64\u4e00\u822c\u7528\u4e8eRISC(\u7cbe\u7b80\u6307\u4ee4\u96c6\u7cfb\u7edf) \u5982\u679c\u6269\u5145\u4e00\u6761\u65b0\u7684\u6307\u4ee4\uff0c\u5219\u63a7\u5236\u5668\u7684\u8bbe\u8ba1\u5c31\u9700\u8981\u5927\u6539\uff0c\u56e0\u6b64\u6269\u5145\u6307\u4ee4\u8f83\u56f0\u96be\u3002 \u7531\u4e8e\u4f7f\u7528\u7eaf\u786c\u4ef6\u5b9e\u73b0\u63a7\u5236\uff0c\u56e0\u6b64\u6267\u884c\u901f\u5ea6\u5f88\u5feb\u3002\u5fae\u64cd\u4f5c\u63a7\u5236\u4fe1\u53f7\u7531\u7ec4\u5408\u903b\u8f91\u7535\u8def\u5373\u65f6\u4ea7\u751f\u3002","title":"\u786c\u5e03\u7ebf"},{"location":"Hardware/#_37","text":"\u7c7b\u4f3c\u7a0b\u5e8f \u7ed3\u6784\uff1a CM/CMDR/CMAR [!TIP] ROM\u8bfb\u53d6\u6bd4RAM\u5feb","title":"\u5fae\u7a0b\u5e8f"},{"location":"Hardware/#_38","text":"\u6c34\u5e73\u578b [!TIP] Intel\u7684CPU\u5c31\u662f\u8fd9\u79cd\u65b9\u5f0f\uff1f \u9762\u79ef\u5360\u6574\u4e2aCPU\u7684\u4e00\u534a 5.4.3_\u5fae\u6307\u4ee4\u7684\u8bbe\u8ba1_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u5fae\u6307\u4ee4\uff08\u5fae\u63a7\u5236\u5668\u7684\u8f93\u51fa\uff09\u683c\u5f0f"},{"location":"Hardware/#_39","text":"","title":"\u4e0b\u5730\u5740\u7684\u786e\u8ba4"},{"location":"Hardware/#_40","text":"5.4.4_\u5fae\u7a0b\u5e8f\u63a7\u5236\u5355\u5143\u7684\u8bbe\u8ba1_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u5bf9\u6bd4"},{"location":"Hardware/#_41","text":"","title":"\u6307\u4ee4\u6d41\u6c34\u7ebf"},{"location":"Hardware/#_42","text":"\u6027\u80fd\u6307\u6807\uff1a \u541e\u5410\u7387 [!WARNING] \u6ce8\u610f\u8fd9\u79cd\u56fe\u7eb5\u5750\u6807\u662fstage \u52a0\u901f\u6bd4 \u6548\u7387","title":"\u7efc\u8ff0"},{"location":"Hardware/#_43","text":"\u6d41\u6c34\u7ebf\u6bcf\u4e00\u4e2a\u529f\u80fd\u6bb5\u90e8\u4ef6\u540e\u9762\u90fd\u8981\u6709\u4e00\u4e2a \u7f13\u51b2\u5bc4\u5b58\u5668 \uff0c\u6216\u79f0\u4e3a\u9501\u5b58\u5668\u5176\u4f5c\u7528\u662f\u4fdd\u5b58\u672c\u6d41\u6c34\u6bb5\u7684\u6267\u884c\u7ed3\u679c\uff0c\u63d0\u4f9b\u7ed9\u4e0b\u4e00\u6d41\u6c34\u6bb5\u4f7f\u7528 [!TIP] \u6ce8\u610f I Cache \u548c D Cache Imm \u6a21\u5757\u5b58\u7684\u662f\u7acb\u5373\u6570","title":"\u673a\u5668\u5468\u671f\u7684\u8bbe\u7f6e"},{"location":"Hardware/#_44","text":"\u7ed3\u6784\u76f8\u5173(\u8d44\u6e90\u51b2\u7a81) \u6570\u636e\u76f8\u5173\uff08\u6570\u636e\u51b2\u7a81\uff09 \u786c\u4ef6\u963b\u585e \u8f6f\u4ef6\u963b\u585e \u65c1\u8def\u4f18\u5316 \u7f16\u8bd1\u4f18\u5316\uff1a\u8c03\u6574\u5176\u4ed6\u6307\u4ee4\u7684\u987a\u5e8f \u63a7\u5236\u76f8\u5173\uff08\u63a7\u5236\u51b2\u7a81\uff09","title":"\u5f71\u54cd\u6d41\u6c34\u7ebf\u7684\u56e0\u7d20"},{"location":"Hardware/#_45","text":"5.6_3_\u4e94\u6bb5\u5f0f\u6307\u4ee4\u6d41\u6c34\u7ebf_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u4e3e\u4f8b"},{"location":"Hardware/#_46","text":"5.6_2_\u6307\u4ee4\u6d41\u6c34\u7ebf\u7684\u5f71\u54cd\u56e0\u7d20\u548c\u5206\u7c7b_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u6d41\u6c34\u7ebf\u5206\u7c7b"},{"location":"Hardware/#_47","text":"","title":"\u6d41\u6c34\u7ebf\u7684\u591a\u53d1\u6280\u672f"},{"location":"Hardware/#cpu_1","text":"","title":"CPU\u5185\u90e8\u603b\u7ebf\u6570\u636e\u901a\u8def"},{"location":"Hardware/#_48","text":"","title":"\u5355\u603b\u7ebf\u65b9\u5f0f"},{"location":"Hardware/#_49","text":"","title":"\u591a\u603b\u7ebf\u65b9\u5f0f"},{"location":"Hardware/#_50","text":"5.3_2_\u6570\u636e\u901a\u8def-\u4e13\u7528\u901a\u8def\u7ed3\u6784_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u4e13\u7528\u6570\u636e\u901a\u8def\u65b9\u5f0f"},{"location":"Hardware/#_51","text":"","title":"\u591a\u5904\u7406\u5668"},{"location":"Hardware/#sisd","text":"","title":"SISD"},{"location":"Hardware/#simd","text":"[!TIP] \u663e\u5361","title":"SIMD"},{"location":"Hardware/#mimd","text":"[!TIP] \u73b0\u5728\u7684CPU\u90fd\u662f\u8fd9\u79cd\u67b6\u6784 \u6ce8\u610f\u6709\u4e00\u4e2a\u5171\u4eab\u7684Cache\uff0c\u4e00\u822c\u662fL3","title":"MIMD"},{"location":"Hardware/#_52","text":"","title":"\u5411\u91cf\u5904\u7406\u5668"},{"location":"Hardware/#_53","text":"","title":"\u786c\u4ef6\u591a\u7ebf\u7a0b"},{"location":"Hardware/#_54","text":"","title":"\u7ec6\u7c92\u5ea6\u591a\u7ebf\u7a0b"},{"location":"Hardware/#_55","text":"","title":"\u7c97\u7c92\u5ea6\u591a\u7ebf\u7a0b"},{"location":"Hardware/#_56","text":"","title":"\u540c\u65f6\u591a\u7ebf\u7a0b"},{"location":"Hardware/#_57","text":"\u4e3b\u9891 CPI: \u6267\u884c\u4e00\u6761\u6307\u4ee4\u6240\u9700\u65f6\u949f\u5468\u671f\u6570\u3002\u4e0d\u540c\u6307\u4ee4\uff0cCPI\u4e0d\u540c\uff1b\u76f8\u540c\u6307\u4ee4\uff0cCPI\u53ef\u80fd\u4e5f\u6709\u53d8\u5316 IPS: \u6bcf\u79d2\u6267\u884c\u591a\u5c11\u6761\u6307\u4ee4 FLOPS: \u6bcf\u79d2\u6267\u884c\u591a\u5c11\u6b21\u6d6e\u70b9","title":"\u53c2\u6570"},{"location":"Hardware/#_58","text":"","title":"\u5b58\u50a8\u5668"},{"location":"Hardware/#_59","text":"","title":"\u7efc\u8ff0"},{"location":"Hardware/#_60","text":"","title":"\u5b58\u53d6\u65b9\u6cd5"},{"location":"Hardware/#_61","text":"","title":"\u5927\u5c0f\u7aef"},{"location":"Hardware/#_62","text":"\u5b57\uff1aword \u5b57\u8282\uff1abyte \u8fb9\u754c\u5bf9\u9f50 \uff1a\u6027\u80fd\u597d\uff0c\u4f46\u662f\u6d6a\u8d39\u7a7a\u95f4 \u8fb9\u754c\u4e0d\u5bf9\u9f50\uff1a\u6027\u80fd\u5dee\uff0c\u8282\u7ea6\u7a7a\u95f4","title":"\u8fb9\u754c\u5bf9\u9f50"},{"location":"Hardware/#_63","text":"","title":"\u6027\u80fd\u53c2\u6570"},{"location":"Hardware/#_64","text":"\u5b58\u53d6\u65f6\u95f4\u8d8a\u77ed\uff0c\u5e73\u5747\u6bcf\u4f4d\u7684\u82b1\u8d39\u5c31\u8d8a\u5927\u3002 \u5b58\u50a8\u5bb9\u91cf\u8d8a\u5927\uff0c\u5e73\u5747\u6bcf\u4f4d\u7684\u82b1\u8d39\u5c31\u8d8a\u5c0f\u3002 \u5b58\u50a8\u5bb9\u91cf\u8d8a\u5927\uff0c\u5b58\u53d6\u65f6\u95f4\u5c31\u8d8a\u957f\u3002","title":"\u5c42\u6b21\u7ed3\u6784"},{"location":"Hardware/#_65","text":"","title":"\u5206\u7c7b"},{"location":"Hardware/#_66","text":"","title":"\u662f\u5426\u53ea\u8bfb"},{"location":"Hardware/#_67","text":"","title":"\u662f\u5426\u6613\u5931"},{"location":"Hardware/#dramsramcache","text":"SRAM","title":"DRAM\uff08\u4e3b\u5b58\uff08\u5185\u5b58\uff09\uff09\u548cSRAM\uff08Cache\uff09\u7684\u533a\u522b"},{"location":"Hardware/#tips","text":"","title":"Tips"},{"location":"Hardware/#cachesram","text":"","title":"Cache/SRAM"},{"location":"Hardware/#cache","text":"\u4e3b\u5b58\u8bfb\u53d6\u901f\u5ea6\u6bd4\u4e0d\u4e0aCPU\u8ba1\u7b97\u901f\u5ea6 \u5c40\u90e8\u6027\u539f\u7406 \u6027\u80fd\u63d0\u5347\u6848\u4f8b\uff1a","title":"\u4e3a\u4ec0\u4e48\u8981Cache?"},{"location":"Hardware/#_68","text":"\u5c06\u4e3b\u5b58\u6570\u636e\u5206\u5757\uff0c\u4e3b\u5b58\u548cCache\u4e4b\u95f4\u4ee5\u5757\u4e3a\u5355\u4f4d\u8fdb\u884c\u6570\u636e\u4ea4\u6362 Cache\u548c\u4e3b\u5b58\u6709\u5730\u5740\u6620\u5c04 cache\u6ea2\u51fa\u66ff\u6362\u7b97\u6cd5","title":"\u8fd0\u884c\u903b\u8f91"},{"location":"Hardware/#_69","text":"Cache\u4e2d\u4f7f\u7528Tag\u548c\u6709\u6548\u4f4d\u6765\u6807\u8bb0\u5bf9\u5e94\u7684\u4e3b\u5b58\u7684\u5757 \u76f8\u6bd4\u5168\u76f8\u8054\u6620\u5c04\uff0c\u76f4\u63a5\u6620\u5c04\u53ef\u4ee5\u7701\u7565\u4e00\u4e9bTag\uff08\u6a59\u8272\uff09 \u7ec4\u76f8\u8054\u6620\u5c04\u662f\u524d\u9762\u4e24\u79cd\u65b9\u6cd5\u7684\u7ed3\u5408 \u5168\u76f8\u8054\u6620\u5c04\u76f8\u5f53\u4e8eCache\u7684\u6240\u6709\u884c\u90fd\u5728\u4e00\u4e2a\u7ec4\u4e2d \u76f4\u63a5\u6620\u5c04\u65e0\u9700\u66ff\u6362\u7b97\u6cd5\uff0c\u76f4\u63a5\u66ff\u6362\u63a5\u53ef\u4ee5\u4e86","title":"\u5730\u5740\u6620\u5c04"},{"location":"Hardware/#_70","text":"\u76ee\u7684\uff1a\u63d0\u9ad8Cache\u547d\u4e2d\u7387","title":"\u66ff\u6362\u7b97\u6cd5"},{"location":"Hardware/#rand","text":"","title":"\u968f\u673a\uff08RAND\uff09"},{"location":"Hardware/#fifo","text":"\u6296\u52a8\u73b0\u8c61","title":"\u5148\u8fdb\u5148\u51fa\uff08FIFO\uff09"},{"location":"Hardware/#lru","text":"\u591a\u9700\u8981\u4e00\u4e2a\u8ba1\u6570\u5668","title":"\u8fd1\u671f\u6700\u5c11\u4f7f\u7528\uff08LRU\uff09"},{"location":"Hardware/#lfu","text":"\uff08\u4e2d\u6587\u914d\u97f3\uff09\u7f13\u5b58\u66ff\u6362\u7b56\u7565\uff1a\u5f53\u60a8\u7684 CPU \u8017\u5c3d\u7f13\u5b58\u5185\u5b58\u65f6\u4f1a\u53d1\u751f\u4ec0\u4e48\uff1f_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u6700\u8fd1\u4e0d\u7ecf\u5e38\u4f7f\u7528\uff08LFU\uff09"},{"location":"Hardware/#_71","text":"","title":"\u5199\u7b56\u7565"},{"location":"Hardware/#_72","text":"\u810f\u4f4d","title":"\u5199\u56de\u6cd5"},{"location":"Hardware/#_73","text":"\u6709\u5199\u7f13\u51b2","title":"\u5168\u5199\u6cd5"},{"location":"Hardware/#_74","text":"","title":"\u5199\u5206\u914d\u6cd5"},{"location":"Hardware/#_75","text":"","title":"\u975e\u5199\u5206\u914d\u6cd5"},{"location":"Hardware/#cache_1","text":"","title":"\u591a\u7ea7cache\u7684\u5199\u7b56\u7565\u5e38\u89c1\u642d\u914d"},{"location":"Hardware/#sdram","text":"DRAM(\u8001)/SDRAM","title":"\u4e3b\u5b58\u50a8\u5668/SDRAM/\u5185\u5b58"},{"location":"Hardware/#_76","text":"MAR: \u5b58\u5730\u5740 MDR\uff1a\u5b58\u6570\u636e \u4e3a\u4e86\u51cf\u5c11\u8bd1\u7801\u5668\u8f93\u51fa\u4fe1\u53f7\u6570\uff0c\u5b9e\u9645\u4e0a\u4f7f\u7528\u7684\u662f\u4e8c\u7ef4\u7684\uff08\u884c\u5217\uff09\u5730\u5740\u8bd1\u7801\u5668","title":"\u7ed3\u6784"},{"location":"Hardware/#dram","text":"","title":"DRAM\u7684\u5145\u7535/\u5237\u65b0"},{"location":"Hardware/#_77","text":"","title":"\u5730\u5740\u7ebf\u670d\u7528\u6280\u672f"},{"location":"Hardware/#ram","text":"","title":"\u53cc\u7aef\u53e3RAM\u6280\u672f"},{"location":"Hardware/#_78","text":"\u6ce8\u610f\u5b58\u53d6\u4e4b\u540e\u6709\u6062\u590d\u65f6\u95f4\u9700\u8981\u7b49\u5f85","title":"\u591a\u4f53\u5e76\u884c\u5b58\u50a8\u5668"},{"location":"Hardware/#romssdflash","text":"","title":"\u786c\u76d8/ROM/SSD/FLASH"},{"location":"Hardware/#_79","text":"[!TIP] \u5b9e\u9645\u4e0a\u4e3b\u677f\u4e0a\u7684BIOS\uff08ROM\uff09\u4e5f\u5c5e\u4e8e\u4e3b\u5b58\u7684\u4e00\u90e8\u5206\uff0c\u4e8c\u503c\u5e38\u5e38\u540c\u610f\u7f16\u5740","title":"\u5206\u7c7b"},{"location":"Hardware/#ssd","text":"Block(\u64e6\u9664\u5355\u4f4d)->Page(\u8bfb\u5199\u5355\u4f4d)","title":"SSD"},{"location":"Hardware/#_80","text":"","title":"\u8f6f\u4ef6"},{"location":"Hardware/#_81","text":"\u6c47\u7f16\u6307\u4ee4\u548c\u673a\u5668\u7801\u662f\u4e00\u4e00\u5bf9\u5e94\u7684 HDL\u8bed\u8a00\u5c5e\u4e8e\u786c\u4ef6\u8bed\u8a00 \u8f6f\u786c\u4ef6\u53ef\u4ee5\u5b9e\u73b0\u76f8\u540c\u529f\u80fd\uff0c\u53ea\u662f\u8fc7\u7a0b\u4e0d\u540c \u5fae\u6307\u4ee4\uff1a\u5c31\u662f\u4e00\u4e2a\u6307\u4ee4\u6d41\u7a0b\u4e2d\u7684\u6bcf\u4e00\u4e2a\u5c0f\u6b65\u9aa4\uff0c\u6bd4\u5982PC+1","title":"\u8f6f\u4ef6\u8bed\u8a00\u533a\u522b\u4e0e\u5206\u7c7b"},{"location":"Hardware/#_82","text":"","title":"\u7cfb\u7edf\u8f6f\u4ef6/\u5e94\u7528\u8f6f\u4ef6"},{"location":"Hardware/#isa","text":"","title":"\u6307\u4ee4\u96c6\u4f53\u7cfb\u7ed3\u6784\uff08ISA\uff09"},{"location":"Hardware/#_83","text":"PC \u7a0b\u5e8f\u8ba1\u6570\u5668(\u6307\u4ee4\u5730\u5740) IR \u6307\u4ee4\u5bc4\u5b58\u5668\uff08\u6307\u4ee4\u5185\u5bb9\uff08\u6570\u636e\uff09\uff09 MAR \u5b58\u50a8\u5668\u5730\u5740\u5b58\u50a8\u5668\uff08\u5730\u5740\uff09 MBR \u5b58\u50a8\u5668\u7f13\u51b2\u5bc4\u5b58\u5668\uff08\u6570\u636e\uff09 MDR \u5b58\u50a8\u5668\u6570\u636e\u5b58\u50a8\u5668\uff08\u6570\u636e\uff09 CPI \u6bcf\u6761\u6307\u4ee4\u7684\u5e73\u5747\u5468\u671f\u6570 MIPS \u6bcf\u79d2\u767e\u4e07\u6761\u6307\u4ee4 MFLOPS \u6bcf\u79d2\u767e\u4e07\u6761\u6d6e\u70b9\u64cd\u4f5c ISR \u4e2d\u65ad\u670d\u52a1\u7a0b\u5e8f ISA \u6307\u4ee4\u96c6\u4f53\u7cfb\u7ed3\u6784 SP (Stack Pointer) \u5806\u6808\u6307\u9488","title":"\u4e13\u4e1a\u672f\u8bed"},{"location":"Hardware/#_84","text":"\u8ba1\u7b97\u673a\u7ec4\u6210\u4e0e\u4f53\u7cfb\u7ed3\u6784\u6027\u80fd\u8bbe\u8ba1(\u7f8e)William Stallings","title":"\u53c2\u8003"},{"location":"Hardware/#_85","text":"","title":"\u7efc\u8ff0"},{"location":"Hardware/#cpu_2","text":"","title":"CPU"},{"location":"Hardware/#cpu_3","text":"\u590d\u6742\u6307\u4ee4\u96c6(CISC) : x86, Zen \u7cbe\u7b80\u6307\u4ee4\u96c6(RISC) \uff1aARM\uff0cMIPS, PowerPC \u9488\u5bf9\u6027\u66f4\u5f3a\uff0c\u53ef\u4ee5\u6839\u636e\u4e0d\u540c\u7684\u9700\u6c42\u8fdb\u884c\u4e13\u95e8\u7684\u4f18\u5316\uff0c\u80fd\u6548\u66f4\u9ad8 \u8c03\u7528\u901f\u5ea6\u5feb \u670d\u52a1\u5668\u4e0a\u5f80\u5f80\u4f7f\u7528RISC \u670d\u52a1\u5668CPU\u5f80\u5f80\u5e94\u7528\u4e86\u6700\u5148\u8fdb\u7684\u5de5\u827a\u548c\u6280\u672f\uff0c\u5e76\u4e14\u914d\u5907\u4e86\u4e00\u4e8c\u4e09\u7ea7\u7f13\u5b58\uff0c\u8fd0\u884c\u80fd\u529b\u66f4\u5f3a\uff0c\u670d\u52a1\u5668CPU\u5f88\u65e9\u5c31\u7528\u4e0a\u4e863\u7ea7\u7f13\u5b58\uff0c\u666e\u901acpu\u662f\u8fd1\u51e0\u5e74\u624d\u7528\u4e0a\u4e86\u7f13\u5b58\u6280\u672f \u4e0e CISC \u76f8\u6bd4\uff0cRISC \u65b9\u6cd5\u6709\u51e0\u4e2a\u4f18\u70b9\uff1a \u7b80\u5316\u786c\u4ef6\u5b9e\u73b0 \uff1a\u5b83\u7b80\u5316\u4e86\u5904\u7406\u5668\u7684\u786c\u4ef6\u5b9e\u73b0\uff0c\u56e0\u4e3a\u9700\u8981\u89e3\u7801\u548c\u6267\u884c\u7684\u6307\u4ee4\u66f4\u5c11\u3002\u8fd9\u53ef\u52a0\u5feb\u6267\u884c\u65f6\u95f4\uff0c\u964d\u4f4e\u529f\u8017\u3002 \u66f4\u9ad8\u7684\u6307\u4ee4\u7ea7\u5e76\u884c\u6027 \uff1aRISC \u5904\u7406\u5668\u901a\u5e38\u5177\u6709\u66f4\u9ad8\u7684\u6307\u4ee4\u7ea7\u5e76\u884c\u6027\uff0c\u53ef\u540c\u65f6\u6267\u884c\u591a\u6761\u6307\u4ee4\uff0c\u4ece\u800c\u8fdb\u4e00\u6b65\u63d0\u9ad8\u6027\u80fd\u3002 \u7b80\u6613\u6027 \uff1aRISC \u6307\u4ee4\u96c6\u7684\u7b80\u6613\u6027\u4f7f\u5f97\u5f00\u53d1\u53ef\u4e3a\u5904\u7406\u5668\u751f\u6210\u9ad8\u6548\u4ee3\u7801\u7684\u7f16\u8bd1\u5668\u548c\u5176\u4ed6\u8f6f\u4ef6\u5de5\u5177\u53d8\u5f97\u66f4\u52a0\u5bb9\u6613\u3002","title":"CPU\u7c7b\u578b"},{"location":"Hardware/#arm","text":"\u662f\u4e00\u4e2a 32\u4f4d\u7cbe\u7b80\u6307\u4ee4\u96c6\uff08RISC\uff09 \u5904\u7406\u5668\u67b6\u6784 \u4f18\u52bf\uff1a \u4ef7\u683c\u4f4e\uff1b\u80fd\u8017\u4f4e \u7531\u4e8e \u8282\u80fd \u7684\u7279\u70b9\uff0cARM\u5904\u7406\u5668\u975e\u5e38\u9002\u7528\u4e8e\u884c\u52a8\u901a\u8baf\u9886\u57df\uff0c\u7b26\u5408\u5176\u4e3b\u8981\u8bbe\u8ba1\u76ee\u6807\u4e3a\u4f4e\u8017\u7535\u7684\u7279\u6027\u3002 \u5176\u5e7f\u6cdb\u5730\u4f7f\u7528\u5728\u8bb8\u591a \u5d4c\u5165\u5f0f\u7cfb\u7edf\u8bbe\u8ba1 \u3002","title":"ARM"},{"location":"Hardware/#x86atom","text":"x86 \u662f\u82f1\u4ee3\u5c14Intel\u9996\u5148\u5f00\u53d1\u5236\u9020\u7684\u4e00\u79cd \u5fae\u5904\u7406\u5668\u4f53\u7cfb\u7ed3\u6784 \u7684\u6cdb\u79f0\u3002 x86\u67b6\u6784 \u662f\u91cd\u8981\u5730 \u53ef\u53d8\u6307\u4ee4\u957f\u5ea6 \u7684CISC\uff08\u590d\u6742\u6307\u4ee4\u96c6\u7535\u8111\uff0cComplex Instruction Set Computer\uff09\u3002 Intel Atom \uff08\u4e2d\u6587\uff1a\u51cc\u52a8\uff0c\u5f00\u53d1\u4ee3\u53f7\uff1aSilverthorne\uff09\u662fIntel\u7684\u4e00\u4e2a \u8d85\u4f4e\u7535\u538b\u5904\u7406\u5668 \u7cfb\u5217","title":"x86/Atom"},{"location":"Hardware/#mips","text":"\u4e00\u79cd RISC\u5904\u7406\u5668 \uff08\u7cbe\u7b80\u6307\u4ee4\u96c6\uff09","title":"MIPS"},{"location":"Hardware/#risc-v","text":"RISC-V\uff08\u8bfb\u4f5c risk-five\uff09\u67b6\u6784\u662f\u4e00\u79cd\u5f00\u6e90\u6307\u4ee4\u96c6\u67b6\u6784\uff08ISA\uff09\uff0c\u8fd1\u5e74\u6765\u56e0\u5176\u7075\u6d3b\u6027\u3001\u6a21\u5757\u5316\u548c\u53ef\u6269\u5c55\u6027\u800c\u5907\u53d7\u5173\u6ce8 \u6a21\u5757\u5316\u662f\u6307\u5c06 ISA \u5212\u5206\u4e3a\u4e0d\u540c\u7684\u72ec\u7acb\u7ec4\u4ef6\uff0c\u8fd9\u4e9b\u7ec4\u4ef6\u53ef\u4ee5\u901a\u8fc7\u5404\u79cd\u65b9\u5f0f\u7ec4\u5408\u5728\u4e00\u8d77\uff0c\u4ece\u800c\u521b\u5efa\u4e00\u4e2a\u5b9a\u5236\u7684\u5904\u7406\u5668\u3002\u53e6\u4e00\u65b9\u9762\uff0c\u53ef\u6269\u5c55\u6027\u662f\u6307\u5728\u4e0d\u7834\u574f\u73b0\u6709\u529f\u80fd\u7684\u60c5\u51b5\u4e0b\uff0c\u5411 ISA \u6dfb\u52a0\u65b0\u6307\u4ee4\u3001\u529f\u80fd\u6216\u6269\u5c55\u7684\u80fd\u529b\u3002","title":"RISC-V"},{"location":"Hardware/#_86","text":"\u4e13\u6709 ISA (\u4f8b\u5982 ARM) \u53d7\u5230\u7279\u5b9a\u516c\u53f8\u7684\u4e25\u683c\u63a7\u5236\uff0c\u9650\u5236\u4e86\u5bf9\u5176\u67b6\u6784\u7684\u8bbf\u95ee\uff0c\u5e76\u5f81\u6536\u8bb8\u53ef\u8d39\u3002\u8fd9\u79cd\u7f3a\u4e4f\u5f00\u653e\u6027\u7684\u505a\u6cd5\u963b\u788d\u4e86\u521b\u65b0\uff0c\u6253\u51fb\u4e86\u7ade\u4e89\uff0c\u4f7f\u5c0f\u516c\u53f8\u6216\u5b66\u672f\u673a\u6784\u5728\u8bd5\u9a8c\u548c\u5f00\u53d1\u5b9a\u5236\u5904\u7406\u5668\u65b9\u9762\u9762\u4e34\u6311\u6218\u3002\u8fd9\u5bfc\u81f4\u4e86 RISC-V \u7684\u5174\u8d77\u3002 \u5728 RISC-V \u4e4b\u524d\uff0c\u5e02\u573a\u4e0a\u6709\u51e0\u79cd RISC\uff08\u7cbe\u7b80\u6307\u4ee4\u96c6\u8ba1\u7b97\u673a\uff09\u5904\u7406\u5668\u3002\u8457\u540d\u7684\u4f8b\u5b50\u5305\u62ec MIPS\u3001SPARC \u548c PowerPC\u3002\u8fd9\u4e9b\u67b6\u6784\u88ab\u8ba4\u4e3a\u662f\u9ad8\u6548\u7684\uff0c\u4e5f\u6709\u5b83\u4eec\u7684\u5e94\u7528\uff0c\u4f46\u5b83\u4eec\u5f80\u5f80\u9700\u8981\u652f\u4ed8\u8bb8\u53ef\u8d39\u7528\uff0c\u800c\u4e14\u5bf9\u5176\u5185\u90e8\u5de5\u4f5c\u539f\u7406\u7684\u8bbf\u95ee\u4e5f\u53d7\u5230\u9650\u5236\u3002 RISC-V \u7684\u8d77\u6e90\u53ef\u4ee5\u8ffd\u6eaf\u5230 \u52a0\u5229\u798f\u5c3c\u4e9a\u5927\u5b66\u4f2f\u514b\u5229\u5206\u6821\uff0c\u6700\u521d\u662f\u4f5c\u4e3a 2010 \u5e74\u7684\u4e00\u4e2a\u7814\u7a76\u9879\u76ee\u5f00\u53d1\u7684\u3002\u8be5\u9879\u76ee\u65e8\u5728\u521b\u5efa\u4e00\u79cd\u5168\u65b0\u7684\u5f00\u6e90 ISA\uff0c\u4ee5\u89e3\u51b3\u73b0\u6709\u4e13\u6709 ISA \u7684\u5c40\u9650\u6027\uff0c\u5e76\u4e3a\u672a\u6765\u7684\u5904\u7406\u5668\u8bbe\u8ba1\u5960\u5b9a\u57fa\u7840\u3002RISC-V \u9879\u76ee\u7531\u8ba1\u7b97\u673a\u79d1\u5b66\u5bb6 Krste Asanovi\u0107\u3001Yunsup Lee \u548c Andrew Waterman \u9886\u5bfc\uff0c\u4ed6\u4eec\u53d7\u5230\u5f00\u6e90\u8f6f\u4ef6\u6210\u529f\u7684\u542f\u53d1\uff0c\u5e0c\u671b\u4e3a\u786c\u4ef6\u9886\u57df\u5e26\u6765\u7c7b\u4f3c\u7684\u597d\u5904\u3002 \u7b2c\u4e00\u7248 RISC-V ISA \u4e8e 2011 \u5e74\u53d1\u5e03\uff0c\u88ab\u79f0\u4e3a \"RV32I \" \u57fa\u672c\u6574\u6570\u6307\u4ee4\u96c6\u3002\u6700\u521d\u7684\u7248\u672c\u9075\u5faa\u7cbe\u7b80\u6307\u4ee4\u96c6\u8ba1\u7b97\uff08RISC\uff09\u539f\u5219\uff0c\u6ce8\u91cd\u7b80\u6d01\u548c\u9ad8\u6548\u3002\u591a\u5e74\u6765\uff0cRISC-V ISA \u7ecf\u5386\u4e86\u591a\u6b21\u8fed\u4ee3\uff0c\u589e\u52a0\u4e86\u65b0\u7684\u6269\u5c55\u548c\u529f\u80fd\uff0c\u4ee5\u589e\u5f3a\u5176\u529f\u80fd\uff0c\u6ee1\u8db3\u66f4\u5e7f\u6cdb\u7684\u5e94\u7528\u9700\u6c42\u3002 2015 \u5e74\uff0cRISC-V \u57fa\u91d1\u4f1a\u6210\u7acb\uff0c\u65e8\u5728\u4fc3\u8fdb RISC-V ISA \u7684\u91c7\u7528\u548c\u6807\u51c6\u5316\u3002\u8be5\u57fa\u91d1\u4f1a\u6c47\u96c6\u4e86\u884c\u4e1a\u9886\u5bfc\u8005\u3001\u5b66\u672f\u673a\u6784\u548c\u4e2a\u4eba\u8d21\u732e\u8005\uff0c\u5171\u540c\u5408\u4f5c\u5f00\u53d1\u548c\u63a8\u5e7f RISC-V \u6280\u672f\u3002\u81ea\u6210\u7acb\u4ee5\u6765\uff0cRISC-V \u57fa\u91d1\u4f1a\u5df2\u53d1\u5c55\u4e86 200 \u591a\u4e2a\u6210\u5458\u7ec4\u7ec7\uff0cRISC-V ISA \u5df2\u88ab\u4f17\u591a\u516c\u53f8\u91c7\u7528\uff0c\u5e94\u7528\u4e8e\u4ece\u5fae\u63a7\u5236\u5668\u548c\u5d4c\u5165\u5f0f\u7cfb\u7edf\u5230\u9ad8\u6027\u80fd\u8ba1\u7b97\u548c\u6570\u636e\u4e2d\u5fc3\u5904\u7406\u5668\u7b49\u5404\u79cd\u9886\u57df\u3002","title":"\u5386\u53f2"},{"location":"Hardware/#_87","text":"CPU\u53ef\u4ee5\u60f3\u8c61\u6210\u662f\u4e00\u4e2a\u94f6\u884c\uff0cCPU\u6838\u5fc3\u5c31\u76f8\u5f53\u4e8e\u67dc\u5458\uff0c\u800c\u7ebf\u7a0b\u6570\u5c31\u76f8\u5f53\u4e8e\u5f00\u901a\u4e86\u51e0\u4e2a\u7a97\u53e3\uff0c\u67dc\u5458\u548c\u7a97\u53e3\u8d8a\u591a\uff0c\u90a3\u4e48\u540c\u65f6\u529e\u7406\u7684\u4e1a\u52a1\u5c31\u8d8a\u591a\uff0c\u901f\u5ea6\u4e5f\u5c31\u8d8a\u5feb\u3002 \u901a\u5e38\u60c5\u51b5\u4e0b\uff0c\u4e00\u4e2a\u67dc\u5458\u5bf9\u5e94\u7684\u662f\u4e00\u4e2a\u7a97\u53e3\uff0c\u901a\u8fc7\u8d85\u7ebf\u7a0b\u6280\u672f\u76f8\u5f53\u4e8e\u4e00\u4e2a\u67dc\u5458\u7ba1\u7406\u7740\u4e24\u4e2a\u7a97\u53e3\uff0c\u4f7f\u7528\u5de6\u53f3\u624b\u540c\u65f6\u529e\u7406\u4e24\u4e2a\u7a97\u53e3\u7684\u4e1a\u52a1\uff0c\u5927\u5927\u63d0\u9ad8\u4e86\u6838\u5fc3\u7684\u4f7f\u7528\u6548\u7387\uff0c\u589e\u52a0\u4e86\u529e\u7406\u4e1a\u52a1\u7684\u901f\u5ea6\u3002 #\u67e5\u770b\u7269\u7406 cpu \u6570\uff1a cat /proc/cpuinfo | grep \"physical id\" | sort | uniq | wc -l #\u67e5\u770b\u6bcf\u4e2a\u7269\u7406 cpu \u4e2d \u6838\u5fc3\u6570(core \u6570)\uff1a cat /proc/cpuinfo | grep \"cpu cores\" | uniq #\u67e5\u770b\u603b\u7684\u903b\u8f91 cpu \u6570\uff08processor \u6570\uff09\uff1a cat /proc/cpuinfo | grep \"processor\" | wc -l #\u67e5\u770b cpu \u578b\u53f7\uff1a cat /proc/cpuinfo | grep name | cut -f2 -d: | uniq -c #\u5224\u65ad cpu \u662f\u5426 64 \u4f4d\uff1a #\u68c0\u67e5 cpuinfo \u4e2d\u7684 flags \u533a\u6bb5\uff0c\u770b\u662f\u5426\u6709 lm \uff08long mode\uff09 \u6807\u8bc6 2 48 96 Intel(R) Xeon(R) Platinum 8255C CPU @ 2.50GHz Thread(s) per core: 1 lscpu \u547d\u4ee4\u53ef\u4ee5\u540c\u65f6\u770b\u5230\u4e0a\u8ff0\u4fe1\u606f\u3002\u6bd4\u5982\uff1a CPU(s): 24 On-line CPU(s) list: 0-23 Thread(s) per core: 2 Core(s) per socket: 6 Socket(s): 2","title":"\u6838\u5fc3\u548c\u7ebf\u7a0b"},{"location":"Hardware/#core","text":"\u4e00\u5f00\u59cb\uff0c\u6bcf\u4e2a\u7269\u7406 cpu \u4e0a\u53ea\u6709\u4e00\u4e2a\u6838\u5fc3\uff08a single core\uff09\uff0c\u5bf9\u64cd\u4f5c\u7cfb\u7edf\u800c\u8a00\uff0c\u4e5f\u5c31\u662f\u540c\u4e00\u65f6\u523b\u53ea\u80fd\u8fd0\u884c\u4e00\u4e2a\u8fdb\u7a0b/\u7ebf\u7a0b\u3002 \u603b\u7684\u903b\u8f91 cpu \u6570 = \u7269\u7406 cpu \u6570 * \u6bcf\u9897\u7269\u7406 cpu \u7684\u6838\u5fc3\u6570 * \u6bcf\u4e2a\u6838\u5fc3\u7684\u8d85\u7ebf\u7a0b\u6570","title":"\u6838\u5fc3\uff08core)"},{"location":"Hardware/#simultaneous-multithreading","text":"SMT","title":"\u540c\u65f6\u591a\u7ebf\u7a0b\u6280\u672f\uff08simultaneous multithreading\uff09"},{"location":"Hardware/#hyperthreadinght","text":"\u53ef\u4ee5\u8ba4\u4e3aHT\u662f SMT \u7684\u4e00\u79cd\u5177\u4f53\u6280\u672f\u5b9e\u73b0 \u4e00\u822c\u4e00\u4e2a\u6838\u5fc3\u5bf9\u5e94\u4e86\u4e00\u4e2a\u7ebf\u7a0b\uff0c\u800cintel\u5f00\u53d1\u51fa\u4e86 \u8d85\u7ebf\u7a0b\u6280\u672f \uff0c1\u4e2a\u6838\u5fc3\u80fd\u591f\u505a\u52302\u4e2a\u7ebf\u7a0b\u8ba1\u7b97\uff0c\u800c6\u4e2a\u6838\u5fc3\u5219\u80fd\u591f\u505a\u523012\u4e2a\u7ebf\u7a0b\uff0c\u8d85\u7ebf\u7a0b\u6280\u672f\u7684\u597d\u5904\u5c31\u662f\u65e0\u9700\u589e\u52a0\u7269\u7406\u6838\u5fc3\u5c31\u53ef\u4ee5\u660e\u663e\u7684\u8fdb\u6b65CPU\u591a\u7ebf\u7a0b\u529f\u80fd\uff0c\u6bd5\u7adf\u589e\u52a0\u7269\u7406\u6838\u5fc3\u662f\u9700\u8981\u5360\u636e\u975e\u5e38\u5927\u7684\u6838\u5fc3\u9762\u79ef\uff0c\u6210\u672c\u4e5f\u968f\u4e4b\u589e\u52a0","title":"\u8d85\u7ebf\u7a0b\u6280\u672f(hyper\u2013threading/HT)"},{"location":"Hardware/#cpu_4","text":"","title":"\u591a\u6838CPU"},{"location":"Hardware/#gpu","text":"","title":"GPU"},{"location":"Hardware/#gpu_1","text":"","title":"GPU\u4e3b\u8981\u53c2\u6570"},{"location":"Hardware/#_88","text":"","title":"\u7ed3\u6784"},{"location":"Hardware/#cuda-context","text":"context\u7c7b\u4f3c\u4e8eCPU\u4e0a\u7684\u8fdb\u7a0b\u4e0a\u4e0b\uff0c\u8868\u793a\u4e86\uff0c\u7ba1\u7406\u4e86\u7531Driver\u5c42\u5206\u914d\u7684\u8d44\u6e90\u7684\u751f\u547d\u5468\u671f\u3002\u591a\u7ebf\u7a0b\u5206\u914d\u8c03\u7528\u7684GPU\u8d44\u6e90\u540c\u5c5e\u4e00\u4e2acontext\u4e0b\uff0c\u901a\u5e38\u4e0eCPU\u7684\u4e00\u4e2a\u8fdb\u7a0b\u5bf9\u5e94 \u4e0eCPU\u8fdb\u7a0b\u7684\u7ba1\u7406\u7c7b\u4f3c\uff0c\u6bcf\u4e2aContext\u6709\u81ea\u5df1\u7684\u5730\u5740\u7a7a\u95f4\uff0c\u4e4b\u95f4\u662f\u9694\u79bb\u7684\uff0c\u5728\u4e00\u4e2aContext\u4e2d\u6709\u6548\u7684\u4e1c\u897f\uff08\u4f8b\u5982\u67d0\u4e2a\u6307\u9488\uff0c\u6307\u5411\u4e00\u6bb5\u663e\u5b58\uff1b\u6216\u8005\u67d0\u4e2a\u7eb9\u7406\u5bf9\u8c61\uff09\uff0c\u53ea\u80fd\u5728\u8fd9\u4e00\u4e2aContext\u4e2d\u4f7f\u7528\u3002\u4f46\u4e00\u4e2aCUDA Context\u4e2d\u7684\u4efb\u4f55\u4e00\u4e2akernel\uff0c\u6302\u6389\u540e\uff0c\u5219\u6574\u4e2aContext\u4e2d\u7684\u6240\u6709\u4e1c\u897f\u90fd\u4f1a\u5931\u6548\uff08\u4f8b\u5982\u6240\u6709\u7684\u7f13\u51b2\u533a\uff0ckernel\u5bf9\u8c61\uff0c\u7eb9\u7406\u5bf9\u8c61\uff0cstream\u7b49\u7b49\uff09\u3002\u5728\u540c\u4e00\u4e2aGPU\u4e0a\uff0c\u53ef\u80fd\u540c\u65f6\u5b58\u57281\u4e2a\u6216\u8005\u591a\u4e2aCUDA Context\u7684\u3002 \u5bf9\u4e8econtext\u7684\u521b\u5efa\u4e0e\u7ba1\u7406\uff0cCUDA runtime\u548cCUDA driver API\u7684\u65b9\u5f0f\u7a0d\u6709\u4e0d\u540c\uff1a CUDA runtime\u8f6f\u4ef6\u5e93\u901a\u8fc7 *\u5ef6\u8fdf\u521d\u59cb\u5316* \uff08deferred initialization\uff09\u6765\u521b\u5efacontext\uff0c\u4e5f\u5c31\u662flazy initialization\u3002\u5177\u4f53\u610f\u601d\u662f\u5728\u8c03\u7528\u6bcf\u4e00\u4e2aCUDART\u5e93\u51fd\u6570\u65f6\uff0c\u5b83\u4f1a\u68c0\u67e5\u5f53\u524d\u662f\u5426\u6709context\u5b58\u5728\uff0c\u5047\u5982\u9700\u8981context\uff0c\u90a3\u4e48\u624d\u81ea\u52a8\u521b\u5efa\u3002\u4e5f\u5c31\u662f\u8bf4\u9700\u8981\u521b\u5efa\u4e0a\u9762\u8fd9\u4e9b\u5bf9\u8c61\u7684\u65f6\u5019\u5c31\u4f1a\u521b\u5efacontext\u3002runtime\u4e5f\u53ef\u4ee5\u901a\u8fc7\u8c03\u7528cudaFree(0)\u6765\u5f3a\u5236\u663e\u5f0f\u5730\u521d\u59cb\u5316context\u3002cuda runtime\u5c06context\u548cdevice\u7684\u6982\u5ff5\u5408\u5e76\u4e86\uff0c\u5373\u5728\u4e00\u4e2agpu\u4e0a\u64cd\u4f5c\u53ef\u770b\u6210\u5728\u4e00\u4e2acontext\u4e0b\u3002 \u800c\u5728\u9a71\u52a8\u8fd9\u4e00\u5c42\u7684Driver API\u91cc\uff0c\u521b\u5efa\u7684context\u662f\u9488\u5bf9\u4e00\u4e2a\u7ebf\u7a0b\u7684\uff0c\u5373\u4e00\u4e2adevice\uff0c\u5bf9\u5e94\u591a\u4e2acontext\uff0c\u6bcf\u4e2acontext\u5bf9\u5e94\u591a\u4e2a\u7ebf\u7a0b\uff0c\u7ebf\u7a0b\u4e4b\u95f4\u7684context\u53ef\u4ee5\u8f6c\u79fb\u3002\u5728driver API\u4e2d\uff0c\u6bcf\u4e00\u4e2acpu\u7ebf\u7a0b\u5fc5\u987b\u8981\u521b\u5efa context\uff0c\u6216\u8005\u4ece\u5176\u4ed6cpu\u7ebf\u7a0b\u8f6c\u79fbcontext\u3002\u5982\u679c\u6ca1\u6709\u521b\u5efacontext\uff0c\u76f4\u63a5\u8c03\u7528 driver api\u521b\u5efa\u4e0a\u9762\u90a3\u4e9b\u5bf9\u8c61\uff0c\u5c31\u4f1a\u62a5\u9519\u3002 CUDA runtime\u8f6f\u4ef6\u5e93\u548cdriver API\u7684\u533a\u522b\uff1a \u6211\u4eec\u5e73\u5e38\u5b89\u88c5\u4f7f\u7528\u7684CUDA\uff0c\u5373runtime\u8f6f\u4ef6\u5e93\uff0c\u662f\u6784\u5efa\u5728Driver API\u4e0a\u7684\u53e6\u4e00\u5c42\u5c01\u88c5\uff0c\u6240\u6709\u7684API\u90fd\u662f\u4ee54\u4e2a\u5b57\u6bcdcuda\u5f00\u5934\u3002\u5728\u7f16\u8bd1\u65f6\u5176cu\u4ee3\u7801\u53ef\u4ee5\u548cC/C++\u4ee3\u7801\u6df7\u5408\u7f16\u8bd1\u3002\u800cCUDA\u8fd8\u6709\u53e6\u5916\u4e00\u4e2a\u529f\u80fd\u66f4\u5f3a\u5927\uff0c\u5f53\u7136\u4f7f\u7528\u8d77\u6765\u4e5f\u66f4\u9ebb\u70e6\u7684API\u63a5\u53e3Driver API\u3002Driver API\u5c06\u5b8c\u6574\u7684CUDA\u529f\u80fd\u5c55\u73b0\u7ed9\u7528\u6237\uff0c\u529f\u80fd\u66f4\u52a0\u5f3a\u5927\uff0c\u4f46\u662f\u7528\u8d77\u6765\u8f83\u4e3a\u7e41\u7410\uff0c\u6240\u6709\u7684Driver API\uff0c\u5219\u90fd\u662f2\u4e2a\u5b57\u6bcdcu\u5f00\u5934\u3002","title":"CUDA Context\uff08\u4e0a\u4e0b\u6587\uff09"},{"location":"Hardware/#cuda-stream","text":"CUDA Stream\u662f\u6307\u4e00\u5806\u5f02\u6b65\u7684CUDA\u64cd\u4f5c\uff0c\u4ed6\u4eec\u6309\u7167host\u4ee3\u7801\u8c03\u7528\u7684\u987a\u5e8f\u6267\u884c\u5728device\u4e0a\u3002 \u5f53\u6211\u4eec\u4f7f\u7528CUDA\u5f02\u6b65\u51fd\u6570\u4e0e\u591a\u6d41\uff08Multi Stream\uff09\u65f6\uff0c\u591a\u7ebf\u7a0b\u95f4\u65e2\u53ef\u4ee5\u5b9e\u73b0\u5e76\u884c\u8fdb\u884c\u6570\u636e\u4f20\u8f93\u4e0e\u8ba1\u7b97\uff0c\u5982\u4e0b\u56fe\u6240\u793a\u3002\u4e0d\u8fc7\u9700\u8981\u6ce8\u610f\u7684\u662f\uff0c CUDA runtime API\u9ed8\u8ba4\u7684default stream\u662f\u540c\u6b65\u4e32\u884c\u7684\uff0c\u4e14\u4e00\u4e2a\u8fdb\u7a0b\u5185\u7684\u6240\u6709\u7ebf\u7a0b\u90fd\u5728default stream\u4e0b\uff0c\u9700\u8981\u663e\u5f0f\u58f0\u660edefault\u4e4b\u5916\u7684Stream\u624d\u53ef\u4ee5\u5b9e\u73b0\u591a\u6d41\u5e76\u53d1\u3002","title":"CUDA Stream"},{"location":"Hardware/#hyper-queue","text":"","title":"Hyper-Queue"},{"location":"Hardware/#_89","text":"\u5229\u7528CUDA\u5f02\u6b65\u51fd\u6570\u4ee5\u53ca\u591a\u6d41\u7684\u58f0\u660e\uff0c\u65e2\u53ef\u4ee5\u5b9e\u73b0\u5728\u591a\u4e2a\u7ebf\u7a0b\u7684\u8ba1\u7b97\u4e0e\u6570\u636e\u4f20\u8f93\u7684\u5e76\u884c\uff0c\u589e\u52a0GPU\u5229\u7528\u7387\u3002","title":"\u591a\u6d41"},{"location":"Hardware/#mps","text":"\u591a\u8fdb\u7a0b\u65f6\u4f7f\u7528MPS\uff08Multi Process Service\uff09\u3002\u6211\u4eec\u77e5\u9053\uff0c\u6bcf\u4e2a\u8fdb\u7a0b\u9ed8\u8ba4\u5bf9\u5e94\u4e00\u4e2acontext\uff0c\u800cGPU\u5728\u540c\u4e00\u65f6\u523b\u53ea\u4f1a\u8fd0\u884c\u4e00\u4e2acontext\uff0c\u56e0\u6b64\u8fdb\u7a0b\u95f4\u5b9e\u9645\u662f\u65e0\u6cd5\u5e76\u53d1\u7684\u3002 MPS\u662f\u4e00\u4e2a\u4e8c\u8fdb\u5236\u517c\u5bb9\u7684\u5ba2\u6237\u7aef-\u670d\u52a1\u5668\u8fd0\u884c\u65f6\u5b9e\u73b0\u7684CUDA API\uff0c\u5141\u8bb8\u591a\u4e2aCPU\u8fdb\u7a0b\u5171\u4eab\u540c\u4e00GPU context\uff0c\u4e0d\u540c\u8fdb\u7a0b\u7684kernel\u548cmemcpy\u64cd\u4f5c\u5728\u540c\u4e00GPU\u4e0a\u5e76\u53d1\u6267\u884c\uff0c\u4ee5\u5b9e\u73b0\u6700\u5927\u5316 GPU\u5229\u7528\u7387\u3001\u51cf\u5c11GPU\u4e0a\u4e0b\u6587\u7684\u5207\u6362\u65f6\u95f4\u4e0e\u5b58\u50a8\u7a7a\u95f4\u3002\u5728CUDA 7.0\u540e\uff0c\u6211\u4eec\u53ea\u9700\u8981\u6267\u884c\u5982\u4e0b\u6307\u4ee4\u5c31\u53ef\u4ee5\u6253\u5f00MPS\u670d\u52a1\uff1a nvidia-cuda-mps-control -d","title":"MPS"},{"location":"Hardware/#smspwarp","text":"","title":"\u663e\u5361\u786c\u4ef6\u67b6\u6784\uff1aSM\u3001SP\u3001Warp"},{"location":"Hardware/#spstreaming-processorcuda-core","text":"\u6d41\u5904\u7406\u5668\uff0c \u662fGPU\u6700\u57fa\u672c\u7684\u5904\u7406\u5355\u5143\uff0c\u3002\u76f8\u5f53\u4e8e\u4e00\u4e2athread","title":"SP(Streaming Processor)/CUDA core"},{"location":"Hardware/#smstreaming-multiprocessor","text":"\u4e00\u4e2a SM (\u4e5f\u53ebGPU\u5927\u6838)\u7531\u591a\u4e2a SP \u52a0\u4e0a\u5176\u4ed6\u7684\u4e00\u4e9b\u8d44\u6e90\u7ec4\u6210\uff0c \u6bcf\u4e2aSM\u6839\u636eGPU\u67b6\u6784\u4e0d\u540c\u6709\u4e0d\u540c\u6570\u91cf\u7684CUDA core \uff0cPascal\u67b6\u6784\u4e2d\u4e00\u4e2aSM\u6709128\u4e2aCUDA core\u3002 SM\u8fd8\u5305\u62ec\u7279\u6b8a\u8fd0\u7b97\u5355\u5143(SFU)\uff0c\u5171\u4eab\u5185\u5b58(shared memory)\uff0c\u5bc4\u5b58\u5668\u6587\u4ef6(Register File)\u548c==\u8c03\u5ea6\u5668==(Warp Scheduler)\u7b49\u3002 register\u548cshared memory\u662f\u7a00\u7f3a\u8d44\u6e90 \uff0c\u8fd9\u4e9b\u6709\u9650\u7684\u8d44\u6e90\u5c31\u4f7f\u6bcf\u4e2aSM\u4e2dactive warps\u6709\u975e\u5e38\u4e25\u683c\u7684\u9650\u5236\uff0c\u4e5f\u5c31\u9650\u5236\u4e86\u5e76\u884c\u80fd\u529b\u3002 \u5f53\u4e00\u4e2akernel\u542f\u52a8\u540e\uff0cthread\u4f1a\u88ab\u5206\u914d\u5230\u5f88\u591aSM\u4e2d\u6267\u884c\u3002\u5927\u91cf\u7684thread\u53ef\u80fd\u4f1a\u88ab\u5206\u914d\u5230\u4e0d\u540c\u7684SM\uff0c\u4f46\u662f\u540c\u4e00\u4e2ablock\u4e2d\u7684thread\u5fc5\u7136\u5728\u540c\u4e00\u4e2aSM\u4e2d\u5e76\u884c\u6267\u884c\u3002","title":"SM(Streaming MultiProcessor)"},{"location":"Hardware/#warp","text":"\u4e00\u4e2aSP\u53ef\u4ee5\u6267\u884c\u4e00\u4e2athread\uff0c\u4f46\u662f==\u5b9e\u9645\u4e0a\u5e76\u4e0d\u662f\u6240\u6709\u7684thread\u80fd\u591f\u5728\u540c\u4e00\u65f6\u523b\u6267\u884c==\u3002Nvidia\u628a32\u4e2athreads\u7ec4\u6210\u4e00\u4e2awarp\uff0c warp\u662f\u8c03\u5ea6\u548c\u8fd0\u884c\u7684\u57fa\u672c\u5355\u5143 \u3002 warp\u4e2d\u6240\u6709threads\u5e76\u884c\u7684\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4 \u3002warp\u7531SM\u7684\u786c\u4ef6warp scheduler\u8d1f\u8d23\u8c03\u5ea6\uff0c \u4e00\u4e2aSM\u540c\u4e00\u4e2a\u65f6\u523b\u53ef\u4ee5\u6267\u884c\u591a\u4e2awarp \uff0c\u8fd9\u53d6\u51b3\u4e8ewarp scheduler\u7684\u6570\u91cf\u3002 \u76ee\u524d\u6bcf\u4e2awarp\u5305\u542b32\u4e2athreads \uff08Nvidia\u4fdd\u7559\u4fee\u6539\u6570\u91cf\u7684\u6743\u5229\uff09\u3002 \u5c3d\u7ba1warp\u4e2d\u7684\u7ebf\u7a0b\u4ece\u540c\u4e00\u7a0b\u5e8f\u5730\u5740\uff0c\u4f46\u53ef\u80fd\u5177\u6709\u4e0d\u540c\u7684\u884c\u4e3a\uff0c\u6bd4\u5982\u5206\u652f\u7ed3\u6784\uff0c\u56e0\u4e3a==GPU\u89c4\u5b9awarp\u4e2d\u6240\u6709\u7ebf\u7a0b\u5728\u540c\u4e00\u5468\u671f\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4==\uff0cwarp\u53d1\u6563\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d\u3002 \u4e00\u4e2aSM\u540c\u65f6\u5e76\u53d1\u7684warp\u662f\u6709\u9650\u7684 \uff0c\u56e0\u4e3a\u8d44\u6e90\u9650\u5236\uff0cSM\u8981\u4e3a\u6bcf\u4e2a\u7ebf\u7a0b\u5757\u5206\u914d\u5171\u4eab\u5185\u5b58\uff0c\u800c\u4e5f\u8981\u4e3a\u6bcf\u4e2a\u7ebf\u7a0b\u675f\u4e2d\u7684\u7ebf\u7a0b\u5206\u914d\u72ec\u7acb\u7684\u5bc4\u5b58\u5668\uff0c\u6240\u4ee5SM\u7684\u914d\u7f6e\u4f1a\u5f71\u54cd\u5176\u6240\u652f\u6301\u7684\u7ebf\u7a0b\u5757\u548cwarp\u5e76\u53d1\u6570\u91cf\u3002 \u7531\u4e8ewarp\u63a7\u5236\u7684thread\u7684\u5927\u5c0f\u4e00\u822c\u4e3a32\uff0c\u6240\u4ee5block\u6240\u542b\u7684thread\u7684\u5927\u5c0f\u4e00\u822c\u8981\u8bbe\u7f6e\u4e3a32\u7684\u500d\u6570 \u6bcf\u4e2ablock\u7684warp\u6570\u91cf: \u4e00\u4e2awarp\u4e2d\u7684\u7ebf\u7a0b\u5fc5\u7136\u5728\u540c\u4e00\u4e2ablock\u4e2d\uff0c\u5982\u679cblock\u6240\u542b\u7ebf\u7a0b\u6570\u76ee\u4e0d\u662fwarp\u5927\u5c0f\u7684\u6574\u6570\u500d\uff0c\u90a3\u4e48\u591a\u51fa\u7684\u90a3\u4e9bthread\u6240\u5728\u7684warp\u4e2d\uff0c\u4f1a\u5269\u4f59\u4e00\u4e9binactive\u7684thread","title":"warp"},{"location":"Hardware/#_90","text":"\u8be6\u89e3CUDA\u7684Context\u3001Stream\u3001Warp\u3001SM\u3001SP\u3001Kernel\u3001Block\u3001Grid - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Hardware/#_91","text":"","title":"\u76f8\u5173\u5382\u5546\u548c\u4ea7\u54c1"},{"location":"Hardware/#_92","text":"","title":"\u82f1\u4f1f\u8fbe"},{"location":"Hardware/#ai","text":"","title":"\u5e38\u89c1\u8ba1\u7b97\u5361(AI\u751f\u6210)"},{"location":"Hardware/#_93","text":"\u5bf9\u6bd4\u7ef4\u5ea6\uff1a \u67b6\u6784\u5148\u8fdb\u6027 : Hopper > Ada \u2248 Ampere > Volta\u3002 \u663e\u5b58\u5e26\u5bbd : HBM3\uff08H100\uff09 > HBM2e\uff08A100\uff09 > GDDR6X\uff084090\uff09 > HBM2\uff08V100\uff09\u3002 \u7a00\u758f\u8ba1\u7b97\u652f\u6301 : H100/A100/4090\u663e\u8457\u4f18\u4e8e\u65e7\u67b6\u6784\u3002 \u591a\u5361\u6269\u5c55 : H100/A100\u652f\u6301NVLink\uff0c4090/3090\u4ec5\u652f\u6301PCIe\u3002 \u7efc\u5408\u6765\u770b\uff1aH100 > A100 \u2248 A800 > RTX 4090 > A40 > V100 > RTX 3090 > A30 \u5b9e\u9645\u573a\u666f\u4e2d\uff0cH100/A100\u66f4\u9002\u5408\u4f01\u4e1a\u7ea7\u8bad\u7ec3\uff0c4090/3090\u9002\u5408\u4e2a\u4eba\u6216\u5c0f\u89c4\u6a21\u4efb\u52a1\uff0cA40/A30\u4fa7\u91cd\u63a8\u7406\u548c\u8fb9\u7f18\u8ba1\u7b97","title":"\u8ba1\u7b97\u5361\u5bf9\u6bd4"},{"location":"Hardware/#h100-hopper","text":"\u67b6\u6784 : Hopper (2022) \u5236\u7a0b : 4nm \u663e\u5b58 : 80GB HBM3 | \u5e26\u5bbd 3TB/s \u8ba1\u7b97\u6027\u80fd : FP32 60 TFLOPS | FP16/TF32 2,000 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 18,432 CUDA + 576 Tensor Core\uff08\u7b2c\u56db\u4ee3\uff09 \u7279\u6027 : \u652f\u6301NVLink 4.0\uff08900GB/s\uff09\u3001PCIe 5.0\u3001Transformer\u5f15\u64ce\u4f18\u5316 \u529f\u8017 : 700W \u5b9a\u4f4d : \u8d85\u5927\u89c4\u6a21\u6a21\u578b\u8bad\u7ec3\u3001HPC \u4f18\u52bf : Hopper\u67b6\u6784 + \u7b2c\u56db\u4ee3Tensor Core + Transformer\u5f15\u64ce \uff0cFP16\u7a00\u758f\u7b97\u529b\u9ad8\u8fbe 2,000 TFLOPS \uff0cHBM3\u663e\u5b58\u5e26\u5bbd 3TB/s \uff0c\u652f\u6301NVLink 4.0\uff0c\u4e13\u4e3a\u8d85\u5927\u89c4\u6a21\u6a21\u578b\u4f18\u5316\u3002 \u573a\u666f : \u5927\u89c4\u6a21\u8bad\u7ec3\uff08\u5982GPT-4/LLaMA\uff09\u3001HPC\u3002","title":"H100 (Hopper\u67b6\u6784)"},{"location":"Hardware/#a100-ampere","text":"\u67b6\u6784 : Ampere (2020) \u663e\u5b58 : 40GB/80GB HBM2e | \u5e26\u5bbd 1.6TB/s \u8ba1\u7b97\u6027\u80fd : FP32 19.5 TFLOPS | FP16/TF32 312 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 6,912 CUDA + 432 Tensor Core\uff08\u7b2c\u4e09\u4ee3\uff09 \u7279\u6027 : NVLink 3.0\uff08600GB/s\uff09\u3001\u591a\u5b9e\u4f8bGPU\uff08MIG\uff09 \u529f\u8017 : 400W \u5b9a\u4f4d : \u4e3b\u6d41AI\u8bad\u7ec3\u3001\u79d1\u5b66\u8ba1\u7b97","title":"A100 (Ampere\u67b6\u6784)"},{"location":"Hardware/#a800-ampere","text":"\u7b80\u4ecb : A100\u7684\u51fa\u53e3\u9650\u5236\u7248\uff0cNVLink\u5e26\u5bbd\u964d\u81f3400GB/s\uff0c\u5176\u4ed6\u53c2\u6570\u4e0eA100\u4e00\u81f4\u3002 \u5b9a\u4f4d : \u66ff\u4ee3A100\u7684\u4e2d\u56fd\u5e02\u573a\u4e13\u7528\u578b\u53f7\u3002","title":"A800 (Ampere\u67b6\u6784)"},{"location":"Hardware/#a40-ampere","text":"\u67b6\u6784 : Ampere (2021) \u663e\u5b58 : 48GB GDDR6 | \u5e26\u5bbd 696GB/s \u8ba1\u7b97\u6027\u80fd : FP32 37.4 TFLOPS | FP16 149.8 TFLOPS \u6838\u5fc3\u6570 : 10,752 CUDA + 336 Tensor Core \u7279\u6027 : \u652f\u6301\u865a\u62df\u5316\u3001RT Core\uff08\u5149\u8ffd\uff09\u3001\u88ab\u52a8\u6563\u70ed \u529f\u8017 : 300W \u5b9a\u4f4d : \u6df7\u5408\u6e32\u67d3\u4e0eAI\u63a8\u7406\uff08\u5982\u4e91\u6e38\u620f\u3001\u865a\u62df\u5316\uff09\u3002 \u4f18\u52bf : Ampere\u67b6\u6784 + \u7b2c\u4e09\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 149.8 TFLOPS \uff0c48GB GDDR6\u663e\u5b58\uff0c\u652f\u6301\u865a\u62df\u5316\u548c\u5149\u8ffd\u3002 \u5c40\u9650 : \u663e\u5b58\u5e26\u5bbd\uff08696GB/s\uff09\u4f4e\u4e8eHBM\u7cfb\u5217\uff0c\u9002\u5408\u6df7\u5408\u6e32\u67d3\u4e0e\u63a8\u7406\u3002 \u573a\u666f : \u4e91\u63a8\u7406\u3001\u865a\u62df\u5316\u3001\u8f7b\u91cf\u7ea7\u8bad\u7ec3\u3002","title":"A40 (Ampere\u67b6\u6784)"},{"location":"Hardware/#v100-volta","text":"\u67b6\u6784 : Volta (2017) \u663e\u5b58 : 16GB/32GB HBM2 | \u5e26\u5bbd 900GB/s \u8ba1\u7b97\u6027\u80fd : FP32 14 TFLOPS | FP16 112 TFLOPS\uff08Tensor Core\uff09 \u6838\u5fc3\u6570 : 5,120 CUDA + 640 Tensor Core\uff08\u7b2c\u4e00\u4ee3\uff09 \u7279\u6027 : NVLink 2.0\uff08300GB/s\uff09 \u529f\u8017 : 250W \u5b9a\u4f4d : \u7ecf\u5178\u6df1\u5ea6\u5b66\u4e60\u5361\uff0c\u4ecd\u5e7f\u6cdb\u7528\u4e8e\u63a8\u7406\u548c\u5c0f\u89c4\u6a21\u8bad\u7ec3\u3002 \u4f18\u52bf : Volta\u67b6\u6784 + \u7b2c\u4e00\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 112 TFLOPS \uff0cHBM2\u663e\u5b58\u5e26\u5bbd 900GB/s \u3002 \u5c40\u9650 : \u67b6\u6784\u8f83\u8001\uff0c\u7a00\u758f\u8ba1\u7b97\u652f\u6301\u6709\u9650\u3002 \u573a\u666f : \u7ecf\u5178\u63a8\u7406\u4efb\u52a1\u3001\u517c\u5bb9\u6027\u8981\u6c42\u9ad8\u7684\u573a\u666f\u3002","title":"V100 (Volta\u67b6\u6784)"},{"location":"Hardware/#rtx-4090-ada-lovelace","text":"\u67b6\u6784 : Ada Lovelace (2022) \u663e\u5b58 : 24GB GDDR6X | \u5e26\u5bbd 1TB/s \u8ba1\u7b97\u6027\u80fd : FP32 82.6 TFLOPS | FP16 1321 TFLOPS\uff08\u7a00\u758f\uff09 \u6838\u5fc3\u6570 : 16,384 CUDA + 512 Tensor Core\uff08\u7b2c\u56db\u4ee3\uff09 \u529f\u8017 : 450W \u5b9a\u4f4d : \u5355\u5361\u6700\u5f3aFP32\u6027\u80fd\uff0c\u9002\u5408\u672c\u5730AI\u5f00\u53d1\uff0c\u4f46\u65e0ECC\u663e\u5b58\u548cNVLink\u3002 \u4f18\u52bf : Ada\u67b6\u6784 + \u7b2c\u56db\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 1,321 TFLOPS \uff08\u7a00\u758f\uff09\uff0cGDDR6X\u663e\u5b58\u5e26\u5bbd 1TB/s \uff0c\u5355\u5361FP32\u6027\u80fd\u6700\u5f3a\uff0882.6 TFLOPS\uff09\u3002 \u5c40\u9650 : \u65e0ECC\u663e\u5b58\u3001\u4e0d\u652f\u6301NVLink\uff0c\u663e\u5b58\u5bb9\u91cf\uff0824GB\uff09\u548c\u5e26\u5bbd\u5f31\u4e8eH100/A100\u3002 \u573a\u666f : \u5c0f\u89c4\u6a21\u8bad\u7ec3\u3001\u672c\u5730AI\u5f00\u53d1\u3002","title":"RTX 4090 (Ada Lovelace\u67b6\u6784)"},{"location":"Hardware/#a30-ampere","text":"\u67b6\u6784 : Ampere (2021) \u663e\u5b58 : 24GB HBM2 | \u5e26\u5bbd 933GB/s \u8ba1\u7b97\u6027\u80fd : FP32 10.3 TFLOPS | FP16 82.5 TFLOPS \u6838\u5fc3\u6570 : 3,584 CUDA + 112 Tensor Core \u7279\u6027 : \u652f\u6301MIG\u3001\u4f4e\u529f\u8017 \u529f\u8017 : 165W \u5b9a\u4f4d : \u9ad8\u5bc6\u5ea6\u63a8\u7406\u3001\u8fb9\u7f18\u670d\u52a1\u5668\u3002 \u4f18\u52bf : Ampere\u67b6\u6784 + \u7b2c\u4e09\u4ee3Tensor Core \uff0cFP16\u7b97\u529b 82.5 TFLOPS \uff0c24GB HBM2\u663e\u5b58\uff0c\u4f4e\u529f\u8017\uff08165W\uff09\u3002 \u5c40\u9650 : \u7b97\u529b\u8f83\u4f4e\uff0c\u9002\u5408\u9ad8\u5bc6\u5ea6\u63a8\u7406\u3002 \u573a\u666f : \u8fb9\u7f18\u670d\u52a1\u5668\u3001\u6279\u91cf\u63a8\u7406\u3002","title":"A30 (Ampere\u67b6\u6784)"},{"location":"Hardware/#_94","text":"","title":"\u67b6\u6784"},{"location":"Hardware/#_95","text":"","title":"\u6d88\u8d39\u7ea7\u663e\u5361"},{"location":"Hardware/#_96","text":"Parameter MTT S4000 NVIDIA H100 Architecture 3rd generation MUSA architecture Hopper architecture Manufacturing Process 16nm process technology 4N custom process from TSMC Memory Capacity 48GB GDDR6 80GB HBM3 (SXM) / 94GB HBM3 (NVL) Memory Bandwidth 768GB/s 3.35TB/s (SXM) / 3.9TB/s (NVL) Compute Performance (FP32) 25 TFLOPs 67 TFLOPs Tensor Core Performance (FP16/BF16) 1,979 TFLOPs 1,979 TFLOPs (with sparsity) Interconnect Technology MTLink technology (240GB/s data link from one card to another) NVIDIA NVLink\u2122 (900GB/s) / PCIe Gen5 (128GB/s)","title":"\u56fd\u4ea7"},{"location":"Hardware/#cpugpu","text":"\u76f8\u6bd4CPU\uff0cGPU\u5c06\u66f4\u591a\u7684\u6676\u4f53\u7ba1\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\uff0c\u800c\u4e0d\u662f\u7f13\u5b58\u548c\u6d41\u63a7\uff08Flow Control\uff09\u3002\u8fd9\u6e90\u4e8e\u4e24\u8005\u4e0d\u540c\u7684\u8bbe\u8ba1\u76ee\u6807\uff0cCPU\u7684\u8bbe\u8ba1\u76ee\u6807\u662f\u5e76\u884c\u6267\u884c\u51e0\u5341\u4e2a\u7ebf\u7a0b\uff0c\u800cGPU\u7684\u76ee\u6807\u662f\u8981\u5e76\u884c\u6267\u884c\u51e0\u5343\u4e2a\u7ebf\u7a0b GPU\u7684Core\u6570\u91cf\u8981\u8fdc\u8fdc\u591a\u4f59CPU\uff0c\u4f46\u662f\u6709\u5f97\u5fc5\u6709\u5931\uff0c\u53ef\u4ee5\u770b\u5230GPU\u7684Cache\u548cControl\u8981\u8fdc\u8fdc\u5c11\u4e8eCPU\uff0c\u8fd9\u4f7f\u5f97GPU\u7684\u5355Core\u7684\u81ea\u7531\u5ea6\u8981\u8fdc\u8fdc\u4f4e\u4e8eCPU\uff0c\u4f1a\u53d7\u5230\u8bf8\u591a\u9650\u5236\uff0c\u800c\u8fd9\u4e2a\u9650\u5236==\u6700\u7ec8\u4f1a\u7531\u7a0b\u5e8f\u5458\u627f\u62c5==\u3002\u8fd9\u4e9b\u9650\u5236\u4e5f\u4f7f\u5f97GPU\u7f16\u7a0b\u4e0eCPU\u591a\u7ebf\u7a0b\u7f16\u7a0b\u6709\u7740\u6839\u672c\u533a\u522b\u3002 \u8fd9\u5176\u4e2d\u6700\u6839\u672c\u7684\u4e00\u4e2a\u533a\u522b\u53ef\u4ee5\u5728\u4e0a\u53f3\u56fe\u4e2d\u770b\u51fa\uff0c\u6bcf\u4e00\u884c\u6709\u591a\u4e2aCore\uff0c\u5374\u53ea\u6709\u4e00\u4e2aControl\uff0c\u8fd9\u4ee3\u8868\u7740==\u591a\u4e2aCore\u540c\u4e00\u65f6\u523b\u53ea\u80fd\u6267\u884c\u540c\u6837\u7684\u6307\u4ee4==\uff0c\u8fd9\u79cd\u6a21\u5f0f\u4e5f\u79f0\u4e3a SIMT (Single Instruction Multiple Threads). \u8fd9\u4e0e\u73b0\u4ee3CPU\u7684SIMD\u5012\u662f\u6709\u4e9b\u76f8\u4f3c\uff0c\u4f46\u5374\u6709\u6839\u672c\u5dee\u522b","title":"CPU\u548cGPU\u533a\u522b"},{"location":"Hardware/#_97","text":"","title":"\u96c6\u663e\u548c\u72ec\u663e"},{"location":"Hardware/#asic","text":"","title":"ASIC"},{"location":"Hardware/#tpu","text":"","title":"TPU"},{"location":"Hardware/#npu","text":"","title":"NPU"},{"location":"Hardware/#dpu","text":"","title":"DPU"},{"location":"Hardware/#ascend","text":"","title":"\u534e\u4e3a\u6607\u817e\uff08Ascend\uff09"},{"location":"Hardware/#fpga","text":"","title":"FPGA"},{"location":"Hardware/#_98","text":"AI\u82af\u7247\u57fa\u7840\u77e5\u8bc6 \u82f1\u4f1f\u8fbeGPU\u67b6\u6784\u6f14\u8fdb\u8fd1\u5341\u5e74\uff0c\u4ece\u8d39\u7c73\u5230\u5b89\u57f9 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Literature/","text":"Literature \u00b6 \u559c\u5267 \u00b6 \u590f\u6d1b\u7279\u70e6\u607c \u5e74\u4f1a\u4e0d\u80fd\u505c \u4e09\u50bb\u5927\u95f9\u5b9d\u83b1\u575e \u7532\u65b9\u4e59\u65b9 \u79c1\u4eba\u5b9a\u5236 \u65e0\u5398\u5934 \u00b6 \u5fae\u4e0d\u8db3\u9053 \u6b27\u6d32\u6027\u65c5\u884c \u5192\u724c** \u60c5\u666f\u559c\u5267 \u00b6 \u751f\u6d3b\u5927\u7206\u70b8 \u7231\u60c5\u516c\u5bd3 \u8001\u53cb\u8bb0 \u8bf7\u56de\u7b541988 \u662f\uff0c\u5927\u81e3 \u662f\uff0c\u9996\u76f8 \u7b11\u50b2\u6c5f\u6e56 IT\u72c2\u4eba \u79d1\u5e7b \u00b6 \u4e09\u4f53123 \u661f\u9645\u7a7f\u8d8a \u94f6\u6cb3\u7cfb\u6f2b\u6e38\u6307\u5357 \u8d85\u65f6\u7a7a\u63a5\u89e6 \u673a\u5668\u7ba1\u5bb6 Moon \u5b89\u5fb7\u7684\u6e38\u620f \u5e26\u4e0a\u5979\u7684\u773c\u775b (\u6709\u4e2a\u5728\u5e7b\u6d77\u822a\u884c\u542c\u8fc7\u7684\u5173\u4e8e\u77f3\u5934\u4eba\uff1f\u706b\u661f\uff1f\u5916\u661f\u4eba\uff1f\u7684\u627e\u4e0d\u5230\u4e86\uff0c\u5f53\u65f6\u633a\u9707\u64bc\u7684) \u6587\u827a/\u5267\u60c5 \u00b6 \u8d70\u8d70\u505c\u505c \u4e07\u7bad\u7a7f\u5fc3 \u5929\u4e0b\u65e0\u8d3c \u6f2b\u957f\u7684\u5b63\u8282 \u5c0f\u5df7\u4eba\u5bb6 \u5fc3\u7075\u6355\u624b \u65f6\u7a7a\u604b\u65c5\u4eba \u7206\u88c2\u9f13\u624b \u5927\u4f5b\u666e\u62c9\u65af \u540c\u5b66\u9ea6\u5a1c\u4e1d \u640f\u51fb\u4ff1\u4e50\u90e8 \u98ce\u5e73\u6d6a\u9759 \u9519\u4f1a\u534a\u751f \u90a3\u5c71\u90a3\u4eba\u90a3\u72d7 \u5927\u8c61\u5e2d\u5730\u800c\u5750 \u5fc3\u7075\u6355\u624b \u8d85\u5e02\u591c\u672a\u7720 \u4f55\u4ee5\u4e3a\u5bb6 \u6709\u60c5\u996e\u6c34\u9971 \u5927\u5730\u60ca\u96f7 \u9752\u6625\u6d3e \u7236\u6bcd\u7231\u60c5 \u6026\u7136\u5fc3\u52a8 \u5065\u542c\u5973\u5b69 \u6211\u7684\u5929\u624d\u5973\u53cb\uff08\u7b2c\u4e00\u5b63\uff09 \u5947\u5de7\u51fa\u79df\u8f66 \u75af\u72c2\u7684\u77f3\u5934 \u6b7b\u4ea1\u8bd7\u793e \u51b3\u6218\u72b9\u9a6c\u9547 \u8fc7\u628a\u763e \u7231\u4e50\u4e4b\u57ce \u6f5c\u4f0f \u540e\u4f1a\u65e0\u671f \u739b\u4e3d\u548c\u9ea6\u514b\u65af \u804a\u658b\uff1a\u5170\u82e5\u5bfa \u60ac\u7591 \u00b6 \u798f\u5c14\u6469\u65af\u63a2\u6848\u96c6 \u795e\u63a2\u590f\u6d1b\u514b \u770b\u4e0d\u89c1\u7684\u5ba2\u4eba \u6d88\u5931\u7684\u7231\u4eba \u5229\u5203\u51fa\u9798 \u56e0\u679c\u62a5\u5e94 \u60ca\u5929\u9b54\u76d7\u56e21/2 \u5f57\u661f\u6765\u7684\u90a3\u4e00\u591c \u6211\u662f\u8c01\uff1a\u6ca1\u6709\u7edd\u5bf9\u5b89\u5168\u7684\u7cfb\u7edf \u98ce\u58f0 \u5386\u53f2/\u793e\u4f1a/\u751f\u6d3b \u00b6 \u9738\u738b\u522b\u59ec \u6cf0\u5766\u5c3c\u514b\u53f7 \u7ea2\u9ad8\u7cb1 \u6211\u4e0d\u662f\u836f\u795e \u8336\u9986 \u6d3b\u7740 \u5c71\u6cb3\u6545\u4eba \u6070\u540c\u5b66\u5c11\u5e74 \u5171\u540c\u8b66\u5907\u533a \u8299\u84c9\u9547 \u5927\u56fd\u5d1b\u8d77 PS \u00b6 \u6392\u540d\u4e0d\u5206\u5148\u540e \u53ef\u60dc\u8fd8\u6709\u4e00\u4e9b\u5fd8\u8bb0\u8bb0\u4e0b\u6765\u4e86","title":"Good Things"},{"location":"Literature/#literature","text":"","title":"Literature"},{"location":"Literature/#_1","text":"\u590f\u6d1b\u7279\u70e6\u607c \u5e74\u4f1a\u4e0d\u80fd\u505c \u4e09\u50bb\u5927\u95f9\u5b9d\u83b1\u575e \u7532\u65b9\u4e59\u65b9 \u79c1\u4eba\u5b9a\u5236","title":"\u559c\u5267"},{"location":"Literature/#_2","text":"\u5fae\u4e0d\u8db3\u9053 \u6b27\u6d32\u6027\u65c5\u884c \u5192\u724c**","title":"\u65e0\u5398\u5934"},{"location":"Literature/#_3","text":"\u751f\u6d3b\u5927\u7206\u70b8 \u7231\u60c5\u516c\u5bd3 \u8001\u53cb\u8bb0 \u8bf7\u56de\u7b541988 \u662f\uff0c\u5927\u81e3 \u662f\uff0c\u9996\u76f8 \u7b11\u50b2\u6c5f\u6e56 IT\u72c2\u4eba","title":"\u60c5\u666f\u559c\u5267"},{"location":"Literature/#_4","text":"\u4e09\u4f53123 \u661f\u9645\u7a7f\u8d8a \u94f6\u6cb3\u7cfb\u6f2b\u6e38\u6307\u5357 \u8d85\u65f6\u7a7a\u63a5\u89e6 \u673a\u5668\u7ba1\u5bb6 Moon \u5b89\u5fb7\u7684\u6e38\u620f \u5e26\u4e0a\u5979\u7684\u773c\u775b (\u6709\u4e2a\u5728\u5e7b\u6d77\u822a\u884c\u542c\u8fc7\u7684\u5173\u4e8e\u77f3\u5934\u4eba\uff1f\u706b\u661f\uff1f\u5916\u661f\u4eba\uff1f\u7684\u627e\u4e0d\u5230\u4e86\uff0c\u5f53\u65f6\u633a\u9707\u64bc\u7684)","title":"\u79d1\u5e7b"},{"location":"Literature/#_5","text":"\u8d70\u8d70\u505c\u505c \u4e07\u7bad\u7a7f\u5fc3 \u5929\u4e0b\u65e0\u8d3c \u6f2b\u957f\u7684\u5b63\u8282 \u5c0f\u5df7\u4eba\u5bb6 \u5fc3\u7075\u6355\u624b \u65f6\u7a7a\u604b\u65c5\u4eba \u7206\u88c2\u9f13\u624b \u5927\u4f5b\u666e\u62c9\u65af \u540c\u5b66\u9ea6\u5a1c\u4e1d \u640f\u51fb\u4ff1\u4e50\u90e8 \u98ce\u5e73\u6d6a\u9759 \u9519\u4f1a\u534a\u751f \u90a3\u5c71\u90a3\u4eba\u90a3\u72d7 \u5927\u8c61\u5e2d\u5730\u800c\u5750 \u5fc3\u7075\u6355\u624b \u8d85\u5e02\u591c\u672a\u7720 \u4f55\u4ee5\u4e3a\u5bb6 \u6709\u60c5\u996e\u6c34\u9971 \u5927\u5730\u60ca\u96f7 \u9752\u6625\u6d3e \u7236\u6bcd\u7231\u60c5 \u6026\u7136\u5fc3\u52a8 \u5065\u542c\u5973\u5b69 \u6211\u7684\u5929\u624d\u5973\u53cb\uff08\u7b2c\u4e00\u5b63\uff09 \u5947\u5de7\u51fa\u79df\u8f66 \u75af\u72c2\u7684\u77f3\u5934 \u6b7b\u4ea1\u8bd7\u793e \u51b3\u6218\u72b9\u9a6c\u9547 \u8fc7\u628a\u763e \u7231\u4e50\u4e4b\u57ce \u6f5c\u4f0f \u540e\u4f1a\u65e0\u671f \u739b\u4e3d\u548c\u9ea6\u514b\u65af \u804a\u658b\uff1a\u5170\u82e5\u5bfa","title":"\u6587\u827a/\u5267\u60c5"},{"location":"Literature/#_6","text":"\u798f\u5c14\u6469\u65af\u63a2\u6848\u96c6 \u795e\u63a2\u590f\u6d1b\u514b \u770b\u4e0d\u89c1\u7684\u5ba2\u4eba \u6d88\u5931\u7684\u7231\u4eba \u5229\u5203\u51fa\u9798 \u56e0\u679c\u62a5\u5e94 \u60ca\u5929\u9b54\u76d7\u56e21/2 \u5f57\u661f\u6765\u7684\u90a3\u4e00\u591c \u6211\u662f\u8c01\uff1a\u6ca1\u6709\u7edd\u5bf9\u5b89\u5168\u7684\u7cfb\u7edf \u98ce\u58f0","title":"\u60ac\u7591"},{"location":"Literature/#_7","text":"\u9738\u738b\u522b\u59ec \u6cf0\u5766\u5c3c\u514b\u53f7 \u7ea2\u9ad8\u7cb1 \u6211\u4e0d\u662f\u836f\u795e \u8336\u9986 \u6d3b\u7740 \u5c71\u6cb3\u6545\u4eba \u6070\u540c\u5b66\u5c11\u5e74 \u5171\u540c\u8b66\u5907\u533a \u8299\u84c9\u9547 \u5927\u56fd\u5d1b\u8d77","title":"\u5386\u53f2/\u793e\u4f1a/\u751f\u6d3b"},{"location":"Literature/#ps","text":"\u6392\u540d\u4e0d\u5206\u5148\u540e \u53ef\u60dc\u8fd8\u6709\u4e00\u4e9b\u5fd8\u8bb0\u8bb0\u4e0b\u6765\u4e86","title":"PS"},{"location":"OS/","text":"OS \u00b6 Windows \u00b6 \u7cfb\u7edf\u91cd\u88c5 \u00b6 \u4e0b\u8f7dISO \u00b6 Windows 11 ISO Download \u2013 Official Direct Download Links - TechPP \u539f\u7248\u8f6f\u4ef6 (itellyou.cn) \u5236\u4f5cPE \u00b6 \u7eaf\u51c0\u65e0\u5e7f\u544a\uff0c\u53c8\u5f3a\u53c8\u8d81\u624b\u7684\u7ef4\u62a4\u5de5\u5177\uff0cFirPE\u4f7f\u7528\u548cDIY\u6307\u5357_\u54d4\u54e9\u54d4\u54e9_bilibili FirPE:\u9ed8\u8ba4,\u5168\u65b0\u5236\u4f5c \u8df3\u8fc7\u8054\u7f51 \u00b6 \uff08Fn+\uff09Shift+F10\u5feb\u6377\u952e\u8c03\u51fa\u547d\u4ee4\u63d0\u793a\u7b26\u7a97\u53e3 \u8f93\u5165\uff1aOOBE\\BYPASSNRO \u5982\u679c\u4e00\u5f00\u59cb\u5c31\u8fde\u4e86\u7f51\u7ebf\u5c31\u6ca1\u6709\u8fd9\u4e2a\u6b65\u9aa4 windows\u6fc0\u6d3b&office\u6fc0\u6d3b \u00b6 office\u5b89\u88c5\u76f4\u63a5\u53bb\u5b98\u7f51 power shell \u4e0b\u6253\u5f00\u8f93\u5165 irm win.zyqq.top | iex ,\u7136\u540e\u6839\u636e\u63d0\u793a \u6216\u8005 irm https://get.activated.win | iex \u76f8\u5173\u521d\u59cb\u5316\u8bbe\u7f6e \u00b6 \u4f7f\u7528 dism++ \u8c8c\u4f3c\u5f88\u4e45\u6ca1\u66f4\u65b0\u4e86 \u7cfb\u7edf\u5907\u4efd\u53ca\u8fd8\u539f\u65b9\u6cd5 \u00b6 win11\u4e00\u952e\u5907\u4efd\u8fd8\u539f\u7cfb\u7edf\u65b9\u6cd5_\u7cfb\u7edf\u4e4b\u5bb6\u4e00\u952e\u91cd\u88c5\u7cfb\u7edf\u5b98\u7f51 (163987.com) \u684c\u9762\u53f3\u952e\u6539\u56dewin10 \u00b6 \u4fee\u6539win11\u53f3\u952e\u83dc\u5355\u3001\u53f3\u952e\u9009\u9879\u3001\u8fd8\u539fwin10\u53f3\u952e\u83dc\u5355-CSDN\u535a\u5ba2 win+r\u6253\u5f00\u8fd0\u884c \u8f93\u5165cmd\uff0c\u6309\u4e0bctrl+shift+enter\u4ee5\u7ba1\u7406\u5458\u8eab\u4efd\u8fd0\u884c \u5728\u547d\u4ee4\u884c\u91cc\u8f93\u5165 reg.exe add \"HKCU\\Software\\Classes\\CLSID\\{86ca1aa0-34aa-4e8b-a509-50c905bae2a2}\\InprocServer32\" /f /ve \u91cd\u542f\uff08\u91cd\u542f\u7535\u8111\u6216File Explorer\uff09 \u91cd\u542f\u540e\u5373\u53ef\u4f7f\u7528win10\u98ce\u683c\u53f3\u952e\u83dc\u5355 \u6062\u590d\u65b9\u6cd5\uff1a\u5982\u679c\u60f3\u56de\u5230win11\u98ce\u683c\uff0c\u5728\u547d\u4ee4\u884c\u8f93\u5165 reg.exe delete \"HKCU\\Software\\Classes\\CLSID\\{86ca1aa0-34aa-4e8b-a509-50c905bae2a2}\\InprocServer32\" /va /f .\u91cd\u542f\u540e\u6062\u590dwin11\u53f3\u952e \u5173\u95ed\u81ea\u52a8\u66f4\u65b0 \u00b6 \u5728\u8fd0\u884c\u4e2d\u8f93\u5165\u201cservices.msc\u201d\u56de\u8f66\u786e\u5b9a\u6253\u5f00\u670d\u52a1\u680f\u3002 3\u3001\u5728\u670d\u52a1\u4e2d\u627e\u5230\u201cwindows update\u201d\uff0c\u53cc\u51fb\u6253\u5f00\u5b83\u3002 4\u3001\u7136\u540e\u5c06\u542f\u52a8\u7c7b\u578b\u66f4\u6539\u4e3a\u201c\u7981\u7528\u201d\uff0c\u518d\u70b9\u51fb\u4e00\u4e0b\u201c\u505c\u6b62\u201d\u5373\u53ef\u3002 win11\u914d\u7f6ewindows ssh server \u00b6 Windows \u4e0a\u7684 OpenSSH\uff1a\u5b89\u88c5\u3001\u914d\u7f6e\u548c\u670d\u52a1\u5668\u8fde\u63a5\u6307\u5357 - \u7cfb\u7edf\u6781\u5ba2 \u4f53\u9a8c\u4f18\u5316\u63d2\u4ef6 \u00b6 dism++ \u00b6 \u8c8c\u4f3c\u5f88\u4e45\u6ca1\u6709\u66f4\u65b0\u4e86 PowerToy \u00b6 \u770b\u4e86\u4e00\u4e0b\u611f\u89c9\u4f5c\u7528\u4e0d\u5927 Geek \u00b6 Everything \u00b6 Linux \u00b6 SHELL \u00b6 \u547d\u4ee4\u89e3\u91ca\u5668 \u67e5\u770bSHELL\u7c7b\u578b echo $SHELL \u5982\u679c\u60f3\u77e5\u9053\u81ea\u5df1\u7cfb\u7edf\u5b89\u88c5\u4e86\u54ea\u4e9bshell : cat /etc/shells \u5206\u7c7b \u00b6 \u53c2\u8003\uff1ahttps://www.jianshu.com/p/a891af6f87e0 zsh \u5f88\u591a\u4eba\u7684 mac \u4e2d\u4f1a\u4f7f\u7528 zsh \u800c\u4e0d\u662f bash\uff0c\u4e00\u5927\u534a\u662f\u56e0\u4e3a oh-my-zsh \u8fd9\u4e2a\u914d\u7f6e\u96c6\uff0c\u5b83\u517c\u5bb9 bash\uff0c\u8fd8\u6709\u81ea\u52a8\u8865\u5168\u7b49\u597d\u7528\u7684\u529f\u80fd\u3002 sh sh\u7684\u5168\u79f0\u662f Bourne shell\uff0c\u7531 AT&T \u516c\u53f8\u7684 Steve Bourne\u5f00\u53d1\uff0c\u4e3a\u4e86\u7eaa\u5ff5\u4ed6\uff0c\u5c31\u7528\u4ed6\u7684\u540d\u5b57\u547d\u540d\u4e86\u3002sh \u662f UNIX \u4e0a\u7684\u6807\u51c6 shell\uff0c\u5f88\u591a UNIX \u7248\u672c\u90fd\u914d\u6709 sh\u3002sh \u662f\u7b2c\u4e00\u4e2a\u6d41\u884c\u7684 shell\u3002 csh sh \u4e4b\u540e\u53e6\u4e00\u4e2a\u5e7f\u4e3a\u6d41\u4f20\u7684 shell \u662f\u7531\u67cf\u514b\u83b1\u5927\u5b66\u7684 Bill Joy \u8bbe\u8ba1\u7684\uff0c\u8fd9\u4e2a shell \u7684\u8bed\u6cd5==\u6709\u70b9\u7c7b\u4f3cC\u8bed\u8a00==\uff0c\u6240\u4ee5\u624d\u5f97\u540d\u4e3a C shell \uff0c\u7b80\u79f0\u4e3a csh\u3002 tcsh tcsh \u662f csh \u7684\u589e\u5f3a\u7248\uff0c\u52a0\u5165\u4e86\u547d\u4ee4\u8865\u5168\u529f\u80fd\uff0c\u63d0\u4f9b\u4e86\u66f4\u52a0\u5f3a\u5927\u7684\u8bed\u6cd5\u652f\u6301\u3002 ash\u4e00\u4e2a\u7b80\u5355\u7684==\u8f7b\u91cf\u7ea7==\u7684 Shell\uff0c\u5360\u7528\u8d44\u6e90\u5c11\uff0c\u9002\u5408\u8fd0\u884c\u4e8e\u4f4e\u5185\u5b58\u73af\u5883\uff0c\u4f46\u662f\u4e0e\u4e0b\u9762\u8bb2\u5230\u7684 bash shell \u5b8c\u5168\u517c\u5bb9\u3002 bash bash\u7531 GNU \u7ec4\u7ec7\u5f00\u53d1\uff0c\u4fdd\u6301\u4e86\u5bf9 sh shell \u7684\u517c\u5bb9\u6027\uff0c\u662f\u5404\u79cd Linux \u53d1\u884c\u7248\u9ed8\u8ba4\u914d\u7f6e\u7684 shell\u3002bash \u517c\u5bb9 sh \u610f\u5473\u7740\uff0c \u9488\u5bf9 sh \u7f16\u5199\u7684 shell \u4ee3\u7801\u53ef\u4ee5\u4e0d\u52a0\u4fee\u6539\u5730\u5728 bash \u4e2d\u8fd0\u884c \u3002\u5c3d\u7ba1\u5982\u6b64\uff0cbash \u548c sh \u8fd8\u662f\u6709\u4e00\u4e9b\u4e0d\u540c\u4e4b\u5904\uff1a\u4e00\u65b9\u9762\uff0cbash \u6269\u5c55\u4e86\u4e00\u4e9b\u547d\u4ee4\u548c\u53c2\u6570\uff1b\u53e6\u4e00\u65b9\u9762\uff0cbash \u5e76\u4e0d\u5b8c\u5168\u548c sh \u517c\u5bb9\uff0c\u5b83\u4eec\u6709\u4e9b\u884c\u4e3a\u5e76\u4e0d\u4e00\u81f4\uff0c\u4f46\u5728\u5927\u591a\u6570\u4f01\u4e1a\u8fd0\u7ef4\u7684\u60c5\u51b5\u4e0b\u533a\u522b\u4e0d\u5927\uff0c\u7279\u6b8a\u573a\u666f\u53ef\u4ee5\u4f7f\u7528 bash \u4ee3\u66ff sh\u3002 csh\u548cbash\u7684\u8bed\u6cd5\u533a\u522b \u00b6 csh\u548cbash\u7684\u8bed\u6cd5\u5bf9\u6bd4_bash csh-CSDN\u535a\u5ba2 centos\u548cubuntu\u7684\u547d\u4ee4\u533a\u522b \u00b6 \u4e00\u56fe\u770b\u61c2centos\u548cubuntu\u547d\u4ee4\u533a\u522b-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91 FileSystem \u00b6 /\uff1a\u6839\u76ee\u5f55\uff0c\u6240\u6709\u5176\u4ed6\u76ee\u5f55\u548c\u6587\u4ef6\u7684\u8d77\u59cb\u70b9\u3002 /bin\uff1a\u5b58\u653e\u57fa\u672c\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u5982ls\u3001cp\u3001mv\u7b49\u547d\u4ee4\u3002 /sbin\uff1a\u5b58\u653e\u7cfb\u7edf\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u901a\u5e38\u662f\u7cfb\u7edf\u7ba1\u7406\u5458\u4f7f\u7528\u7684\u547d\u4ee4\uff0c\u5982fdisk\u3001ifconfig\u7b49\u3002 /etc\uff1a\u5b58\u653e\u7cfb\u7edf\u914d\u7f6e\u6587\u4ef6\uff0c\u5982passwd\u3001fstab\u3001hosts\u7b49\u3002 /dev\uff1a\u5305\u542b\u8bbe\u5907\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u4ee3\u8868\u786c\u4ef6\u8bbe\u5907\uff0c\u5982/dev/sda\u8868\u793a\u7b2c\u4e00\u4e2aSATA\u786c\u76d8\u3002 /proc\uff1a\u865a\u62df\u6587\u4ef6\u7cfb\u7edf\uff0c\u63d0\u4f9b\u5173\u4e8e\u7cfb\u7edf\u786c\u4ef6\u548c\u8fd0\u884c\u8fdb\u7a0b\u7684\u4fe1\u606f\u3002 /var\uff1a\u5305\u542b\u7ecf\u5e38\u53d8\u5316\u7684\u6587\u4ef6\uff0c\u5982\u65e5\u5fd7\u6587\u4ef6/var/log\u548c\u90ae\u4ef6\u7cfb\u7edf/var/mail\u3002 /tmp\uff1a\u4e34\u65f6\u6587\u4ef6\u76ee\u5f55\uff0c\u7528\u4e8e\u5b58\u653e\u4e34\u65f6\u6587\u4ef6\uff0c\u901a\u5e38\u5728\u7cfb\u7edf\u91cd\u542f\u65f6\u6e05\u7a7a\u3002 /usr\uff1a\u7528\u6237\u76f8\u5173\u7684\u5e94\u7528\u7a0b\u5e8f\u548c\u6587\u4ef6\u3002/usr\u4e0b\u7684\u5b50\u76ee\u5f55\u901a\u5e38\u5305\u62ec\uff1a /usr/bin\uff1a\u7528\u6237\u7ea7\u522b\u7684\u7a0b\u5e8f\u3002 /usr/sbin\uff1a\u7cfb\u7edf\u7ba1\u7406\u5458\u7a0b\u5e8f\u3002 /usr/share\uff1a\u5171\u4eab\u6570\u636e\u6587\u4ef6\uff0c\u5982\u6587\u6863\u3001\u56fe\u6807\u7b49\u3002 /usr/local\uff1a\u672c\u5730\u5b89\u88c5\u7684\u7a0b\u5e8f\u548c\u6587\u4ef6\u3002 /lib\uff1a\u5b58\u653e\u5171\u4eab\u5e93\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u901a\u5e38\u7531/bin\u548c/sbin\u4e2d\u7684\u7a0b\u5e8f\u4f7f\u7528\u3002 /opt\uff1a\u9644\u52a0\u5e94\u7528\u7a0b\u5e8f\u7684\u5b89\u88c5\u76ee\u5f55\u3002 /boot\uff1a\u5305\u542bLinux\u5185\u6838\u548c\u5f15\u5bfc\u7a0b\u5e8f\u6587\u4ef6\u3002 /home\uff1a\u7528\u6237\u7684\u4e3b\u76ee\u5f55\uff0c\u6bcf\u4e2a\u7528\u6237\u7684\u5bb6\u76ee\u5f55\u90fd\u6302\u8f7d\u5728/home/username\u3002 /root\uff1a\u7cfb\u7edf\u7ba1\u7406\u5458\uff08root\u7528\u6237\uff09\u7684\u5bb6\u76ee\u5f55\u3002 /mnt\u548c/media\uff1a\u6302\u8f7d\u4e34\u65f6\u6587\u4ef6\u7cfb\u7edf\uff0c\u5982USB\u9a71\u52a8\u5668\u3001CD-ROM\u7b49\u3002 /srv\uff1a\u670d\u52a1\u76f8\u5173\u7684\u6570\u636e\u6587\u4ef6\uff0c\u5982Web\u670d\u52a1\u5668\u7684\u5185\u5bb9\u3002 /sys\uff1a\u4e0e/proc\u7c7b\u4f3c\uff0c\u662f\u4e00\u4e2a\u865a\u62df\u6587\u4ef6\u7cfb\u7edf\uff0c\u63d0\u4f9b\u5bf9\u7cfb\u7edf\u786c\u4ef6\u7684\u8bbf\u95ee\u3002 /lost+found\uff1a\u6587\u4ef6\u7cfb\u7edf\u68c0\u67e5\u5de5\u5177\uff08\u5982fsck\uff09\u5b58\u653e\u6062\u590d\u7684\u6587\u4ef6\u3002 \u6587\u4ef6\u6743\u9650 \u00b6 7 \u4ee3\u8868 rwx\uff08\u8bfb\u3001\u5199\u3001\u6267\u884c\uff09 6 \u4ee3\u8868 rw-\uff08\u8bfb\u3001\u5199\uff09 5 \u4ee3\u8868 r-x\uff08\u8bfb\u3001\u6267\u884c\uff09 4 \u4ee3\u8868 r--\uff08\u8bfb\uff09 \u65e0sudo\u6743\u9650\u5b89\u88c5\u8f6f\u4ef6\u5230\u4e2a\u4eba\u76ee\u5f55\u4e0b \u00b6 \u4e24\u79cd\u65b9\u6cd5\uff1a \u81ea\u5df1 build \u5b89\u88c5\u5230local, \u4f46\u662f\u5f80\u5f80\u6709\u5f88\u591a\u5176\u4ed6\u4f9d\u8d56\u4e5f\u9700\u8981\u5b89\u88c5\u5230\u5bf9\u5e94\u4f4d\u7f6e\uff0c\u9ebb\u70e6 .sh\u811a\u672c \u00b6 shebang\u5f00\u5934\u7279\u6b8a\u884c \u00b6 \u8fd9\u884c\u544a\u8bc9\u7cfb\u7edf\u5e94\u8be5\u4f7f\u7528\u54ea\u4e2a\u89e3\u91ca\u5668\u6765\u6267\u884c\u811a\u672c #!/bin/bash #! \u662fshebang\u7684\u6807\u8bc6\u7b26\uff0c\u540e\u9762\u8ddf\u7740\u89e3\u91ca\u5668\u7684\u8def\u5f84 \u5bf9\u4e8ePython\u811a\u672c #!/usr/bin/env python3 .\u4f7f\u7528 /usr/bin/env \u662f\u4e3a\u4e86\u786e\u4fdd\u7cfb\u7edf\u80fd\u591f\u5728\u4efb\u4f55\u5b89\u88c5\u4e86Python\u7684\u4f4d\u7f6e\u627e\u5230Python\u89e3\u91ca\u5668\uff0c\u800c\u4e0d\u662f\u786c\u7f16\u7801\u8def\u5f84\u3002 \u73af\u5883\u53d8\u91cf \u00b6 \u8bbe\u7f6e\u73af\u5883\u53d8\u91cf \u00b6 export var var = '\u503c' #\u6216export var='\u503c' #\u5728.bashrc\u7b49\u6587\u4ef6\u4e2d\u5199\u4e86\u540e\uff0c\u9700\u8981source\u518d\u80fd\u751f\u6548 \u5982\u679c\u73af\u5883\u53d8\u91cf\u7684\u503c\u6ca1\u6709\u7a7a\u683c\u7b49\u7279\u6b8a\u7b26\u53f7\uff0c\u53ef\u4ee5\u4e0d\u7528\u5355\u5f15\u53f7\u5305\u542b\u3002 \u91c7\u7528export\u8bbe\u7f6e\u7684\u73af\u5883\u53d8\u91cf\uff0c\u5728\u9000\u51faShell\u540e\u5c31\u4f1a\u5931\u6548\uff0c\u4e0b\u6b21\u767b\u5f55\u65f6\u9700\u8981\u91cd\u65b0\u8bbe\u7f6e\u3002\u5982\u679c\u5e0c\u671b\u73af\u5883\u53d8\u91cf\u6c38\u4e45\u751f\u6548\uff0c\u9700\u8981\u5728\u767b\u5f55\u811a\u672c\u6587\u4ef6\u4e2d\u914d\u7f6e\u3002 \u53d8\u91cf\u540d='\u503c' export \u53d8\u91cf\u540d \u6216export \u53d8\u91cf\u540d='\u503c' \u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf \u00b6 \u5728/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e \u00b6 \u7528\u6237\u767b\u5f55\u65f6\u6267\u884c/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u7684\u73af\u5883\u53d8\u91cf\u3002\u4f46\u662f\uff0cLinux\u4e0d\u5efa\u8bae\u5728/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf\u3002 \u5728/etc/profile.d\u76ee\u5f55\u4e0b\u8bbe\u7f6e \u00b6 \u53ef\u4ee5\u5bf9\u4e0d\u540c\u7684\u9879\u76ee\u7528.sh/.csh\u6587\u4ef6\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf \u8fd9\u662fLinux\u63a8\u8350\u7684\u65b9\u6cd5\uff0c\u4e0d\u60f3\u8981\u4ec0\u4e48\u53d8\u91cf\u76f4\u63a5\u5220\u9664 /etc/profile.d\u4e0b\u5bf9\u5e94\u7684 shell \u811a\u672c\u5373\u53ef \u5728/etc/bashrc\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf \u00b6 \u8be5\u6587\u4ef6\u914d\u7f6e\u7684\u73af\u5883\u53d8\u91cf\u5c06\u4f1a\u5f71\u54cd\u5168\u90e8\u7528\u6237\u4f7f\u7528\u7684bash shell\u3002\u4f46\u662f\uff0cLinux\u4e5f\u4e0d\u5efa\u8bae\u5728/etc/bashrc\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf\u3002 \u8bbe\u7f6e\u7528\u6237\u73af\u5883\u53d8\u91cf \u00b6 .bash_profile \u5f53\u7528\u6237\u767b\u5f55\u65f6\u6267\u884c\uff0c\u6bcf\u4e2a\u7528\u6237\u90fd\u53ef\u4ee5\u4f7f\u7528\u8be5\u6587\u4ef6\u6765\u914d\u7f6e\u4e13\u5c5e\u4e8e\u81ea\u5df1\u7684\u73af\u5883\u53d8\u91cf\u3002 \u4f46\u662f\u73b0\u5728\u6ca1\u4e86\uff1f .bashrc \u5f53\u7528\u6237\u767b\u5f55\u65f6\u4ee5\u53ca\u6bcf\u6b21\u6253\u5f00\u65b0\u7684Shell\u65f6\u8be5\u6587\u4ef6\u90fd\u5c06\u88ab\u8bfb\u53d6\uff0c\u4e0d\u63a8\u8350\u5728\u91cc\u9762\u914d\u7f6e\u7528\u6237\u4e13\u7528\u7684\u73af\u5883\u53d8\u91cf\uff0c\u56e0\u4e3a \u6bcf\u5f00\u4e00\u4e2aShell\uff0c\u8be5\u6587\u4ef6\u90fd\u4f1a\u88ab\u8bfb\u53d6\u4e00\u6b21 \uff0c\u6548\u7387\u80af\u5b9a\u53d7\u5f71\u54cd\u3002 \u4f46\u662f\u73b0\u5728\u90fd\u8fd9\u4e48\u505a0.0 PATH \u00b6 \u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u641c\u7d22\u76ee\u5f55 \uff0c\u53ef\u6267\u884c\u7a0b\u5e8f\u5305\u62ecLinux\u7cfb\u7edf\u547d\u4ee4\u548c\u7528\u6237\u7684\u5e94\u7528\u7a0b\u5e8f\u3002\u5982\u679c\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u76ee\u5f55\u4e0d\u5728PATH\u6307\u5b9a\u7684\u76ee\u5f55\u4e2d\uff0c\u6267\u884c\u65f6\u9700\u8981\u6307\u5b9a\u76ee\u5f55\u3002 PATH\u73af\u5883\u53d8\u91cf\u5b58\u653e\u7684\u662f\u76ee\u5f55\u5217\u8868\uff0c\u76ee\u5f55\u4e4b\u95f4==\u7528\u5192\u53f7 : \u5206\u9694== \u6700\u540e\u7684\u5706\u70b9.\u8868\u793a\u5f53\u524d\u76ee\u5f55(\u52a0\u5165\u4e86\u5f53\u524d\u8865\u5f55\u5230PATH),\u5982\u679cPATH\u53d8\u91cf\u4e2d\u6ca1\u6709\u5305\u542b\u5706\u70b9.\uff0c\u6267\u884c\u5f53\u524d\u76ee\u5f55\u4e0b\u7684\u7a0b\u5e8f\u9700\u8981\u52a0./\u6216\u4f7f\u7528\u7edd\u5bf9\u8def\u5f84 PATH\u7f3a\u7701\u5305\u542b\u4e86Linux\u7cfb\u7edf\u547d\u4ee4\u6240\u5728\u7684\u76ee\u5f55\uff08/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin\uff09\uff0c\u5982\u679c\u4e0d\u5305\u542b\u8fd9\u4e9b\u76ee\u5f55\uff0cLinux\u7684\u5e38\u7528\u547d\u4ee4\u4e5f\u65e0\u6cd5\u6267\u884c\uff08\u8981\u8f93\u5165\u7edd\u5bf9\u8def\u5f84\u624d\u80fd\u6267\u884c\uff09 /usr/bin\u91cc\u9762\u6709\u5f88\u591a\u53ef\u6267\u884c\u6587\u4ef6 \u5728\u7528\u6237\u7684.bashrc\u6587\u4ef6\u4e2d\uff0c\u4f1a\u5bf9PATH\u8fdb\u884c\u6269\u5145 \u6bd4\u5982\uff1a export PATH=$PATH:$HOME/bin LD_LIBRARY_PATH \u00b6 C/C++\u8bed\u8a00 \u52a8\u6001\u94fe\u63a5\u5e93\u6587\u4ef6\u641c\u7d22\u7684\u76ee\u5f55 \u4e0ePATH\u7684\u683c\u5f0f\u76f8\u540c \u53c2\u8003 \u00b6 linux\u73af\u5883\u53d8\u91cf - a\u9f99 - \u535a\u5ba2\u56ed (cnblogs.com) \u5b89\u88c5\u65b9\u5f0f\u7684\u4e0d\u540c \u00b6 ubuntu \u00b6 \u4f7f\u7528 apt \uff1a \u66f4\u65b0\u8f6f\u4ef6\u5305\u5217\u8868\uff1a sudo apt update \u5b89\u88c5\u8f6f\u4ef6\u5305\uff1a sudo apt install package_name \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo apt remove package_name \u67e5\u770b\u5b89\u88c5\u8fc7\u7684\u5305\uff1a apt list --installed \u4f7f\u7528 apt-get \uff08\u8f83\u65e7\u7684Ubuntu\u7248\u672c\u4e2d\u5e38\u7528\uff09\uff1a \u66f4\u65b0\u8f6f\u4ef6\u5305\u5217\u8868\uff1a sudo apt-get update \u5b89\u88c5\u8f6f\u4ef6\u5305\uff1a sudo apt-get install package_name \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo apt-get remove package_name \u4f7f\u7528 dpkg \uff08\u76f4\u63a5\u64cd\u4f5c .deb \u5305\uff09\uff1a \u5b89\u88c5 .deb \u6587\u4ef6\uff1a sudo dpkg -i package_name.deb \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo dpkg -r package_name \u4f7f\u7528 pip \uff08Python\u5305\u7ba1\u7406\u5de5\u5177\uff09\uff1a \u5b89\u88c5Python\u5305\uff1a sudo pip install package_name \u5378\u8f7dPython\u5305\uff1a sudo pip uninstall package_name \u4f7f\u7528 make \u548c\u6e90\u4ee3\u7801\uff08\u7528\u4e8e\u5b89\u88c5\u4ece\u6e90\u4ee3\u7801\u7f16\u8bd1\u7684\u8f6f\u4ef6\uff09\uff1a \u901a\u5e38\u9700\u8981\u5148 ./configure \uff0c\u7136\u540e make \uff0c\u6700\u540e sudo make install bsub \u00b6 bsub \u662f\u4e00\u4e2a\u5728\u8bb8\u591a Unix-like \u7cfb\u7edf\u4e2d\u7528\u4e8e\u63d0\u4ea4\u4f5c\u4e1a\u5230\u6279\u5904\u7406\u7cfb\u7edf\uff08\u5982 LSF\u3001PBS \u6216 Slurm\uff09\u7684\u547d\u4ee4\u3002\u5b83\u5141\u8bb8\u7528\u6237\u5728\u540e\u53f0\u8fd0\u884c\u7a0b\u5e8f\uff0c\u800c\u4e0d\u4f1a\u5360\u7528\u7ec8\u7aef\u3002 bsub < job_script.sh #\u63d0\u4ea4\u4efb\u52a1 bsub -n 4 < job_script.sh #\u6307\u5b9a\u4f7f\u7528\u7684\u8282\u70b9\u6570 bsub -R \"span[hosts=1]\" < job_script.sh #\u6307\u5b9a\u4f7f\u7528\u7684CPU\u6838\u5fc3\u6570 bkill <job_id> #\u7ec8\u6b62 bjobs #\u67e5\u770b\u4f5c\u4e1a\u72b6\u6001 bjobs -l #\u8be6\u7ec6\u4fe1\u606f bqueues #\u67e5\u770b\u961f\u5217\u72b6\u6001 bhosts #\u67e5\u770b\u7cfb\u7edf\u8d44\u6e90 bsub -W 01 :00 < job_script.sh #\u8bbe\u7f6e\u4f5c\u4e1a\u7684\u8fd0\u884c\u65f6\u95f4\u9650\u5236 \u865a\u62df\u5185\u5b58 \u00b6 \u4e4b\u524d\u8bf4\u7684\u7a0b\u5e8f\u7684\u5806\u6808\u90fd\u662f\u548c\u865a\u62df\u5185\u5b58\u4ea4\u4e92\u7684\uff0c\u5177\u4f53\u7684\u865a\u62df\u5185\u5b58\u53c8\u4f9d\u8d56\u4e8e\u64cd\u4f5c\u7cfb\u7edf /proc \u00b6 /proc \u662f\u5185\u6838\u5728\u8fd0\u884c\u65f6\u5bfc\u51fa\u7684==\u865a\u62df\u6587\u4ef6\u7cfb\u7edf==\uff08procfs\uff09\uff0c\u7528\u4e8e\u5448\u73b0\u5185\u6838\u548c\u8fdb\u7a0b\u7684\u5b9e\u65f6\u72b6\u6001\u4fe1\u606f\u3002\u5b83==\u4e0d\u662f\u78c1\u76d8\u4e0a\u7684\u771f\u5b9e\u6587\u4ef6==\uff0c\u800c\u662f\u5185\u5b58\u4e2d\u7531\u5185\u6838\u52a8\u6001\u751f\u6210\u7684\u89c6\u56fe\uff0c\u5e38\u7528\u4e8e\u7cfb\u7edf\u76d1\u63a7\u4e0e\u8c03\u8bd5\u3002 \u53c2\u8003 \u00b6 \u6df1\u5165\u7406\u89e3\u865a\u62df\u5185\u5b58\u548cmalloc\u539f\u7406 | \u56fe\u89e3\u5185\u5b58\u5206\u914d\u5168\u8fc7\u7a0b | C++ \u7f16\u7a0b\u6307\u5357 \u540e\u53f0\u7a0b\u5e8f\u8fd4\u56de\u524d\u53f0 \u00b6 jobs \u2013l \u67e5\u770b\u540e\u53f0\u8fd0\u884c\u7684\u8fdb\u7a0b fg %n \u8ba9\u540e\u53f0\u8fd0\u884c\u7684\u8fdb\u7a0bn\u5230\u524d\u53f0\u6765 #command &\u8ba9\u8fdb\u7a0b\u5728\u540e\u53f0\u8fd0\u884c #bg %n \u8ba9\u8fdb\u7a0bn\u5230\u540e\u53f0\u53bb core\u6587\u4ef6 \u00b6 \u5728\u4e00\u4e2a\u7a0b\u5e8f\u5d29\u6e83\u65f6\uff0c\u5b83\u4e00\u822c\u4f1a\u5728\u6307\u5b9a\u76ee\u5f55\u4e0b\u751f\u6210\u4e00\u4e2acore\u6587\u4ef6\u3002core\u6587\u4ef6\u4ec5\u4ec5\u662f\u4e00\u4e2a\u5185\u5b58\u6620\u8c61(\u540c\u65f6\u52a0\u4e0a\u8c03\u8bd5\u4fe1\u606f)\uff0c\u4e3b\u8981\u662f\u7528\u6765\u8c03\u8bd5\u7684\u3002 \u963b\u6b62\u7cfb\u7edf\u751f\u6210core\u6587\u4ef6: ulimit -c 0 \u5f53\u60a8\u6536\u5230 ulimit: command not found \u9519\u8bef\u65f6\uff0c\u8fd9\u662f\u56e0\u4e3a ulimit \u662f bash \u548c sh \u7b49 shell \u7684\u5185\u7f6e\u547d\u4ee4 \uff0c\u800c\u60a8\u53ef\u80fd\u6b63\u5728\u4f7f\u7528 csh \u6216 tcsh \u7b49\u4e0d\u540c\u7684 shell\u3002\u5728 csh \u4e2d\uff0c\u5bf9\u5e94\u7684\u547d\u4ee4\u662f limit \u3002 # \u67e5\u770b\u6240\u6709\u8d44\u6e90\u9650\u5236 limit # \u67e5\u770b\u7279\u5b9a\u8d44\u6e90\u9650\u5236\uff08\u5982 core \u6587\u4ef6\u5927\u5c0f\uff09 limit coredumpsize # \u8bbe\u7f6e core \u6587\u4ef6\u5927\u5c0f\u4e3a 0 limit coredumpsize 0 [!CAUTION] \u6c38\u4e45\u751f\u6548\u8981\u5199\u5230 .cshrc ref \u00b6 linux\u4e0bcore\u6587\u4ef6\u8be6\u89e3 - \u77e5\u4e4e WSL \u00b6 cmd \u00b6 wsl -l -v wsl --shutdown #\u5173\u95ed wsl --list --verbose # \u67e5\u770b\u5df2\u5b89\u88c5\u7684\u53d1\u884c\u7248\u3001WSL \u7248\u672c\u4fe1\u606f\u548c\u5f53\u524d\u72b6\u6001 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248 wsl --export Ubuntu-22.04 e: \\U buntu-22.04.tar#\u5bfc\u51fa wsl --unregister Ubuntu-22.04 #\u6ce8\u9500\u5e76\u5378\u8f7d wsl --import Ubuntu-22.04 E: \\u buntu2204 E: \\U buntu-22.04.tar#\u5bfc\u5165 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248 \u73af\u5883\u914d\u7f6e \u00b6 windows \u8bbe\u7f6e\u6253\u5f00\uff1a \u9002\u7528\u4e8e Linux \u7684 Windows \u5b50\u7cfb\u7edf \u548c \u865a\u62df\u673a\u5e73\u53f0 Linux \u5185\u6838\u66f4\u65b0\u5305\uff1ahttps://wslstorestorage.blob.core.windows.net/wslblob/wsl_update_x64.msi bash wsl --list --verbose # \u67e5\u770b\u5df2\u5b89\u88c5\u7684\u53d1\u884c\u7248\u3001WSL \u7248\u672c\u4fe1\u606f\u548c\u5f53\u524d\u72b6\u6001 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248 Windows 11\uff1aWSL 2 \u5b89\u88c5\u548c\u7ba1\u7406\u6307\u5357\uff0c3 \u79cd\u65b9\u6cd5\u4efb\u4f60\u9009 - \u7cfb\u7edf\u6781\u5ba2 (sysgeek.cn) Win11 \u5b89\u88c5 Docker Desktop \u548c WSL2 \u5e76\u8fdb\u884c\u5b89\u88c5\u4f4d\u7f6e\u8fc1\u79fb_windows 11 wsl \u4fee\u6539\u5b89\u88c5\u4f4d\u7f6e-CSDN \u535a\u5ba2 \u5e38\u89c1\u95ee\u9898 \u00b6 VmmemWSL \u5360\u7528 CPU \u6216\u5185\u5b58\u8d44\u6e90\u8fc7\u9ad8 \u00b6 Vmmem \u8fdb\u7a0b(WSL)\u5360\u7528 CPU \u6216\u5185\u5b58\u8d44\u6e90\u8fc7\u9ad8\u7684\u89e3\u51b3\u529e\u6cd5-CSDN \u535a\u5ba2 \u4ee3\u7406\u95ee\u9898 \u00b6 WSL2 \u5982\u4f55\u89e3\u51b3 clash \u4ee3\u7406\u95ee\u9898 - VariantConst \u8fdc\u7a0b \u00b6 \u516c\u7f51\u8fdc\u7a0b \u00b6 UU\u8fdc\u7a0b/\u5411\u65e5\u8475/ToDesk ToDesk\u8d8a\u6765\u8d8a\u5783\u573e\u4e86\u2014\u20142025/12/12 VNC \u00b6 \u5e38\u7528\u8f6f\u4ef6 \u00b6 TigerVNC(\u5f00\u6e90\u514d\u8d39) RealVNC (\u4e2a\u4eba\u514d\u8d39) \u8bbe\u7f6e \u00b6 windows\u73af\u5883\u5b89\u88c5VNC\u53ca\u8fdc\u7a0b\u8fde\u63a5linux(centos7) - \u94f6\u6cb3\u661f\u5149 - \u535a\u5ba2\u56ed (cnblogs.com) vnc\u548cssh\u7684\u533a\u522b \u00b6 \u4e3b\u8981 \u533a\u522b\uff1aVNC \u670d\u52a1\u5668 \u548cSSH \u670d\u52a1\u5668\u6709\u4e00\u4e9b\u663e\u8457\u7684\u533a\u522b\u3002 \u9996\u5148\uff0cVN C \u670d\u52a1\u5668\u63d0\u4f9b\u56fe\u5f62\u754c\u9762\u7684\u8fdc\u7a0b\u8bbf\u95ee\u548c\u63a7\u5236\uff0c\u53ef\u4ee5\u8ba9\u7528\u6237\u76f4\u89c2\u5730\u64cd\u4f5c\u8ba1\u7b97\u673a\u3002 \u800c SSH \u670d\u52a1\u5668\u4e3b\u8981\u7528\u4e8e\u8fdc\u7a0b\u547d\u4ee4\u884c\u8bbf\u95ee\u548c\u6587\u4ef6\u4f20\u8f93\uff0c\u5bf9\u4e8e\u4e0d\u9700\u8981\u56fe\u5f62\u754c\u9762\u7684\u64cd\u4f5c\u66f4\u4e3a\u9002\u7528\u3002 \u5176\u6b21\uff0c VN C\u670d\u52a1\u5668\u5728\u4f20\u8f93\u56fe\u5f62\u754c\u9762\u65f6\u6d88\u8017\u8f83\u591a\u7684\u7f51\u7edc\u5e26\u5bbd\uff0c\u56e0\u4e3a\u5b83\u9700\u8981\u4f20\u8f93\u56fe\u50cf\u6570\u636e\u3002 \u76f8\u6bd4\u4e4b\u4e0b\uff0c SSH \u670d\u52a1\u5668\u7684\u4f20\u8f93\u5f00\u9500\u8f83\u5c0f\uff0c\u56e0\u4e3a\u5b83\u4e3b\u8981\u4f20\u8f93\u6587\u672c\u548c\u547d\u4ee4\u3002 \u6b64\u5916\uff0c SSH \u670d\u52a1\u5668\u91c7\u7528\u4e86\u52a0\u5bc6\u548c\u8eab\u4efd\u9a8c\u8bc1\u673a\u5236\uff0c\u63d0\u4f9b\u4e86\u66f4\u9ad8\u7684\u5b89\u5168\u6027\uff0c\u800c VN C\u670d\u52a1\u5668\u7684\u5b89\u5168\u6027\u76f8\u5bf9\u8f83\u5f31\uff0c\u9700\u8981\u901a\u8fc7\u989d\u5916\u7684\u63aa\u65bd\u6765\u589e\u5f3a\u5176\u5b89\u5168\u6027\u3002 \u4f7f\u7528\u573a\u666f\uff1a VN C\u670d\u52a1\u5668\u9002\u5408\u9700\u8981\u901a\u8fc7==\u56fe\u5f62\u754c\u9762==\u8fdb\u884c\u8fdc\u7a0b\u64cd\u4f5c\u7684\u573a\u666f\uff0c\u4f8b\u5982\u8fdc\u7a0b\u534f\u52a9\u3001\u8fdc\u7a0b\u6559\u5b66\u548c\u8bb2\u5ea7\u3001\u8fdc\u7a0b\u6f14\u793a\u7b49 ssh+\u8bbe\u7f6eDISPLAY\u53ef\u89c6\u5316 \u00b6 mobaxterm\u542f\u7528X11 server \u00b6 MobaXterm\u4e0a MobaXterm\u7684Xserver\u662f\u5728win\u4e0a\u7684\uff0c\u800c\u670d\u52a1\u5668\u7684ip\u548cwin\u4e0d\u4e00\u6837\uff0c\u6240\u4ee5\u4e0d\u80fd\u901a\u8fc7\u76f4\u63a5\u8bbe\u7f6e DISPLAY=0.0 \u6216\u8005 DISPLAY=localhost:0.0 \u6765\u6307\u5b9aXserver #bashrc export windows_host = ` ipconfig.exe | grep -n4 WSL | tail -n 1 | awk -F \":\" '{ print $2 }' | sed 's/^[ \\r\\n\\t]*//;s/[ \\r\\n\\t]*$//' ` export DISPLAY = $windows_host :0 #\u4e5f\u53ef\u4ee5\u76f4\u63a5export DISPLAY=${window_ip}:0 #\u6bd4\u5982export DISPALY=192.168.1.28:0.0 # 192.168.1.28\u4e3awindows\u5f53\u524dip\uff0c\u5982\u679cwindows\u7cfb\u7edf\u91cd\u88c5\u9700\u8981\u91cd\u65b0\u8bbe\u7f6e #\u8fd8\u770b\u5230\u4ee5\u4e0b\u8fd9\u4e2a\uff0c\u6ca1\u9a8c\u8bc1\u8fc7 #export DISPLAY=$(awk '/nameserver / {print $2; exit}' /etc/resolv.conf 2>/dev/null):0 # in WSL 2 #export LIBGL_ALWAYS_INDIRECT=1 Pycharm\u8bbe\u7f6eDISPLAY \u00b6 \u6587\u4ef6\u4f20\u8f93\u4e0e\u540c\u6b65 \u00b6 \u5c06\u672c\u5730\u6587\u4ef6\u590d\u5236\u5230\u53e6\u4e00\u53f0\u670d\u52a1\u5668 \u00b6 scp/sftp/ftp Linux sftp \u547d\u4ee4 | \u83dc\u9e1f\u6559\u7a0b \u3010\u6559\u7a0b\u3011\u901a\u8fc7SFTP\u5c06\u672c\u5730\u6587\u4ef6\u590d\u5236\u5230\u53e6\u4e00\u53f0\u670d\u52a1\u5668 \u4e3b\u673a\u548c\u670d\u52a1\u5668\u6587\u4ef6\u540c\u6b65 \u00b6 \u4f7f\u7528rsync\u547d\u4ee4\u540c\u6b65\u4e24\u53f0\u670d\u52a1\u5668\u4e4b\u95f4\u7684\u6587\u4ef6_rsync -avpz-CSDN\u535a\u5ba2","title":"OS"},{"location":"OS/#os","text":"","title":"OS"},{"location":"OS/#windows","text":"","title":"Windows"},{"location":"OS/#_1","text":"","title":"\u7cfb\u7edf\u91cd\u88c5"},{"location":"OS/#iso","text":"Windows 11 ISO Download \u2013 Official Direct Download Links - TechPP \u539f\u7248\u8f6f\u4ef6 (itellyou.cn)","title":"\u4e0b\u8f7dISO"},{"location":"OS/#pe","text":"\u7eaf\u51c0\u65e0\u5e7f\u544a\uff0c\u53c8\u5f3a\u53c8\u8d81\u624b\u7684\u7ef4\u62a4\u5de5\u5177\uff0cFirPE\u4f7f\u7528\u548cDIY\u6307\u5357_\u54d4\u54e9\u54d4\u54e9_bilibili FirPE:\u9ed8\u8ba4,\u5168\u65b0\u5236\u4f5c","title":"\u5236\u4f5cPE"},{"location":"OS/#_2","text":"\uff08Fn+\uff09Shift+F10\u5feb\u6377\u952e\u8c03\u51fa\u547d\u4ee4\u63d0\u793a\u7b26\u7a97\u53e3 \u8f93\u5165\uff1aOOBE\\BYPASSNRO \u5982\u679c\u4e00\u5f00\u59cb\u5c31\u8fde\u4e86\u7f51\u7ebf\u5c31\u6ca1\u6709\u8fd9\u4e2a\u6b65\u9aa4","title":"\u8df3\u8fc7\u8054\u7f51"},{"location":"OS/#windowsoffice","text":"office\u5b89\u88c5\u76f4\u63a5\u53bb\u5b98\u7f51 power shell \u4e0b\u6253\u5f00\u8f93\u5165 irm win.zyqq.top | iex ,\u7136\u540e\u6839\u636e\u63d0\u793a \u6216\u8005 irm https://get.activated.win | iex","title":"windows\u6fc0\u6d3b&amp;office\u6fc0\u6d3b"},{"location":"OS/#_3","text":"\u4f7f\u7528 dism++ \u8c8c\u4f3c\u5f88\u4e45\u6ca1\u66f4\u65b0\u4e86","title":"\u76f8\u5173\u521d\u59cb\u5316\u8bbe\u7f6e"},{"location":"OS/#_4","text":"win11\u4e00\u952e\u5907\u4efd\u8fd8\u539f\u7cfb\u7edf\u65b9\u6cd5_\u7cfb\u7edf\u4e4b\u5bb6\u4e00\u952e\u91cd\u88c5\u7cfb\u7edf\u5b98\u7f51 (163987.com)","title":"\u7cfb\u7edf\u5907\u4efd\u53ca\u8fd8\u539f\u65b9\u6cd5"},{"location":"OS/#win10","text":"\u4fee\u6539win11\u53f3\u952e\u83dc\u5355\u3001\u53f3\u952e\u9009\u9879\u3001\u8fd8\u539fwin10\u53f3\u952e\u83dc\u5355-CSDN\u535a\u5ba2 win+r\u6253\u5f00\u8fd0\u884c \u8f93\u5165cmd\uff0c\u6309\u4e0bctrl+shift+enter\u4ee5\u7ba1\u7406\u5458\u8eab\u4efd\u8fd0\u884c \u5728\u547d\u4ee4\u884c\u91cc\u8f93\u5165 reg.exe add \"HKCU\\Software\\Classes\\CLSID\\{86ca1aa0-34aa-4e8b-a509-50c905bae2a2}\\InprocServer32\" /f /ve \u91cd\u542f\uff08\u91cd\u542f\u7535\u8111\u6216File Explorer\uff09 \u91cd\u542f\u540e\u5373\u53ef\u4f7f\u7528win10\u98ce\u683c\u53f3\u952e\u83dc\u5355 \u6062\u590d\u65b9\u6cd5\uff1a\u5982\u679c\u60f3\u56de\u5230win11\u98ce\u683c\uff0c\u5728\u547d\u4ee4\u884c\u8f93\u5165 reg.exe delete \"HKCU\\Software\\Classes\\CLSID\\{86ca1aa0-34aa-4e8b-a509-50c905bae2a2}\\InprocServer32\" /va /f .\u91cd\u542f\u540e\u6062\u590dwin11\u53f3\u952e","title":"\u684c\u9762\u53f3\u952e\u6539\u56dewin10"},{"location":"OS/#_5","text":"\u5728\u8fd0\u884c\u4e2d\u8f93\u5165\u201cservices.msc\u201d\u56de\u8f66\u786e\u5b9a\u6253\u5f00\u670d\u52a1\u680f\u3002 3\u3001\u5728\u670d\u52a1\u4e2d\u627e\u5230\u201cwindows update\u201d\uff0c\u53cc\u51fb\u6253\u5f00\u5b83\u3002 4\u3001\u7136\u540e\u5c06\u542f\u52a8\u7c7b\u578b\u66f4\u6539\u4e3a\u201c\u7981\u7528\u201d\uff0c\u518d\u70b9\u51fb\u4e00\u4e0b\u201c\u505c\u6b62\u201d\u5373\u53ef\u3002","title":"\u5173\u95ed\u81ea\u52a8\u66f4\u65b0"},{"location":"OS/#win11windows-ssh-server","text":"Windows \u4e0a\u7684 OpenSSH\uff1a\u5b89\u88c5\u3001\u914d\u7f6e\u548c\u670d\u52a1\u5668\u8fde\u63a5\u6307\u5357 - \u7cfb\u7edf\u6781\u5ba2","title":"win11\u914d\u7f6ewindows ssh server"},{"location":"OS/#_6","text":"","title":"\u4f53\u9a8c\u4f18\u5316\u63d2\u4ef6"},{"location":"OS/#dism","text":"\u8c8c\u4f3c\u5f88\u4e45\u6ca1\u6709\u66f4\u65b0\u4e86","title":"dism++"},{"location":"OS/#powertoy","text":"\u770b\u4e86\u4e00\u4e0b\u611f\u89c9\u4f5c\u7528\u4e0d\u5927","title":"PowerToy"},{"location":"OS/#geek","text":"","title":"Geek"},{"location":"OS/#everything","text":"","title":"Everything"},{"location":"OS/#linux","text":"","title":"Linux"},{"location":"OS/#shell","text":"\u547d\u4ee4\u89e3\u91ca\u5668 \u67e5\u770bSHELL\u7c7b\u578b echo $SHELL \u5982\u679c\u60f3\u77e5\u9053\u81ea\u5df1\u7cfb\u7edf\u5b89\u88c5\u4e86\u54ea\u4e9bshell : cat /etc/shells","title":"SHELL"},{"location":"OS/#_7","text":"\u53c2\u8003\uff1ahttps://www.jianshu.com/p/a891af6f87e0 zsh \u5f88\u591a\u4eba\u7684 mac \u4e2d\u4f1a\u4f7f\u7528 zsh \u800c\u4e0d\u662f bash\uff0c\u4e00\u5927\u534a\u662f\u56e0\u4e3a oh-my-zsh \u8fd9\u4e2a\u914d\u7f6e\u96c6\uff0c\u5b83\u517c\u5bb9 bash\uff0c\u8fd8\u6709\u81ea\u52a8\u8865\u5168\u7b49\u597d\u7528\u7684\u529f\u80fd\u3002 sh sh\u7684\u5168\u79f0\u662f Bourne shell\uff0c\u7531 AT&T \u516c\u53f8\u7684 Steve Bourne\u5f00\u53d1\uff0c\u4e3a\u4e86\u7eaa\u5ff5\u4ed6\uff0c\u5c31\u7528\u4ed6\u7684\u540d\u5b57\u547d\u540d\u4e86\u3002sh \u662f UNIX \u4e0a\u7684\u6807\u51c6 shell\uff0c\u5f88\u591a UNIX \u7248\u672c\u90fd\u914d\u6709 sh\u3002sh \u662f\u7b2c\u4e00\u4e2a\u6d41\u884c\u7684 shell\u3002 csh sh \u4e4b\u540e\u53e6\u4e00\u4e2a\u5e7f\u4e3a\u6d41\u4f20\u7684 shell \u662f\u7531\u67cf\u514b\u83b1\u5927\u5b66\u7684 Bill Joy \u8bbe\u8ba1\u7684\uff0c\u8fd9\u4e2a shell \u7684\u8bed\u6cd5==\u6709\u70b9\u7c7b\u4f3cC\u8bed\u8a00==\uff0c\u6240\u4ee5\u624d\u5f97\u540d\u4e3a C shell \uff0c\u7b80\u79f0\u4e3a csh\u3002 tcsh tcsh \u662f csh \u7684\u589e\u5f3a\u7248\uff0c\u52a0\u5165\u4e86\u547d\u4ee4\u8865\u5168\u529f\u80fd\uff0c\u63d0\u4f9b\u4e86\u66f4\u52a0\u5f3a\u5927\u7684\u8bed\u6cd5\u652f\u6301\u3002 ash\u4e00\u4e2a\u7b80\u5355\u7684==\u8f7b\u91cf\u7ea7==\u7684 Shell\uff0c\u5360\u7528\u8d44\u6e90\u5c11\uff0c\u9002\u5408\u8fd0\u884c\u4e8e\u4f4e\u5185\u5b58\u73af\u5883\uff0c\u4f46\u662f\u4e0e\u4e0b\u9762\u8bb2\u5230\u7684 bash shell \u5b8c\u5168\u517c\u5bb9\u3002 bash bash\u7531 GNU \u7ec4\u7ec7\u5f00\u53d1\uff0c\u4fdd\u6301\u4e86\u5bf9 sh shell \u7684\u517c\u5bb9\u6027\uff0c\u662f\u5404\u79cd Linux \u53d1\u884c\u7248\u9ed8\u8ba4\u914d\u7f6e\u7684 shell\u3002bash \u517c\u5bb9 sh \u610f\u5473\u7740\uff0c \u9488\u5bf9 sh \u7f16\u5199\u7684 shell \u4ee3\u7801\u53ef\u4ee5\u4e0d\u52a0\u4fee\u6539\u5730\u5728 bash \u4e2d\u8fd0\u884c \u3002\u5c3d\u7ba1\u5982\u6b64\uff0cbash \u548c sh \u8fd8\u662f\u6709\u4e00\u4e9b\u4e0d\u540c\u4e4b\u5904\uff1a\u4e00\u65b9\u9762\uff0cbash \u6269\u5c55\u4e86\u4e00\u4e9b\u547d\u4ee4\u548c\u53c2\u6570\uff1b\u53e6\u4e00\u65b9\u9762\uff0cbash \u5e76\u4e0d\u5b8c\u5168\u548c sh \u517c\u5bb9\uff0c\u5b83\u4eec\u6709\u4e9b\u884c\u4e3a\u5e76\u4e0d\u4e00\u81f4\uff0c\u4f46\u5728\u5927\u591a\u6570\u4f01\u4e1a\u8fd0\u7ef4\u7684\u60c5\u51b5\u4e0b\u533a\u522b\u4e0d\u5927\uff0c\u7279\u6b8a\u573a\u666f\u53ef\u4ee5\u4f7f\u7528 bash \u4ee3\u66ff sh\u3002","title":"\u5206\u7c7b"},{"location":"OS/#cshbash","text":"csh\u548cbash\u7684\u8bed\u6cd5\u5bf9\u6bd4_bash csh-CSDN\u535a\u5ba2","title":"csh\u548cbash\u7684\u8bed\u6cd5\u533a\u522b"},{"location":"OS/#centosubuntu","text":"\u4e00\u56fe\u770b\u61c2centos\u548cubuntu\u547d\u4ee4\u533a\u522b-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91","title":"centos\u548cubuntu\u7684\u547d\u4ee4\u533a\u522b"},{"location":"OS/#filesystem","text":"/\uff1a\u6839\u76ee\u5f55\uff0c\u6240\u6709\u5176\u4ed6\u76ee\u5f55\u548c\u6587\u4ef6\u7684\u8d77\u59cb\u70b9\u3002 /bin\uff1a\u5b58\u653e\u57fa\u672c\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u5982ls\u3001cp\u3001mv\u7b49\u547d\u4ee4\u3002 /sbin\uff1a\u5b58\u653e\u7cfb\u7edf\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u901a\u5e38\u662f\u7cfb\u7edf\u7ba1\u7406\u5458\u4f7f\u7528\u7684\u547d\u4ee4\uff0c\u5982fdisk\u3001ifconfig\u7b49\u3002 /etc\uff1a\u5b58\u653e\u7cfb\u7edf\u914d\u7f6e\u6587\u4ef6\uff0c\u5982passwd\u3001fstab\u3001hosts\u7b49\u3002 /dev\uff1a\u5305\u542b\u8bbe\u5907\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u4ee3\u8868\u786c\u4ef6\u8bbe\u5907\uff0c\u5982/dev/sda\u8868\u793a\u7b2c\u4e00\u4e2aSATA\u786c\u76d8\u3002 /proc\uff1a\u865a\u62df\u6587\u4ef6\u7cfb\u7edf\uff0c\u63d0\u4f9b\u5173\u4e8e\u7cfb\u7edf\u786c\u4ef6\u548c\u8fd0\u884c\u8fdb\u7a0b\u7684\u4fe1\u606f\u3002 /var\uff1a\u5305\u542b\u7ecf\u5e38\u53d8\u5316\u7684\u6587\u4ef6\uff0c\u5982\u65e5\u5fd7\u6587\u4ef6/var/log\u548c\u90ae\u4ef6\u7cfb\u7edf/var/mail\u3002 /tmp\uff1a\u4e34\u65f6\u6587\u4ef6\u76ee\u5f55\uff0c\u7528\u4e8e\u5b58\u653e\u4e34\u65f6\u6587\u4ef6\uff0c\u901a\u5e38\u5728\u7cfb\u7edf\u91cd\u542f\u65f6\u6e05\u7a7a\u3002 /usr\uff1a\u7528\u6237\u76f8\u5173\u7684\u5e94\u7528\u7a0b\u5e8f\u548c\u6587\u4ef6\u3002/usr\u4e0b\u7684\u5b50\u76ee\u5f55\u901a\u5e38\u5305\u62ec\uff1a /usr/bin\uff1a\u7528\u6237\u7ea7\u522b\u7684\u7a0b\u5e8f\u3002 /usr/sbin\uff1a\u7cfb\u7edf\u7ba1\u7406\u5458\u7a0b\u5e8f\u3002 /usr/share\uff1a\u5171\u4eab\u6570\u636e\u6587\u4ef6\uff0c\u5982\u6587\u6863\u3001\u56fe\u6807\u7b49\u3002 /usr/local\uff1a\u672c\u5730\u5b89\u88c5\u7684\u7a0b\u5e8f\u548c\u6587\u4ef6\u3002 /lib\uff1a\u5b58\u653e\u5171\u4eab\u5e93\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u901a\u5e38\u7531/bin\u548c/sbin\u4e2d\u7684\u7a0b\u5e8f\u4f7f\u7528\u3002 /opt\uff1a\u9644\u52a0\u5e94\u7528\u7a0b\u5e8f\u7684\u5b89\u88c5\u76ee\u5f55\u3002 /boot\uff1a\u5305\u542bLinux\u5185\u6838\u548c\u5f15\u5bfc\u7a0b\u5e8f\u6587\u4ef6\u3002 /home\uff1a\u7528\u6237\u7684\u4e3b\u76ee\u5f55\uff0c\u6bcf\u4e2a\u7528\u6237\u7684\u5bb6\u76ee\u5f55\u90fd\u6302\u8f7d\u5728/home/username\u3002 /root\uff1a\u7cfb\u7edf\u7ba1\u7406\u5458\uff08root\u7528\u6237\uff09\u7684\u5bb6\u76ee\u5f55\u3002 /mnt\u548c/media\uff1a\u6302\u8f7d\u4e34\u65f6\u6587\u4ef6\u7cfb\u7edf\uff0c\u5982USB\u9a71\u52a8\u5668\u3001CD-ROM\u7b49\u3002 /srv\uff1a\u670d\u52a1\u76f8\u5173\u7684\u6570\u636e\u6587\u4ef6\uff0c\u5982Web\u670d\u52a1\u5668\u7684\u5185\u5bb9\u3002 /sys\uff1a\u4e0e/proc\u7c7b\u4f3c\uff0c\u662f\u4e00\u4e2a\u865a\u62df\u6587\u4ef6\u7cfb\u7edf\uff0c\u63d0\u4f9b\u5bf9\u7cfb\u7edf\u786c\u4ef6\u7684\u8bbf\u95ee\u3002 /lost+found\uff1a\u6587\u4ef6\u7cfb\u7edf\u68c0\u67e5\u5de5\u5177\uff08\u5982fsck\uff09\u5b58\u653e\u6062\u590d\u7684\u6587\u4ef6\u3002","title":"FileSystem"},{"location":"OS/#_8","text":"7 \u4ee3\u8868 rwx\uff08\u8bfb\u3001\u5199\u3001\u6267\u884c\uff09 6 \u4ee3\u8868 rw-\uff08\u8bfb\u3001\u5199\uff09 5 \u4ee3\u8868 r-x\uff08\u8bfb\u3001\u6267\u884c\uff09 4 \u4ee3\u8868 r--\uff08\u8bfb\uff09","title":"\u6587\u4ef6\u6743\u9650"},{"location":"OS/#sudo","text":"\u4e24\u79cd\u65b9\u6cd5\uff1a \u81ea\u5df1 build \u5b89\u88c5\u5230local, \u4f46\u662f\u5f80\u5f80\u6709\u5f88\u591a\u5176\u4ed6\u4f9d\u8d56\u4e5f\u9700\u8981\u5b89\u88c5\u5230\u5bf9\u5e94\u4f4d\u7f6e\uff0c\u9ebb\u70e6","title":"\u65e0sudo\u6743\u9650\u5b89\u88c5\u8f6f\u4ef6\u5230\u4e2a\u4eba\u76ee\u5f55\u4e0b"},{"location":"OS/#sh","text":"","title":".sh\u811a\u672c"},{"location":"OS/#shebang","text":"\u8fd9\u884c\u544a\u8bc9\u7cfb\u7edf\u5e94\u8be5\u4f7f\u7528\u54ea\u4e2a\u89e3\u91ca\u5668\u6765\u6267\u884c\u811a\u672c #!/bin/bash #! \u662fshebang\u7684\u6807\u8bc6\u7b26\uff0c\u540e\u9762\u8ddf\u7740\u89e3\u91ca\u5668\u7684\u8def\u5f84 \u5bf9\u4e8ePython\u811a\u672c #!/usr/bin/env python3 .\u4f7f\u7528 /usr/bin/env \u662f\u4e3a\u4e86\u786e\u4fdd\u7cfb\u7edf\u80fd\u591f\u5728\u4efb\u4f55\u5b89\u88c5\u4e86Python\u7684\u4f4d\u7f6e\u627e\u5230Python\u89e3\u91ca\u5668\uff0c\u800c\u4e0d\u662f\u786c\u7f16\u7801\u8def\u5f84\u3002","title":"shebang\u5f00\u5934\u7279\u6b8a\u884c"},{"location":"OS/#_9","text":"","title":"\u73af\u5883\u53d8\u91cf"},{"location":"OS/#_10","text":"export var var = '\u503c' #\u6216export var='\u503c' #\u5728.bashrc\u7b49\u6587\u4ef6\u4e2d\u5199\u4e86\u540e\uff0c\u9700\u8981source\u518d\u80fd\u751f\u6548 \u5982\u679c\u73af\u5883\u53d8\u91cf\u7684\u503c\u6ca1\u6709\u7a7a\u683c\u7b49\u7279\u6b8a\u7b26\u53f7\uff0c\u53ef\u4ee5\u4e0d\u7528\u5355\u5f15\u53f7\u5305\u542b\u3002 \u91c7\u7528export\u8bbe\u7f6e\u7684\u73af\u5883\u53d8\u91cf\uff0c\u5728\u9000\u51faShell\u540e\u5c31\u4f1a\u5931\u6548\uff0c\u4e0b\u6b21\u767b\u5f55\u65f6\u9700\u8981\u91cd\u65b0\u8bbe\u7f6e\u3002\u5982\u679c\u5e0c\u671b\u73af\u5883\u53d8\u91cf\u6c38\u4e45\u751f\u6548\uff0c\u9700\u8981\u5728\u767b\u5f55\u811a\u672c\u6587\u4ef6\u4e2d\u914d\u7f6e\u3002 \u53d8\u91cf\u540d='\u503c' export \u53d8\u91cf\u540d \u6216export \u53d8\u91cf\u540d='\u503c'","title":"\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf"},{"location":"OS/#_11","text":"","title":"\u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf"},{"location":"OS/#etcprofile","text":"\u7528\u6237\u767b\u5f55\u65f6\u6267\u884c/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u7684\u73af\u5883\u53d8\u91cf\u3002\u4f46\u662f\uff0cLinux\u4e0d\u5efa\u8bae\u5728/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf\u3002","title":"\u5728/etc/profile\u6587\u4ef6\u4e2d\u8bbe\u7f6e"},{"location":"OS/#etcprofiled","text":"\u53ef\u4ee5\u5bf9\u4e0d\u540c\u7684\u9879\u76ee\u7528.sh/.csh\u6587\u4ef6\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf \u8fd9\u662fLinux\u63a8\u8350\u7684\u65b9\u6cd5\uff0c\u4e0d\u60f3\u8981\u4ec0\u4e48\u53d8\u91cf\u76f4\u63a5\u5220\u9664 /etc/profile.d\u4e0b\u5bf9\u5e94\u7684 shell \u811a\u672c\u5373\u53ef","title":"\u5728/etc/profile.d\u76ee\u5f55\u4e0b\u8bbe\u7f6e"},{"location":"OS/#etcbashrc","text":"\u8be5\u6587\u4ef6\u914d\u7f6e\u7684\u73af\u5883\u53d8\u91cf\u5c06\u4f1a\u5f71\u54cd\u5168\u90e8\u7528\u6237\u4f7f\u7528\u7684bash shell\u3002\u4f46\u662f\uff0cLinux\u4e5f\u4e0d\u5efa\u8bae\u5728/etc/bashrc\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u7cfb\u7edf\u73af\u5883\u53d8\u91cf\u3002","title":"\u5728/etc/bashrc\u6587\u4ef6\u4e2d\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf"},{"location":"OS/#_12","text":".bash_profile \u5f53\u7528\u6237\u767b\u5f55\u65f6\u6267\u884c\uff0c\u6bcf\u4e2a\u7528\u6237\u90fd\u53ef\u4ee5\u4f7f\u7528\u8be5\u6587\u4ef6\u6765\u914d\u7f6e\u4e13\u5c5e\u4e8e\u81ea\u5df1\u7684\u73af\u5883\u53d8\u91cf\u3002 \u4f46\u662f\u73b0\u5728\u6ca1\u4e86\uff1f .bashrc \u5f53\u7528\u6237\u767b\u5f55\u65f6\u4ee5\u53ca\u6bcf\u6b21\u6253\u5f00\u65b0\u7684Shell\u65f6\u8be5\u6587\u4ef6\u90fd\u5c06\u88ab\u8bfb\u53d6\uff0c\u4e0d\u63a8\u8350\u5728\u91cc\u9762\u914d\u7f6e\u7528\u6237\u4e13\u7528\u7684\u73af\u5883\u53d8\u91cf\uff0c\u56e0\u4e3a \u6bcf\u5f00\u4e00\u4e2aShell\uff0c\u8be5\u6587\u4ef6\u90fd\u4f1a\u88ab\u8bfb\u53d6\u4e00\u6b21 \uff0c\u6548\u7387\u80af\u5b9a\u53d7\u5f71\u54cd\u3002 \u4f46\u662f\u73b0\u5728\u90fd\u8fd9\u4e48\u505a0.0","title":"\u8bbe\u7f6e\u7528\u6237\u73af\u5883\u53d8\u91cf"},{"location":"OS/#path","text":"\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u641c\u7d22\u76ee\u5f55 \uff0c\u53ef\u6267\u884c\u7a0b\u5e8f\u5305\u62ecLinux\u7cfb\u7edf\u547d\u4ee4\u548c\u7528\u6237\u7684\u5e94\u7528\u7a0b\u5e8f\u3002\u5982\u679c\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u76ee\u5f55\u4e0d\u5728PATH\u6307\u5b9a\u7684\u76ee\u5f55\u4e2d\uff0c\u6267\u884c\u65f6\u9700\u8981\u6307\u5b9a\u76ee\u5f55\u3002 PATH\u73af\u5883\u53d8\u91cf\u5b58\u653e\u7684\u662f\u76ee\u5f55\u5217\u8868\uff0c\u76ee\u5f55\u4e4b\u95f4==\u7528\u5192\u53f7 : \u5206\u9694== \u6700\u540e\u7684\u5706\u70b9.\u8868\u793a\u5f53\u524d\u76ee\u5f55(\u52a0\u5165\u4e86\u5f53\u524d\u8865\u5f55\u5230PATH),\u5982\u679cPATH\u53d8\u91cf\u4e2d\u6ca1\u6709\u5305\u542b\u5706\u70b9.\uff0c\u6267\u884c\u5f53\u524d\u76ee\u5f55\u4e0b\u7684\u7a0b\u5e8f\u9700\u8981\u52a0./\u6216\u4f7f\u7528\u7edd\u5bf9\u8def\u5f84 PATH\u7f3a\u7701\u5305\u542b\u4e86Linux\u7cfb\u7edf\u547d\u4ee4\u6240\u5728\u7684\u76ee\u5f55\uff08/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin\uff09\uff0c\u5982\u679c\u4e0d\u5305\u542b\u8fd9\u4e9b\u76ee\u5f55\uff0cLinux\u7684\u5e38\u7528\u547d\u4ee4\u4e5f\u65e0\u6cd5\u6267\u884c\uff08\u8981\u8f93\u5165\u7edd\u5bf9\u8def\u5f84\u624d\u80fd\u6267\u884c\uff09 /usr/bin\u91cc\u9762\u6709\u5f88\u591a\u53ef\u6267\u884c\u6587\u4ef6 \u5728\u7528\u6237\u7684.bashrc\u6587\u4ef6\u4e2d\uff0c\u4f1a\u5bf9PATH\u8fdb\u884c\u6269\u5145 \u6bd4\u5982\uff1a export PATH=$PATH:$HOME/bin","title":"PATH"},{"location":"OS/#ld_library_path","text":"C/C++\u8bed\u8a00 \u52a8\u6001\u94fe\u63a5\u5e93\u6587\u4ef6\u641c\u7d22\u7684\u76ee\u5f55 \u4e0ePATH\u7684\u683c\u5f0f\u76f8\u540c","title":"LD_LIBRARY_PATH"},{"location":"OS/#_13","text":"linux\u73af\u5883\u53d8\u91cf - a\u9f99 - \u535a\u5ba2\u56ed (cnblogs.com)","title":"\u53c2\u8003"},{"location":"OS/#_14","text":"","title":"\u5b89\u88c5\u65b9\u5f0f\u7684\u4e0d\u540c"},{"location":"OS/#ubuntu","text":"\u4f7f\u7528 apt \uff1a \u66f4\u65b0\u8f6f\u4ef6\u5305\u5217\u8868\uff1a sudo apt update \u5b89\u88c5\u8f6f\u4ef6\u5305\uff1a sudo apt install package_name \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo apt remove package_name \u67e5\u770b\u5b89\u88c5\u8fc7\u7684\u5305\uff1a apt list --installed \u4f7f\u7528 apt-get \uff08\u8f83\u65e7\u7684Ubuntu\u7248\u672c\u4e2d\u5e38\u7528\uff09\uff1a \u66f4\u65b0\u8f6f\u4ef6\u5305\u5217\u8868\uff1a sudo apt-get update \u5b89\u88c5\u8f6f\u4ef6\u5305\uff1a sudo apt-get install package_name \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo apt-get remove package_name \u4f7f\u7528 dpkg \uff08\u76f4\u63a5\u64cd\u4f5c .deb \u5305\uff09\uff1a \u5b89\u88c5 .deb \u6587\u4ef6\uff1a sudo dpkg -i package_name.deb \u5378\u8f7d\u8f6f\u4ef6\u5305\uff1a sudo dpkg -r package_name \u4f7f\u7528 pip \uff08Python\u5305\u7ba1\u7406\u5de5\u5177\uff09\uff1a \u5b89\u88c5Python\u5305\uff1a sudo pip install package_name \u5378\u8f7dPython\u5305\uff1a sudo pip uninstall package_name \u4f7f\u7528 make \u548c\u6e90\u4ee3\u7801\uff08\u7528\u4e8e\u5b89\u88c5\u4ece\u6e90\u4ee3\u7801\u7f16\u8bd1\u7684\u8f6f\u4ef6\uff09\uff1a \u901a\u5e38\u9700\u8981\u5148 ./configure \uff0c\u7136\u540e make \uff0c\u6700\u540e sudo make install","title":"ubuntu"},{"location":"OS/#bsub","text":"bsub \u662f\u4e00\u4e2a\u5728\u8bb8\u591a Unix-like \u7cfb\u7edf\u4e2d\u7528\u4e8e\u63d0\u4ea4\u4f5c\u4e1a\u5230\u6279\u5904\u7406\u7cfb\u7edf\uff08\u5982 LSF\u3001PBS \u6216 Slurm\uff09\u7684\u547d\u4ee4\u3002\u5b83\u5141\u8bb8\u7528\u6237\u5728\u540e\u53f0\u8fd0\u884c\u7a0b\u5e8f\uff0c\u800c\u4e0d\u4f1a\u5360\u7528\u7ec8\u7aef\u3002 bsub < job_script.sh #\u63d0\u4ea4\u4efb\u52a1 bsub -n 4 < job_script.sh #\u6307\u5b9a\u4f7f\u7528\u7684\u8282\u70b9\u6570 bsub -R \"span[hosts=1]\" < job_script.sh #\u6307\u5b9a\u4f7f\u7528\u7684CPU\u6838\u5fc3\u6570 bkill <job_id> #\u7ec8\u6b62 bjobs #\u67e5\u770b\u4f5c\u4e1a\u72b6\u6001 bjobs -l #\u8be6\u7ec6\u4fe1\u606f bqueues #\u67e5\u770b\u961f\u5217\u72b6\u6001 bhosts #\u67e5\u770b\u7cfb\u7edf\u8d44\u6e90 bsub -W 01 :00 < job_script.sh #\u8bbe\u7f6e\u4f5c\u4e1a\u7684\u8fd0\u884c\u65f6\u95f4\u9650\u5236","title":"bsub"},{"location":"OS/#_15","text":"\u4e4b\u524d\u8bf4\u7684\u7a0b\u5e8f\u7684\u5806\u6808\u90fd\u662f\u548c\u865a\u62df\u5185\u5b58\u4ea4\u4e92\u7684\uff0c\u5177\u4f53\u7684\u865a\u62df\u5185\u5b58\u53c8\u4f9d\u8d56\u4e8e\u64cd\u4f5c\u7cfb\u7edf","title":"\u865a\u62df\u5185\u5b58"},{"location":"OS/#proc","text":"/proc \u662f\u5185\u6838\u5728\u8fd0\u884c\u65f6\u5bfc\u51fa\u7684==\u865a\u62df\u6587\u4ef6\u7cfb\u7edf==\uff08procfs\uff09\uff0c\u7528\u4e8e\u5448\u73b0\u5185\u6838\u548c\u8fdb\u7a0b\u7684\u5b9e\u65f6\u72b6\u6001\u4fe1\u606f\u3002\u5b83==\u4e0d\u662f\u78c1\u76d8\u4e0a\u7684\u771f\u5b9e\u6587\u4ef6==\uff0c\u800c\u662f\u5185\u5b58\u4e2d\u7531\u5185\u6838\u52a8\u6001\u751f\u6210\u7684\u89c6\u56fe\uff0c\u5e38\u7528\u4e8e\u7cfb\u7edf\u76d1\u63a7\u4e0e\u8c03\u8bd5\u3002","title":"/proc"},{"location":"OS/#_16","text":"\u6df1\u5165\u7406\u89e3\u865a\u62df\u5185\u5b58\u548cmalloc\u539f\u7406 | \u56fe\u89e3\u5185\u5b58\u5206\u914d\u5168\u8fc7\u7a0b | C++ \u7f16\u7a0b\u6307\u5357","title":"\u53c2\u8003"},{"location":"OS/#_17","text":"jobs \u2013l \u67e5\u770b\u540e\u53f0\u8fd0\u884c\u7684\u8fdb\u7a0b fg %n \u8ba9\u540e\u53f0\u8fd0\u884c\u7684\u8fdb\u7a0bn\u5230\u524d\u53f0\u6765 #command &\u8ba9\u8fdb\u7a0b\u5728\u540e\u53f0\u8fd0\u884c #bg %n \u8ba9\u8fdb\u7a0bn\u5230\u540e\u53f0\u53bb","title":"\u540e\u53f0\u7a0b\u5e8f\u8fd4\u56de\u524d\u53f0"},{"location":"OS/#core","text":"\u5728\u4e00\u4e2a\u7a0b\u5e8f\u5d29\u6e83\u65f6\uff0c\u5b83\u4e00\u822c\u4f1a\u5728\u6307\u5b9a\u76ee\u5f55\u4e0b\u751f\u6210\u4e00\u4e2acore\u6587\u4ef6\u3002core\u6587\u4ef6\u4ec5\u4ec5\u662f\u4e00\u4e2a\u5185\u5b58\u6620\u8c61(\u540c\u65f6\u52a0\u4e0a\u8c03\u8bd5\u4fe1\u606f)\uff0c\u4e3b\u8981\u662f\u7528\u6765\u8c03\u8bd5\u7684\u3002 \u963b\u6b62\u7cfb\u7edf\u751f\u6210core\u6587\u4ef6: ulimit -c 0 \u5f53\u60a8\u6536\u5230 ulimit: command not found \u9519\u8bef\u65f6\uff0c\u8fd9\u662f\u56e0\u4e3a ulimit \u662f bash \u548c sh \u7b49 shell \u7684\u5185\u7f6e\u547d\u4ee4 \uff0c\u800c\u60a8\u53ef\u80fd\u6b63\u5728\u4f7f\u7528 csh \u6216 tcsh \u7b49\u4e0d\u540c\u7684 shell\u3002\u5728 csh \u4e2d\uff0c\u5bf9\u5e94\u7684\u547d\u4ee4\u662f limit \u3002 # \u67e5\u770b\u6240\u6709\u8d44\u6e90\u9650\u5236 limit # \u67e5\u770b\u7279\u5b9a\u8d44\u6e90\u9650\u5236\uff08\u5982 core \u6587\u4ef6\u5927\u5c0f\uff09 limit coredumpsize # \u8bbe\u7f6e core \u6587\u4ef6\u5927\u5c0f\u4e3a 0 limit coredumpsize 0 [!CAUTION] \u6c38\u4e45\u751f\u6548\u8981\u5199\u5230 .cshrc","title":"core\u6587\u4ef6"},{"location":"OS/#ref","text":"linux\u4e0bcore\u6587\u4ef6\u8be6\u89e3 - \u77e5\u4e4e","title":"ref"},{"location":"OS/#wsl","text":"","title":"WSL"},{"location":"OS/#cmd","text":"wsl -l -v wsl --shutdown #\u5173\u95ed wsl --list --verbose # \u67e5\u770b\u5df2\u5b89\u88c5\u7684\u53d1\u884c\u7248\u3001WSL \u7248\u672c\u4fe1\u606f\u548c\u5f53\u524d\u72b6\u6001 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248 wsl --export Ubuntu-22.04 e: \\U buntu-22.04.tar#\u5bfc\u51fa wsl --unregister Ubuntu-22.04 #\u6ce8\u9500\u5e76\u5378\u8f7d wsl --import Ubuntu-22.04 E: \\u buntu2204 E: \\U buntu-22.04.tar#\u5bfc\u5165 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248","title":"cmd"},{"location":"OS/#_18","text":"windows \u8bbe\u7f6e\u6253\u5f00\uff1a \u9002\u7528\u4e8e Linux \u7684 Windows \u5b50\u7cfb\u7edf \u548c \u865a\u62df\u673a\u5e73\u53f0 Linux \u5185\u6838\u66f4\u65b0\u5305\uff1ahttps://wslstorestorage.blob.core.windows.net/wslblob/wsl_update_x64.msi bash wsl --list --verbose # \u67e5\u770b\u5df2\u5b89\u88c5\u7684\u53d1\u884c\u7248\u3001WSL \u7248\u672c\u4fe1\u606f\u548c\u5f53\u524d\u72b6\u6001 wsl --set-default <DistroName> # \u91cd\u65b0\u6307\u5b9a\u9ed8\u8ba4\u53d1\u884c\u7248 Windows 11\uff1aWSL 2 \u5b89\u88c5\u548c\u7ba1\u7406\u6307\u5357\uff0c3 \u79cd\u65b9\u6cd5\u4efb\u4f60\u9009 - \u7cfb\u7edf\u6781\u5ba2 (sysgeek.cn) Win11 \u5b89\u88c5 Docker Desktop \u548c WSL2 \u5e76\u8fdb\u884c\u5b89\u88c5\u4f4d\u7f6e\u8fc1\u79fb_windows 11 wsl \u4fee\u6539\u5b89\u88c5\u4f4d\u7f6e-CSDN \u535a\u5ba2","title":"\u73af\u5883\u914d\u7f6e"},{"location":"OS/#_19","text":"","title":"\u5e38\u89c1\u95ee\u9898"},{"location":"OS/#vmmemwsl-cpu","text":"Vmmem \u8fdb\u7a0b(WSL)\u5360\u7528 CPU \u6216\u5185\u5b58\u8d44\u6e90\u8fc7\u9ad8\u7684\u89e3\u51b3\u529e\u6cd5-CSDN \u535a\u5ba2","title":"VmmemWSL \u5360\u7528 CPU \u6216\u5185\u5b58\u8d44\u6e90\u8fc7\u9ad8"},{"location":"OS/#_20","text":"WSL2 \u5982\u4f55\u89e3\u51b3 clash \u4ee3\u7406\u95ee\u9898 - VariantConst","title":"\u4ee3\u7406\u95ee\u9898"},{"location":"OS/#_21","text":"","title":"\u8fdc\u7a0b"},{"location":"OS/#_22","text":"UU\u8fdc\u7a0b/\u5411\u65e5\u8475/ToDesk ToDesk\u8d8a\u6765\u8d8a\u5783\u573e\u4e86\u2014\u20142025/12/12","title":"\u516c\u7f51\u8fdc\u7a0b"},{"location":"OS/#vnc","text":"","title":"VNC"},{"location":"OS/#_23","text":"TigerVNC(\u5f00\u6e90\u514d\u8d39) RealVNC (\u4e2a\u4eba\u514d\u8d39)","title":"\u5e38\u7528\u8f6f\u4ef6"},{"location":"OS/#_24","text":"windows\u73af\u5883\u5b89\u88c5VNC\u53ca\u8fdc\u7a0b\u8fde\u63a5linux(centos7) - \u94f6\u6cb3\u661f\u5149 - \u535a\u5ba2\u56ed (cnblogs.com)","title":"\u8bbe\u7f6e"},{"location":"OS/#vncssh","text":"\u4e3b\u8981 \u533a\u522b\uff1aVNC \u670d\u52a1\u5668 \u548cSSH \u670d\u52a1\u5668\u6709\u4e00\u4e9b\u663e\u8457\u7684\u533a\u522b\u3002 \u9996\u5148\uff0cVN C \u670d\u52a1\u5668\u63d0\u4f9b\u56fe\u5f62\u754c\u9762\u7684\u8fdc\u7a0b\u8bbf\u95ee\u548c\u63a7\u5236\uff0c\u53ef\u4ee5\u8ba9\u7528\u6237\u76f4\u89c2\u5730\u64cd\u4f5c\u8ba1\u7b97\u673a\u3002 \u800c SSH \u670d\u52a1\u5668\u4e3b\u8981\u7528\u4e8e\u8fdc\u7a0b\u547d\u4ee4\u884c\u8bbf\u95ee\u548c\u6587\u4ef6\u4f20\u8f93\uff0c\u5bf9\u4e8e\u4e0d\u9700\u8981\u56fe\u5f62\u754c\u9762\u7684\u64cd\u4f5c\u66f4\u4e3a\u9002\u7528\u3002 \u5176\u6b21\uff0c VN C\u670d\u52a1\u5668\u5728\u4f20\u8f93\u56fe\u5f62\u754c\u9762\u65f6\u6d88\u8017\u8f83\u591a\u7684\u7f51\u7edc\u5e26\u5bbd\uff0c\u56e0\u4e3a\u5b83\u9700\u8981\u4f20\u8f93\u56fe\u50cf\u6570\u636e\u3002 \u76f8\u6bd4\u4e4b\u4e0b\uff0c SSH \u670d\u52a1\u5668\u7684\u4f20\u8f93\u5f00\u9500\u8f83\u5c0f\uff0c\u56e0\u4e3a\u5b83\u4e3b\u8981\u4f20\u8f93\u6587\u672c\u548c\u547d\u4ee4\u3002 \u6b64\u5916\uff0c SSH \u670d\u52a1\u5668\u91c7\u7528\u4e86\u52a0\u5bc6\u548c\u8eab\u4efd\u9a8c\u8bc1\u673a\u5236\uff0c\u63d0\u4f9b\u4e86\u66f4\u9ad8\u7684\u5b89\u5168\u6027\uff0c\u800c VN C\u670d\u52a1\u5668\u7684\u5b89\u5168\u6027\u76f8\u5bf9\u8f83\u5f31\uff0c\u9700\u8981\u901a\u8fc7\u989d\u5916\u7684\u63aa\u65bd\u6765\u589e\u5f3a\u5176\u5b89\u5168\u6027\u3002 \u4f7f\u7528\u573a\u666f\uff1a VN C\u670d\u52a1\u5668\u9002\u5408\u9700\u8981\u901a\u8fc7==\u56fe\u5f62\u754c\u9762==\u8fdb\u884c\u8fdc\u7a0b\u64cd\u4f5c\u7684\u573a\u666f\uff0c\u4f8b\u5982\u8fdc\u7a0b\u534f\u52a9\u3001\u8fdc\u7a0b\u6559\u5b66\u548c\u8bb2\u5ea7\u3001\u8fdc\u7a0b\u6f14\u793a\u7b49","title":"vnc\u548cssh\u7684\u533a\u522b"},{"location":"OS/#sshdisplay","text":"","title":"ssh+\u8bbe\u7f6eDISPLAY\u53ef\u89c6\u5316"},{"location":"OS/#mobaxtermx11-server","text":"MobaXterm\u4e0a MobaXterm\u7684Xserver\u662f\u5728win\u4e0a\u7684\uff0c\u800c\u670d\u52a1\u5668\u7684ip\u548cwin\u4e0d\u4e00\u6837\uff0c\u6240\u4ee5\u4e0d\u80fd\u901a\u8fc7\u76f4\u63a5\u8bbe\u7f6e DISPLAY=0.0 \u6216\u8005 DISPLAY=localhost:0.0 \u6765\u6307\u5b9aXserver #bashrc export windows_host = ` ipconfig.exe | grep -n4 WSL | tail -n 1 | awk -F \":\" '{ print $2 }' | sed 's/^[ \\r\\n\\t]*//;s/[ \\r\\n\\t]*$//' ` export DISPLAY = $windows_host :0 #\u4e5f\u53ef\u4ee5\u76f4\u63a5export DISPLAY=${window_ip}:0 #\u6bd4\u5982export DISPALY=192.168.1.28:0.0 # 192.168.1.28\u4e3awindows\u5f53\u524dip\uff0c\u5982\u679cwindows\u7cfb\u7edf\u91cd\u88c5\u9700\u8981\u91cd\u65b0\u8bbe\u7f6e #\u8fd8\u770b\u5230\u4ee5\u4e0b\u8fd9\u4e2a\uff0c\u6ca1\u9a8c\u8bc1\u8fc7 #export DISPLAY=$(awk '/nameserver / {print $2; exit}' /etc/resolv.conf 2>/dev/null):0 # in WSL 2 #export LIBGL_ALWAYS_INDIRECT=1","title":"mobaxterm\u542f\u7528X11 server"},{"location":"OS/#pycharmdisplay","text":"","title":"Pycharm\u8bbe\u7f6eDISPLAY"},{"location":"OS/#_25","text":"","title":"\u6587\u4ef6\u4f20\u8f93\u4e0e\u540c\u6b65"},{"location":"OS/#_26","text":"scp/sftp/ftp Linux sftp \u547d\u4ee4 | \u83dc\u9e1f\u6559\u7a0b \u3010\u6559\u7a0b\u3011\u901a\u8fc7SFTP\u5c06\u672c\u5730\u6587\u4ef6\u590d\u5236\u5230\u53e6\u4e00\u53f0\u670d\u52a1\u5668","title":"\u5c06\u672c\u5730\u6587\u4ef6\u590d\u5236\u5230\u53e6\u4e00\u53f0\u670d\u52a1\u5668"},{"location":"OS/#_27","text":"\u4f7f\u7528rsync\u547d\u4ee4\u540c\u6b65\u4e24\u53f0\u670d\u52a1\u5668\u4e4b\u95f4\u7684\u6587\u4ef6_rsync -avpz-CSDN\u535a\u5ba2","title":"\u4e3b\u673a\u548c\u670d\u52a1\u5668\u6587\u4ef6\u540c\u6b65"},{"location":"Program/","text":"Program \u00b6 C++ \u00b6 C++ \u7248\u672c \u00b6 \u4ee5\u4e0b\u662f\u81ea C++11 \u4ee5\u6765\u5404\u7248\u672c C++ \u6807\u51c6\u7684\u4e3b\u8981\u7279\u70b9\u548c\u91cd\u8981\u6539\u52a8\u7684\u603b\u7ed3(AI \u751f\u6210)\uff1a 1. C++11\uff082011 \u5e74\uff09 \u00b6 \u73b0\u4ee3 C++ \u7684\u91cc\u7a0b\u7891 \uff0c\u5f15\u5165\u5927\u91cf\u9769\u547d\u6027\u7279\u6027\uff1a \u6838\u5fc3\u8bed\u8a00 auto \u7c7b\u578b\u63a8\u5bfc \uff1a\u81ea\u52a8\u63a8\u65ad\u53d8\u91cf\u7c7b\u578b\uff08 auto x = 42; \uff09\u3002 \u53f3\u503c\u5f15\u7528 \uff08 && \uff09\u548c \u79fb\u52a8\u8bed\u4e49 \uff08 std::move \uff09\uff1a\u4f18\u5316\u8d44\u6e90\u7ba1\u7406\uff0c\u51cf\u5c11\u62f7\u8d1d\u5f00\u9500\u3002 \u8303\u56f4 for \u5faa\u73af \uff1a\u7b80\u5316\u5bb9\u5668\u904d\u5386\uff08 for (auto& x : vec) { ... } \uff09\u3002 Lambda \u8868\u8fbe\u5f0f \uff1a\u652f\u6301\u533f\u540d\u51fd\u6570\uff08 auto f = [](int x) { return x*2; }; \uff09\u3002 \u5f3a\u7c7b\u578b\u679a\u4e3e \uff08 enum class \uff09\uff1a\u907f\u514d\u4f20\u7edf\u679a\u4e3e\u7684\u547d\u540d\u51b2\u7a81\u3002 nullptr \uff1a\u66ff\u4ee3 NULL \uff0c\u660e\u786e\u8868\u793a\u7a7a\u6307\u9488\u3002 \u53ef\u53d8\u53c2\u6570\u6a21\u677f \uff08Variadic Templates\uff09\uff1a\u652f\u6301\u4efb\u610f\u6570\u91cf\u6a21\u677f\u53c2\u6570\u3002 constexpr \uff1a\u7f16\u8bd1\u65f6\u8ba1\u7b97\u5e38\u91cf\u8868\u8fbe\u5f0f\u3002 \u6807\u51c6\u5e93 \u667a\u80fd\u6307\u9488 \uff1a std::unique_ptr , std::shared_ptr , std::weak_ptr \uff08\u81ea\u52a8\u5185\u5b58\u7ba1\u7406\uff09\u3002 \u591a\u7ebf\u7a0b\u652f\u6301 \uff1a std::thread , std::mutex , std::future \u7b49\u3002 \u6b63\u5219\u8868\u8fbe\u5f0f\u5e93 \uff08 <regex> \uff09\u3002 \u54c8\u5e0c\u5bb9\u5668 \uff1a std::unordered_map , std::unordered_set \u3002 2. C++14\uff082014 \u5e74\uff09 \u00b6 C++11 \u7684\u8865\u5145\u7248\u672c \uff0c\u4f18\u5316\u8bed\u8a00\u7ec6\u8282\uff1a - \u6838\u5fc3\u8bed\u8a00 - \u6cdb\u578b Lambda \uff1aLambda \u652f\u6301 auto \u53c2\u6570\uff08 auto f = [](auto x) { ... }; \uff09\u3002 - \u8fd4\u56de\u7c7b\u578b\u63a8\u5bfc \uff1a\u51fd\u6570\u8fd4\u56de\u503c\u53ef\u901a\u8fc7 auto \u63a8\u5bfc\u3002 - \u4e8c\u8fdb\u5236\u5b57\u9762\u91cf \uff1a 0b1010 \u8868\u793a\u4e8c\u8fdb\u5236\u6570\u3002 - \u6570\u5b57\u5206\u9694\u7b26 \uff1a 1'000'000 \u63d0\u9ad8\u53ef\u8bfb\u6027\u3002 - constexpr \u6269\u5c55 \uff1a\u652f\u6301\u5faa\u73af\u548c\u5c40\u90e8\u53d8\u91cf\u3002 \u6807\u51c6\u5e93 std::make_unique \uff1a\u521b\u5efa unique_ptr \u7684\u5de5\u5382\u51fd\u6570\u3002 \u8fd0\u884c\u65f6\u5927\u5c0f\u6570\u7ec4 \uff08 std::dynarray \uff0c\u540e\u56e0\u4e89\u8bae\u88ab\u79fb\u9664\uff09\u3002 3. C++17\uff082017 \u5e74\uff09 \u00b6 \u8fdb\u4e00\u6b65\u7b80\u5316\u4ee3\u7801\uff0c\u589e\u5f3a\u6807\u51c6\u5e93 \uff1a \u6784\u9020\u51fd\u6570\u6a21\u7248\u63a8\u5bfc \u7ed3\u6784\u5316\u7ed1\u5b9a \uff1a\u89e3\u5305\u5143\u7ec4\u6216\u7ed3\u6784\u4f53\u3002 if / switch \u521d\u59cb\u5316\u8bed\u53e5 \uff1a if (int x = foo(); x > 0) { ... } \u3002 \u4ee5\u524d\uff1a \u73b0\u5728 constexpr if \uff1a\u7f16\u8bd1\u65f6\u6761\u4ef6\u5206\u652f\uff08\u7b80\u5316\u6a21\u677f\u5143\u7f16\u7a0b\uff09\u3002 \u6298\u53e0\u8868\u8fbe\u5f0f \uff1a\u7b80\u5316\u53ef\u53d8\u53c2\u6570\u6a21\u677f\u5c55\u5f00\uff08 (args + ...) \uff09\u3002 \u5185\u8054\u53d8\u91cf \uff1f\uff1a\u5141\u8bb8\u5934\u6587\u4ef6\u4e2d\u5b9a\u4e49\u5168\u5c40\u53d8\u91cf\u3002 \u4ee5\u524d \u73b0\u5728 \u6587\u4ef6\u7cfb\u7edf\u5e93 \uff08 std::filesystem \uff09\uff1a\u8de8\u5e73\u53f0\u6587\u4ef6\u64cd\u4f5c\u3002 filesystem \u6e90\u81eaboost.filesystem\u5e93\uff0c\u5728C++17\u5408\u5e76\u8fdbC++\u6807\u51c6\u5e93\u4e2d std::optional \uff1a\u8868\u793a\u53ef\u9009\u503c\uff08\u66ff\u4ee3 nullptr \u6216\u9519\u8bef\u7801\uff09\u3002 std::variant \uff1a\u7c7b\u578b\u5b89\u5168\u7684\u8054\u5408\u4f53\u3002 std::any \uff1a\u5b58\u50a8\u4efb\u610f\u7c7b\u578b\u503c\u3002 constexpr lambda std::apply , std::pair/tuple/[ ] #include <iostream> #include <tuple> #include <functional> void print(int a, int b, int c) { std::cout << a << \", \" << b << \", \" << c << std::endl; } int main() { std::tuple<int, int, int> t = {1, 2, 3}; std::apply(print, t); return 0; } \u5e76\u884c\u7b97\u6cd5 \uff1a std::for_each \u3001 std::sort \u7b49\u652f\u6301\u5e76\u884c\u6267\u884c\u7b56\u7565\u3002 __has_include(\"my_header.h\") namespace \u5d4c\u5957 \u4ee5\u524d \u73b0\u5728 std::shared_mutex 4. C++20\uff082020 \u5e74\uff09 \u00b6 \u91cd\u5927\u66f4\u65b0\uff0c\u8fc8\u5411\u73b0\u4ee3\u7f16\u7a0b\u8303\u5f0f \uff1a \u6838\u5fc3\u8bed\u8a00 \u6982\u5ff5\uff08Concepts\uff09 \uff1a\u7ea6\u675f\u6a21\u677f\u53c2\u6570\uff08 template <std::integral T> \uff09\u3002 \u534f\u7a0b\uff08Coroutines\uff09 \uff1a\u652f\u6301\u5f02\u6b65\u7f16\u7a0b\uff08 co_await , co_yield \uff09\u3002 \u6a21\u5757\uff08Modules\uff09 \uff1a\u66ff\u4ee3\u5934\u6587\u4ef6\uff0c\u63d0\u5347\u7f16\u8bd1\u901f\u5ea6\uff08 import std.core; \uff09\u3002 \u4e09\u8def\u6bd4\u8f83\u8fd0\u7b97\u7b26 \uff08 <=> \uff09\uff1a\u7b80\u5316\u6bd4\u8f83\u64cd\u4f5c\u3002 \u8303\u56f4\u5e93\uff08Ranges\uff09 \uff1a\u94fe\u5f0f\u64cd\u4f5c\u5bb9\u5668\uff08 std::ranges::sort(vec) \uff09\u3002 constexpr \u589e\u5f3a \uff1a\u652f\u6301\u865a\u51fd\u6570\u3001\u52a8\u6001\u5185\u5b58\u5206\u914d\u7b49\u3002 \u6807\u51c6\u5e93 std::span \uff1a\u8f7b\u91cf\u7ea7\u8fde\u7eed\u5185\u5b58\u89c6\u56fe\u3002 std::format \uff1a\u7c7b\u578b\u5b89\u5168\u7684\u683c\u5f0f\u5316\u8f93\u51fa\uff08\u7c7b\u4f3c Python \u7684 f-string \uff09\u3002 std::jthread \uff1a\u81ea\u52a8\u52a0\u5165\u7684\u7ebf\u7a0b\u7c7b\u3002 \u65e5\u5386\u548c\u65f6\u533a\u652f\u6301 \uff08 <chrono> \u6269\u5c55\uff09\u3002 5. C++23\uff082023 \u5e74\uff09 \u00b6 \u5f53\u524d\u6700\u65b0\u6807\u51c6 \uff08\u90e8\u5206\u7279\u6027\u4ecd\u5728\u5b8c\u5584\uff09\uff1a - \u6838\u5fc3\u8bed\u8a00 - \u591a\u7ef4\u6570\u7ec4\u89c6\u56fe \uff08 std::mdspan \uff09\uff1a\u79d1\u5b66\u8ba1\u7b97\u4f18\u5316\u3002 - \u9759\u6001\u5f02\u5e38\u89c4\u8303 \uff08 [[throws_nothing]] \uff09\u3002 - \u6807\u51c6\u7f51\u7edc\u5e93 \uff08 std::network \uff09\uff1a\u5f02\u6b65\u7f51\u7edc\u7f16\u7a0b\u652f\u6301\u3002 - \u53cd\u5c04\u548c\u5143\u7c7b \uff08\u63d0\u6848\u9636\u6bb5\uff09\u3002 \u6807\u51c6\u5e93 std::expected \uff1a\u8868\u793a\u53ef\u80fd\u5931\u8d25\u7684\u64cd\u4f5c\uff08\u66ff\u4ee3\u5f02\u5e38\uff09\u3002 std::hive \uff1a\u9ad8\u6548\u7684\u975e\u8fde\u7eed\u5bb9\u5668\u3002 std::print \uff1a\u7b80\u5316\u8f93\u51fa\uff08 std::print(\"Hello {}!\", name) \uff09\u3002 install \u00b6 \u5b89\u88c5\u7279\u5b9a\u7248\u672c conda install -y -c conda-forge gcc_linux-64 = 10 gxx_linux-64 = 10 cmake make gdb #pip install setuptools wheel pybind11 scikit-build cmake ninja # conda install -c conda-forge libboost #boost\u5e93 \u4f7f\u7528\u73af\u5883\u4e2d\u65b0\u5efa\u7684\u7f16\u8bd1\u73af\u5883 export PATH = $CONDA_PREFIX /bin: $PATH #make sure using conda env first export CC = $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-gcc export CXX = $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-g++ alias g++ = \" $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-g++\" alias gcc = \" $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-gcc\" \u4e66\u5199\u89c4\u8303\uff08\u63a8\u8350\uff09 \u00b6 \u6587\u4ef6\u547d\u540d \u00b6 \u6e90\u4ee3\u7801\u6587\u4ef6 \u00b6 .cpp (C Plus Plus) \u00b6 \u6700\u5e38\u89c1\u7684C++\u6e90\u4ee3\u7801\u6587\u4ef6\u6269\u5c55\u540d \u5305\u542b\u7c7b\u3001\u51fd\u6570\u7b49\u7684\u5b9e\u73b0\u4ee3\u7801 \u5927\u591a\u6570\u9879\u76ee\u548cIDE\u9ed8\u8ba4\u4f7f\u7528\u6b64\u6269\u5c55\u540d .cc (C Code) \u00b6 .cpp\u7684\u66ff\u4ee3\u6269\u5c55\u540d\uff0c\u529f\u80fd\u5b8c\u5168\u76f8\u540c \u5728\u67d0\u4e9b\u7ec4\u7ec7\u548c\u9879\u76ee\u4e2d\u66f4\u4e3a\u5e38\u7528\uff08\u5982Google\u7684C++\u4ee3\u7801\u6807\u51c6\uff09 \u5728Unix/Linux\u73af\u5883\u4e2d\u6bd4\u8f83\u6d41\u884c \u5934\u6587\u4ef6 \u00b6 .h (Header) \u00b6 \u4f20\u7edf\u7684\u5934\u6587\u4ef6\u6269\u5c55\u540d\uff0c\u53ef\u7528\u4e8eC\u548cC++ \u5305\u542b\u51fd\u6570\u58f0\u660e\u3001\u7c7b\u58f0\u660e\u3001\u5e38\u91cf\u3001\u5b8f\u7b49 \u901a\u8fc7#include\u6307\u4ee4\u88ab\u6e90\u6587\u4ef6\u5f15\u7528 \u53ef\u4ee5\u5305\u542bC\u6216C++\u4ee3\u7801 .hpp (Header Plus Plus) \u00b6 \u4e13\u7528\u4e8eC++\u7684\u5934\u6587\u4ef6\u6269\u5c55\u540d \u529f\u80fd\u4e0a\u4e0e.h\u76f8\u540c\uff0c\u4f46\u540d\u79f0\u660e\u786e\u8868\u793a\u5185\u5bb9\u662fC++ \u7528\u4e8e\u533a\u5206\u7eafC++\u5934\u6587\u4ef6\u548cC\u517c\u5bb9\u5934\u6587\u4ef6 \u4e00\u4e9b\u7f16\u7801\u6807\u51c6\u63a8\u8350C++\u9879\u76ee\u4f7f\u7528\u6b64\u6269\u5c55\u540d .hh (Header Header) \u00b6 C++\u5934\u6587\u4ef6\u7684\u53e6\u4e00\u79cd\u6269\u5c55\u540d \u901a\u5e38\u4e0e.cc\u6e90\u6587\u4ef6\u914d\u5bf9\u4f7f\u7528 \u4e0d\u5982.h\u6216.hpp\u5e38\u89c1 \u4e00\u4e9b\u9879\u76ee\u4f7f\u7528.hh\u4e0e.cc\u6e90\u6587\u4ef6\u5339\u914d \u4f7f\u7528\u7ea6\u5b9a \u00b6 \u8fd9\u4e9b\u6269\u5c55\u540d\u7684\u533a\u522b\u4e3b\u8981\u4f53\u73b0\u5728\u4e0d\u540c\u9879\u76ee\u548c\u7ec4\u7ec7\u7684\u7f16\u7801\u89c4\u8303\u4e2d\uff1a Google\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cc\uff0c\u5934\u6587\u4ef6\u7528.h \u4f20\u7edfC++\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cpp\uff0c\u5934\u6587\u4ef6\u7528.h \u660e\u786eC++\u533a\u5206\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cpp\uff0c\u5934\u6587\u4ef6\u7528.hpp \u51fd\u6570/\u53d8\u91cf/\u7c7b/\u5e38\u91cf/\u5b8f\u5b9a\u4e49/\u73af\u5883\u53d8\u91cf/\u6587\u4ef6\u547d\u540d \u00b6 Use PascalCase for classes and structures. Use camelCase for variables, functions, and methods. Use ALL_CAPS for constants and macros. Use snake_case for file and directory names. Use UPPERCASE for environment variables. \u6ce8\u91ca \u00b6 Doxygen C/C++\u73af\u5883\u53d8\u91cf \u00b6 LD_LIBRARY_PATH \u00b6 C/C++\u8bed\u8a00\u52a8\u6001\u94fe\u63a5\u5e93\u6587\u4ef6\u641c\u7d22\u7684\u76ee\u5f55\uff0c\u5b83\u4e0d\u662fLinux\u7f3a\u7701\u7684\u73af\u5883\u53d8\u91cf \u00b6 \u6838\u5fc3\u5b9a\u4e49 \u00b6 LD_LIBRARY_PATH (Load Dynamic Library Path) \u662f\u544a\u8bc9\u64cd\u4f5c\u7cfb\u7edf\uff08\u52a8\u6001\u94fe\u63a5\u5668\uff09 \u53bb\u54ea\u91cc\u5bfb\u627e\u7a0b\u5e8f\u8fd0\u884c\u6240\u9700\u7684 .so \u52a8\u6001\u5e93\u6587\u4ef6 \u7684\u73af\u5883\u53d8\u91cf\u3002 \u4e3a\u4ec0\u4e48\u9700\u8981\u5b83\uff1f \u00b6 \u5f53\u4f60\u8fd0\u884c\u4e00\u4e2a\u7a0b\u5e8f\uff08\u5982 ./my_app \uff09\u65f6\uff0c\u7cfb\u7edf\u9700\u8981\u627e\u5230\u5b83\u4f9d\u8d56\u7684\u52a8\u6001\u5e93\uff08\u5982 libssl.so \uff09\u3002\u64cd\u4f5c\u7cfb\u7edf\u7684 \u9ed8\u8ba4\u67e5\u627e\u987a\u5e8f \u5982\u4e0b\uff1a =\u7a0b\u5e8f\u7684 RPATH= \uff08\u7f16\u8bd1\u65f6\u5199\u6b7b\u5728\u7a0b\u5e8f\u91cc\u7684\u8def\u5f84\uff09\u3002 = LD_LIBRARY_PATH \u73af\u5883\u53d8\u91cf\u6307\u5b9a\u7684\u8def\u5f84=\u3002 =\u7cfb\u7edf\u9ed8\u8ba4\u8def\u5f84= \uff08 /lib , /usr/lib , /etc/ld.so.conf \uff09\u3002 \u7ed3\u8bba \uff1a\u5982\u679c\u4f60\u628a\u5e93\u5b89\u88c5\u5728\u4e86\u975e\u6807\u51c6\u76ee\u5f55\uff08\u5982 /home/user/mylib \u6216 Conda \u73af\u5883\uff09\uff0c\u7cfb\u7edf\u9ed8\u8ba4\u627e\u4e0d\u5230\u3002\u6b64\u65f6\u5fc5\u987b\u8bbe\u7f6e LD_LIBRARY_PATH \u3002 \u5178\u578b\u5e94\u7528\u573a\u666f \u00b6 \u89e3\u51b3 \"error while loading shared libraries \" \u95ee\u9898 \uff1a\u7f16\u8bd1\u901a\u8fc7\uff0c\u4f46\u8fd0\u884c\u65f6\u62a5\u9519\uff1a ./my_program: error while loading shared libraries: libcustom.so: cannot open shared object file: No such file or directory \u539f\u56e0 \uff1a\u7f16\u8bd1\u65f6\u7528 -L \u544a\u8bc9\u4e86\u7f16\u8bd1\u5668\u5e93\u5728\u54ea\uff0c\u4f46 \u8fd0\u884c\u65f6 \u64cd\u4f5c\u7cfb\u7edf\u4e0d\u77e5\u9053\u3002 \u89e3\u51b3 \uff1a export LD_LIBRARY_PATH = /path/to/your/library: $LD_LIBRARY_PATH ./my_program \u7f16\u8bd1\u65f6\u548c\u8fd0\u884c\u65f6\uff1a \u9636\u6bb5 \u53d8\u91cf/\u53c2\u6570 \u4f5c\u7528 \u7f16\u8bd1\u65f6 (Compile Time) LIBRARY_PATH (GCC) \u6216 -L \u544a\u8bc9 \u7f16\u8bd1\u5668/\u94fe\u63a5\u5668 \u53bb\u54ea\u91cc\u9a8c\u8bc1\u7b26\u53f7\uff08\u51fd\u6570\u540d\u7b49\uff09\u4ee5\u751f\u6210\u53ef\u6267\u884c\u6587\u4ef6\u3002 \u8fd0\u884c\u65f6 (Runtime) LD_LIBRARY_PATH \u544a\u8bc9 \u64cd\u4f5c\u7cfb\u7edf \u5728\u7a0b\u5e8f\u542f\u52a8\u540e\uff0c\u53bb\u54ea\u91cc \u52a0\u8f7d\u771f\u6b63\u7684\u5e93\u6587\u4ef6 \u3002 \u4f18\u7f3a\u70b9 \u00b6 \u597d\u5904 \uff1a=\u7075\u6d3b=\u3002\u65e0\u9700\u7ba1\u7406\u5458\u6743\u9650\u5373\u53ef\u8ba9\u7a0b\u5e8f\u52a0\u8f7d\u81ea\u5b9a\u4e49\u8def\u5f84\u7684\u5e93\u3002 \u574f\u5904 \uff1a=\u9690\u60a3=\u3002\u6ee5\u7528\uff08\u5982\u5168\u5c40\u8bbe\u7f6e\uff09\u53ef\u80fd\u5bfc\u81f4 Dependency Hell \uff08\u4f9d\u8d56\u5730\u72f1\uff09\uff0c\u5373\u7a0b\u5e8f\u610f\u5916\u52a0\u8f7d\u4e86\u540c\u540d\u4f46\u4e0d\u517c\u5bb9\u7684\u9519\u8bef\u5e93\u3002 CPPFLAGS (C Preprocessor Flags) \u00b6 \u542b\u4e49 \uff1a C \u9884\u5904\u7406\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u7528\u4e8e\u7f16\u8bd1\u7684\u7b2c\u4e00\u9636\u6bb5\uff08\u9884\u5904\u7406\uff09\u3002\u4e3b\u8981\u7528\u4e8e \u5b9a\u4e49\u5b8f \u548c \u6307\u5b9a\u5934\u6587\u4ef6\u8def\u5f84 \u3002 \u5e38\u89c1\u503c \uff1a -DNDEBUG \uff1a\u5b9a\u4e49\u975e\u8c03\u8bd5\u5b8f\uff0c\u7981\u7528 assert() \uff0c=\u63d0\u9ad8\u6027\u80fd=\u3002 -D_FORTIFY_SOURCE=2 \uff1a\u5f00\u542f\u7f13\u51b2\u533a\u6ea2\u51fa\u68c0\u6d4b\uff0c\u589e\u5f3a=\u5b89\u5168\u6027=\u3002 -isystem .../include \uff1a\u5c06\u6307\u5b9a\u76ee\u5f55\u8bbe\u4e3a\u201c\u7cfb\u7edf\u5934\u6587\u4ef6\u76ee\u5f55\u201d\uff08\u4f18\u5148\u7ea7\u9ad8\u4e8e -I \uff0c\u4e14\u5ffd\u7565\u5176\u4e2d\u7684\u8b66\u544a\uff09\u3002 CFLAGS (C Compiler Flags) \u00b6 \u542b\u4e49 \uff1a C \u8bed\u8a00\u7f16\u8bd1\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u4ec5\u7528\u4e8e\u7f16\u8bd1 = .c = \u6587\u4ef6\u3002 \u5e38\u89c1\u503c \uff1a -O2 \uff1a\u5f00\u542f\u4e8c\u7ea7\u4f18\u5316\uff08\u6027\u80fd\u4e0e\u901f\u5ea6\u7684\u5e73\u8861\uff09\u3002 -march=native / -mtune=haswell \uff1a\u9488\u5bf9\u7279\u5b9a CPU \u67b6\u6784\u4f18\u5316\u6307\u4ee4\u96c6\u3002 -fPIC \uff1a\u751f\u6210 \u4f4d\u7f6e\u65e0\u5173\u4ee3\u7801 (Position Independent Code)\uff0c\u7f16\u8bd1 .so \u52a8\u6001\u5e93=\u5fc5\u987b=\u3002 -fstack-protector-strong \uff1a\u5f00\u542f\u6808\u4fdd\u62a4\uff0c\u9632\u6b62\u6808\u6ea2\u51fa\u653b\u51fb\u3002 CXXFLAGS (C++ Compiler Flags) \u00b6 \u542b\u4e49 \uff1a C++ \u8bed\u8a00\u7f16\u8bd1\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u4ec5\u7528\u4e8e\u7f16\u8bd1 = .cpp , .cc , .cxx = \u6587\u4ef6\u3002 \u5e38\u89c1\u503c \uff1a \u901a\u5e38\u5305\u542b CFLAGS \u7684\u5185\u5bb9\u3002 -std=c++17 / -std=c++20 \uff1a\u6307\u5b9a C++ \u6807\u51c6 \u3002 -fvisibility-inlines-hidden \uff1a\u9690\u85cf\u5185\u8054\u51fd\u6570\u7b26\u53f7\uff0c\u51cf\u5c0f\u5e93\u4f53\u79ef\u5e76\u63d0\u5347\u52a0\u8f7d\u901f\u5ea6\u3002 struct & class & union \u00b6 [!NOTE] \u4ec0\u4e48\u65f6\u5019\u7528struct\u548c\u4ec0\u4e48\u65f6\u5019\u7528class\uff1f struct \u9ed8\u8ba4\u5168\u90e8public\uff0cclass\u53ef\u4ee5\u4f7f\u7528\u7ee7\u627f\u7b49\u7279\u6027\uff0c\u9ed8\u8ba4\u662fprivate\u3002 #include <iostream> #include <string> using namespace std ; class Person { private : //\u79c1\u6709\u6210\u5458\u53ea\u80fd\u5728\u7c7b\u5185\u90e8\u8bbf\u95ee\u3002 string name ; int age ; public : //\u516c\u6709\u6210\u5458\u53ef\u4ee5\u5728\u7c7b\u5916\u90e8\u8bbf\u95ee\u3002 //static \u5173\u952e\u5b57\u53ef\u4ee5\u7528\u4e8e\u7c7b\u6210\u5458\u53d8\u91cf\u6216\u6210\u5458\u51fd\u6570\uff0c\u8868\u793a\u5b83\u4eec\u5c5e\u4e8e\u7c7b\u672c\u8eab\uff0c\u800c\u4e0d\u662f\u7c7b\u7684\u67d0\u4e2a\u7279\u5b9a\u5bf9\u8c61 static int totalPopulation ; //\u6784\u9020\u51fd\u6570\u662f\u4e00\u79cd\u7279\u6b8a\u7684\u6210\u5458\u51fd\u6570\uff0c\u7528\u4e8e\u521d\u59cb\u5316\u5bf9\u8c61\u3002\u5b83\u4e0e\u7c7b\u540c\u540d\uff0c\u6ca1\u6709\u8fd4\u56de\u7c7b\u578b\uff0c\u4e5f\u4e0d\u8fd4\u56de\u4efb\u4f55\u503c\u3002 Person ( string n , int a ) : name ( n ), age ( a ) { totalPopulation ++ ; // \u6bcf\u6b21\u521b\u5efa\u65b0\u5bf9\u8c61\u65f6\u589e\u52a0\u4eba\u6570 } // \u6784\u9020\u51fd\u6570 virtual void display () const { //\u5982\u679c\u4f60\u60f3\u5728\u6d3e\u751f\u7c7b\u4e2d\u91cd\u5199\u57fa\u7c7b\u7684\u865a\u51fd\u6570\uff0c\u57fa\u7c7b\u7684\u51fd\u6570\u5fc5\u987b\u88ab\u58f0\u660e\u4e3a virtual cout << \"Name: \" << name << \", Age: \" << age << endl ; } friend void displayPerson ( const Person & p ); //\u53cb\u5143\u51fd\u6570\u662f\u7c7b\u5916\u90e8\u7684\u51fd\u6570\uff0c\u53ef\u4ee5\u8bbf\u95ee\u7c7b\u7684\u79c1\u6709\u548c\u4fdd\u62a4\u6210\u5458\u3002 //\u64cd\u4f5c\u7b26\u91cd\u8f7d Person & operator ++ () { // \u524d\u7f6e++ ++ age ; return * this ; } //\u64cd\u4f5c\u7b26\u91cd\u8f7d Person operator ++ ( int ) { // \u540e\u7f6e++ Person temp = * this ; ++ ( * this ); return temp ; } //\u9759\u6001\u51fd\u6570 static void displayTotalPopulation () { cout << \"Total population: \" << totalPopulation << endl ; } ~ Person () { totalPopulation -- ; // \u6bcf\u6b21\u6790\u6784\u5bf9\u8c61\u65f6\u51cf\u5c11\u4eba\u6570 } // \u6790\u6784\u51fd\u6570\u7528\u4e8e\u5728\u5bf9\u8c61\u751f\u547d\u5468\u671f\u7ed3\u675f\u65f6\u8fdb\u884c\u6e05\u7406\u5de5\u4f5c\u3002\u5b83\u4e0e\u7c7b\u540c\u540d\uff0c\u524d\u9762\u52a0\u4e0a ~\uff0c\u6ca1\u6709\u53c2\u6570\uff0c\u4e5f\u6ca1\u6709\u8fd4\u56de\u7c7b\u578b\u3002 }; int Person :: totalPopulation = 0 ; // \u9759\u6001\u6210\u5458\u53d8\u91cf\u7684\u521d\u59cb\u5316! void displayPerson ( const Person & p ) { //\u53cb\u5143\u51fd\u6570, \u5728\u7c7b\u5185\u58f0\u660e\u8fc7\u4e86\uff0c\u53ef\u4ee5\u8bbf\u95ee\u7c7b\u7684\u79c1\u6709\u548c\u4fdd\u62a4\u6210\u5458\u3002 cout << \"Name: \" << p . name << \", Age: \" << p . age << endl ; } //\u7ee7\u627f class Student : public Person { private : string school ; public : Student ( string n , int a , string s ) : Person ( n , a ), school ( s ) {} void display () const override { Person :: display (); cout << \"School: \" << school << endl ; } }; int main () { Person person ( \"Alice\" , 30 ); person . display (); //\u901a\u8fc7\u57fa\u7c7b\u6307\u9488\u6216\u5f15\u7528\u8c03\u7528\u6d3e\u751f\u7c7b Person * p1 = new Person ( \"Alice\" , 30 ); Person * p2 = new Student ( \"Bob\" , 20 , \"MIT\" ); p1 -> display (); p2 -> display (); cout << \"total population = \" << Person :: totalPopulation << endl ; Person :: displayTotalPopulation (); delete p1 ; delete p2 ; ++ person ; person . display (); person ++ ; person . display (); displayPerson ( person ); //\u53cb\u5143\u51fd\u6570 return 0 ; } \u5173\u4e8eUnion: C/C++\u4e2d\u7684\u8054\u5408\u4f53union\u4ecb\u7ecd_c++ union-CSDN\u535a\u5ba2 public/private/protected \u00b6 \u2022 - public: \u5916\u90e8\u53ef\u8bbf\u95ee\u548c\u7ee7\u627f\u53ef\u89c1\u3002\u4efb\u4f55\u5bf9\u8c61\u90fd\u80fd\u76f4\u63a5\u8c03\u7528/\u8bfb\u53d6\u3002 class Foo { public : void greet () { std :: cout << \"hi \\n \" ; } }; Foo f ; f . greet (); // ok - private: \u4ec5\u7c7b\u81ea\u8eab\u53ef\u89c1\uff0c\u5916\u90e8\u548c\u5b50\u7c7b\u90fd\u770b\u4e0d\u5230\u3002\u5178\u578b\u7528\u4e8e\u5c01\u88c5\u5185\u90e8\u72b6\u6001\u3002 ```c++ class Foo { int secret = 42; // private public: int getSecret() const { return secret; } // \u66b4\u9732\u53ea\u8bfb\u63a5\u53e3 }; // Foo f; f.secret; // \u7f16\u8bd1\u9519\u8bef ``` protected: \u5bf9\u5916\u4e0d\u53ef\u89c1\uff0c\u4f46\u5b50\u7c7b\u53ef\u89c1\u3002\u7528\u4e8e\u8ba9\u6d3e\u751f\u7c7b\u590d\u7528/\u6269\u5c55\u57fa\u7c7b\u7684\u5185\u90e8\u5b9e\u73b0\u3002 class Base { protected : void log ( const std :: string & msg ) { std :: cout << msg << \" \\n \" ; } }; class Derived : public Base { public : void run () { log ( \"from derived\" ); } // \u53ef\u4ee5\u8bbf\u95ee protected }; // Derived d; d.log(\"x\"); // \u7f16\u8bd1\u9519\u8bef\uff0c\u5916\u90e8\u4ecd\u4e0d\u53ef\u89c1 \u7b80\u5355\u603b\u7ed3\uff1apublic \u5bf9\u6240\u6709\u4eba\u5f00\u653e\uff0cprotected \u5bf9\u5916\u9690\u85cf\u4f46\u5b50\u7c7b\u53ef\u89c1\uff0cprivate \u53ea\u9650\u7c7b\u81ea\u8eab\u3002 \u865a\u51fd\u6570 \u00b6 \u865a\u51fd\u6570\u7684\u8c03\u7528\u9700\u5728\u8fd0\u884c\u65f6\u786e\u5b9a\uff0c\u7f16\u8bd1\u5668\u65e0\u6cd5\u63d0\u524d\u5185\u8054\uff08\u9664\u975e\u80fd\u786e\u5b9a\u5177\u4f53\u7c7b\u578b\uff0c\u5982\u901a\u8fc7\u5bf9\u8c61\u76f4\u63a5\u8c03\u7528\u800c\u975e\u6307\u9488 / \u5f15\u7528\uff09 dynamic_case< >, \u4ece\u57fa\u7c7b\u8f6c\u6210\u5b50\u7c7b\u9700\u8981\u7528\u865a\u51fd\u6570 \u4ec0\u4e48\u65f6\u5019\u4f7f\u7528\u7ee7\u627f\uff1f\u4ec0\u4e48\u65f6\u5019\u53ea\u9700\u8981\u628a\u57fa\u7c7b\u4f5c\u4e3a\u4e00\u4e2a\u6210\u5458\u53d8\u91cf\u5c31\u884c\uff1f \u00b6 \u6307\u9488 \u00b6 \u91ce\u6307\u9488\u548c\u7a7a\u6307\u9488 \u00b6 \u7a7a\u6307\u9488 : \u5982 int p = NULL \u8fd9\u5c31\u5b9a\u4e49\u4e86\u4e00\u4e2a\u6307\u9488\uff0c\u901a\u5e38NULL\u662f\u4e00\u4e2a\u96f6\u503c\uff0c\u64cd\u4f5c\u7cfb\u7edf\u5b9a\u4e49\u5185\u5b5864kb\u4ee5\u4e0b\u7684\u5185\u5b58\u5355\u5143\u662f\u4e0d\u53ef\u8bbf\u95ee\u7684\uff0c\u6240\u4ee5\u50cf\u5982 p = 9 \u8fd9\u6837\u7ed9\u4ed6\u8d4b\u503c\u662f\u7cfb\u7edf\u4e0d\u5141\u8bb8\u7684\uff0c\u5c06\u4f1a\u53d1\u751f\u5185\u5b58\u62a5\u9519\u3002 \u91ce\u6307\u9488 : \u5982 int *p\u5c31\u662f\u4e00\u4e2a\u91ce\u6307\u9488\uff0c\u53ef\u4ee5\u770b\u5230\u5b83\u5728\u521b\u5efa\u65f6\u6ca1\u6709\u8d4b\u521d\u503c\uff0c\u6240\u4ee5\u5b83\u7684\u503c\u662f\u4e00\u4e2a\u968f\u673a\u6570\uff0c\u4e5f\u5c31\u662f\u4e71\u6307\u4e00\u6c14\uff0c\u901a\u5e38\u90fd\u662f\u6307\u5411\u4e86\u4e0d\u5408\u6cd5\u7684\u5185\u5b58\u6bb5\uff0c\u6240\u4ee5\u4f7f\u7528\u5b83\u4e5f\u4f1a\u5185\u5b58\u62a5\u9519\u3002\u8fd8\u6709\u6307\u9488p\u88abfree\u6216\u8005delete\u4e4b\u540e\u4e5f\u4f1a\u6210\u4e3a\u91ce\u6307\u9488\uff0c\u56e0\u4e3a\u5b83\u6240\u6307\u7684\u5185\u5b58\u7a7a\u95f4\u88ab\u91ca\u653e\u4e4b\u540e\uff0c\u53d8\u6210\u4e86\u4e00\u4e2a\u4e0d\u5408\u6cd5\u5185\u5b58\u6bb5\u3002\u91ce\u6307\u9488\uff0c\u5b83\u987e\u540d\u601d\u4e49\u5b83\u5c31\u662f\u4e00\u4e2a\u91ce\u6307\u9488\uff0c\u5b83\u662f\u6ca1\u6709\u4e3b\u4eba\u9886\u517b\u7684\u91ce\u517d\uff0c\u51f6\u731b\u6b8b\u66b4\uff0c\u7528\u5b83\u4f60\u5c31\u5f97\u81ea\u98df\u5176\u679c\u3002 \u5185\u5b58\u6cc4\u6f0f&\u60ac\u7a7a\u6307\u9488 \u00b6 \u4e3e\u4f8b \u00b6 void foo ( int n ) { int * ptr = new int ( 42 ); ... if ( n > 5 ) { return ; } ... delete ptr ; } void other_fn ( int * ptr ) { ... }; void bar () { int * ptr = new int ( 42 ); other_fn ( ptr ); // ptr == ? } \u5728 foo \u51fd\u6570\u4e2d\uff0c\u5982\u679c\u5165\u53c2 n > 5, \u5219\u4f1a\u5bfc\u81f4\u6307\u9488 ptr \u7684\u5185\u5b58\u672a\u88ab\u6b63\u786e\u91ca\u653e\uff0c\u4ece\u800c\u5bfc\u81f4 \u5185\u5b58\u6cc4\u6f0f \u3002 \u5728 bar \u51fd\u6570\u4e2d\uff0c\u6211\u4eec\u5c06\u6307\u9488 ptr \u4f20\u9012\u7ed9\u4e86\u53e6\u5916\u4e00\u4e2a\u51fd\u6570 other_fn \uff0c\u6211\u4eec\u65e0\u6cd5\u786e\u5b9a other_fn \u6709\u6ca1\u6709\u91ca\u653e ptr \u5185\u5b58\uff0c\u5982\u679c\u88ab\u91ca\u653e\u4e86\uff0c\u90a3 ptr \u5c06\u6210\u4e3a\u4e00\u4e2a \u60ac\u7a7a\u6307\u9488 \uff0c bar \u5728\u540e\u7eed\u8fd8\u7ee7\u7eed\u8bbf\u95ee\u5b83\uff0c\u4f1a\u5f15\u53d1\u672a\u5b9a\u4e49\u884c\u4e3a\uff0c\u53ef\u80fd\u5bfc\u81f4\u7a0b\u5e8f\u5d29\u6e83\u3002 \u667a\u80fd\u6307\u9488 \u00b6 share_ptr \u00b6 \u53ea\u8981\u6709\u4e00\u4e2a\u6307\u9488\u5360\u7528\u4e86\u540c\u4e00\u5757\u5730\u5740\uff0c\u5bf9\u5e94\u7684\u5185\u5b58\u90fd\u4e0d\u4f1a\u88ab\u91ca\u653e vector < shared_ptr < int >> v_ptr ; { std :: shared_ptr < int > shared_p = std :: make_shared < int > ( 42 ); int * p = new int ( 42 ); // cout << *p << endl; cout << hex << shared_p . get () << endl ; v_ptr . push_back ( shared_p ); cout << hex << shared_p . get () << endl ; cout << hex << v_ptr [ 0 ]. get () << endl ; } cout << hex << v_ptr [ 0 ]. get () << endl ; \u5faa\u73af\u5f15\u7528\u95ee\u9898 \u00b6 A \u6301\u6709 B \u7684 shared_ptr\uff0cB \u6301\u6709 A \u7684 shared_ptr\uff0c\u53cc\u65b9 use_count \u6c38\u4e0d\u5f52\u96f6\uff0c\u4ee5\u524d\u5c31\u6c38\u8fdc\u4e0d\u4f1a\u88ab\u91ca\u653e \u5806\u7a7a\u95f4\u91cc\u7684 Person\u5bf9\u8c61 \u4e0e Car\u5bf9\u8c61\u4e92\u76f8\u4f7f\u7528\u7740\uff0c\u5bfc\u81f4\u53cc\u65b9\u7684 shared_ptr \u5f3a\u5f15\u7528\u6570\u91cf\u4e0d\u4f1a\u4e3a0\uff0c\u6240\u4ee5\u4e0d\u4f1a\u81ea\u52a8\u91ca\u653e\u5185\u5b58\uff0c\u4ea7\u751f\u4e86\u5185\u5b58\u6cc4\u6f0f unique_ptr \u00b6 \u53ea\u80fd\u6709\u4e00\u4e2a\u6307\u9488\u5360\u7528\u5bf9\u5e94\u7684\u5185\u5b58 weak_ptr \u00b6 std::weak_ptr \u662f C++11 \u5f15\u5165\u7684\u4e00\u79cd\u975e\u62e5\u6709\u578b\u667a\u80fd\u6307\u9488\uff0c\u5b83\u4e0e std::shared_ptr \u914d\u5408\u4f7f\u7528\uff0c\u7528\u4e8e\u89e3\u51b3\u5171\u4eab\u6240\u6709\u6743\u573a\u666f\u4e0b\u7684==\u5faa\u73af\u5f15\u7528\u95ee\u9898== \u6211\u4eec\u53ef\u4ee5\u5c06 weak_ptr \u7c7b\u578b\u6307\u9488\u89c6\u4e3a shared_ptr \u6307\u9488\u7684\u4e00\u79cd\u8f85\u52a9\u5de5\u5177\uff0c\u501f\u52a9 weak_ptr \u7c7b\u578b\u6307\u9488\uff0c \u6211\u4eec\u53ef\u4ee5\u83b7\u53d6 shared_ptr \u6307\u9488\u7684\u4e00\u4e9b\u72b6\u6001\u4fe1\u606f\uff0c\u6bd4\u5982\u6709\u591a\u5c11\u6307\u5411\u76f8\u540c\u7684 shared_ptr \u6307\u9488\u3001shared_ptr \u6307\u9488\u6307\u5411\u7684\u5806\u5185\u5b58\u662f\u5426\u5df2\u7ecf\u88ab\u91ca\u653e\u7b49\u7b49 std::weak_pt==r\u53ea\u6709\u6307\u5411\u5bf9\u8c61\u7684\u4f7f\u7528\u6743\uff0c\u800c\u6ca1\u6709\u7ba1\u7406\u6743\u3002== \u6240\u4ee5\u4e0d\u4f1a\u9020\u6210\u5faa\u73af\u5f15\u7528 \u5f53 weak_ptr \u7c7b\u578b\u6307\u9488\u7684\u6307\u5411\u548c\u67d0\u4e00 shared_ptr \u6307\u9488\u76f8\u540c\u65f6\uff0cweak_ptr \u6307\u9488\u5e76\u4e0d\u4f1a\u4f7f\u6240\u6307\u5806\u5185\u5b58\u7684\u5f15\u7528\u8ba1\u6570\u52a0 1\uff1b\u540c\u6837\uff0c\u5f53 weak_ptr \u6307\u9488\u88ab\u91ca\u653e\u65f6\uff0c\u4e4b\u524d\u6240\u6307\u5806\u5185\u5b58\u7684\u5f15\u7528\u8ba1\u6570\u4e5f\u4e0d\u4f1a\u56e0\u6b64\u800c\u51cf 1\u3002\u4e5f\u5c31\u662f\u8bf4\uff0cweak_ptr \u7c7b\u578b\u6307\u9488\u5e76\u4e0d\u4f1a\u5f71\u54cd\u6240\u6307\u5806\u5185\u5b58\u7a7a\u95f4\u7684\u5f15\u7528\u8ba1\u6570\u3002 weak_ptr \u6307\u9488\u66f4\u5e38\u7528\u4e8e\u6307\u5411\u67d0\u4e00 shared_ptr \u6307\u9488\u62e5\u6709\u7684\u5806\u5185\u5b58\uff0c\u56e0\u4e3a\u5728\u6784\u5efa weak_ptr \u6307\u9488\u5bf9\u8c61\u65f6\uff0c\u53ef\u4ee5\u5229\u7528\u5df2\u6709\u7684 shared_ptr \u6307\u9488\u4e3a\u5176\u521d\u59cb\u5316\u3002\u4f8b\u5982\uff1a std :: shared_ptr < int > sp ( new int ); std :: weak_ptr < int > wp3 ( sp ); \u7531\u6b64\uff0cwp3 \u6307\u9488\u548c sp \u6307\u9488\u6709\u76f8\u540c\u7684\u6307\u9488\u3002\u518d\u6b21\u5f3a\u8c03\uff0cweak_ptr \u7c7b\u578b\u6307\u9488\u4e0d\u4f1a\u5bfc\u81f4\u5806\u5185\u5b58\u7a7a\u95f4\u7684\u5f15\u7528\u8ba1\u6570\u589e\u52a0\u6216\u51cf\u5c11\u3002 #include <iostream> #include <memory> using namespace std ; int main () { std :: shared_ptr < int > sp1 ( new int ( 10 )); std :: shared_ptr < int > sp2 ( sp1 ); std :: weak_ptr < int > wp ( sp2 ); //\u8f93\u51fa\u548c wp \u540c\u6307\u5411\u7684 shared_ptr \u7c7b\u578b\u6307\u9488\u7684\u6570\u91cf cout << wp . use_count () << endl ; //\u91ca\u653e sp2 sp2 . reset (); cout << wp . use_count () << endl ; //\u501f\u52a9 lock() \u51fd\u6570\uff0c\u8fd4\u56de\u4e00\u4e2a\u548c wp \u540c\u6307\u5411\u7684 shared_ptr \u7c7b\u578b\u6307\u9488\uff0c\u83b7\u53d6\u5176\u5b58\u50a8\u7684\u6570\u636e cout << * ( wp . lock ()) << endl ; return 0 ; } //result: //2 //1 //10 \u5e94\u7528\u573a\u666f \u00b6 \u907f\u514d\u5faa\u73af\u5f15\u7528 https://blog.csdn.net/weixin_45880571/article/details/119345415 struct Node : std :: enable_shared_from_this < Node > { explicit Node ( std :: string name ) : name_ ( std :: move ( name )) {} void add_child ( const std :: shared_ptr < Node >& child ) { child -> parent_ = weak_from_this (); // parent is non-owning; avoids cycle with children children_ . push_back ( child ); } void print () const { std :: cout << \"node \" << name_ ; if ( auto p = parent_ . lock ()) { std :: cout << \" parent=\" << p -> name_ ; } else { std :: cout << \" parent=<expired>\" ; } std :: cout << \" children=\" << children_ . size () << \" \\n \" ; } std :: vector < std :: shared_ptr < Node >> children_ ; std :: weak_ptr < Node > parent_ ; std :: string name_ ; }; \u7f13\u5b58 https://zhuanlan.zhihu.com/p/667078179 \u5355\u4f8b https://zhuanlan.zhihu.com/p/667078179 \u603b\u7ed3 \u00b6 \u7279\u6027 \u666e\u901a\u6307\u9488 unique_ptr shared_ptr weak_ptr \u5185\u5b58\u7ba1\u7406 \u624b\u52a8 \u81ea\u52a8 \u81ea\u52a8 \u4e0d\u7ba1\u7406\u5185\u5b58 \u6240\u6709\u6743 \u65e0\u660e\u786e\u6240\u6709\u6743 \u72ec\u5360\u6240\u6709\u6743 \u5171\u4eab\u6240\u6709\u6743 \u65e0\u6240\u6709\u6743\uff0c\u4ec5\u89c2\u5bdf \u53ef\u590d\u5236 \u662f \u5426\uff08\u5220\u9664\u62f7\u8d1d\uff09 \u662f \u662f \u53ef\u79fb\u52a8 \u662f \u662f \u662f \u662f \u5f15\u7528\u8ba1\u6570 \u65e0 \u65e0 \u6709\uff08\u5f3a\u5f15\u7528\u8ba1\u6570\uff09 \u6709\uff08\u5f31\u5f15\u7528\u8ba1\u6570\uff09 \u6027\u80fd\u5f00\u9500 \u6700\u5c0f \u5f88\u5c0f \u8f83\u5927\uff08\u539f\u5b50\u64cd\u4f5c\uff09 \u4e2d\u7b49\uff08\u68c0\u67e5\u6709\u6548\u6027\uff09 \u7ebf\u7a0b\u5b89\u5168 \u5426 \u5426 \u5f15\u7528\u8ba1\u6570\u7ebf\u7a0b\u5b89\u5168 \u5f15\u7528\u8ba1\u6570\u7ebf\u7a0b\u5b89\u5168 \u5faa\u73af\u5f15\u7528 \u624b\u52a8\u5904\u7406 \u65e0\u6b64\u95ee\u9898 \u53ef\u80fd\u5bfc\u81f4\u5185\u5b58\u6cc4\u6f0f \u53ef\u89e3\u51b3\u5faa\u73af\u5f15\u7528 \u7a7a\u6307\u9488\u68c0\u67e5 \u624b\u52a8\u68c0\u67e5 \u81ea\u52a8\u6790\u6784 \u81ea\u52a8\u6790\u6784 \u9700 lock() \u68c0\u67e5 \u89e3\u5f15\u7528\u5b89\u5168 \u60ac\u5782\u6307\u9488\u98ce\u9669 RAII \u4fdd\u8bc1 RAII \u4fdd\u8bc1 \u5fc5\u987b\u5148 lock() \u81ea\u5b9a\u4e49\u5220\u9664\u5668 \u4e0d\u652f\u6301 \u652f\u6301 \u652f\u6301 \u4e0d\u9002\u7528 \u6570\u7ec4\u652f\u6301 \u624b\u52a8 delete[] unique_ptr \u9700\u81ea\u5b9a\u4e49\u5220\u9664\u5668 \u4e0d\u9002\u7528 // \u666e\u901a\u6307\u9488 void rawPointerExample () { int * ptr = new int ( 42 ); // \u5fc5\u987b\u624b\u52a8\u5220\u9664 delete ptr ; } // unique_ptr void uniquePointerExample () { std :: unique_ptr < int > ptr = std :: make_unique < int > ( 42 ); // \u81ea\u52a8\u5220\u9664 // \u4e0d\u80fd\u590d\u5236 // std::unique_ptr<int> ptr2 = ptr; // \u9519\u8bef std :: unique_ptr < int > ptr2 = std :: move ( ptr ); // \u6b63\u786e } // shared_ptr void sharedPointerExample () { std :: shared_ptr < int > ptr1 = std :: make_shared < int > ( 42 ); std :: shared_ptr < int > ptr2 = ptr1 ; // \u53ef\u4ee5\u590d\u5236 // \u5f53ptr1\u548cptr2\u90fd\u9500\u6bc1\u65f6\uff0c\u5185\u5b58\u81ea\u52a8\u91ca\u653e } \u6df1\u62f7\u8d1d \u00b6 \u5f53\u4e00\u4e2a\u5bf9\u8c61\u7684\u6709\u4e00\u4e2a\u6307\u9488\u7684\u65f6\u5019\uff0c\u590d\u5236\u5bf9\u8c61\u9700\u8981\u7279\u522b\u6ce8\u610f\uff0c\u8981\u770b\u662f\u5426\u4e24\u4e2a\u5bf9\u8c61\u7ba1\u7406\u540c\u4e00\u7247\u5185\u5b58\uff01\u5982\u679c\u4e0d\u8981\uff0c\u9700\u8981\u4f7f\u7528\u6df1\u62f7\u8d1d\uff0c\u521b\u5efa\u65b0\u7684\u5185\u5b58\u7a7a\u95f4\u548c\u6307\u9488 #include <bits/stdc++.h> class Foo { public : Foo () = default ; /** * @brief Construct with an initializer list of values. */ Foo ( std :: initializer_list < int > values ) { data_ . reserve ( values . size ()); for ( int v : values ) { data_ . push_back ( std :: make_unique < int > ( v )); } } /** * @brief Deep-copy constructor: allocate new ints with the same values. */ Foo ( const Foo & other ) { data_ . reserve ( other . data_ . size ()); for ( const auto & p : other . data_ ) { if ( p ) { data_ . push_back ( std :: make_unique < int > ( * p )); } else { data_ . push_back ( nullptr ); } } } /** * @brief Deep-copy assignment via copy-and-swap for strong exception safety. */ Foo & operator = ( const Foo & other ) { if ( this == & other ) return * this ; Foo tmp ( other ); swap ( tmp ); return * this ; } Foo ( Foo && ) noexcept = default ; Foo & operator = ( Foo && ) noexcept = default ; ~ Foo () = default ; /** * @brief Append a new value by allocating a fresh int. */ void Add ( int value ) { data_ . push_back ( std :: make_unique < int > ( value )); } /** * @brief Overwrite a value at the given index. */ void SetValue ( std :: size_t idx , int value ) { CheckIndex ( idx ); * data_ [ idx ] = value ; } /** * @brief Return number of stored elements. */ std :: size_t Size () const noexcept { return data_ . size (); } /** * @brief Read a value at the given index. */ int ValueAt ( std :: size_t idx ) const { CheckIndex ( idx ); return * data_ [ idx ]; } /** * @brief Expose the raw pointer at index (for tests). */ const int * PtrAt ( std :: size_t idx ) const { CheckIndex ( idx ); return data_ [ idx ]. get (); } private : std :: vector < std :: unique_ptr < int >> data_ ; void swap ( Foo & other ) noexcept { data_ . swap ( other . data_ ); } void CheckIndex ( std :: size_t idx ) const { if ( idx >= data_ . size ()) { throw std :: out_of_range ( \"Foo index out of range\" ); } } }; static void Require ( bool ok , std :: string_view msg ) { if ( ! ok ) { std :: cerr << \"Test failed: \" << msg << \" \\n \" ; std :: exit ( 1 ); } } int main () { std :: cout << \"Case 1: copy constructor deep-copies values. \\n \" ; Foo a { 1 , 2 , 3 }; Foo b = a ; Require ( a . Size () == b . Size (), \"copy size matches\" ); for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { Require ( a . ValueAt ( i ) == b . ValueAt ( i ), \"copy value matches\" ); Require ( a . PtrAt ( i ) != b . PtrAt ( i ), \"copy pointer differs\" ); } b . SetValue ( 0 , 99 ); Require ( a . ValueAt ( 0 ) == 1 , \"copy isolation after mutation\" ); std :: cout << \"Case 2: copy assignment deep-copies values. \\n \" ; Foo c { 7 , 8 }; c = a ; Require ( c . Size () == a . Size (), \"assign size matches\" ); for ( std :: size_t i = 0 ; i < c . Size (); ++ i ) { Require ( c . ValueAt ( i ) == a . ValueAt ( i ), \"assign value matches\" ); Require ( c . PtrAt ( i ) != a . PtrAt ( i ), \"assign pointer differs\" ); } std :: cout << \"Case 3: self-assignment keeps identity. \\n \" ; std :: vector < const int *> before ; before . reserve ( a . Size ()); for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { before . push_back ( a . PtrAt ( i )); } a = a ; for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { Require ( a . PtrAt ( i ) == before [ i ], \"self-assign pointer unchanged\" ); } std :: cout << \"Case 4: move transfers ownership. \\n \" ; Foo moved = std :: move ( a ); Require ( moved . Size () == 3 , \"moved size preserved\" ); std :: cout << \"moved-from size (unspecified) = \" << a . Size () << \" \\n \" ; std :: cout << \"All tests passed. \\n \" ; return 0 ; } basic/ptr/copy.cpp \u91cc\u7684 operator= \u7528\u7684\u662f copy-and-swap\uff1a Foo tmp(other); swap(tmp); \u539f\u56e0\u662f\uff1a \u5f3a\u5f02\u5e38\u5b89\u5168\uff1a\u5148\u6784\u9020 tmp\uff0c\u5982\u679c\u62f7\u8d1d\u5206\u914d\u629b\u5f02\u5e38\uff0c\u539f\u5bf9\u8c61\u5b8c\u5168\u4e0d\u53d8\uff1b\u53ea\u6709 tmp \u6210\u529f\u540e\u624d swap\u3002 \u590d\u7528\u62f7\u8d1d\u6784\u9020\uff1a\u53ea\u5199\u4e00\u5957\u6df1\u62f7\u8d1d\u903b\u8f91\uff0c\u907f\u514d\u91cd\u590d\u4ee3\u7801\u3002 \u81ea\u8d4b\u503c\u5b89\u5168\uff1a\u5373\u4f7f\u6ca1\u6709\u663e\u5f0f if (this == &other)\uff0c\u4e5f\u4e0d\u4f1a\u51fa\u9519\uff08\u53ea\u662f\u591a\u4e00\u6b21\u62f7\u8d1d\uff09\u3002 \u5982\u679c\u4f60\u4e0d\u5173\u5fc3\u5f3a\u5f02\u5e38\u5b89\u5168\uff0c\u786e\u5b9e\u53ef\u4ee5\u76f4\u63a5\u6e05\u7a7a\u518d\u9010\u4e2a\u590d\u5236\uff0c\u4f46\u4e00\u65e6\u4e2d\u9014\u5931\u8d25\u5bf9\u8c61\u5c31\u5904\u4e8e\u90e8\u5206\u4fee\u6539\u72b6\u6001\u3002\u590d\u5236\u540e\u518d swap \u53ef\u4ee5\u907f\u514d\u8fd9\u4e00\u70b9\u3002 \u2022 \u4e3e\u4e2a\u5177\u4f53\u4f8b\u5b50\uff1a \u5047\u8bbe Foo \u91cc\u6709\u5f88\u591a\u5143\u7d20\uff0c\u6b63\u5728\u505a a = b;\u3002 \u5982\u679c\u4f60\u7528\u201c\u76f4\u63a5\u590d\u5236\u201d\u7684\u5199\u6cd5\uff08\u5148\u6e05\u7a7a\u518d\u9010\u4e2a new\uff09\uff1a // \u4f2a\u4ee3\u7801 clear(a); for (p in b) { a.push_back(new int(*p)); // \u8fd9\u91cc\u53ef\u80fd\u629b\u5f02\u5e38 } \u5982\u679c\u5728\u4e2d\u9014\u5206\u914d\u5931\u8d25\uff08std::bad_alloc\uff09\uff0ca \u5df2\u7ecf\u88ab\u6e05\u7a7a\u4e86\u4e00\u534a\uff0c\u5bf9\u8c61\u72b6\u6001\u88ab\u7834\u574f\u3002 \u800c copy-and-swap\uff1a Foo tmp(b); // \u5148\u5b8c\u6574\u62f7\u8d1d\u5230\u4e34\u65f6\u5bf9\u8c61 swap(tmp); // \u518d\u4e00\u6b21\u6027\u4ea4\u6362 \u5982\u679c\u62f7\u8d1d\u65f6\u629b\u5f02\u5e38\uff0ctmp \u6784\u9020\u5931\u8d25\uff0ca \u5b8c\u5168\u6ca1\u52a8\uff1b \u62f7\u8d1d\u6210\u529f\u540e\u518d swap\uff0c\u64cd\u4f5c\u662f\u5e38\u91cf\u65f6\u95f4\u4e14\u4e0d\u4f1a\u629b\u5f02\u5e38\uff0ca \u8981\u4e48\u65e7\u503c\uff0c\u8981\u4e48\u65b0\u503c\uff0c\u6c38\u8fdc\u4e0d\u4f1a\u5904\u4e8e\u201c\u534a\u6210\u54c1\u201d\u72b6\u6001\u3002 \u8fd9\u5c31\u662f copy-and-swap \u7684\u6838\u5fc3\u4ef7\u503c\uff1a\u5f3a\u5f02\u5e38\u5b89\u5168 + \u4ee3\u7801\u590d\u7528\u3002 \u5982\u679c\u4f60\u786e\u5b9a\u62f7\u8d1d\u8fc7\u7a0b\u4e0d\u4f1a\u629b\u5f02\u5e38\uff08\u6bd4\u5982\u5168\u662f int\uff09\uff0c\u76f4\u63a5\u590d\u5236\u4e5f\u6ca1\u95ee\u9898\uff1b\u4f46\u6709\u52a8\u6001\u5206\u914d\u65f6\uff0ccopy-and-swap \u66f4\u7a33\u3002 STL/Iterator \u00b6 \u5bb9\u5668 \u5934\u6587\u4ef6 \u7c7b\u522b \u7b80\u8981\u7279\u6027 / \u5178\u578b\u590d\u6742\u5ea6 / \u5907\u6ce8 std::array \u987a\u5e8f\u5bb9\u5668\uff08\u9759\u6001\uff09 \u56fa\u5b9a\u5927\u5c0f\u3001\u8fde\u7eed\u5185\u5b58\u3001O(1) \u968f\u673a\u8bbf\u95ee\uff08C++11\uff09 std::vector \u987a\u5e8f\u5bb9\u5668\uff08\u52a8\u6001\uff09 \u52a8\u6001\u6570\u7ec4\u3001\u8fde\u7eed\u5185\u5b58\u3001\u968f\u673a\u8bbf\u95ee O(1)\u3001push_back \u644a\u8fd8 O(1) std::deque \u987a\u5e8f\u5bb9\u5668\uff08\u53cc\u7aef\uff09 \u53cc\u7aef\u961f\u5217\u3001\u4e24\u7aef O(1) \u63d2\u5165/\u5220\u9664\u3001\u975e\u5355\u6bb5\u8fde\u7eed std::forward_list \u987a\u5e8f\u5bb9\u5668\uff08\u5355\u94fe\u8868\uff09 \u5355\u5411\u94fe\u8868\u3001O(1) \u5728\u4efb\u610f\u70b9\u63d2\u5165\uff08\u5728\u524d\u9a71\u5904\uff09\u3001\u8f83\u4f4e\u5f00\u9500\uff08C++11\uff09 std::list \u987a\u5e8f\u5bb9\u5668\uff08\u53cc\u94fe\u8868\uff09 \u53cc\u5411\u94fe\u8868\u3001\u8fed\u4ee3\u5668\u7a33\u5b9a\u3001\u4efb\u610f\u4f4d\u7f6e O(1) \u63d2\u5165/\u5220\u9664 std::string \u987a\u5e8f\u5bb9\u5668\uff08\u5b57\u7b26\u5e8f\u5217\uff09 \u4e13\u95e8\u5316\u7684\u8fde\u7eed\u5b57\u7b26\u5e8f\u5217\uff0c\u5e38\u7528\u6587\u672c\u64cd\u4f5c std::valarray \u6570\u503c\u6570\u7ec4\uff08\u5411\u91cf\u5316\uff09 \u9762\u5411\u6570\u503c\u8ba1\u7b97\u7684\u6570\u7ec4\uff0c\u652f\u6301\u5143\u7d20\u7ea7\u64cd\u4f5c std::bitset \u56fa\u5b9a\u4f4d\u96c6\u5408 \u7f16\u8bd1\u671f\u56fa\u5b9a\u5927\u5c0f\u4f4d\u96c6\u5408\uff0c\u9ad8\u6548\u4f4d\u64cd\u4f5c std::span \u975e\u62e5\u6709\u89c6\u56fe C++20\uff0c\u975e\u62e5\u6709\u7684\u8fde\u7eed\u533a\u95f4\u89c6\u56fe\uff08\u96f6\u62f7\u8d1d\uff09 std::stack \u5bb9\u5668\u9002\u914d\u5668 LIFO\uff0c\u9ed8\u8ba4\u5e95\u5c42\u5bb9\u5668 deque\uff0c\u63a5\u53e3\u6709\u9650 std::queue \u5bb9\u5668\u9002\u914d\u5668 FIFO\uff0c\u9ed8\u8ba4\u5e95\u5c42\u5bb9\u5668 deque std::priority_queue \u5bb9\u5668\u9002\u914d\u5668 / \u5806 \u9ed8\u8ba4\u7528 vector + push_heap/pop_heap\uff08binary heap\uff09\uff0ctop O(1)\uff0cpush/pop O(log n) std::set / std::multiset \u6709\u5e8f\u5173\u8054\u5bb9\u5668 \u57fa\u4e8e\u5e73\u8861\u6811\uff08\u901a\u5e38\u7ea2\u9ed1\u6811\uff09\uff0c\u6309\u952e\u6392\u5e8f\uff0c\u67e5\u627e/\u63d2\u5165/\u5220\u9664 O(log n) std::map / std::multimap \u6709\u5e8f\u5173\u8054\u5bb9\u5668 \u952e\u2192\u503c\u6620\u5c04\uff0c\u6309\u952e\u6709\u5e8f\uff0cO(log n) std::unordered_set / unordered_multiset \u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08\u54c8\u5e0c\uff09 \u54c8\u5e0c\u8868\u5b9e\u73b0\uff0c\u5e73\u5747 O(1) \u67e5\u627e/\u63d2\u5165\uff0c\u6700\u574f O(n) std::unordered_map / unordered_multimap \u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08\u54c8\u5e0c\uff09 \u54c8\u5e0c\u6620\u5c04\uff0c\u5e73\u5747 O(1) \uff08pmr\uff09std::pmr::vector / containers \u7b49 \u4f7f\u7528\u591a\u6001\u5185\u5b58\u8d44\u6e90\u7684\u5bb9\u5668 C++17/20 \u76f8\u5173\uff0c\u4fbf\u4e8e\u81ea\u5b9a\u4e49\u5185\u5b58\u5206\u914d\u7b56\u7565 \u7b80\u77ed\u8865\u5145\u8bf4\u660e\uff1a \u201c\u987a\u5e8f\u5bb9\u5668\u201d\u5f3a\u8c03\u5143\u7d20\u6309\u5e8f\u5b58\u50a8\uff0c\u652f\u6301\u8fed\u4ee3\uff1b\u201c\u5173\u8054\u5bb9\u5668\u201d\u6309\u952e\u7ec4\u7ec7\u5e76\u652f\u6301\u6309\u952e\u67e5\u627e\uff1b\u201c\u65e0\u5e8f\u201d\u7248\u672c\u4f7f\u7528\u54c8\u5e0c\u8868\u3002 std::priority_queue \u662f\u5bb9\u5668\u9002\u914d\u5668\uff0c\u5178\u578b\u5b9e\u73b0\u662f\u4e8c\u53c9\u5806\uff08\u901a\u8fc7 std::push_heap / pop_heap \u64cd\u4f5c\u5b9e\u73b0\uff09\uff0c\u4e0d\u662f\u6590\u6ce2\u90a3\u5951\u5806\u3002 \u8fed\u4ee3\u5668\u5931\u6548\u89c4\u5219\u3001\u7a33\u5b9a\u6027\uff08\u662f\u5426\u4fdd\u6301\u76f8\u7b49\u5143\u7d20\u76f8\u5bf9\u987a\u5e8f\uff09\u548c\u5177\u4f53\u5e38\u6570\u9879\u5728\u4e0d\u540c\u5bb9\u5668\u95f4\u5dee\u5f02\u8f83\u5927\uff0c\u4f7f\u7528\u65f6\u53c2\u7167\u6587\u6863\u5373\u53ef\u3002 \u8fd8\u6709\u4e00\u4e9b\u975e\u201c\u5bb9\u5668\u201d\u4f46\u5e38\u4e0e\u5bb9\u5668\u6df7\u7528\u7684\u7c7b\u578b\uff08\u5982 std::pair/std::tuple \u3001\u8fed\u4ee3\u5668\u9002\u914d\u5668\u3001ranges/view \u7b49\uff09\u53ca C++20+ \u7684 ranges/span/\u5c0f\u5de5\u5177\uff0c\u4e0d\u518d\u9010\u4e00\u5217\u51fa\u3002 begin/end/prev/next/advance/rbegin/rend \u00b6 #include <iostream> // std::cout #include <iterator> // std::next #include <list> // std::list using namespace std ; int main () { //\u521b\u5efa\u5e76\u521d\u59cb\u5316\u4e00\u4e2a list \u5bb9\u5668 std :: list < int > mylist { 1 , 2 , 3 , 4 , 5 }; std :: list < int >:: iterator it = mylist . end (); //\u83b7\u53d6\u4e00\u4e2a\u8ddd\u79bb it \u8fed\u4ee3\u5668 2 \u4e2a\u5143\u7d20\u7684\u8fed\u4ee3\u5668\uff0c\u7531\u4e8e 2 \u4e3a\u6b63\u6570\uff0cnewit \u4f4d\u4e8e it \u5de6\u4fa7 auto newit = prev ( it , 2 ); cout << \"prev(it, 2) = \" << * newit << endl ; //n\u4e3a\u8d1f\u6570\uff0cnewit \u4f4d\u4e8e it \u53f3\u4fa7 it = mylist . begin (); newit = prev ( it , -2 ); cout << \"prev(it, -2) = \" << * newit ; return 0 ; } prev(it, 2) = 4 prev(it, -2) = 3 #include <iostream> // std::cout #include <iterator> // std::next #include <list> // std::list using namespace std ; int main () { //\u521b\u5efa\u5e76\u521d\u59cb\u5316\u4e00\u4e2a list \u5bb9\u5668 std :: list < int > mylist { 1 , 2 , 3 , 4 , 5 }; std :: list < int >:: iterator it = mylist . begin (); //\u83b7\u53d6\u4e00\u4e2a\u8ddd\u79bb it \u8fed\u4ee3\u5668 2 \u4e2a\u5143\u7d20\u7684\u8fed\u4ee3\u5668\uff0c\u7531\u4e8e 2 \u4e3a\u6b63\u6570\uff0cnewit \u4f4d\u4e8e it \u53f3\u4fa7 auto newit = next ( it , 2 ); cout << \"next(it, 2) = \" << * newit << endl ; //n\u4e3a\u8d1f\u6570\uff0cnewit \u4f4d\u4e8e it \u5de6\u4fa7 it = mylist . end (); newit = next ( it , -2 ); cout << \"next(it, -2) = \" << * newit ; return 0 ; } next(it, 2) = 3 next(it, -2) = 4 #include <iostream> // std::cout #include <iterator> // std::advance #include <vector> using namespace std ; int main () { //\u521b\u5efa\u4e00\u4e2a vector \u5bb9\u5668 vector < int > myvector { 1 , 2 , 3 , 4 }; //it\u4e3a\u968f\u673a\u8bbf\u95ee\u8fed\u4ee3\u5668\uff0c\u5176\u6307\u5411 myvector \u5bb9\u5668\u4e2d\u7b2c\u4e00\u4e2a\u5143\u7d20 vector < int >:: iterator it = myvector . begin (); //\u8f93\u51fa it \u8fed\u4ee3\u5668\u6307\u5411\u7684\u6570\u636e cout << \"\u79fb\u52a8\u524d\u7684 *it = \" << * it << endl ; //\u501f\u52a9 advance() \u51fd\u6570\u5c06 it \u8fed\u4ee3\u5668\u524d\u8fdb 2 \u4e2a\u4f4d\u7f6e advance ( it , 2 ); cout << \"\u79fb\u52a8\u540e\u7684 *it = \" << * it << endl ; return 0 ; } \u79fb\u52a8\u524d\u7684 it = 1 \u79fb\u52a8\u540e\u7684 it = 3 // \u53cd\u5411\u8fed\u4ee3\uff0c\u6ce8\u610f\u4e0d\u8981\u7528(auto it = v.end(); it!=v.begin; it--), v.end()\u662fUB std :: vector < int > v { 1 , 2 , 3 , 4 }; for ( auto it = v . rbegin (); it != v . rend (); ++ it ) { std :: cout << * it << \" \\n \" ; } find \u00b6 \u6709\u5e8f/\u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08std::map / std::unordered_map / std::set / std::unordered_set\uff09\uff1a std :: unordered_map < std :: string , int > m {{ \"a\" , 1 },{ \"b\" , 2 }}; auto it = m . find ( \"b\" ); if ( it != m . end ()) { // it->first / it->second } else { // \u4e0d\u5b58\u5728 } \u5e73\u5747\u590d\u6742\u5ea6\uff1aunordered_* O(1)\uff0cmap/set O(log N)\u3002 set/unordered_set \u7684 find \u8fd4\u56de\u8fed\u4ee3\u5668\uff0c\u6307\u5411\u5143\u7d20\u503c\u672c\u8eab\u3002 \u987a\u5e8f\u5bb9\u5668\uff08std::vector/std::list \u7b49\uff09==\u6ca1\u6709\u6210\u5458 find , \u4f7f\u7528std::find()\uff0c==\u7528\u7b97\u6cd5\uff1a std :: vector < int > v { 1 , 3 , 5 }; auto it = std :: find ( v . begin (), v . end (), 3 ); if ( it != v . end ()) { /* *it == 3 */ } \u590d\u6742\u5ea6 O(N)\u3002 ==\u81ea\u5b9a\u4e49==\u5224\u5b9a\uff08\u4f8b\u5982\u5728 vector \u91cc\u627e\u5947\u6570\uff09\u7528 std::find_if \uff1a #include <algorithm> #include <iostream> #include <string> #include <tuple> #include <vector> int main () { std :: vector < std :: tuple < std :: string , int , double >> samples { { \"apple\" , 3 , 1.1 }, { \"banana\" , 5 , 2.3 }, { \"cherry\" , 2 , 0.8 }, }; // lambda \u51fd\u6570\uff1a\u8f93\u5165\u5b57\u7b26\u4e32\uff0c\u82e5\u627e\u5230\u5219\u8fd4\u56de\u5bf9\u5e94\u7684 double\uff0c\u5426\u5219\u8fd4\u56de 0 auto getDouble = [ & ]( const std :: string & key ) -> double { auto it = std :: find_if ( samples . begin (), samples . end (), [ & ]( const auto & t ) { return std :: get < 0 > ( t ) == key ; }); if ( it != samples . end ()) { return std :: get < 2 > ( * it ); } return 0.0 ; }; std :: string curr_sample = \"banana\" ; double value = getDouble ( curr_sample ); if ( value != 0.0 ) { std :: cout << \"found \" << curr_sample << \" -> \" << value << \" \\n \" ; } else { std :: cout << curr_sample << \" not found \\n \" ; } return 0 ; } \u6ce8\u610f\uff1afind \u8fd4\u56de end \u8868\u793a\u672a\u627e\u5230\uff1b\u8bbf\u95ee\u524d\u5148\u68c0\u67e5\u3002 std::pair/std::tuple \u00b6 tuple\u662f\u4e00\u4e2a\u56fa\u5b9a\u5927\u5c0f\u7684\u4e0d\u540c\u7c7b\u578b\u503c\u7684\u96c6\u5408\uff0c\u662f\u6cdb\u5316\u7684std::pair std::tuple\u7406\u8bba\u4e0a\u53ef\u4ee5\u6709\u65e0\u6570\u4e2a\u4efb\u610f\u7c7b\u578b\u7684\u6210\u5458\u53d8\u91cf\uff0c\u800cstd::pair\u53ea\u80fd\u662f2\u4e2a\u6210\u5458\uff0c\u56e0\u6b64\u5728\u9700\u8981\u4fdd\u5b583\u4e2a\u53ca\u4ee5\u4e0a\u7684\u6570\u636e\u65f6\u5c31\u9700\u8981\u4f7f\u7528tuple\u5143\u7ec4\u4e86\u3002 std :: tuple < T1 , T2 , TN > t1 ; //\u521b\u5efa\u4e00\u4e2a\u7a7a\u7684tuple\u5bf9\u8c61\uff08\u4f7f\u7528\u9ed8\u8ba4\u6784\u9020\uff09\uff0c\u5b83\u5bf9\u5e94\u7684\u5143\u7d20\u5206\u522b\u662fT1\u548cT2...Tn\u7c7b\u578b\uff0c\u91c7\u7528\u503c\u521d\u59cb\u5316\u3002 std :: tuple < T1 , T2 , TN > t2 ( v1 , v2 , ... TN ); //\u521b\u5efa\u4e00\u4e2atuple\u5bf9\u8c61\uff0c\u5b83\u7684\u4e24\u4e2a\u5143\u7d20\u5206\u522b\u662fT1\u548cT2 ...Tn\u7c7b\u578b; \u8981\u83b7\u53d6\u5143\u7d20\u7684\u503c\u9700\u8981\u901a\u8fc7tuple\u7684\u6210\u5458get<Ith>(obj)\u8fdb\u884c\u83b7\u53d6(Ith\u662f\u6307\u83b7\u53d6\u5728tuple\u4e2d\u7684\u7b2c\u51e0\u4e2a\u5143\u7d20\uff0c\u8bf7\u770b\u540e\u9762\u5177\u4f53\u5b9e\u4f8b)\u3002 std :: tuple < T1 &> t3 ( ref & ); // tuple\u7684\u5143\u7d20\u7c7b\u578b\u53ef\u4ee5\u662f\u4e00\u4e2a\u5f15\u7528 std :: make_tuple ( v1 , v2 ); // \u50cfpair\u4e00\u6837\u4e5f\u53ef\u4ee5\u901a\u8fc7make_tuple\u8fdb\u884c\u521b\u5efa\u4e00\u4e2atuple\u5bf9\u8c61 custom hash for map \u00b6 struct Point { int x {}; int y {}; bool operator == ( const Point & other ) const { return x == other . x && y == other . y ; } }; struct PointHash { std :: size_t operator ()( const Point & p ) const noexcept { std :: size_t h1 = std :: hash < int > {}( p . x ); std :: size_t h2 = std :: hash < int > {}( p . y ); return h1 ^ ( h2 + 0x9e3779b97f4a7c15ULL + ( h1 << 6 ) + ( h1 >> 2 )); } }; void DemoCustomKeyHash () { std :: unordered_map < Point , std :: string , PointHash > grid_name ; grid_name [{ 0 , 0 }] = \"origin\" ; grid_name [{ 1 , 2 }] = \"A\" ; grid_name [{ 2 , 1 }] = \"B\" ; std :: cout << \"[unordered_map with custom key/hash] \\n \" ; Point query { 1 , 2 }; if ( auto it = grid_name . find ( query ); it != grid_name . end ()) { std :: cout << \"found (\" << query . x << \", \" << query . y << \"): \" << it -> second << '\\n' ; } std :: cout << '\\n' ; } priority_queue \u548c vector+sort \u76f8\u6bd4\u6709\u4ec0\u4e48\u533a\u522b \u00b6 \u63a5\u53e3\u4e0e\u7528\u9014\uff1apriority_queue \u63d0\u4f9b\u201c\u59cb\u7ec8\u80fd\u53d6\u5f53\u524d\u6700\u5927/\u6700\u5c0f\u503c\u201d\u7684\u5806\u63a5\u53e3\uff1bvector+sort \u662f\u4e00\u6b21\u6027\u6392\u5e8f\u540e\u987a\u5e8f\u8bbf\u95ee\u7684\u5bb9\u5668\u7ec4\u5408\u3002 \u590d\u6742\u5ea6\uff1apriority_queue \u7684 push/pop/top \u90fd\u662f O(log N)/O(log N)/O(1)\uff0c\u9002\u5408\u52a8\u6001\u63d2\u5165+\u53cd\u590d\u53d6\u6781\u503c\uff1bvector \u521d\u59cb\u4e71\u5e8f\u65f6 sort \u4e00\u6b21 O(N log N)\uff0c\u4e4b\u540e\u6309\u5e8f\u8bfb\u53d6\u662f O(1) \u524d\u8fdb\u3002 \u6570\u636e\u66f4\u65b0\uff1a\u82e5\u9891\u7e41\u63d2\u5165/\u5220\u9664\u540c\u65f6\u8981\u4fdd\u6301\u6709\u5e8f\uff0cpriority_queue \u66f4\u9ad8\u6548\uff1bvector+sort \u6bcf\u6b21\u6253\u4e71\u540e\u9700\u91cd\u65b0\u6392\u5e8f\u3002 \u904d\u5386\u987a\u5e8f\uff1apriority_queue \u53ea\u80fd\u8bbf\u95ee\u5806\u9876\uff08\u6216\u4f9d\u6b21\u5f39\u51fa\uff09\uff1b\u65e0\u6cd5\u76f4\u63a5\u6709\u5e8f\u904d\u5386\u4e0d\u7834\u574f\u7ed3\u6784\u3002vector+sort \u5f97\u5230\u5b8c\u6574\u6709\u5e8f\u5e8f\u5217\uff0c\u53ef\u968f \u673a\u8bbf\u95ee\u3002 \u989d\u5916\u63a7\u5236\uff1apriority_queue \u652f\u6301\u81ea\u5b9a\u4e49\u6bd4\u8f83\u5668\u51b3\u5b9a\u5927\u9876/\u5c0f\u9876\uff1bvector+sort \u4e5f\u53ef\u81ea\u5b9a\u4e49\u6bd4\u8f83\u5668\uff0c\u4e14\u80fd\u7a33\u5b9a\u6392\u5e8f\uff08\u914d\u5408 stable_sort\uff09\u6216\u6309\u591a\u6761\u4ef6\u6392\u5e8f\u3002 \u5185\u5b58\u4e0e\u5e38\u6570\uff1a\u4e24\u8005\u90fd\u57fa\u4e8e contiguous storage\uff1bpriority_queue \u5c01\u88c5\u4e86\u5806\u64cd\u4f5c\uff0c\u5e38\u6570\u56e0\u5b50\u5c0f\uff0c\u907f\u514d\u591a\u6b21\u5168\u91cf\u6392\u5e8f\uff1bvector+sort \u5728 \u6570\u636e\u9759\u6001\u6216\u6279\u91cf\u5904\u7406\u65f6\u7b80\u5355\u76f4\u63a5\u3002 push_back \u548c emplace_back \u533a\u522b \u00b6 class Person { int _age ; public : Person ( int age ) : _age ( age ) { cout << \"Construct a person.\" << _age << endl ; } Person ( const Person & p ) : _age ( p . _age ) { cout << \"Copy-Construct\" << _age << endl ; } Person ( const Person && p ) noexcept : _age ( p . _age ) { cout << \"Move-Construct\" << _age << endl ; } }; [!CAUTION] \u79fb\u52a8\u6784\u9020\u5f62\u53c2\u662f\u4f20\u53f3\u503c && noexcept \u544a\u8bc9\u7f16\u8bd1\u5668\u201c\u8fd9\u4e2a\u79fb\u52a8\u6784\u9020\u4e0d\u4f1a\u629b\u5f02\u5e38\u201d\u3002\u4f5c\u7528\uff1a \u6807\u8bb0\u540e\u53ef\u4ee5\u8ba9\u6807\u51c6\u5bb9\u5668\u5728\u9700\u8981\u642c\u79fb\u5143\u7d20\u65f6\u9009\u62e9\u79fb\u52a8\u800c\u975e\u9000\u56de\u5230\u62f7\u8d1d\uff08\u56e0\u4e3a\u5b83\u4fdd\u8bc1\u4e0d\u629b\uff0c\u5bb9\u5668\u53ef\u4ee5\u5b89\u5168\u79fb\u52a8\u5df2\u6709\u5143\u7d20\uff09\u3002 \u8bed\u4e49\uff1a\u627f\u8bfa\u4e0d\u4f1a\u629b\u51fa\u5f02\u5e38\uff1b\u82e5\u4ecd\u629b\u51fa\uff0c\u5c06\u8c03\u7528 std::terminate\u3002 #include <bits/stdc++.h> using namespace std ; class Person { int _age ; public : Person ( int age ) : _age ( age ) { cout << \"Construct a person.\" << _age << endl ; } Person ( const Person & p ) : _age ( p . _age ) { cout << \"Copy-Construct\" << _age << endl ; } Person ( const Person && p ) noexcept : _age ( p . _age ) { cout << \"Move-Construct\" << _age << endl ; } }; int main () { vector < Person > persons1 ; auto p = Person ( 1 ); // >: Construct a person.1 persons1 . push_back ( p ); std :: cout << \" -------------------- \" << std :: endl ; vector < Person > persons2 ; auto p2 = Person ( 2 ); // >: Construct a person.1 persons2 . emplace_back ( move ( p2 )); // >: Move-Construct1 persons2 . emplace_back ( 4 ); std :: cout << \" -------------------- \" << std :: endl ; vector < Person > persons3 ; persons3 . reserve ( 999 ); // Reserve space to avoid reallocation auto p3 = Person ( 3 ); // >: Construct a person.1 persons3 . emplace_back ( move ( p3 )); // >: Move-Construct1 persons3 . emplace_back ( 5 ); } Construct a person.1 Copy-Construct1 -------------------- Construct a person.2 Move-Construct2 Construct a person.4 Move-Construct2 -------------------- Construct a person.3 Move-Construct3 Construct a person.5 Move-Construct3 emplace_back() \u51fd\u6570\u5728\u539f\u7406\u4e0a\u6bd4 push_back() \u6709\u4e86\u4e00\u5b9a\u7684\u6539\u8fdb\uff0c\u5305\u62ec\u5728\u5185\u5b58\u4f18\u5316\u65b9\u9762\u548c\u8fd0\u884c\u6548\u7387\u65b9\u9762\u3002\u5185\u5b58\u4f18\u5316\u4e3b\u8981\u4f53\u73b0\u5728\u4f7f\u7528\u4e86==\u5c31\u5730\u6784\u9020==\uff08\u76f4\u63a5\u5728\u5bb9\u5668\u5185\u6784\u9020\u5bf9\u8c61\uff0c\u4e0d\u7528\u62f7\u8d1d\u4e00\u4e2a\u590d\u5236\u54c1\u518d\u4f7f\u7528\uff09+\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362\u7684\u65b9\u6cd5\u6765\u5b9e\u73b0\uff0c\u5728\u8fd0\u884c\u6548\u7387\u65b9\u9762\uff0c\u7531\u4e8e==\u7701\u53bb\u4e86\u62f7\u8d1d\u6784\u9020\u8fc7\u7a0b==\uff0c\u56e0\u6b64\u4e5f\u6709\u4e00\u5b9a\u7684\u63d0\u5347\u3002 eg2: #include <algorithm> #include <iostream> #include <string> #include <utility> #include <vector> struct Tracker { std :: string name ; explicit Tracker ( std :: string label ) : name ( std :: move ( label )) { // Tracker(std::string label) : name(std::move(label)) { std :: cout << \"ctor \" << name << '\\n' ; } Tracker ( const Tracker & other ) : name ( other . name ) { std :: cout << \"copy \" << name << '\\n' ; } Tracker ( Tracker && other ) noexcept : name ( std :: move ( other . name )) { std :: cout << \"move \" << name << '\\n' ; } Tracker & operator = ( const Tracker & other ) { name = other . name ; std :: cout << \"copy= \" << name << '\\n' ; return * this ; } Tracker & operator = ( Tracker && other ) noexcept { name = std :: move ( other . name ); std :: cout << \"move= \" << name << '\\n' ; return * this ; } }; int main () { std :: vector < Tracker > v ; v . reserve ( 4 ); std :: cout << \"v.size = \" << v . size () << \" \\n\\n \" ; std :: cout << \"push_back temporary: \\n \" ; v . push_back ( Tracker ( \"tmp\" )); // ctor for temporary, move into vector std :: cout << \" \\n emplace_back in place: \\n \" ; v . emplace_back ( \"emplaced\" ); // constructs directly in-place, no move/copy // std::cout << \"\\npush right value:\\n\"; // v.push_back(\"pushed_rvalue\"); // error, due to `explicit` std :: cout << \" \\n push_back lvalue: \\n \" ; Tracker t ( \"local\" ); v . push_back ( t ); // copies from lvalue std :: cout << \"t address before move: \" << & t << '\\n' ; std :: cout << \" \\n emplace_back move lvalue: \\n \" ; v . emplace_back ( std :: move ( t )); // moves from lvalue std :: cout << \" \\n current names in vector: \\n \" ; for ( const auto & item : v ) { std :: cout << item . name << ' ' ; } std :: cout << \" \\n current t.name after move: \" << ( t . name . empty () ? \"<moved-from>\" : t . name ) << '\\n' ; std :: cout << '\\n' ; std :: cout << \"t address after move : \" << & t << '\\n' ; std :: vector < Tracker > copied ; copied . reserve ( 2 ); std :: cout << \" \\n copy slice [0, 2): \\n \" ; copied . insert ( copied . end (), v . begin (), v . begin () + 2 ); // copies two elements std :: vector < Tracker > moved ; moved . reserve ( 2 ); std :: cout << \" \\n\\n move slice [2, 4): \\n \" ; std :: move ( v . begin () + 2 , v . begin () + 4 , std :: back_inserter ( moved )); // moves two elements std :: cout << \" \\n original names after move slice: \\n \" ; for ( const auto & item : v ) { std :: cout << ( item . name . empty () ? \"<moved-from>\" : item . name ) << ' ' ; } std :: cout << '\\n' ; return 0 ; } v.size = 0 push_back temporary: ctor tmp move tmp emplace_back in place: ctor emplaced push_back lvalue: ctor local copy local t address before move: 0x7ffe2e3461f0 emplace_back move lvalue: move local current names in vector: tmp emplaced local local current t.name after move: t address after move : 0x7ffe2e3461f0 copy slice [0, 2): copy tmp copy emplaced move slice [2, 4): move local move local original names after move slice: tmp emplaced https://zhuanlan.zhihu.com/p/213853588 \u53c2\u8003 \u00b6 C++ \u8fed\u4ee3\u5668(iterator)\u8d85\u8be6\u89e3+\u5b9e\u4f8b\u6f14\u7ec3_c++ iterator-CSDN\u535a\u5ba2 \u5b57\u7b26\u4e32 \u00b6 \u57fa\u672c\u5bf9\u8c61 \u00b6 std::string \u00b6 std::string \u4fdd\u8bc1\u5176\u5b57\u7b26\u5b58\u50a8\u5728\u5185\u5b58\u4e2d\u7684\u4e00\u4e2a\u8fde\u7eed\u533a\u57df\u5185\uff0c\u4ece\u800c\u5b9e\u73b0\u4e86\u901a\u8fc7\u7d22\u5f15\u5bf9\u5355\u4e2a\u5b57\u7b26\u8fdb\u884c\u9ad8\u6548\u7684\u968f\u673a\u8bbf\u95ee\uff0c\u5176\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O(1) std::string_view \u00b6 c++17 \u5f15\u5165 \u301080\u3011\u5982\u4f55\u8ba9C++\u5b57\u7b26\u4e32\u66f4\u5feb_\u54d4\u54e9\u54d4\u54e9_bilibili \u5c0f\u5b57\u7b26\u4e32\u4f18\u5316 \u00b6 \u301083\u3011C++\u7684\u5c0f\u5b57\u7b26\u4e32\u4f18\u5316_\u54d4\u54e9\u54d4\u54e9_bilibili \u6a21\u7248Template \u00b6 \u80cc\u666f \u00b6 \u6709\u65f6\uff0c\u6709\u4e24\u4e2a\u6216\u591a\u4e2a\u7c7b\uff0c\u5176\u529f\u80fd\u662f\u76f8\u540c\u7684\uff0c\u4ec5\u4ec5\u662f\u6570\u636e\u7c7b\u578b\u4e0d\u540c \u4e00\u4e2a\u7c7b\u4f3cstd::array \u7684\u6848\u4f8b\uff1a template < typename T , int N > class Array { private : T m_Array [ N ]; public : int GetSize () const { return N ;} } \u53c2\u8003 \u00b6 \u301053\u3011C++\u7684\u6a21\u677f_\u54d4\u54e9\u54d4\u54e9_bilibili static & extern \u00b6 static \u00b6 \u4fee\u9970\u5c40\u90e8\u53d8\u91cf\uff0c\u4fee\u6539\u53d8\u91cf\u7684\u5b58\u50a8\u533a\u57df\u548c\u751f\u547d\u5468\u671f\uff0c\u4f7f\u53d8\u91cf\u5b58\u50a8\u5728\u9759\u6001\u533a\uff0c \u5728 main \u51fd\u6570\u8fd0\u884c\u524d\u5c31\u5206\u914d\u4e86\u7a7a\u95f4 \uff0c\u5982\u679c\u6709\u521d\u59cb\u503c\u5c31\u7528\u521d\u59cb\u503c\u521d\u59cb\u5316\u5b83\uff0c\u5982\u679c\u6ca1\u6709\u521d\u59cb\u503c\u7cfb\u7edf\u7528\u9ed8\u8ba4\u503c\u521d\u59cb\u5316\u5b83\u3002 \u4fee\u9970\u6210\u5458\u53d8\u91cf\uff0c\u4fee\u9970\u6210\u5458\u53d8\u91cf\u4f7f==\u6240\u6709\u7684\u5bf9\u8c61\u53ea\u4fdd\u5b58\u4e00\u4e2a\u8be5\u53d8\u91cf==\uff0c\u800c\u4e14\u4e0d\u9700\u8981\u751f\u6210\u5bf9\u8c61\u5c31\u53ef\u4ee5\u8bbf\u95ee\u8be5\u6210\u5458\u3002\u9759\u6001\u6210\u5458\u53d8\u91cf\u7684\u521d\u59cb\u5316\u5fc5\u987b\u5728\u51fd\u6570\u58f0\u660e\u4f53\u4e4b\u5916\u3002 \u4fee\u9970\u6210\u5458\u51fd\u6570\uff0c\u4fee\u9970\u6210\u5458\u51fd\u6570\u4f7f\u5f97==\u4e0d\u9700\u8981\u751f\u6210\u5bf9\u8c61\u5c31\u53ef\u4ee5\u8bbf\u95ee\u8be5\u51fd\u6570==\uff0c\u4f46\u662f\u5728 static \u51fd\u6570\u5185\u4e0d\u80fd\u8bbf\u95ee\u975e\u9759\u6001\u6210\u5458\u3002 \u4fee\u9970\u5168\u5c40\u53d8\u91cf\uff0c\u4f7f\u5168\u5c40\u53d8\u91cf\u7684\u4f5c\u7528\u57df==\u9650\u5236\u5728cpp\u5185\u90e8==\u3002\u5f53\u5934\u6587\u4ef6\u5b9a\u4e49static\u5168\u5c40\u53d8\u91cf\u540e\uff0c\u4f1a\u5728\u6bcf\u4e2acpp\u751f\u6210\u4e00\u4e2a\u5e38\u91cf\u533a\u53d8\u91cf\u5730\u5740\u3002 \u4fee\u9970\u666e\u901a\u51fd\u6570\uff0c\u8868\u660e\u51fd\u6570\u7684\u4f5c\u7528\u8303\u56f4\uff0c \u4ec5\u5728\u5b9a\u4e49\u8be5\u51fd\u6570\u7684\u6587\u4ef6\u5185\u624d\u80fd\u4f7f\u7528 \u3002\u5728\u591a\u4eba\u5f00\u53d1\u9879\u76ee\u65f6\uff0c\u4e3a\u4e86\u9632\u6b62\u4e0e\u4ed6\u4eba\u547d\u540d\u7a7a\u95f4\u91cc\u7684\u51fd\u6570\u91cd\u540d\uff0c\u53ef\u4ee5\u5c06\u51fd\u6570\u5b9a\u4f4d\u4e3a static\u3002\u529f\u80fd\u4e0e\u533f\u540d\u547d\u540d\u7a7a\u95f4\u7c7b\u4f3c\uff0c\u4f46\u7b26\u53f7\u4e0a\u4e0d\u540c\u3002 \u4f7f\u7528\u573a\u666f \u00b6 \u4fee\u9970\u6210\u5458\u53d8\u91cf\uff0c\u4f5c\u4e3a\u7c7b\u7684\u5bf9\u8c61\u8ba1\u6570\u5668 \u8bbe\u7f6e\u516c\u5171\u53d8\u91cf // Static factory/singleton pattern via static local variable. class Logger { public : static Logger & Instance () { static Logger inst { \"main\" }; // constructed once, thread-safe since C++11, singleton return inst ; } void Log ( const std :: string & msg ) { std :: cout << \"[\" << name_ << \"] \" << msg << '\\n' ; } private : explicit Logger ( std :: string name ) : name_ ( std :: move ( name )) {} std :: string name_ ; }; int main (){ Logger :: Instance (). Log ( \"first log line\" ); Logger :: Instance (). Log ( \"reuse same logger\" ); } \u5355\u4f8b\u6a21\u5f0f\u662f\u6307\u5728\u6574\u4e2a\u7cfb\u7edf\u751f\u547d\u5468\u671f\u5185\uff0c\u4fdd\u8bc1\u4e00\u4e2a\u7c7b\u53ea\u80fd\u4ea7\u751f\u4e00\u4e2a\u5b9e\u4f8b\uff0c\u786e\u4fdd\u8be5\u7c7b\u7684\u552f\u4e00\u6027\u3002 \u3010C++\u3011C++ \u5355\u4f8b\u6a21\u5f0f\u603b\u7ed3\uff085\u79cd\u5355\u4f8b\u5b9e\u73b0\u65b9\u6cd5\uff09_\u5355\u4f8b\u6a21\u5f0fc++\u5b9e\u73b0-CSDN\u535a\u5ba2 \u53c2\u8003 \u00b6 https://zhuanlan.zhihu.com/p/605741092 extern \u00b6 extern\u5176\u5b9e\u5c31\u662f\u4e00\u4e2a\u58f0\u660e\uff0c\u660e\u786e\u6307\u51fa\u4e00\u4e2a\u8bed\u53e5\u662f\u58f0\u660e\uff0c\u6bd4\u5982extern int i ;\u8fd9\u662f\u58f0\u660e\u53d8\u91cfi\uff0c\u800c\u4e0d\u662f\u5b9a\u4e49i\uff0c\u5b9a\u4e49i\u5219\u662fint i\uff08\u58f0\u660e\u4e0d\u5f00\u8f9f\u5185\u5b58\u7a7a\u95f4\uff0c\u800c\u5b9a\u4e49\u662f\u8981\u5f00\u8f9f\u5185\u5b58\u7a7a\u95f4\u7684\uff09 \u4f7f\u7528\u573a\u666f \u00b6 \u9002\u7528\u4e8e\u7b80\u5355\u9879\u76ee\uff0c\u51e0\u4e2a\u6587\u4ef6\u4e4b\u95f4\u7684\u8c03\u7528 //test.c\u6587\u4ef6 int i = 5 ; //main.c\u6587\u4ef6 #include <stdio.h> extern int i ; int main () { printf ( \"i=%d \\n \" , i ); return 0 ; } \u9002\u5408\u7528\u4e8e\u5927\u5de5\u7a0b \u5047\u5982\u6211\u4e00\u4e2a\u5927\u5de5\u7a0b\uff0c\u8fd9\u4e2a\u5de5\u7a0b\u7531\u8d85\u7ea7\u591a\u7684\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u5047\u5982\u90fd\u8981\u8bbf\u95eetest.c\u6587\u4ef6\u7684 \u53d8\u91cf i,\u90a3\u4e48\uff0c\u53ea\u80fd\u5728\u8fd9\u4e9b\u6587\u4ef6\u4e2d\uff0c\u6bcf\u4e2a\u6587\u4ef6\u7684\u5f00\u5934\u90fd \u58f0\u660e\u53d8\u91cf i,\u5e76\u4e14\uff0c\u5047\u5982\u6211\u7684test.c\uff0c\u4e0d\u6b62\u4e00\u4e2a\u5b9a\u4e49\u4e00\u4e2a\u53d8\u91cfi,\u6709\u597d\u591a\u5176\u4ed6\u53d8\u91cf\u5462\uff1f\u5728\u5176\u4ed6\u6587\u4ef6\u8bbf\u95ee\u65f6\u5019\uff0c\u90fd\u8981\u58f0\u660e\u597d\u591a\u53d8\u91cf\uff0c\u8fd9\u4f1a\u4f7f\u5f97\u4e66\u5199\u96be\u5ea6\u5f88\u7e41\u7410\uff0c\u5e76\u4e14\u7ef4\u62a4\u6210\u672c\u4e5f\u5927\u3002 \u6240\u4ee5\uff0c\u53ef\u4ee5\u628a\u58f0\u660e\u8bed\u53e5\u653e\u5230\u4e00\u4e2a\u5934\u6587\u4ef6\u4e2d\u53bb\u4f7f\u7528\uff0c\u5373\u5b9a\u4e49\u4e00\u4e2atest.h\u7684\u5934\u6587\u4ef6\uff0c\u5728\u8be5\u5934\u6587\u4ef6\u4e2d\u6dfb\u52a0\u58f0\u660e\uff0c\u7136\u540e\u5f53\u6709\u5176\u4ed6\u6587\u4ef6\u9700\u8981\u8c03\u7528\u8fd9\u4e9b\u53d8\u91cf\u65f6\uff0c\u4e4b\u95f4\u8c03\u7528\u6b64\u5934\u6587\u4ef6\u5373\u53ef\u3002 //test.c\u6587\u4ef6 int i = 5 ; int b = 6 ; int b = 7 ; //test.h extern int i = 5 ; extern int b = 6 ; extern int b = 7 ; //main.c\u6587\u4ef6 #include <stdio.h> #include \"test.h\" //extern int i;\u4e0d\u518d\u9700\u8981\u7528\u6b64\u65b9\u5f0f\uff0c\u6539\u4e3a\u8c03\u7528test.h\u5934\u6587\u4ef6\u5373\u53ef int main () { printf ( \"i=%d \\n \" , i ); return 0 ; } extern \u201cC\u201d extern \"C\" \u4fee\u9970\u7684\u8bed\u53e5\u662f\u4e3a\u4e86==\u7f16\u8bd1\u5668\u6309\u7167c\u7684\u65b9\u5f0f\u53bb\u8fdb\u884c\u7f16\u8bd1==\u7684\uff0c\u4e3a\u4ec0\u4e48\u9700\u8981\u8fd9\u6837\u5462\uff0c\u662f\u56e0\u4e3a\uff0c\u5982\u679c\u5728cpp\u6587\u4ef6\u4e2d\u8c03\u7528\u4e86c\u51fd\u6570\uff0c\u90a3\u4e48\u5c31\u9700\u8981\u5bf9\u8fd9\u4e9bc\u51fd\u6570\u8fdb\u884cextern \"C\"\u64cd\u4f5c\uff0c\u4ece\u800c\u5728\u7f16\u8bd1cpp\u7a0b\u5e8f\u65f6\uff0c\u8c03\u7528\u8fd9\u4e9b\u51fd\u6570\u7684\u65f6\u5019\uff0c\u8fd9\u4e9b\u51fd\u6570\u8981\u6309\u7167c\u7f16\u8bd1\u3002 \u53c2\u8003 \u00b6 https://blog.csdn.net/ytt999/article/details/139352522 \u5f15\u7528 \u00b6 \u5e38\u89c1\u5e94\u7528\u573a\u666f \u00b6 \u51cf\u5c11\u62f7\u8d1d \u51fd\u6570\u4f20\u53c2 \u4ee3\u7801\u7b80\u6d01 \u6ce8\u610f \u00b6 std :: vector < int > numbers = { 1 , 2 , 3 }; int & a = numbers [ 2 ]; numbers . pop_back (); std :: cout << \"a = \" << a << \" \\n \" ; \u8fd9\u662f\u672a\u5b9a\u4e49\u884c\u4e3a\u3002int &a = numbers[2]; \u7ed1\u5b9a\u5230\u6700\u540e\u4e00\u4e2a\u5143\u7d20\uff0cpop_back() \u4f1a\u6790\u6784\u5e76\u79fb\u9664\u8be5\u5143\u7d20\uff0c\u5f15\u7528\u53d8\u6210\u60ac\u7a7a\u3002\u521a\u597d\u5185\u5b58\u8fd8\u6ca1\u88ab\u8986 \u76d6\uff0c\u6240\u4ee5\u6253\u5370\u51fa\u4e86\u65e7\u503c 3\uff0c\u4f46\u8fd9\u53ea\u662f\u5076\u7136\uff1a\u6362\u4e2a\u7f16\u8bd1\u5668/\u4f18\u5316/\u573a\u666f\u53ef\u80fd\u662f\u4efb\u610f\u503c\u751a\u81f3\u5d29\u6e83\u3002 \u5de6\u503c\u4e0e\u53f3\u503c \u00b6 \u5de6\u503c \u6307\u65e2\u80fd\u591f\u51fa\u73b0\u5728\u7b49\u53f7\u5de6\u8fb9\uff0c\u4e5f\u80fd\u51fa\u73b0\u5728\u7b49\u53f7\u53f3\u8fb9\u7684\u53d8\u91cf\uff1b \u53f3\u503c \u5219\u662f\u53ea\u80fd\u51fa\u73b0\u5728\u7b49\u53f7\u53f3\u8fb9\u7684\u53d8\u91cf int a ; // a \u4e3a\u5de6\u503c a = 3 ; // 3 \u4e3a\u53f3\u503c \u53f3\u503c\u4e00\u822c\u662f\u4e0d\u53ef\u5bfb\u5740\u7684\u5e38\u91cf \u533a\u522b\u4e4b\u4e00\u662f\u5de6\u503c\u53ef\u4ee5\u88ab\u4fee\u6539\uff0c\u800c\u53f3\u503c\u4e0d\u80fd \u5de6\u503c\u5f15\u7528& \u00b6 \u53f3\u503c\u5f15\u7528&& \u00b6 \u4e00\u6b21\u6027\u4f7f\u7528 \uff1a\u53f3\u503c\u5f15\u7528\u53ea\u80fd\u7ed1\u5b9a\u5230\u53f3\u503c\u4e0a\uff0c\u4e00\u65e6\u7ed1\u5b9a\uff0c\u539f\u59cb\u7684\u53f3\u503c\u5c31\u4e0d\u80fd\u518d\u88ab\u4f7f\u7528\u3002 \u79fb\u52a8\u8bed\u4e49 \uff1a\u53f3\u503c\u5f15\u7528\u5141\u8bb8\u4f60\u8f6c\u79fb\u8d44\u6e90\u7684\u6240\u6709\u6743\uff0c\u800c\u4e0d\u662f\u590d\u5236\u8d44\u6e90\u3002\u8fd9\u662f\u901a\u8fc7\u79fb\u52a8\u6784\u9020\u51fd\u6570\u548c\u79fb\u52a8\u8d4b\u503c\u8fd0\u7b97\u7b26\u5b9e\u73b0\u7684(std::move)\u3002 \u4e34\u65f6\u5bf9\u8c61 \uff1a\u53f3\u503c\u5f15\u7528\u53ef\u4ee5\u7528\u6765\u5ef6\u957f\u4e34\u65f6\u5bf9\u8c61\u7684\u751f\u547d\u5468\u671f\uff0c\u4f7f\u5176\u53ef\u4ee5\u88ab\u591a\u6b21\u4f7f\u7528\u3002 \u5b8c\u7f8e\u8f6c\u53d1 \uff1a\u53f3\u503c\u5f15\u7528\u5728\u6a21\u677f\u7f16\u7a0b\u4e2d\u7528\u4e8e\u5b8c\u7f8e\u8f6c\u53d1\u53c2\u6570\uff0c\u8fd9\u6837\u53ef\u4ee5\u4fdd\u7559\u53c2\u6570\u7684\u5de6\u503c\u6216\u53f3\u503c\u6027\u8d28\u3002 int x = 6 ; // x\u662f\u5de6\u503c\uff0c6\u662f\u53f3\u503c int & y = x ; // \u5de6\u503c\u5f15\u7528\uff0cy\u5f15\u7528x int & z1 = x * 6 ; // \u9519\u8bef\uff0cx*6\u662f\u4e00\u4e2a\u53f3\u503c const int & z2 = x * 6 ; // \u6b63\u786e\uff0c\u53ef\u4ee5\u5c06\u4e00\u4e2aconst\u5f15\u7528\u7ed1\u5b9a\u5230\u4e00\u4e2a\u53f3\u503c int && z3 = x * 6 ; // \u6b63\u786e\uff0c\u53f3\u503c\u5f15\u7528 int && z4 = x ; // \u9519\u8bef\uff0cx\u662f\u4e00\u4e2a\u5de6\u503c [!WARNING] \u8fd9\u4e2a\u65f6\u5019 PrintName(firstName) \u662f\u53ef\u4ee5\u7684 \u4f46\u662f PrintName(firstName+lastName) \u662f\u4e0d\u884c\u7684 \u5982\u679c\u51fd\u6570\u58f0\u660e\u4e3a void PrintName(const std::string& name) \uff0c\u90a3\u4e48\u4e24\u79cd\u90fd\u53ef\u4ee5\u4e86\u5c31\u53ef\u4ee5\u4e86 \u5982\u679c\u58f0\u660e\u4e3a\u53f3\u503c\u5f15\u7528 void PrintName(std::string&& name) , \u90a3\u4e48\u8f93\u5165\u53c2\u6570\u53ea\u80fd\u662f\u53f3\u503c firstName+lastName \u90a3\u4e48\u53f3\u503c\u5f15\u7528\u6709\u4ec0\u4e48\u7528\uff1f\u53ef\u4ee5\u5728\u51fd\u6570\u91cc\u9762\u7528 move \u4e86 std :: vector < std :: string > v { \"hello\" , \"world\" }; // \u53d6\u672b\u5c3e\u5143\u7d20\u7684\u53f3\u503c\u5f15\u7528\uff0c\u5e76\u628a\u5b83\u79fb\u52a8\u5230\u65b0\u5b57\u7b26\u4e32 std :: string && ref = std :: move ( v . back ()); std :: cout << \"v.back() before move = '\" << v . back () << \"' (size=\" << v . back (). size () << \") \\n \" ; std :: string moved = std :: move ( ref ); std :: cout << \"moved = '\" << moved << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v . back () << \"' (size=\" << v . back (). size () << \") \\n \" ; v.back() before move = 'world' (size=5) moved = 'world' v.back() after move = '' (size=0) std :: vector < std :: pair < std :: string , int >> v {{ \"hello\" , 1 }, { \"world\" , 2 }}; std :: string && ref = std :: get < 0 > ( std :: move ( v . back ())); // std::string &&ref = std::get<0>(v.back()); // error: cannot bind rvalue reference of type 'std::string&&' to lvalue of type std :: cout << \"v.back() before move = '\" << v . back (). first << \"' (size=\" << v . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v . back (). second << \" \\n \" ; std :: string getRight = std :: move ( ref ); std :: cout << \"getRight = '\" << getRight << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v . back (). first << \"' (size=\" << v . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v . back (). second << \" \\n \" ; std :: cout << \"------------------- \\n \" ; std :: vector < std :: pair < std :: string , int >> v2 {{ \"hello\" , 1 }, { \"world\" , 2 }}; std :: string && ref2 = std :: get < 0 > ( std :: move ( v2 . back ())); std :: cout << \"v.back() before move = '\" << v2 . back (). first << \"' (size=\" << v2 . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v2 . back (). second << \" \\n \" ; std :: string getRight2 = ref2 ; // if not move std :: cout << \"getRight = '\" << getRight2 << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v2 . back (). first << \"' (size=\" << v2 . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v2 . back (). second << \" \\n \" ; v.back() before move = 'world' (size=5) v.back().second = 2 getRight = 'world' v.back() after move = '' (size=0) v.back().second = 2 -------------------------------- v.back() before move = 'world' (size=5) v.back().second = 2 getRight = 'world' v.back() after move = 'world' (size=5) v.back().second = 2 \u301085\u3011C++\u7684\u5de6\u503c\u4e0e\u53f3\u503c_\u54d4\u54e9\u54d4\u54e9_bilibili std::move \u00b6 C++ std::move\u6df1\u5165\u89e3\u6790 | \u79fb\u52a8\u8bed\u4e49\u4e0e\u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 std::move \u53ef\u4ee5\u544a\u8bc9\u7f16\u8bd1\u5668\u5c06\u4e00\u4e2a\u5bf9\u8c61\u89c6\u4e3a\u53f3\u503c\uff0c\u4ece\u800c\u89e6\u53d1\u79fb\u52a8\u8bed\u4e49\u7684\u64cd\u4f5c \u53ea\u662f\u5c06\u5bf9\u8c61\u72b6\u6001\u6216\u8005\u6240\u6709\u6743\u4ece\u4e00\u4e2a\u5bf9\u8c61\u8f6c\u79fb\u5230\u53e6\u4e00\u4e2a\u5bf9\u8c61\uff0c\u6ca1\u6709\u6d89\u53ca\u5185\u5b58\u7684\u642c\u8fc1\u6216\u8005\u5185\u5b58\u62f7\u8d1d\uff0c\u4ece\u800c==\u6781\u5927\u5730\u63d0\u9ad8\u4ee3\u7801\u6548\u7387==\u3002 \u5bf9\u4e8eC++\u7684\u7c7b\u6765\u8bf4\uff0c\u901a\u5e38\u6709 \u6784\u9020\u51fd\u6570 \u3001 \u8d4b\u503c\u6784\u9020\u51fd\u6570 \u3001 \u62f7\u8d1d\u6784\u9020\u51fd\u6570 \u7b49\u9002\u7528\u4e8e\u5728\u4e0d\u540c\u7684\u6761\u4ef6\u4e0b\u521b\u5efa\u65b0\u5bf9\u8c61\uff0c\u4eceC++11\u5f00\u59cb\uff0c\u8fd8\u6709\u4e86 \u79fb\u52a8\u6784\u9020\u51fd\u6570 \uff0c\u5b83==\u4e0d\u540c\u4e8e\u62f7\u8d1d\u6784\u9020\u51fd\u6570\uff0c\u901a\u5e38\u4e0d\u4f1a\u8fdb\u884c\u8d44\u6e90\u7684\u590d\u5236==\uff08\u9664\u975e\u5728\u81ea\u5b9a\u4e49\u7684\u79fb\u52a8\u6784\u9020\u51fd\u6570\u4e2d\u975e\u8981\u8fdb\u884c\u8d44\u6e90\u7684\u590d\u5236\uff0c\u76f8\u4fe1\u5927\u5bb6\u4e0d\u4f1a\u8fd9\u4e48\u505a\uff09\uff0c\u5f53\u8fdb\u884c\u53c2\u6570\u4f20\u9012\u7b49\u4e00\u4e9b\u64cd\u4f5c\u65f6\uff0c\u5de7\u5999\u5229\u7528std::move\u5b9e\u73b0\u79fb\u52a8\u8bed\u4e49\uff0c\u5c31\u53ef\u4ee5\u51cf\u5c11\u4e4b\u524d==\u4e0d\u5fc5\u8981\u7684\u62f7\u8d1d\u6784\u9020==\uff0c\u4ece\u800c\u5927\u5e45\u63d0\u9ad8\u7a0b\u5e8f\u6548\u7387\uff0c\u4e0b\u9762\u770b\u4ee3\u7801\u6709\u52a9\u4e8e\u52a0\u6df1\u7406\u89e3\u3002 \u79fb\u52a8\u6784\u9020\u51fd\u6570\u5c31\u662f\u53f3\u503c\u5f15\u7528\uff1a \u301090\u3011stdmove\u4e0e\u79fb\u52a8\u8d4b\u503c\u64cd\u4f5c\u7b26_\u54d4\u54e9\u54d4\u54e9_bilibili \u6848\u4f8b \u00b6 #include <stdio.h> #include <unistd.h> #include <iostream> #include <vector> class MyClass { public : MyClass ( int value ) : ptr_ ( new int ( value )) { // \u6784\u9020\u51fd\u6570\uff0c\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c std :: cout << \"Default constructor called: MyClass(int value)\" << std :: endl ; } MyClass ( const MyClass & other ) // \u62f7\u8d1d\u6784\u9020\u51fd\u6570\uff0c\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c : ptr_ ( new int ( * other . ptr_ )) { std :: cout << \"Copy constructor called: MyClass(const MyClass& other)\" << std :: endl ; } MyClass ( MyClass && other ) noexcept // \u79fb\u52a8\u6784\u9020\u51fd\u6570\uff0c\u53ea\u662f\u5730\u5740\u7684\u590d\u5236\uff0c\u6ca1\u6709\u65b0\u5f00\u5185\u5b58\u3001\u8d44\u6e90\u590d\u5236 : ptr_ ( other . ptr_ ) { other . ptr_ = nullptr ; std :: cout << \"Move constructor called: MyClass(MyClass&& other)\" << std :: endl ; } MyClass & operator = ( const MyClass & other ) { // \u8d4b\u503c\u6784\u9020\u51fd\u6570\uff0c\u4e5f\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c if ( & other == this ) { return * this ; // \u81ea\u6211\u8d4b\u503c\uff0c\u76f4\u63a5\u8fd4\u56de } if ( ptr_ ) { delete ptr_ ; // \u91ca\u653e\u539f\u6709\u5185\u5b58 } // \u9010\u4e2a\u8d4b\u503c ptr_ = new int ( * other . ptr_ ); return * this ; } ~ MyClass () { if ( ptr_ ) { delete ptr_ ; } std :: cout << \"Destructor called.\" << std :: endl ; } int GetValue ( void ) { return * ptr_ ; } // \u6253\u5370\u6570\u636e void PrintData () const { std :: cout << \"Data: \" << * ptr_ << std :: endl ; } private : int * ptr_ ; // \u76f8\u5f53\u4e8eClass\u5185\u90e8\u7ba1\u7406\u7684\u8d44\u6e90 }; \u4e0b\u9762\u6211\u4eec\u770b\u4e00\u4e0b\u5982\u4f55\u901a\u8fc7std :: move\u89e6\u53d1\u79fb\u52a8\u6784\u9020\u51fd\u6570 \uff1a int main ( void ) MyClass obj1 ( 10 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj2 = std :: move ( obj1 ); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 MyClass obj3 ( 30 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj4 ( std :: move ( obj3 )); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 return 0 ; } int main ( void ) MyClass obj1 ( 10 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj2 = std :: move ( obj1 ); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 MyClass obj3 ( 30 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj4 ( std :: move ( obj3 )); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 return 0 ; } \u53ef\u4ee5\u76f4\u89c2\u5730\u770b\u5230\u5229\u7528obj1\u521b\u5efaobj2\u65f6\u4ee5\u53ca\u5229\u7528obj3\u521b\u5efaobj4\u65f6\uff0c\u5747\u8c03\u7528\u4e86\u79fb\u52a8\u6784\u9020\u51fd\u6570\u800c\u4e0d\u662f\u8d4b\u503c\u6784\u9020\u51fd\u6570\u6216\u62f7\u8d1d\u6784\u9020\u51fd\u6570 \u5b8c\u7f8e\u8f6c\u53d1\uff08std::forward\uff09 \u00b6 (73 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) C++\u7f16\u7a0b\u7cfb\u5217\u7b14\u8bb0\uff083\uff09\u2014\u2014std::forward\u4e0e\u5b8c\u7f8e\u8f6c\u53d1\u8be6\u89e3 - \u77e5\u4e4e \u4e3b\u8981\u7528\u4e8e\u4ee5\u4e0b\u573a\u666f\uff1a \u63d0\u9ad8\u6a21\u677f\u51fd\u6570\u53c2\u6570\u4f20\u9012\u8fc7\u7a0b\u7684\u8f6c\u53d1\u6548\u7387 \u3002 \u5f15\u7528\u6298\u53e0 \u00b6 template < typename T > void func ( T && arg ); int main () { int a = 5 ; func ( a ); // arg\u4e3aint&\uff0c\u5f15\u7528\u6298\u53e0\u4e3a\u5de6\u503c\u5f15\u7528 func ( 10 ); // arg\u4e3aint&&\uff0c\u5f15\u7528\u6298\u53e0\u4e3a\u53f3\u503c\u5f15\u7528 int & ref = a ; func ( ref ); // arg\u4e3aint&\uff0c\u5f15\u7528\u4e0d\u80fd\u6298\u53e0 } \u53c2\u8003 \u00b6 \u301085\u3011C++\u7684\u5de6\u503c\u4e0e\u53f3\u503c_\u54d4\u54e9\u54d4\u54e9_bilibili \u301089\u3011C++\u79fb\u52a8\u8bed\u4e49_\u54d4\u54e9\u54d4\u54e9_bilibili \u301090\u3011stdmove\u4e0e\u79fb\u52a8\u8d4b\u503c\u64cd\u4f5c\u7b26_\u54d4\u54e9\u54d4\u54e9_bilibili C++\u7f16\u7a0b\u7cfb\u5217\u7b14\u8bb0\uff083\uff09\u2014\u2014std::forward\u4e0e\u5b8c\u7f8e\u8f6c\u53d1\u8be6\u89e3 - \u77e5\u4e4e \u5b8c\u7f8e\u8f6c\u53d1\u4e0e\u4e07\u80fd\u5f15\u7528\u8be6\u89e3 | C++\u9ad8\u7ea7\u7279\u6027 | C++ \u7f16\u7a0b\u6307\u5357 \u7c7b\u578b\u8f6c\u6362 \u00b6 \u5728C\u8bed\u8a00\u4e2d\uff0c\u5982\u679c\u8d4b\u503c\u8fd0\u7b97\u7b26\u5de6\u53f3\u4e24\u4fa7\u7c7b\u578b\u4e0d\u540c\uff0c\u6216\u8005\u5f62\u53c2\u4e0e\u5b9e\u53c2\u7c7b\u578b\u4e0d\u5339\u914d\uff0c\u6216\u8005\u8fd4\u56de\u503c\u7c7b\u578b\u4e0e\u63a5\u6536\u8fd4\u56de\u503c\u7c7b\u578b\u4e0d\u4e00\u81f4\u65f6\uff0c\u5c31\u9700\u8981\u53d1\u751f\u7c7b\u578b\u8f6c\u5316 \u7f16\u8bd1\u5668\u5728\u7f16\u8bd1\u9636\u6bb5\u81ea\u52a8\u8fdb\u884c\uff0c\u80fd\u8f6c\u5c31\u8f6c\uff0c\u4e0d\u80fd\u8f6c\u5c31\u7f16\u8bd1\u5931\u8d25\u3002 \u9700\u8981\u6ce8\u610f\u7684\u662f\uff0c\u53ea\u6709\u76f8\u8fd1\u7c7b\u578b\u4e4b\u95f4\u624d\u80fd\u53d1\u751f\u9690\u5f0f\u7c7b\u578b\u8f6c\u6362\uff0c\u6bd4\u5982int\u548cdouble\u8868\u793a\u7684\u90fd\u662f\u6570\u503c\uff0c\u53ea\u4e0d\u8fc7\u5b83\u4eec\u8868\u793a\u7684\u8303\u56f4\u548c\u7cbe\u5ea6\u4e0d\u540c\u3002\u800c\u6307\u9488\u7c7b\u578b\u8868\u793a\u7684\u662f\u5730\u5740\u7f16\u53f7\uff0c\u56e0\u6b64\u6574\u578b\u548c\u6307\u9488\u7c7b\u578b\u4e4b\u95f4\u4e0d\u4f1a\u8fdb\u884c\u9690\u5f0f\u7c7b\u578b\u8f6c\u6362\uff0c\u5982\u679c\u9700\u8981\u8f6c\u6362\u5219\u53ea\u80fd\u8fdb\u884c\u663e\u5f0f\u7c7b\u578b\u8f6c\u6362 \u663e\u793a\u7c7b\u578b\u8f6c\u6362: \u9700\u8981\u7528\u6237\u81ea\u5df1\u5904\u7406\uff0c\u4ee5(\u6307\u5b9a\u7c7b\u578b)\u53d8\u91cf\u7684\u65b9\u5f0f\u8fdb\u884c\u7c7b\u578b\u8f6c\u6362 int a = 0 ; short b = a ; float c = 1.2 ; b = c ; //\u9690\u5f0f\u8f6c\u6362 int * p = & a ; int d = ( int ) p ; //\u663e\u793a\u7c7b\u578b\u8f6c\u6362\uff0c\u5f3a\u8f6c //c\u98ce\u683c c++ \u98ce\u683c\u56db\u79cd\u914d\u578b\u8f6c\u6362 \u9759\u6001\u8f6c\u6362\uff1astatic_cast \u3001const_cast \u3001reinterpret_cast \u52a8\u6001\u8f6c\u6362\uff1a dynamic_cast static_cast \u00b6 static_cast<type_name>(expression) \u8be5\u8fd0\u7b97\u7b26\u628a expression \u8f6c\u6362\u4e3a type_name \u7c7b\u578b\uff0c\u5728\u7f16\u8bd1\u65f6\u4f7f\u7528\u7c7b\u578b\u8f6c\u6362\u4fe1\u606f\u6267\u884c\u8f6c\u6362 \u57fa\u672c\u6570\u636e\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362 \u53ea\u80fd\u8f6c\u6362\u76f8\u8fd1\u7684\u6570\u636e\u7c7b\u578b\uff0c\u5982int\u8f6cshort,float,double \u5bf9\u6307\u9488\u7684\u7c7b\u578b\u8f6c\u5316\u65e0\u6548\uff08\u9664void*) int a = 0 ; float c = 1.2 ; //\u7528\u4e8e\u57fa\u672c\u6570\u636e\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362 int d = static_cast < int > ( c ); //c\u8f6c\u6362\u4e3a int \u7c7b\u578b double t = static_cast < double > ( c ); //\u5bf9\u6307\u9488\u4e4b\u95f4\u7684\u7c7b\u578b\u8f6c\u6362\u65e0\u6548 int * p = & a ; short * s = static_cast < short *> ( p ); //error int * s = static_cast < int *> ( a ); //error void * \u8f6c\u6362\u4e3a\u5176\u4ed6\u4efb\u4f55\u7c7b\u578b #include <iostream> using namespace std ; int main () { int a = 0x61626364 ; char ch = 'a' ; void * p = & a ; char * cp = nullptr ; int * ip = nullptr ; cp = static_cast < char *> ( p ); ip = static_cast < int *> ( p ); cout << * cp << endl ; //void*\u6307\u9488\u662f\u5e38\u6027\u65f6\uff0c\u5728\u7c7b\u578b\u8f6c\u6362\u65f6\u4e5f\u9700\u8981\u52a0\u4e0aconst // const void* ptr = &a; // const int* ip = static_cast<const int*>(ptr); } \u679a\u4e3e\u8f6c\u6362\u4e3aint(\u4e00\u822c\u4e0d\u5efa\u8bae\u7528) \u5de6\u503c\u8f6c\u6362\u4e3a\u53f3\u503c int a = 10 ; int & ca = a ; int && ra = a ; //error int && ra = static_cast < int &&> ( a ); dynamic_cast \u00b6 \u6761\u4ef6 \u00b6 \uff081\uff09\u5fc5\u987b\u662f==\u516c\u6709\u7ee7\u627f==\uff0c \u57fa\u7c7b\u8981\u6709\u865a\u51fd\u6570 \uff08\u8fd9\u6837\u57fa\u7c7b\u624d\u4f1a\u6709\u865a\u51fd\u6570\u8868\uff0c\u4ece\u800c\u652f\u6301\u8fd0\u884c\u65f6\u7c7b\u578b\u8bc6\u522b RTTI\uff09 \uff082\uff09==\u8fd0\u884c\u65f6==\u8fdb\u884c\u7c7b\u578b\u8f6c\u6362 \uff083\uff09\u5bf9\u6307\u9488\u7c7b\u578b\u8f6c\u6362\u5931\u8d25\uff0cdynamic_cast \u7684\u7ed3\u679c\u662fnullptr \uff084\uff09\u5bf9\u5f15\u7528\u7c7b\u578b\u8f6c\u6362\u5931\u8d25\uff0cdynamic_cast \u4f1a\u629b\u51fa\u5f02\u5e38 \uff085\uff09\u5728\u7c7b\u5c42\u6b21\u95f4\u8fdb\u884c\u5411\u4e0a\u8f6c\u6362\u65f6\uff0cdynamic_cast \u4e0e static_cast \u7684\u6548\u679c\u4e00\u6837 \uff086\uff09\u5728==\u5411\u4e0b\u8f6c\u6362==\u65f6\uff0c dynamic_cast \u5177\u6709\u7c7b\u578b\u68c0\u67e5\u7684\u529f\u80fd\uff0c\u6bd4 static_cast \u66f4\u5b89\u5168 \u5411\u4e0a\u8f6c\u6362: \u5b50\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u2192 \u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09 \u5411\u4e0b\u8f6c\u6362: \u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u2192 \u5b50\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09 \u4f7f\u7528==C\u98ce\u683c==\u7684\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362\u8fdb\u884c\u5411\u4e0b\u8f6c\u578b\u662f==\u4e0d\u5b89\u5168==\u7684\uff0c\u56e0\u4e3a\u6b64\u65f6\u65e0\u8bba\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u7236\u7c7b\u5bf9\u8c61\u8fd8\u662f\u5b50\u7c7b\u5bf9\u8c61\u90fd\u4f1a\u8fdb\u884c\u8f6c\u6362 \u800c\u4f7f\u7528dynamic_cast\u8fdb\u884c\u5411\u4e0b\u8f6c\u578b\u5219\u662f\u5b89\u5168\u7684\uff0c\u5982\u679c\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u5b50\u7c7b\u5bf9\u8c61\u90a3\u4e48dynamic_cast\u4f1a\u8f6c\u6362\u6210\u529f\uff0c\u4f46\u5982\u679c\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u7236\u7c7b\u5bf9\u8c61\u90a3dynamic_cast\u4f1a\u8f6c\u6362\u5931\u8d25\u5e76\u8fd4\u56de\u4e00\u4e2a\u7a7a\u6307\u9488 #include <iostream> using namespace std ; class Object { private : int val ; public : Object ( int x = 0 ) : val ( x ) { } virtual void func () { } }; class Base : public Object { private : int sum ; public : Base ( int x = 0 ) : Object ( x + 10 ), sum ( x ) { } virtual void func () { } }; class Test : public Object { private : int num ; public : Test ( int x = 0 ) : Object ( x + 20 ), num ( x + 20 ) { } virtual void func () { } }; int main () { Base base ; Test test ; Object * op = & base ; Base * bp = nullptr ; Test * tp = nullptr ; bp = dynamic_cast < Base *> ( op ); //\u57fa\u7c7b\u6307\u9488\u8f6c\u6362\u4e3a\u6d3e\u751f\u7c7b\u6307\u9488\uff0c\u4e14\u57fa\u7c7b\u6307\u9488\u6307\u5411\u6d3e\u751f\u7c7b\u5bf9\u8c61 tp = dynamic_cast < Test *> ( op ); cout << bp << endl ; cout << tp << endl ; return 0 ; } #include <iostream> /* static_cast \u4e0d\u4f1a\u505a\u8fd0\u884c\u65f6\u7c7b\u578b\u68c0\u67e5\uff0c\u56e0\u6b64\u5982\u679c\u8f6c\u6362\u4e0d\u6b63\u786e\uff0c\u53ef\u80fd\u5bfc\u81f4\u672a\u5b9a\u4e49\u884c\u4e3a\uff08UB\uff09\u3002 */ class basic_class { public : explicit basic_class ( int x ) : x ( x ) {} int x ; }; class inherited_class : public basic_class { public : inherited_class ( int x , int y ) : basic_class ( x ), y ( y ) {} int y ; }; int main () { basic_class plain ( 42 ); // error // inherited_class plain(42, 3208); // ok basic_class * basePtr = & plain ; // \u5b9e\u9645\u4e0a\u53ea\u6307\u5411 basic_class // \u6ca1\u6709\u865a\u51fd\u6570\u7684\u60c5\u51b5\u4e0b\uff0cstatic_cast \u4e0d\u4f1a\u505a\u8fd0\u884c\u65f6\u68c0\u67e5\u3002 auto derivedPtr = static_cast < inherited_class *> ( basePtr ); std :: cout << \"basic.x = \" << derivedPtr -> x << '\\n' ; std :: cout << \"derived.y (UB) = \" << derivedPtr -> y << '\\n' ; derivedPtr -> y = 100 ; // \u4fee\u6539\u5185\u5b58\uff0c\u5176\u5b9e\u8986\u76d6\u4e86 plain.x \u9644\u8fd1\u7684\u5b57\u8282 std :: cout << \"plain.x (after UB write) = \" << plain . x << '\\n' ; return 0 ; } /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ #include <iostream> /* \u865a\u51fd\u6570 + dynamic_cast \u5b9e\u73b0\u5b89\u5168\u7684\u5411\u4e0b\u8f6c\u6362\uff1a */ class basic_class { public : explicit basic_class ( int x ) : x ( x ) {} virtual ~ basic_class () = default ; // \u5173\u952e\uff1a\u8ba9\u7c7b\u53d8\u6210\u591a\u6001 virtual void dump () const { std :: cout << \"basic(\" << x << \") \\n \" ; } int x ; }; class inherited_class : public basic_class { public : inherited_class ( int x , int y ) : basic_class ( x ), y ( y ) {} void dump () const override { std :: cout << \"derived(\" << x << \",\" << y << \") \\n \" ; } int y ; }; int main () { basic_class plain ( 42 ); basic_class * basePtr = & plain ; if ( auto derivedPtr = dynamic_cast < inherited_class *> ( basePtr )) { std :: cout << \"derived.x = \" << derivedPtr -> x << \", derived.y = \" << derivedPtr -> y << '\\n' ; } else { std :: cout << \"basePtr \u4e0d\u6307\u5411 inherited_class \\n \" ; } inherited_class obj ( 10 , 20 ); basePtr = & obj ; if ( auto derivedPtr = dynamic_cast < inherited_class *> ( basePtr )) { derivedPtr -> y = 100 ; // \u53ea\u6709\u5f53\u68c0\u67e5\u6210\u529f\u624d\u4f1a\u6267\u884c derivedPtr -> dump (); } return 0 ; } \u4f7f\u7528\u591a\u6001\u548c\u865a\u51fd\u6570\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d\u5417\uff1f\u6709\u591a\u4e25\u91cd\uff1f \u2022 \u4f1a\u5e26\u6765\u4e00\u4e9b\u5f00\u9500\uff0c\u4f46\u901a\u5e38\u5f88\u5c0f\uff0c\u5728\u7edd\u5927\u591a\u6570\u5de5\u7a0b\u573a\u666f\u91cc\u4e0d\u503c\u5f97\u4e3a\u6b64\u727a\u7272\u7075\u6d3b\u6027\u3002\u5177\u4f53\u5f71\u54cd\uff1a \u865a\u8868\u8bbf\u95ee\uff1a\u8c03\u7528\u865a\u51fd\u6570\u4f1a\u591a\u4e00\u6b21\u6307\u9488\u95f4\u63a5\u5bfb\u5740\uff08\u4ece\u5bf9\u8c61\u8bfb\u53d6 vptr\uff0c\u518d\u7d22\u5f15 vtable\uff09\u3002\u76f8\u6bd4 \u5185\u8054\u6216\u975e\u865a\u51fd\u6570\u7684\u76f4\u63a5\u8c03\u7528\uff0c\u591a\u4e861~2\u6b21\u5185\u5b58\u8bbf\u95ee\uff0c\u52a0\u4e0a CPU \u5206\u652f\u9884\u6d4b\u3002\u6210\u672c\u5927\u7ea6\u51e0\u4e2a\u6307\u4ee4 \u5468\u671f\uff0c\u9664\u975e\u6b64\u51fd\u6570\u5728\u6781\u5ea6\u9891\u7e41\u3001\u6beb\u79d2\u7ea7\u70ed\u70b9\u5faa\u73af\u91cc\u624d\u4f1a\u663e\u73b0\u3002 \u65e0\u6cd5\u5185\u8054\uff1a\u7f16\u8bd1\u5668\u901a\u5e38\u4e0d\u80fd\u5185\u8054\u865a\u51fd\u6570\uff08\u9664\u975e\u77e5\u9053\u786e\u5207\u7c7b\u578b\uff09\u3002\u8fd9\u610f\u5473\u7740\u9519\u5931\u90e8\u5206\u7f16\u8bd1\u671f\u4f18 \u5316\uff0c\u4e0d\u8fc7\u73b0\u4ee3\u7f16\u8bd1\u5668\u4ecd\u80fd\u5728\u4e00\u4e9b\u60c5\u51b5\u4e0b\u53bb\u865a\u5316\uff08devirtualize\uff09\u3002 \u5185\u5b58\u5360\u7528\uff1a\u6bcf\u4e2a\u591a\u6001\u5bf9\u8c61\u901a\u5e38\u591a\u4e00\u4e2a\u6307\u9488\u5927\u5c0f\u7684 vptr\uff088 \u5b57\u8282\uff09\uff0c\u865a\u8868\u672c\u8eab\u4e5f\u5b58\u50a8\u5728\u53ea\u8bfb \u6bb5\uff0c\u4f46\u591a\u4e2a\u5bf9\u8c61\u5171\u4eab\u540c\u4e00\u4efd\u865a\u8868\uff0c\u6210\u672c\u53ef\u5ffd\u7565\u3002 \u4e25\u91cd\u7a0b\u5ea6\uff1f\u7edd\u5927\u591a\u6570\u5e94\u7528\uff08GUI\u3001\u7f51\u7edc\u3001\u4e1a\u52a1\u903b\u8f91\u3001\u5de5\u5177\u94fe\uff09\u51e0\u4e4e\u611f\u89c9\u4e0d\u5230\u3002\u53ea\u6709\u5728\u8d85\u4f4e\u5ef6 \u8fdf\u3001\u9ad8\u6027\u80fd\u6570\u503c\u6838\u5fc3\u91cc\uff08\u5982\u56fe\u5f62\u6e32\u67d3\u5185\u6838\u3001\u6e38\u620f\u5f15\u64ce\u6838\u5fc3\u5faa\u73af\u3001\u97f3\u9891 DSP\uff09\u624d\u4f1a\u8003\u8651\u624b\u52a8\u907f\u514d \u865a\u51fd\u6570\uff0c\u53d6\u800c\u4ee3\u4e4b\u7684\u5e38\u89c1\u624b\u6bb5\u6709 CRTP\u3001\u51fd\u6570\u5bf9\u8c61\u3001\u9759\u6001\u591a\u6001\u7b49\u3002\u603b\u4e4b\uff0c\u9664\u975e profiler \u6307\u51fa \u865a\u8c03\u7528\u662f\u74f6\u9888\uff0c\u5426\u5219\u4f18\u5148\u5199\u6e05\u6670\u7684\u9762\u5411\u5bf9\u8c61\u4ee3\u7801\uff0c\u6027\u80fd\u95ee\u9898\u518d\u9488\u5bf9\u6027\u4f18\u5316\u3002 reinterpret_cast \u00b6 reinterpret_cast \u7528\u4e8e\u4e24\u4e2a\u4e0d\u76f8\u5173\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362\uff0c\u8868\u793a\u91cd\u65b0\u89e3\u91ca\u7684\u542b\u4e49\u3002\u7c7b\u4f3c\u4e8eC\u8bed\u8a00\u4e2d\u7684\u5f3a\u8f6c int a = 1 ; int * ra = & a ; int c = ra ; //error int c = reinterpret_cast < int > ( ra ); const_cast \u00b6 \u5220\u9664\u53d8\u91cf\u7684const\u5c5e\u6027 \u5bf9\u5185\u7f6e\u7c7b\u578b\u65e0\u4f5c\u7528\uff08\u5185\u7f6e\u7c7b\u578b\u4f1a\u76f4\u63a5\u8986\u76d6\u66ff\u6362\uff09 int main () { const int a = 2 ; int * p = const_cast < int *> ( & a ); * p = 3 ; cout << a << endl ; //2 cout << * p << endl ; //3 return 0 ; } \u200b \u4ee3\u7801\u4e2d\u7528const_cast\u5220\u9664\u4e86\u53d8\u91cfa\u7684\u5730\u5740\u7684const\u5c5e\u6027\uff0c\u8fd9\u65f6\u5c31\u53ef\u4ee5\u901a\u8fc7\u8fd9\u4e2a\u6307\u9488\u6765\u4fee\u6539\u53d8\u91cfa\u7684\u503c\u3002\u7531\u4e8e\u7f16\u8bd1\u5668\u8ba4\u4e3aconst\u4fee\u9970\u7684\u53d8\u91cf\u662f\u4e0d\u4f1a\u88ab\u4fee\u6539\u7684\uff0c\u56e0\u6b64\u4f1a\u5c06const\u4fee\u9970\u7684\u53d8\u91cf\u5b58\u653e\u5230==\u5bc4\u5b58\u5668==\u5f53\u4e2d\uff0c\u5f53\u9700\u8981\u8bfb\u53d6const\u53d8\u91cf\u65f6\u5c31\u4f1a\u76f4\u63a5\u4ece\u5bc4\u5b58\u5668\u4e2d\u8fdb\u884c\u8bfb\u53d6\uff0c\u800c\u6211\u4eec\u4fee\u6539\u7684\u5b9e\u9645\u4e0a\u662f==\u5185\u5b58==\u4e2d\u7684a\u7684\u503c\uff0c\u56e0\u6b64\u6700\u7ec8\u6253\u5370\u51faa\u7684\u503c\u662f\u672a\u4fee\u6539\u4e4b\u524d\u7684\u503c\u3002\uff08\u76f4\u63a5\u8986\u76d6\u66ff\u6362\uff09 \u200b \u5982\u679c\u4e0d\u60f3\u8ba9\u7f16\u8bd1\u5668\u5c06const\u53d8\u91cf\u4f18\u5316\u5230\u5bc4\u5b58\u5668\u5f53\u4e2d\uff0c\u53ef\u4ee5\u7528==volatile==\u5173\u952e\u5b57\u5bf9const\u53d8\u91cf\u8fdb\u884c\u4fee\u9970\uff0c\u8fd9\u65f6\u5f53\u8981\u8bfb\u53d6\u8fd9\u4e2aconst\u53d8\u91cf\u65f6\u7f16\u8bd1\u5668\u5c31\u4f1a\u4ece\u5185\u5b58\u4e2d\u8fdb\u884c\u8bfb\u53d6\uff0c\u5373\u4fdd\u6301\u4e86\u8be5\u53d8\u91cf\u5728\u5185\u5b58\u4e2d\u7684\u53ef\u89c1\u6027 \u5728 C++ \u4e2d\uff0c volatile \u662f\u4e00\u4e2a\u7c7b\u578b\u4fee\u9970\u7b26\uff0c\u7528\u4e8e\u544a\u8bc9\u7f16\u8bd1\u5668\u8be5\u53d8\u91cf\u7684\u503c\u53ef\u80fd\u4ee5\u4e0d\u53ef\u9884\u6d4b\u7684\u65b9\u5f0f\u88ab\u6539\u53d8\uff08\u4f8b\u5982\uff1a\u7531\u786c\u4ef6\u6216\u5176\u4ed6\u7ebf\u7a0b\u4fee\u6539\uff09\u3002\u8fd9\u4f1a\u963b\u6b62\u7f16\u8bd1\u5668\u5bf9\u8be5\u53d8\u91cf\u8fdb\u884c\u4f18\u5316\uff0c\u786e\u4fdd\u6bcf\u6b21\u8bbf\u95ee\u90fd\u76f4\u63a5\u4ece==\u5185\u5b58==\u8bfb\u53d6\uff0c\u800c\u4e0d\u662f\u4f7f\u7528==\u5bc4\u5b58\u5668==\u4e2d\u7684\u7f13\u5b58\u503c\u3002 \u5bf9\u81ea\u5df1\u8bbe\u8ba1\u7684\u7c7b\u578b\u53bb\u5e38\u6027 ref \u00b6 https://blog.csdn.net/2401_83282433/article/details/148365850 \u3010C++\u3011\u6df1\u5ea6\u89e3\u6790C++\u7684\u56db\u79cd\u5f3a\u5236\u8f6c\u6362\u7c7b\u578b\uff08\u5c0f\u767d\u4e00\u770b\u5c31\u61c2\uff01\uff01\uff09_c++\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362-CSDN\u535a\u5ba2 lamda/std::function/\u51fd\u6570\u6307\u9488 \u00b6 auto \u00b6 \u5173\u952e\u5b57 auto \u5141\u8bb8\u7f16\u8bd1\u5668\u81ea\u52a8\u63a8\u5bfc\u53d8\u91cf\u7684\u7c7b\u578b\uff0c\u4ece\u800c\u4f7f\u7a0b\u5e8f\u5458\u4e0d\u5fc5\u663e\u5f0f\u5730\u6307\u5b9a\u5b83\u4eec\u3002\u8fd9\u4e00\u7279\u6027\u5728\u5904\u7406\u590d\u6742\u7c7b\u578b\u6216 \u6a21\u677f\u7f16\u7a0b \u65f6\u5c24\u4e3a\u6709\u7528\uff0c\u80fd\u591f\u4f7f\u4ee3\u7801==\u66f4\u52a0\u7b80\u6d01\u660e\u4e86==\u3002 \u5e94\u7528\u573a\u666f for std :: vector < int > vec = { 1 , 2 , 3 , 4 , 5 }; for ( auto elem : vec ) { std :: cout << elem << \" \" ; } \u6cdb\u578b\u7f16\u7a0b #include <iostream> using namespace std ; class A { public : static int get ( void ){ return 100 ; } }; class B { public : static const char * get ( void ){ return \"https://kangxishuo.com/\" ; } }; template < typename T > void func ( void ){ auto val = T :: get (); cout << val << endl ; } int main ( void ){ func < A > (); func < B > (); return 0 ; } // \u8fd0\u884c\u7ed3\u679c // 100 // https://kangxishuo.com/ C++14 \u8fdb\u4e00\u6b65\u6269\u5c55\u4e86 auto \u7684\u7528\u6cd5\uff0c\u5141\u8bb8\u7528\u5b83\u6765\u6307\u5b9a\u51fd\u6570\u7684\u8fd4\u56de\u7c7b\u578b auto add ( int x , int y ) -> int { return x + y ; } \u4e0e const \u7ed3\u5408 \u5f53\u7c7b\u578b\u4e0d\u4e3a\u5f15\u7528\u65f6\uff0c auto \u7684\u63a8\u5bfc\u7ed3\u679c\u5c06\u4e0d\u4fdd\u7559\u8868\u8fbe\u5f0f\u7684 const \u5c5e\u6027 \uff1b \u5f53\u7c7b\u578b\u4e3a\u5f15\u7528\u65f6\uff0cauto \u7684\u63a8\u5bfc\u7ed3\u679c\u5c06\u4fdd\u7559\u8868\u8fbe\u5f0f\u7684 const \u5c5e\u6027\u3002 int x = 0 ; const auto n = x ; //n \u4e3a const int \uff0cauto \u88ab\u63a8\u5bfc\u4e3a int auto f = n ; //f \u4e3a const int\uff0cauto \u88ab\u63a8\u5bfc\u4e3a int\uff08const \u5c5e\u6027\u88ab\u629b\u5f03\uff09 const auto & r1 = x ; //r1 \u4e3a const int& \u7c7b\u578b\uff0cauto \u88ab\u63a8\u5bfc\u4e3a int auto & r2 = r1 ; //r1 \u4e3a const int& \u7c7b\u578b\uff0cauto \u88ab\u63a8\u5bfc\u4e3a const int \u7c7b\u578b`\u5728\u8fd9\u91cc\u63d2\u5165\u4ee3\u7801\u7247` \u5316\u7b80 std :: map < std :: string , std :: vector < int >> complexFunction () { return {{ \"key\" , { 1 , 2 , 3 , 4 , 5 }}}; } auto result = complexFunction (); // \u81ea\u52a8\u63a8\u5bfc\u4e3astd::map<std::string, std::vector<int>> decltype \u00b6 \u8bed\u6cd5\u683c\u5f0f\u7684\u533a\u522b auto varname = value ; // auto\u7684\u8bed\u6cd5\u683c\u5f0f decltype ( exp ) varname [ = value ]; // decltype\u7684\u8bed\u6cd5\u683c\u5f0f \u5176\u4e2d\uff0c varname \u8868\u793a\u53d8\u91cf\u540d\uff0c value \u8868\u793a\u8d4b\u7ed9\u53d8\u91cf\u7684\u503c\uff0c exp \u8868\u793a\u4e00\u4e2a\u8868\u8fbe\u5f0f\uff0c\u65b9\u62ec\u53f7 [] \u8868\u793a\u53ef\u9009\u3002 auto \u8981\u6c42\u53d8\u91cf\u5fc5\u987b\u521d\u59cb\u5316\uff0c\u4e5f\u5c31\u662f\u5728\u5b9a\u4e49\u53d8\u91cf\u7684\u540c\u65f6\u5fc5\u987b\u7ed9\u5b83\u8d4b\u503c\uff1b\u800c decltype \u4e0d\u8981\u6c42\uff0c\u521d\u59cb\u5316\u4e0e\u5426\u90fd\u4e0d\u5f71\u54cd\u53d8\u91cf\u7684\u7c7b\u578b\u3002 \u5728\u63a8\u5bfc\u53d8\u91cf\u7c7b\u578b\u65f6\uff0cauto \u548c decltype \u5bf9 cv \u9650\u5236\u7b26 \u7684\u5904\u7406\u662f\u4e0d\u4e00\u6837\u7684\u3002decltype \u4f1a\u4fdd\u7559 cv \u9650\u5b9a\u7b26 \uff0c\u800c auto \u6709\u53ef\u80fd\u4f1a\u53bb\u6389 cv \u9650\u5b9a\u7b26 \u3002 cv \u9650\u5b9a\u7b26 \u662f const \u548c volatile \u5173\u952e\u5b57\u7684\u7edf\u79f0\uff1a auto \u5173\u952e\u5b57\u5bf9 cv \u9650\u5b9a\u7b26 \u7684\u63a8\u5bfc\u89c4\u5219\uff1a \u5982\u679c\u8868\u8fbe\u5f0f\u7684\u7c7b\u578b \u4e0d\u662f\u6307\u9488\u6216\u8005\u5f15\u7528 \uff0cauto \u4f1a\u628a cv \u9650\u5b9a\u7b26 \u76f4\u63a5\u629b\u5f03\uff0c \u63a8\u5bfc\u6210 non-const \u6216\u8005 non-volatile \u7c7b\u578b \u3002 \u5982\u679c\u8868\u8fbe\u5f0f\u7684\u7c7b\u578b \u662f\u6307\u9488\u6216\u8005\u5f15\u7528 \uff0cauto \u5c06\u4fdd\u7559 cv \u9650\u5b9a\u7b26\u3002 ```c++ // const int main() { // \u975e\u6307\u9488\u975e\u5f15\u7528\u7c7b\u578b const int n1 = 0; auto n2 = 10; // n2 \u662f int n2 = 99;// correct decltype(n1) n3 = 20; // n3 \u662f const int n3 = 5; // \u9519\u8bef // \u6307\u9488\u7c7b\u578b const int p1 = &n1; auto p2 = p1; // p2 \u662f const int * p2 = 66; // \u9519\u8bef decltype(p1) p3 = p1; // p3 \u662f const int * *p3 = 19; // \u9519\u8bef } // ref int main() { int n = 15; int &r1 = n; //auto\u63a8\u5bfc auto r2 = r1; r2 = 20; std::cout << n << \", \" << r1 << \", \" << r2 << std::endl; //decltype\u63a8\u5bfc decltype(r1) r3 = n; r3 = 115; std::cout << n << \", \" << r1 << \", \" << r3 << std::endl; return 0; } output: 15, 15, 20 115, 115, 115 ``` \u4f7f\u7528\u573a\u666f \u00b6 // decltype usage examples. #include <iostream> #include <type_traits> #include <utility> #include <vector> // 1) Trailing-return with decltype to mirror expression type. template < typename L , typename R > auto add ( L lhs , R rhs ) -> decltype ( lhs + rhs ) { return lhs + rhs ; } // 2) decltype(auto) forwarding helper preserves value category. template < typename T > decltype ( auto ) forward_value ( T && v ) { return std :: forward < T > ( v ); } int main () { std :: vector < int > numbers = { 1 , 2 , 3 }; // Mirror a variable's type. decltype ( numbers ) :: value_type first = numbers . front (); // int std :: cout << \"first=\" << first << \" \\n \" ; // Use trailing return to deduce result of an expression. auto sum = add ( 1 , 2.5 ); // deduced double std :: cout << \"sum=\" << sum << \" (type is double? \" << std :: boolalpha << std :: is_same_v < decltype ( sum ), double > << \") \\n \" ; // deducing lambda return type. auto twice = []( int x ) { return x * 2 ; }; using TwiceRet = decltype ( twice ( 1 )); // int TwiceRet v = twice ( 5 ); std :: cout << \"twice(5)=\" << v << \" \\n \" ; // decltype(auto) preserves reference/value. int x = 42 ; int & ref = x ; auto by_value = forward_value ( x ); // int auto && by_ref = forward_value ( ref ); // int& std :: cout << \"by_value=\" << by_value << \", by_ref=\" << by_ref << \" \\n \" ; return 0 ; } C++11 \u65b0\u7279\u6027\uff1a\u81ea\u52a8\u7c7b\u578b\u63a8\u5bfc auto \u548c decltype\uff08\u4e0b\uff09 - \u77e5\u4e4e lambda \u00b6 \u301058\u3011C++\u7684\u51fd\u6570\u6307\u9488_\u54d4\u54e9\u54d4\u54e9_bilibili [ capture list ] ( parameters ) -> return_type { // \u51fd\u6570\u4f53 } \u6355\u83b7\u5217\u8868\uff08Capture List\uff09 \uff1a\u6307\u5b9a\u5916\u90e8\u53d8\u91cf\u7684\u8bbf\u95ee\u65b9\u5f0f\uff08\u6309\u503c\u6216\u5f15\u7528\uff09\uff0c\u4f8b\u5982 [=] \u3001 [&x] \u3002 [ ] \uff1a\u4e0d\u6355\u83b7\u4efb\u4f55\u53d8\u91cf\u3002 [=] \uff1a\u6309\u503c\u6355\u83b7\u6240\u6709\u5916\u90e8\u53d8\u91cf\uff08\u526f\u672c\uff09\u3002 [&] \uff1a\u6309\u5f15\u7528\u6355\u83b7\u6240\u6709\u5916\u90e8\u53d8\u91cf\u3002 [x, &y] \uff1a\u6309\u503c\u6355\u83b7 x \uff0c\u6309\u5f15\u7528\u6355\u83b7 y \u3002 [this] \uff1a\u6355\u83b7\u5f53\u524d\u7c7b\u7684 this \u6307\u9488\uff0c\u53ef\u8bbf\u95ee\u6210\u5458\u53d8\u91cf\u3002 \u53c2\u6570\u5217\u8868\uff08Parameters\uff09 \uff1a\u4e0e\u666e\u901a\u51fd\u6570\u53c2\u6570\u7c7b\u4f3c\uff0c\u4f8b\u5982 (int a, int b) \u3002 mutable \uff1a\u5141\u8bb8\u4fee\u6539\u6309\u503c\u6355\u83b7\u7684\u53d8\u91cf\uff08\u9ed8\u8ba4\u4e0d\u53ef\u4fee\u6539\uff09\u3002 \u8fd4\u56de\u7c7b\u578b\uff08Return Type\uff09 \uff1a\u53ef\u7701\u7565\uff0c\u7f16\u8bd1\u5668\u81ea\u52a8\u63a8\u65ad\u3002 \u51fd\u6570\u4f53\uff08Function Body\uff09 \uff1a\u5b9e\u73b0\u5177\u4f53\u903b\u8f91\u3002 \u5178\u578b\u5e94\u7528\u573a\u666f \u00b6 int i = 0 , j = 1 ; auto func = [ i , & j ]( bool b , float f ){ ++ j ; cout << i << \", \" << b << \", \" << f << endl ; }; func ( true , 1.0f ); std :: vector < int > vec { 3 , 1 , 4 , 1 , 5 }; // \u6309\u964d\u5e8f\u6392\u5e8f std :: sort ( vec . begin (), vec . end (), []( int a , int b ) { return a > b ; }); // \u904d\u5386\u5e76\u8ba1\u7b97\u5e73\u65b9 std :: for_each ( vec . begin (), vec . end (), []( int x ) { std :: cout << x * x << \" \" ; }); //\u6355\u83b7\u5c40\u90e8\u53d8\u91cf\uff0c\u5f62\u6210\u95ed\u5305\uff0c\u907f\u514d\u5168\u5c40\u53d8\u91cf int threshold = 10 ; auto filter = [ threshold ]( int x ) { return x > threshold ; }; Keywords \u00b6 inline \u00b6 \u5728 c/c++ \u4e2d\uff0c\u4e3a\u4e86\u89e3\u51b3\u4e00\u4e9b\u9891\u7e41\u8c03\u7528\u7684\u5c0f\u51fd\u6570==\u5927\u91cf\u6d88\u8017\u6808\u7a7a\u95f4\uff08\u6808\u5185\u5b58\uff09\u7684\u95ee\u9898==\uff0c\u7279\u522b\u7684\u5f15\u5165\u4e86 inline \u4fee\u9970\u7b26\uff0c\u8868\u793a\u4e3a\u5185\u8054\u51fd\u6570\u3002 inline\u672c\u8d28\u662f\u7f16\u8bd1\u5668==\u4f18\u5316\u5efa\u8bae==\uff0c\u800c\u975e\u6307\u4ee4\u3002 \u7f16\u8bd1\u5668\u4f1a\u6839\u636e\u51fd\u6570\u4f53\u5927\u5c0f\u3001\u8c03\u7528\u9891\u7387\u3001\u9012\u5f52 / \u5206\u652f\u590d\u6742\u5ea6\u7b49\u56e0\u7d20\u51b3\u5b9a\u662f\u5426\u5185\u8054\uff1a \u7b80\u5355\u51fd\u6570\uff08\u5982 getter/setter\u3001\u7b97\u672f\u8fd0\u7b97\uff09\uff1a\u7f16\u8bd1\u5668\u5927\u6982\u7387\u91c7\u7eb3inline\u5efa\u8bae\uff1b \u590d\u6742\u51fd\u6570\uff08\u5982\u5305\u542b\u5faa\u73af\u3001\u9012\u5f52\u3001\u5927\u91cf\u5206\u652f\uff09\uff1a\u7f16\u8bd1\u5668\u53ef\u80fd\u5ffd\u7565inline\uff0c\u4ecd\u6309\u666e\u901a\u51fd\u6570\u5904\u7406\uff1b \u9012\u5f52\u51fd\u6570\uff1a\u51e0\u4e4e\u65e0\u6cd5\u5185\u8054\uff08\u9664\u975e\u7f16\u8bd1\u5668\u652f\u6301\u5c3e\u9012\u5f52\u4f18\u5316\uff0c\u4f46\u6781\u5c11\uff09\u3002 C \u4e0e C++ \u4e2dinline\u7684\u6838\u5fc3\u5dee\u5f02 \u00b6 C \u8bed\u8a00\uff08C99 \u53ca\u4e4b\u540e\uff09\uff1ainline\u4ec5\u8868\u793a \u201c\u5185\u8054\u5efa\u8bae\u201d\uff0c\u4e14inline\u51fd\u6570\u7684\u5b9a\u4e49\u9700\u6ee1\u8db3\u591a\u5904\u58f0\u660e\u4e00\u81f4\uff0c\u82e5\u51fd\u6570\u5728\u591a\u4e2a\u7f16\u8bd1\u5355\u5143\u4e2d\u88ab\u8c03\u7528\uff0c\u9700\u786e\u4fdd\u6709\u4e14\u4ec5\u6709\u4e00\u4e2a\u7f16\u8bd1\u5355\u5143\u63d0\u4f9b\u8be5\u51fd\u6570\u7684 \u201c\u5916\u90e8\u5b9a\u4e49\u201d\uff08\u975einline\u7684\u5b9a\u4e49\uff09\uff0c\u5426\u5219\u4f1a\u5bfc\u81f4\u94fe\u63a5\u9519\u8bef\u3002 C++ \u8bed\u8a00\uff1ainline\u9664\u4e86\u5185\u8054\u5efa\u8bae\uff0c\u8fd8\u9690\u542b **\u201c\u5916\u90e8\u94fe\u63a5\u201d \u4e14\u5141\u8bb8\u91cd\u590d\u5b9a\u4e49 ** \u7684\u7279\u6027 \u2014\u2014 \u53ea\u8981\u591a\u4e2a\u7f16\u8bd1\u5355\u5143\u4e2d\u7684inline\u51fd\u6570\u5b9a\u4e49\u5b8c\u5168\u4e00\u81f4\uff0c\u7f16\u8bd1\u5668\u4f1a\u81ea\u52a8\u5408\u5e76\u4e3a\u4e00\u4e2a\u5b9e\u4f8b\uff0c\u907f\u514d\u94fe\u63a5\u51b2\u7a81\u3002 \u4f7f\u7528\u573a\u666f \u00b6 \u77ed\u5c0f\u4e14\u9891\u7e41\u8c03\u7528\u7684\u51fd\u6570\uff1a\u5982\u6570\u503c\u8ba1\u7b97\u3001\u7b80\u5355\u7684\u6210\u5458\u8bbf\u95ee\u5668\uff08getter/setter\uff09\u3001\u5de5\u5177\u7c7b\u5c0f\u51fd\u6570\uff08\u5982\u5224\u65ad\u5947\u5076\u3001\u6c42\u7edd\u5bf9\u503c\uff09\u3002 // C++\u793a\u4f8b\uff1a\u7c7b\u5185inline\u6210\u5458\u51fd\u6570 class Point { private : int x , y ; public : // \u7c7b\u5185\u5b9a\u4e49\u7684\u6210\u5458\u51fd\u6570\u9ed8\u8ba4inline int getX () const { return x ; } int getY () const { return y ; } }; \u6a21\u677f\u51fd\u6570\uff1a\u6a21\u677f\u51fd\u6570\u901a\u5e38\u5728\u5934\u6587\u4ef6\u4e2d\u5b9a\u4e49\uff0cinline\u53ef\u8f85\u52a9\u7f16\u8bd1\u5668\u4f18\u5316\uff0c\u4e14\u907f\u514d\u94fe\u63a5\u51b2\u7a81\u3002 Tips \u00b6 constexpr \u51fd\u6570\uff1a\u9ed8\u8ba4\u9690\u542binline\u7279\u6027\uff0c\u53ef\u5728\u7f16\u8bd1\u671f\u6c42\u503c\uff0c\u4e5f\u53ef\u5728\u8fd0\u884c\u65f6\u8c03\u7528\u5e76\u88ab\u5185\u8054\u3002 consteval \u51fd\u6570\uff08C++20\uff09\uff1a\u5f3a\u5236\u7f16\u8bd1\u671f\u6c42\u503c\uff0c\u672c\u8d28\u4e5f\u662f\u5185\u8054\u7684\u3002 \u907f\u514d\u8fc7\u5ea6\u5185\u8054\uff1a\u9891\u7e41\u5185\u8054\u5927\u51fd\u6570\u4f1a\u5bfc\u81f4\u53ef\u6267\u884c\u6587\u4ef6\u4f53\u79ef\u589e\u5927\uff08\u4ee3\u7801\u81a8\u80c0\uff09\uff0c\u964d\u4f4e CPU \u7f13\u5b58\u5229\u7528\u7387\uff0c\u53cd\u800c\u5f71\u54cd\u6027\u80fd\u3002 \u7f16\u8bd1\u5668\u4f18\u5316\u7ea7\u522b\u5f71\u54cd\uff1ainline\u7684\u6548\u679c\u4f9d\u8d56\u7f16\u8bd1\u5668\u4f18\u5316\uff08\u5982 GCC \u9700\u52a0-O2/-O3\uff09\uff0cDebug \u6a21\u5f0f\u4e0b\u7f16\u8bd1\u5668\u901a\u5e38\u5ffd\u7565inline\u4ee5\u65b9\u4fbf\u8c03\u8bd5\u3002 \u94fe\u63a5\u5c5e\u6027\u95ee\u9898\uff1aC \u8bed\u8a00\u4e2d\u82e5\u672a\u7528static\u4fee\u9970\u5934\u6587\u4ef6\u4e2d\u7684inline\u51fd\u6570\uff0c\u9700\u786e\u4fdd\u53ea\u6709\u4e00\u4e2a\u7f16\u8bd1\u5355\u5143\u63d0\u4f9b\u8be5\u51fd\u6570\u7684\u975einline\u5b9a\u4e49\uff0c\u5426\u5219\u4f1a\u62a5 \u201cmultiple definition\u201d \u9519\u8bef\u3002 \u8c03\u8bd5\u96be\u5ea6\u589e\u52a0 \uff1a\u5185\u8054\u51fd\u6570\u7684\u4ee3\u7801\u88ab\u5d4c\u5165\u8c03\u7528\u5904\uff0c\u8c03\u8bd5\u65f6\u65e0\u6cd5\u76f4\u63a5\u65ad\u70b9\u5230\u51fd\u6570\u5185\u90e8\uff08\u9700\u7981\u7528\u4f18\u5316\uff09\u3002 ref \u00b6 https://www.cnblogs.com/Kakakak/p/19278174 constexpr/consteval/constinit \u00b6 constexpr \u8868\u793a\u201c\u53ef\u4ee5\u5728==\u7f16\u8bd1\u671f==\u6c42\u503c\u201d\uff08\u4f46\u5e76\u4e0d\u5f3a\u5236\uff09\u2014\u2014\u5b83\u5141\u8bb8\u628a\u8868\u8fbe\u5f0f/\u51fd\u6570/\u6784\u9020\u5728\u7f16\u8bd1\u671f\u8ba1\u7b97\uff0c\u4ece\u800c\u7528\u4e8e\u9700\u8981\u5e38\u91cf\u8868\u8fbe\u5f0f\u7684\u573a\u666f\uff08\u5982\u6570\u7ec4\u5927\u5c0f\u3001\u6a21\u677f\u53c2\u6570\u3001static_assert \u7b49\uff09\u3002 constexpr ==\u4fee\u9970\u53d8\u91cf==\u65f6\u610f\u5473\u7740\u5176\u521d\u59cb\u503c\u5fc5\u987b\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff08\u800c\u4e14\u8be5\u53d8\u91cf\u672c\u8eab\u662f\u4e0d\u53ef\u53d8\u7684\uff09\u3002 constexpr \u4fee\u9970==\u51fd\u6570/\u6784\u9020\u51fd\u6570==\u65f6\uff0c\u8868\u793a\u8be5\u51fd\u6570\u53ef\u4ee5\u5728\u7f16\u8bd1\u671f\u88ab\u8c03\u7528\uff1b\u5728\u8fd0\u884c\u65f6\u4e5f\u53ef\u4ee5\u88ab\u6b63\u5e38\u8c03\u7528\u3002 C++17 \u5f15\u5165\u4e86 if constexpr \uff08\u7f16\u8bd1\u671f\u5206\u652f\uff09\uff0cC++20 \u53c8\u52a0\u5165\u4e86 consteval \u4e0e constinit \u7b49\u6269\u5c55\uff0c\u6574\u4f53\u4e0a constexpr \u80fd\u505a\u7684\u4e8b\u60c5\u968f\u7740 C++ \u6807\u51c6\u6f14\u8fdb\u8d8a\u6765\u8d8a\u591a\u3002 consteval \u00b6 \u82e5\u4f60\u9700\u8981==\u5f3a\u5236\u5728\u7f16\u8bd1\u671f\u6c42\u503c==\uff0c\u7528 consteval \uff08C++20\uff09\u3002 consteval \u8868\u793a\u201c\u7acb\u5373\u51fd\u6570\u201d\uff1a\u51fd\u6570\u88ab\u6807\u8bb0\u4e3a consteval \u65f6\uff0c\u6240\u6709\u201c\u53ef\u80fd\u88ab\u6c42\u503c\u201d\u7684\u8c03\u7528\u5fc5\u987b\u5728\u7f16\u8bd1\u671f\u4ea7\u751f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff1b\u5426\u5219\u5c31\u662f\u7f16\u8bd1\u9519\u8bef\u3002\u6362\u53e5\u8bdd\u8bf4\uff1a\u8c03\u7528\u65f6\u5f3a\u5236\u5728\u7f16\u8bd1\u671f\u6267\u884c\uff08\u4e0d\u80fd\u5728\u8fd0\u884c\u65f6\u6267\u884c\uff09\u3002\u8fd9\u662f constexpr \u7684\u8865\u5145\uff1a constexpr \u662f\u201c\u53ef\u7f16\u8bd1\u671f\u6c42\u503c\u201d\uff0c consteval \u662f\u201c\u5fc5\u987b\u7f16\u8bd1\u671f\u6c42\u503c\u201d\u3002 consteval int make_magic () { return 42 ; } constexpr int id = make_magic (); // OK int x = make_magic (); // \u7f16\u8bd1\u9519\u8bef\uff1a\u4e0d\u80fd\u5728\u8fd0\u884c\u65f6\u8c03\u7528 consteval \u51fd\u6570 \u5f53\u4f60\u60f3\u786e\u4fdd\u67d0\u4e9b\u503c\u5728\u7f16\u8bd1\u671f\u5c31\u786e\u5b9a\uff08\u4f8b\u5982\u751f\u6210\u7f16\u8bd1\u671f\u5e38\u91cf\u914d\u7f6e\u3001\u751f\u6210\u7c7b\u578b\u76f8\u5173\u7684\u5e38\u91cf\uff09\uff0c\u7528 consteval \u5f88\u5408\u9002 constinit \u00b6 constinit \u5e76\u4e0d\u4f1a\u4f7f\u53d8\u91cf\u6210\u4e3a\u5e38\u91cf\uff08\u5b83==\u5e76\u4e0d\u9690\u542b const==\uff09\uff0c\u5b83\u7684\u76ee\u7684\u662f \u4fdd\u8bc1\u5177\u6709\u9759\u6001/\u7ebf\u7a0b\u5b58\u50a8\u671f\u7684\u53d8\u91cf\u8fdb\u884c\u201c\u9759\u6001\uff08 constant \uff09\u521d\u59cb\u5316\u201d\u800c\u4e0d\u662f\u52a8\u6001\u521d\u59cb\u5316\uff1b \u5982\u679c\u5176\u521d\u59cb\u5316\u4e0d\u662f\u5e38\u91cf\u521d\u59cb\u5316\uff0c\u7a0b\u5e8f\u5c31\u662f ill-formed\uff08\u8fdd\u4f8b\uff09 \u3002\u56e0\u6b64 constinit \u5e38\u7528\u4e8e\u9632\u6b62\u201c\u9759\u6001\u521d\u59cb\u5316\u987a\u5e8f\u6df7\u4e71\u201d\uff08static initialization order fiasco\uff09\u3002\u7b80\u800c\u8a00\u4e4b\uff1a constinit \u662f\u5173\u4e8e\u201c\u521d\u59cb\u5316\u65f6\u673a\u201d\u7684\u65ad\u8a00 \uff0c\u800c\u975e\u5173\u4e8e\u662f\u5426\u5e38\u91cf\u3002 constexpr int compile_time_val = 10 ; // \u5e38\u91cf\u521d\u59cb\u5316 constinit int runtime_global = compile_time_val ; // OK\uff08\u4fdd\u8bc1\u4e3a\u5e38\u91cf\u521d\u59cb\u5316\uff09 \u4f7f\u7528\u573a\u666f \u00b6 \u7ecf\u5178\u4f8b\u5b50\uff1a\u7528 constexpr \u5199\u4e00\u4e2a\u9636\u4e58\u51fd\u6570\uff0c\u7136\u540e\u5728\u7f16\u8bd1\u671f\u6c42\u503c\u5e76\u7528\u4e8e\u6570\u7ec4\u5927\u5c0f\u6216\u9759\u6001\u65ad\u8a00\u3002 // \u9012\u5f52\u9636\u4e58\uff08C++14 \u53ca\u4ee5\u540e\u66f4\u5bbd\u677e\u7684 constexpr \u5141\u8bb8\u6b64\u7c7b\u5199\u6cd5\uff09 constexpr int factorial ( int n ) { return n <= 1 ? 1 : ( n * factorial ( n - 1 )); } static_assert ( factorial ( 5 ) == 120 ); // \u5728\u7f16\u8bd1\u671f\u9a8c\u8bc1 int x = 6 ; int r = factorial ( x ); // \u8fd0\u884c\u65f6\u8c03\u7528\uff08\u5982\u679c x \u4e0d\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff09 constexpr \u53d8\u91cf\u5fc5\u987b\u5728\u5b9a\u4e49\u5904\u88ab\u5e38\u91cf\u8868\u8fbe\u5f0f\u521d\u59cb\u5316\uff08\u7f16\u8bd1\u5668\u5fc5\u987b\u80fd\u5728\u7f16\u8bd1\u671f\u6c42\u51fa\u5b83\u7684\u503c\uff09\u3002 constexpr int square ( int x ) { return x * x ; } constexpr int val = square ( 4 ); // \u7f16\u8bd1\u671f\u5df2\u77e5\u4e3a 16 // val = 5; // \u9519\u8bef\uff1aval \u662f\u5e38\u91cf if constexpr(){} : C++17 \u7684\u7f16\u8bd1\u671f\u6761\u4ef6\u5206\u652f \u6761\u4ef6\u5fc5\u987b\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff08true/false\u5728\u7f16\u8bd1\u671f\u5df2\u77e5\uff09\u3002\u7f16\u8bd1\u5668\u4f1a\u5728\u8bed\u4e49\u5206\u6790\u9636\u6bb5\u76f4\u63a5\u5220\u9664\u4e0d\u6210\u7acb\u7684\u5206\u652f\uff0c \u8fde\u7c7b\u578b\u68c0\u67e5\u4e5f\u4e0d\u4f1a\u505a\u3002 \u7528\u9014\uff1a\u6839\u636e\u6a21\u677f\u53c2\u6570/\u7c7b\u578b\u7279\u6027\u9009\u62e9\u4e0d\u540c\u5b9e\u73b0\uff0c\u800c\u4e0d\u8981\u6c42\u6240\u6709\u5206\u652f\u90fd\u5bf9\u6240\u6709\u7c7b\u578b\u5408\u6cd5\u3002 \u548c\u666e\u901a if \u7684\u533a\u522b\uff1a\u666e\u901a if \u53ea\u662f\u8fd0\u884c\u65f6\u9009\u62e9\uff0c\u4e24\u4e2a\u5206\u652f\u90fd\u8981\u5148\u901a\u8fc7\u7f16\u8bd1\uff08\u7c7b\u578b\u8981\u5408\u6cd5\uff09\uff1bif constexpr \u5728\u7f16\u8bd1\u671f\u88c1\u526a\u65e0\u6548\u5206\u652f\uff0c\u907f\u514d\u786c\u9519\u8bef\u3002 \u4f8b\u5b50\uff1a template < typename T > void print ( T v ) { if constexpr ( std :: is_integral_v < T > ) { std :: cout << \"int-like: \" << v << '\\n' ; } else if constexpr ( std :: is_floating_point_v < T > ) { std :: cout << \"float-like: \" << std :: fixed << v << '\\n' ; } else { std :: cout << \"something else \\n \" ; } } // \u8c03\u7528 print(\"hi\") \u65f6\uff0c\u6574\u6570/\u6d6e\u70b9\u5206\u652f\u88ab\u7f16\u8bd1\u5668\u79fb\u9664\uff0c\u4e0d\u8981\u6c42\u5bf9\u5b57\u7b26\u4e32\u4e5f\u80fd\u505a\u6574\u6570\u64cd\u4f5c\uff0c\u8fd9\u5c31\u662f\u5b83\u7684\u4ef7\u503c ref \u00b6 https://blog.csdn.net/Ethan_Rich/article/details/151958218 volatile \u00b6 volatile \u8868\u793a\u6570\u636e\u662f\u53ef\u53d8\u7684\u3001\u6613\u53d8\u7684\uff0c\u76ee\u7684\u662f\u4e0d\u8ba9 CPU \u5c06\u6570\u636e\u7f13\u5b58\u5230\u5bc4\u5b58\u5668\uff0c\u800c\u662f\u4ece\u539f\u59cb\u7684\u5185\u5b58\u4e2d\u8bfb\u53d6\u3002 mutable \u00b6 assert \u00b6 \u662fc\u5199\u7684 C++ \u2022 \u4e8c\u8005\u529f\u80fd\u4e0a\u57fa\u672c\u4e00\u6837\uff0c\u90fd\u63d0\u4f9b assert \u5b8f\uff1b\u5dee\u522b\u5728\u4e8e\u98ce\u683c\u548c\u53ef\u79fb\u690d\u6027\uff1a \u662f C \u5934\u6587\u4ef6\uff1b\u5728 C++ \u4e2d\u4e5f\u80fd\u7528\uff0c\u4f46\u5c5e\u4e8e\u65e7\u5f0f\u63a5\u53e3\u3002 \u662f C++ \u7248\u672c\u7684\u5934\u6587\u4ef6\uff1b\u6309\u6807\u51c6\u5e93\u98ce\u683c\u5f15\u5165 C \u5934\uff0c\u63a8\u8350\u5728 C++ \u4e2d\u4f7f\u7528\u5b83\u3002 \u5373\u4fbf\u7528 \uff0cassert \u4ecd\u7136\u662f==\u5b8f==\uff0c\u4e0d\u5728 std \u547d\u540d\u7a7a\u95f4\uff08\u6807\u51c6\u6ca1\u6709 std::assert\uff09\u3002 \u884c\u4e3a\uff08NDEBUG \u5173\u95ed\u65ad\u8a00\u7b49\uff09\u5b8c\u5168\u4e00\u81f4\u3002 \u5728 C++ \u4ee3\u7801\u91cc\u7528 \uff0c\u5728\u7eaf C \u4ee3\u7801\u91cc\u7528 \u5373\u53ef\u3002 static_assert \u00b6 #include <cassert> assert ( condition ) static_assert ( sizeof ( void * ) == 4 , \"64\u4f4d\u7cfb\u7edf\u4e0a\u4e0d\u652f\u6301\uff01\" , \"ERROR Condition!\" ); //\u8be5static_assert\u7528\u6765\u786e\u4fdd\u7f16\u8bd1\u4ec5\u572832\u4f4d\u7684\u5e73\u53f0\u4e0a\u8fdb\u884c\uff0c\u4e0d\u652f\u630164\u4f4d\u7684\u5e73\u53f0\uff0c\u8be5\u8bed\u53e5\u53ef\u4ee5\u653e\u5728\u6587\u4ef6\u7684\u5f00\u5934\u5904\uff0c\u8fd9\u6837\u53ef\u4ee5\u5c3d\u65e9\u68c0\u67e5\uff0c\u4ee5\u8282\u7701\u5931\u8d25\u60c5\u51b5\u4e0b\u7684\u7f16\u8bd1\u65f6\u95f4\u3002 static_assert ==\u7f16\u8bd1\u671f\u95f4==\u65ad\u8a00\uff0c\u4e0d\u751f\u6210\u76ee\u6807\u4ee3\u7801 \u53c2\u8003 \u00b6 c++11\uff1astatic_assert \u4e0eassert_c++assert\u548cstatic assert-CSDN\u535a\u5ba2 try-catch-throw \u00b6 \u7a0b\u5e8f\u7684\u9519\u8bef\u5927\u81f4\u53ef\u4ee5\u5206\u4e3a\u4e09\u79cd\uff0c\u5206\u522b\u662f\u8bed\u6cd5\u9519\u8bef\u3001\u903b\u8f91\u9519\u8bef\u548c\u8fd0\u884c\u65f6\u9519\u8bef\uff1a 1) \u8bed\u6cd5\u9519\u8bef\u5728\u7f16\u8bd1\u548c\u94fe\u63a5\u9636\u6bb5\u5c31\u80fd\u53d1\u73b0\uff0c\u53ea\u6709 100% \u7b26\u5408\u8bed\u6cd5\u89c4\u5219\u7684\u4ee3\u7801\u624d\u80fd\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002\u8bed\u6cd5\u9519\u8bef\u662f\u6700\u5bb9\u6613\u53d1\u73b0\u3001\u6700\u5bb9\u6613\u5b9a\u4f4d\u3001\u6700\u5bb9\u6613\u6392\u9664\u7684\u9519\u8bef\uff0c\u7a0b\u5e8f\u5458\u6700\u4e0d\u9700\u8981\u62c5\u5fc3\u7684\u5c31\u662f\u8fd9\u79cd\u9519\u8bef\u3002 2) \u903b\u8f91\u9519\u8bef\u662f\u8bf4\u6211\u4eec\u7f16\u5199\u7684\u4ee3\u7801\u601d\u8def\u6709\u95ee\u9898\uff0c\u4e0d\u80fd\u591f\u8fbe\u5230\u6700\u7ec8\u7684\u76ee\u6807\uff0c\u8fd9\u79cd\u9519\u8bef\u53ef\u4ee5\u901a\u8fc7\u8c03\u8bd5\u6765\u89e3\u51b3\u3002 3) \u8fd0\u884c\u65f6\u9519\u8bef\u662f\u6307\u7a0b\u5e8f\u5728\u8fd0\u884c\u671f\u95f4\u53d1\u751f\u7684\u9519\u8bef\uff0c\u4f8b\u5982\u9664\u6570\u4e3a 0\u3001\u5185\u5b58\u5206\u914d\u5931\u8d25\u3001\u6570\u7ec4\u8d8a\u754c\u3001\u6587\u4ef6\u4e0d\u5b58\u5728\u7b49\u3002C++ \u5f02\u5e38\uff08Exception\uff09\u673a\u5236\u5c31\u662f\u4e3a\u89e3\u51b3\u8fd0\u884c\u65f6\u9519\u8bef\u800c\u5f15\u5165\u7684\u3002 \u8fd0\u884c\u65f6\u9519\u8bef\u5982\u679c\u653e\u4efb\u4e0d\u7ba1\uff0c\u7cfb\u7edf\u5c31\u4f1a\u6267\u884c\u9ed8\u8ba4\u7684\u64cd\u4f5c\uff0c\u7ec8\u6b62\u7a0b\u5e8f\u8fd0\u884c\uff0c\u4e5f\u5c31\u662f\u6211\u4eec\u5e38\u8bf4\u7684\u7a0b\u5e8f\u5d29\u6e83\uff08Crash\uff09\u3002C++ \u63d0\u4f9b\u4e86\u5f02\u5e38\uff08Exception\uff09\u673a\u5236\uff0c\u8ba9\u6211\u4eec\u80fd\u591f\u6355\u83b7\u8fd0\u884c\u65f6\u9519\u8bef\uff0c\u7ed9\u7a0b\u5e8f\u4e00\u6b21\u201c\u8d77\u6b7b\u56de\u751f\u201d\u7684\u673a\u4f1a\uff0c\u6216\u8005\u81f3\u5c11\u544a\u8bc9\u7528\u6237\u53d1\u751f\u4e86\u4ec0\u4e48\u518d\u7ec8\u6b62\u7a0b\u5e8f\u3002 try { // \u53ef\u80fd\u629b\u51fa\u5f02\u5e38\u7684\u8bed\u53e5 ... if (...) throw ... ... } catch ( exceptionType variable ){ // \u5904\u7406\u5f02\u5e38\u7684\u8bed\u53e5 } \u8fd9\u5c31\u597d\u6bd4\uff0ccatch \u544a\u8bc9 try\uff1a\u4f60\u53bb\u68c0\u6d4b\u4e00\u4e0b\u7a0b\u5e8f\u6709\u6ca1\u6709\u9519\u8bef\uff0c\u6709\u9519\u8bef\u7684\u8bdd\u5c31\u544a\u8bc9\u6211\uff0c\u6211\u6765\u5904\u7406\uff0c\u6ca1\u6709\u7684\u8bdd\u5c31\u4e0d\u8981\u7406\u6211\uff01 #include <iostream> #include <string> #include <exception> using namespace std ; int main (){ string str = \"http://c.biancheng.net\" ; try { char ch1 = str [ 100 ]; cout << ch1 << endl ; } catch ( exception e ){ cout << \"[1]out of bound!\" << endl ; } try { char ch2 = str . at ( 100 ); cout << ch2 << endl ; } catch ( exception & e ){ //exception\u7c7b\u4f4d\u4e8e<exception>\u5934\u6587\u4ef6\u4e2d cout << \"[2]out of bound!\" << endl ; } return 0 ; } output: [2]out of bound! [1]\u4e0d\u4f1athrow [2]\u4f1athrow string.at()\u6e90\u7801\uff1a at ( size_type __n ) { if ( __n >= size ()) __throw_out_of_range_fmt ( __N ( \"basic_string::at: __n \" \"(which is %zu) >= this->size() \" \"(which is %zu)\" ), __n , this -> size ()); return _M_data ()[ __n ]; } \u573a\u666f \u00b6 #include <iostream> #include <string> #include <exception> using namespace std ; int main (){ try { throw \"Unknown Exception\" ; //\u629b\u51fa\u5f02\u5e38 cout << \"This statement will not be executed.\" << endl ; } catch ( const char * & e ){ cout << e << endl ; } return 0 ; } \u81ea\u5b9a\u4e49 exception ref \u00b6 https://c.biancheng.net/view/2330.html \u5806\u6808\u5185\u5b58\u7ba1\u7406 \u00b6 \u7a0b\u5e8f\u5185\u5b58\u5206\u533a \u00b6 \u6808\uff1a\u662f\u7531\u7f16\u8bd1\u5668\u5728\u9700\u8981\u65f6\u81ea\u52a8\u5206\u914d\uff0c\u4e0d\u9700\u8981\u65f6\u81ea\u52a8\u6e05\u9664\u7684\u53d8\u91cf\u5b58\u50a8\u533a\u3002\u901a\u5e38\u5b58\u653e\u5c40\u90e8\u53d8\u91cf\u3001\u51fd\u6570\u53c2\u6570\u7b49\u3002 \u5806\uff1a\u662f\u7531 new/malloc \uff08 new \u5e95\u5c42\u5b9e\u73b0\u4ee3\u7801\u4e2d\u8c03\u7528\u4e86 malloc \uff0c new \u53ef\u4ee5\u770b\u6210\u662f malloc \u667a\u80fd\u5316\u7684\u9ad8\u7ea7\u7248\u672c\uff09\u5206\u914d\u7684\u5185\u5b58\u5757\uff0c\u7531\u7a0b\u5e8f\u5458\u91ca\u653e\uff08 \u7f16\u8bd1\u5668\u4e0d\u7ba1 , \u4f46\u662f STL \u9075\u5faa RAII \u539f\u5219\uff0c\u4f1a\u81ea\u884c\u7ba1\u7406\u5185\u5b58\uff09\u3002\u4e00\u822c\u4e00\u4e2anew\u4e0e\u4e00\u4e2adelete\u5bf9\u5e94\uff0c\u4e00\u4e2anew[]\u4e0e\u4e00\u4e2adelete[]\u5bf9\u5e94\u3002\u5982\u679c\u7a0b\u5e8f\u5458\u6ca1\u6709\u91ca\u653e\u6389\uff0c \u8d44\u6e90\u5c06\u7531\u64cd\u4f5c\u7cfb\u7edf\u5728\u7a0b\u5e8f\u7ed3\u675f\u540e\u81ea\u52a8\u56de\u6536\u3002 \u5168\u5c40/\u9759\u6001\u5b58\u50a8\u533a\uff1a\u5168\u5c40\u53d8\u91cf\u548c\u9759\u6001\u53d8\u91cf\u88ab\u5206\u914d\u5230\u540c\u4e00\u5757\u5185\u5b58\u4e2d\u3002 \u5728C\u8bed\u8a00\u4e2d\uff0c\u5168\u5c40\u53d8\u91cf\u53c8\u5206\u4e3a\u521d\u59cb\u5316\u7684\u548c\u672a\u521d\u59cb\u5316\u7684\uff0cC++\u4e2d\u6ca1\u6709\u8fd9\u4e00\u533a \u5e38\u91cf\u5b58\u50a8\u533a\uff1a\u8fd9\u662f\u4e00\u5757\u7279\u6b8a\u5b58\u50a8\u533a\uff0c\u91cc\u8fb9\u5b58\u653e\u5e38\u91cf(\u548c\u4ee3\u7801\uff1f\uff09\uff0c\u4e0d\u5141\u8bb8\u4fee\u6539 \u7a0b\u5e8f\u7684==\u5185\u5b58\u5e03\u5c40\u548c\u7ec4\u7ec7\u53ef\u80fd\u4f1a\u6839\u636e\u6240\u4f7f\u7528\u7684\u64cd\u4f5c\u7cfb\u7edf\u548c\u4f53\u7cfb\u7ed3\u6784\u800c\u6709\u6240\u4e0d\u540c==\u3002\u7136\u800c\uff0c\u4e00\u822c\u6765\u8bf4\uff0c\u5185\u5b58\u53ef\u4ee5\u5206\u4e3a\u4ee5\u4e0b\u51e0\u4e2a\u90e8\u5206: \u5168\u5c40\u6bb5 \uff08 Global segment \uff09\uff1a\u8d1f\u8d23\u5b58\u50a8\u5168\u5c40\u53d8\u91cf\u548c\u9759\u6001\u53d8\u91cf\uff0c\u8fd9\u4e9b\u53d8\u91cf\u7684\u751f\u547d\u5468\u671f\u7b49\u4e8e\u7a0b\u5e8f\u6267\u884c\u7684\u6574\u4e2a\u6301\u7eed\u65f6\u95f4\u3002 \u4ee3\u7801\u6bb5 \uff08 Code segment \uff09\uff1a\u4e5f\u79f0\u4e3a\u6587\u672c\u6bb5\uff0c\u5305\u542b\u7ec4\u6210\u6211\u4eec\u7a0b\u5e8f\u7684\u5b9e\u9645\u673a\u5668\u4ee3\u7801\u6216\u6307\u4ee4\uff0c\u5305\u62ec\u51fd\u6570\u548c\u65b9\u6cd5\u3002 \u5806\u6808 \uff08 Stack \uff09\uff1a\u7528\u4e8e\u7ba1\u7406==\u5c40\u90e8\u53d8\u91cf\u3001\u51fd\u6570\u53c2\u6570\u548c\u63a7\u5236\u4fe1\u606f==\uff08\u4f8b\u5982\u8fd4\u56de\u5730\u5740\uff09 \u5806 \uff08 Heap \uff09\uff1a\u63d0\u4f9b\u4e86\u4e00\u4e2a\u7075\u6d3b\u7684\u533a\u57df\u6765\u5b58\u50a8==\u5927\u578b\u6570\u636e\u7ed3\u6784==\u548c\u5177\u6709==\u52a8\u6001\u751f\u547d\u5468\u671f==\u7684\u5bf9\u8c61\u3002\u5806\u5185\u5b58\u53ef\u4ee5\u5728\u7a0b\u5e8f\u6267\u884c\u671f\u95f4==\u5206\u914d\u6216\u91ca\u653e== [!NOTE]\u503c\u5f97\u6ce8\u610f\u7684\u662f\uff0c \u5185\u5b58\u5206\u914d \u4e0a\u4e0b\u6587\u4e2d\u7684\u5806\u6808\u548c\u5806\u4e0d\u5e94\u4e0e \u6570\u636e\u7ed3\u6784 \u5806\u6808\u548c\u5806\u6df7\u6dc6\u3002 \u6808( Stack ) \u00b6 \u5806\u6808\u7b80\u79f0\u4e3a\u5806\u6808 \u3002 \u7279\u70b9 \u00b6 \u56fa\u5b9a\u5927\u5c0f \uff1a \u5f53\u6d89\u53ca\u5230\u5806\u6808\u5185\u5b58\u65f6\uff0c\u5176\u5927\u5c0f\u4fdd\u6301\u56fa\u5b9a\uff0c\u5e76\u5728\u7a0b\u5e8f\u6267\u884c\u5f00\u59cb\u65f6\u786e\u5b9a\u3002 \u901f\u5ea6\u4f18\u52bf\uff1a \u5806\u6808\u5185\u5b58\u5e27\u662f==\u8fde\u7eed==\u7684\u3002\u56e0\u6b64\uff0c\u5728==\u5806\u6808\u5185\u5b58\u4e2d\u5206\u914d\u548c\u91ca\u653e\u5185\u5b58\u7684\u901f\u5ea6\u975e\u5e38\u5feb==\u3002\u8fd9\u662f\u901a\u8fc7\u64cd\u4f5c\u7cfb\u7edf\u7ba1\u7406\u7684\u5806\u6808\u6307\u9488\u5bf9\u5f15\u7528\u8fdb\u884c\u7b80\u5355\u8c03\u6574\u6765\u5b8c\u6210\u7684\u3002 \u63a7\u5236\u4fe1\u606f\u548c\u53d8\u91cf\u7684\u5b58\u50a8\uff1a \u5806\u6808\u5185\u5b58\u8d1f\u8d23\u5bb9\u7eb3\u63a7\u5236\u4fe1\u606f\u3001\u5c40\u90e8\u53d8\u91cf\u548c\u51fd\u6570\u53c2\u6570\uff0c\u5305\u62ec\u8fd4\u56de\u5730\u5740\u3002 \u6709\u9650\u7684\u53ef\u8bbf\u95ee\u6027\uff1a \u8bf7\u52a1\u5fc5\u8bb0\u4f4f\uff0c\u5b58\u50a8\u5728\u5806\u6808\u5185\u5b58\u4e2d\u7684\u6570\u636e==\u53ea\u80fd\u5728\u6d3b\u52a8\u51fd\u6570\u8c03\u7528\u671f\u95f4\u8bbf\u95ee==\u3002 \u81ea\u52a8\u7ba1\u7406\uff1a \u5806\u6808\u5185\u5b58\u7684\u9ad8\u6548\u7ba1\u7406\u7531\u7cfb\u7edf==\u672c\u8eab\u5b8c\u6210==\uff0c\u4e0d\u9700\u8981\u6211\u4eec\u989d\u5916\u7684\u5de5\u4f5c(\u4e0d\u9700\u8981free)\u3002 \u4e3e\u4f8b \u00b6 \u521d\u59cb\u5806\u6808\u6bb5\u4e3a\u7a7a \u4e3a\u4e3b\u51fd\u6570\u521b\u5efa\u4e00\u4e2a\u65b0\u7684\u5806\u6808\u5e27 \u5728 main \u51fd\u6570\u7684\u5806\u6808\u5e27\u4e2d\uff0c\u5c40\u90e8\u53d8\u91cf x \u73b0\u5728\u7684\u503c\u4e3a 5 \u8c03\u7528 add \u51fd\u6570\uff0c\u5b9e\u9645\u53c2\u6570\u4e3a (5, 10) \u63a7\u5236\u6743\u8f6c\u79fb\u5230 add \u51fd\u6570\uff0c\u4e3a add \u51fd\u6570\u521b\u5efa\u4e00\u4e2a==\u65b0\u7684\u5806\u6808\u5e27==\uff0c\u5176\u4e2d\u5305\u542b\u5c40\u90e8\u53d8\u91cf a\u3001b \u548c sum add \u51fd\u6570\u7684\u5806\u6808\u5e27\u4e0a\u7684 sum \u53d8\u91cf\u88ab\u5206\u914d a + b \u7684\u7ed3\u679c 6\u5171 9 \u4e2a add \u51fd\u6570\u5b8c\u6210\u5176\u4efb\u52a1\u5e76\u4e14==\u5176\u5806\u6808\u5e27\u88ab\u9500\u6bc1== \u5177\u6709\u53ef\u53d8\u7ed3\u679c\u7684\u4e3b\u51fd\u6570\u7684\u5806\u6808\u5e27\u5b58\u50a8\u4ece add \u51fd\u6570\u8fd4\u56de\u7684\u503c \u5728\u663e\u793a\u7ed3\u679c\u503c\uff08\u6b64\u5904\u672a\u663e\u793a\uff09\u540e\uff0c \u4e3b\u529f\u80fd\u5757\u4e5f\u88ab\u9500\u6bc1 \uff0c\u5e76\u4e14\u5806\u6808\u6bb5\u518d\u6b21\u4e3a\u7a7a \u5806(Heap) \u00b6 \u4e5f\u79f0\u4e3a \u52a8\u6001\u5185\u5b58 \u7279\u70b9 \u00b6 \u5927\u5c0f\u7684\u7075\u6d3b\u6027\uff1a \u5806\u5185\u5b58\u5927\u5c0f\u53ef\u4ee5\u5728\u7a0b\u5e8f\u6267\u884c\u8fc7\u7a0b\u4e2d\u53d1\u751f\u53d8\u5316\u3002 \u901f\u5ea6\u6743\u8861\uff1a \u5728\u5806\u4e2d==\u5206\u914d\u548c\u91ca\u653e\u5185\u5b58\u901f\u5ea6\u8f83\u6162==(\u7d22\u5f15\u901f\u5ea6\u5462\uff1f)\uff0c\u56e0\u4e3a\u5b83==\u6d89\u53ca\u5bfb\u627e\u5408\u9002\u7684\u5185\u5b58\u5e27\u548c\u5904\u7406\u788e\u7247==\u3002 \u6301\u4e45\u6570\u636e\uff1a \u5b58\u50a8\u5728\u5806\u5185\u5b58\u4e2d\u7684\u6570\u636e\u5c06==\u4e00\u76f4\u4fdd\u7559==\u5728\u90a3\u91cc\uff0c\u76f4\u5230\u6211\u4eec==\u624b\u52a8\u91ca\u653e\u5b83\u6216\u7a0b\u5e8f\u7ed3\u675f==\u3002 \u624b\u52a8\u7ba1\u7406\uff1a \u5728\u67d0\u4e9b\u7f16\u7a0b\u8bed\u8a00\uff08\u4f8b\u5982C\u548cC++\uff09\u4e2d\uff0c\u5fc5\u987b\u624b\u52a8\u7ba1\u7406\u5806\u5185\u5b58\u3002\u5982\u679c\u5904\u7406\u4e0d\u5f53\uff0c\u53ef\u80fd\u4f1a\u5bfc\u81f4==\u5185\u5b58\u6cc4\u6f0f\u6216\u8d44\u6e90\u4f7f\u7528\u6548\u7387\u4f4e\u4e0b==\u3002 \u4e3e\u4f8b \u00b6 \u6808\u6bb5\u548c\u5806\u6bb5\u4e3a\u7a7a \u4e3a\u4e3b\u51fd\u6570\u521b\u5efa\u4e00\u4e2a\u65b0\u7684\u5806\u6808\u5e27 2\u5171 7 \u4e2a \u5c40\u90e8\u53d8\u91cf\u503c\u88ab\u8d4b\u4e88\u503c 42 \u5728\u5806\u4e0a\u5206\u914d\u4e86\u4e00\u4e2a\u6307\u9488\u53d8\u91cf ptr \uff0c\u6307\u9488 ptr \u4e2d\u5b58\u653e\u7684\u662f\u5206\u914d\u7684\u5806\u5185\u5b58\u7684\u5730\u5740\uff08\u53730x1000\uff09\uff01 value \u53d8\u91cf\u4e2d\u5b58\u50a8\u7684\u503c\uff08\u537342\uff09\u88ab\u8d4b\u503c\u7ed9 ptr \u6307\u5411\u7684\u5185\u5b58\u4f4d\u7f6e\uff08\u5806\u5730\u57400x1000\uff09 \u5806\u4e0a\u5730\u5740 0x1000 \u5904\u5206\u914d\u7684\u5185\u5b58\u88ab\u91ca\u653e\uff0cptr \u6210\u4e3a\u60ac\u7a7a\u6307\u9488 main\u51fd\u6570\u7684\u6808\u5e27\u4ece\u6808\u4e2d\u5f39\u51fa\uff08\u663e\u793aresult\u7684\u503c\u540e\uff09\uff0c\u6808\u6bb5\u548c\u5806\u6bb5\u518d\u6b21\u6e05\u7a7a \u6ce8\u610f\uff1aC++ \u6807\u51c6\u5e93\u8fd8\u63d0\u4f9b\u4e86\u4e00\u7cfb\u5217\u667a\u80fd\u6307\u9488\uff0c\u53ef\u4ee5\u5e2e\u52a9\u81ea\u52a8\u5316\u5806\u4e2d\u5185\u5b58\u5206\u914d\u548c\u91ca\u653e\u7684\u8fc7\u7a0b\u3002 \u7533\u8bf7\u540e\u7cfb\u7edf\u7684\u54cd\u5e94 \u00b6 \u6808 \u00b6 \u53ea\u8981\u6808\u7684\u5269\u4f59\u7a7a\u95f4\u5927\u4e8e\u6240\u7533\u8bf7\u7a7a\u95f4\uff0c\u7cfb\u7edf\u5c06\u4e3a\u7a0b\u5e8f\u63d0\u4f9b\u5185\u5b58\uff0c\u5426\u5219\u5c06\u62a5\u5f02\u5e38\u63d0\u793a\u6808\u6ea2\u51fa\u3002 \u5806 \u00b6 \u9996\u5148\u5e94\u8be5\u77e5\u9053==\u64cd\u4f5c\u7cfb\u7edf\u6709\u4e00\u4e2a\u8bb0\u5f55\u7a7a\u95f2\u5185\u5b58\u5730\u5740\u7684\u94fe\u8868==\uff0c\u5f53\u7cfb\u7edf\u6536\u5230\u7a0b\u5e8f\u7684\u7533\u8bf7\u65f6\uff0c\u4f1a==\u904d\u5386\u8be5\u94fe\u8868==\uff0c\u5bfb\u627e\u7b2c\u4e00\u4e2a\u7a7a\u95f4==\u5927\u4e8e==\u6240\u7533\u8bf7\u7a7a\u95f4\u7684\u5806\u7ed3\u70b9\uff0c\u7136\u540e\u5c06\u8be5\u7ed3\u70b9\u4ece\u7a7a\u95f2\u7ed3\u70b9\u94fe\u8868\u4e2d\u5220\u9664\uff0c\u5e76\u5c06\u8be5\u7ed3\u70b9\u7684\u7a7a\u95f4\u5206\u914d\u7ed9\u7a0b\u5e8f \u7531\u4e8e\u627e\u5230\u7684\u5806\u7ed3\u70b9\u7684\u5927\u5c0f\u4e0d\u4e00\u5b9a\u6b63\u597d\u7b49\u4e8e\u7533\u8bf7\u7684\u5927\u5c0f\uff0c\u7cfb\u7edf\u4f1a\u81ea\u52a8\u7684\u5c06\u591a\u4f59\u7684\u90a3\u90e8\u5206\u91cd\u65b0\u653e\u5165\u7a7a\u95f2\u94fe\u8868\u4e2d \u5bf9\u4e8e\u5927\u591a\u6570\u7cfb\u7edf\uff0c\u4f1a\u5728\u8fd9\u5757\u5185\u5b58\u7a7a\u95f4\u4e2d\u7684\u9996\u5730\u5740\u5904\u8bb0\u5f55\u672c\u6b21\u5206\u914d\u7684\u5927\u5c0f\uff0c\u8fd9\u6837\uff0c\u4ee3\u7801\u4e2d\u7684delete\u8bed\u53e5\u624d\u80fd\u6b63\u786e\u7684\u91ca\u653e\u672c\u5185\u5b58\u7a7a\u95f4 \u7533\u8bf7\u5927\u5c0f\u7684\u9650\u5236 \u00b6 \u6808 \u00b6 \u5728 Windows \u4e0b,\u6808\u662f==\u5411\u4f4e\u5730\u5740\u6269\u5c55==\u7684\u6570\u636e\u7ed3\u6784\uff0c\u662f\u4e00\u5757==\u8fde\u7eed\u7684\u5185\u5b58\u7684\u533a\u57df==\u3002\u8fd9\u53e5\u8bdd\u7684\u610f\u601d\u662f\u6808\u9876\u7684\u5730\u5740\u548c\u6808\u7684\u6700\u5927\u5bb9\u91cf\u662f\u7cfb\u7edf\u9884\u5148\u89c4\u5b9a\u597d\u7684\uff0c\u5728 Windows \u4e0b\uff0c\u6808\u7684\u5927\u5c0f\u662f2M\uff08\u4e5f\u6709\u7684\u8bf4\u662f1M\uff0c\u603b\u4e4b\u662f\u4e00\u4e2a==\u7f16\u8bd1\u65f6\u5c31\u786e\u5b9a\u7684\u5e38\u6570==\uff09\uff0c\u5982\u679c\u7533\u8bf7\u7684\u7a7a\u95f4\u8d85\u8fc7\u6808\u7684\u5269\u4f59\u7a7a\u95f4\u65f6\uff0c\u5c06\u63d0\u793a overflow \u3002\u56e0\u6b64\uff0c\u80fd\u4ece\u6808\u83b7\u5f97\u7684==\u7a7a\u95f4\u8f83\u5c0f==\u3002 \u5806 \u00b6 \u5806\u662f==\u5411\u9ad8\u5730\u5740\u6269\u5c55==\u7684\u6570\u636e\u7ed3\u6784\uff0c\u662f==\u4e0d\u8fde\u7eed==\u7684\u5185\u5b58\u533a\u57df\u3002\u8fd9\u662f\u7531\u4e8e\u7cfb\u7edf\u662f\u7528==\u94fe\u8868==\u6765\u5b58\u50a8\u7684\u7a7a\u95f2\u5185\u5b58\u5730\u5740\u7684\uff0c\u81ea\u7136\u662f\u4e0d\u8fde\u7eed\u7684\uff0c\u800c\u94fe\u8868\u7684\u904d\u5386\u65b9\u5411\u662f\u7531\u4f4e\u5730\u5740\u5411\u9ad8\u5730\u5740\u3002\u5806\u7684\u5927\u5c0f==\u53d7\u9650\u4e8e\u8ba1\u7b97\u673a\u7cfb\u7edf\u4e2d\u6709\u6548\u7684\u865a\u62df\u5185\u5b58==\u3002\u7531\u6b64\u53ef\u89c1\uff0c\u5806\u83b7\u5f97\u7684\u7a7a\u95f4==\u6bd4\u8f83\u7075\u6d3b\uff0c\u4e5f\u6bd4\u8f83\u5927==\u3002 \u7533\u8bf7\u548c\u91ca\u653e\u6548\u7387\u7684\u6bd4\u8f83 \u00b6 \u6808 \u00b6 \u7531\u7cfb\u7edf\u81ea\u52a8\u5206\u914d\uff0c\u901f\u5ea6\u8f83\u5feb\u3002\u4f46\u7a0b\u5e8f\u5458\u662f\u65e0\u6cd5\u63a7\u5236\u7684\u3002 \u65e0\u9700\u64cd\u4f5c\u7cfb\u7edf\u63a5\u5165 \u5206\u914d\u548c\u91ca\u653e\u987a\u5e8f\u8fdb\u884c\uff0c\u4e0d\u4f1a\u4ea7\u751f\u5185\u5b58\u788e\u7247\u3002 \u5206\u914d\u8fde\u7eed\uff0c\u5177\u6709\u826f\u597d\u7684\u7f13\u5b58\u5c40\u90e8\u6027\uff0cCPU\u7f13\u5b58\u53ef\u9ad8\u6548\u9884\u53d6\u6570\u636e\uff0c\u63d0\u9ad8\u8bbf\u95ee\u901f\u5ea6\u3002 \u5806 \u00b6 \u7531new\u5206\u914d\u7684\u5185\u5b58\uff0c\u4e00\u822c\u901f\u5ea6\u6bd4\u8f83\u6162\uff0c\u800c\u4e14\u5bb9\u6613\u4ea7\u751f\u5185\u5b58\u788e\u7247,\u4e0d\u8fc7\u7528\u8d77\u6765\u6700\u65b9\u4fbf \u5206\u914d\u548c\u91ca\u653e\u53ef\u80fd\u6d89\u53ca\u64cd\u4f5c\u7cfb\u7edf\u4ecb\u5165(\u5982\u901a\u8fc7 brk \u6216 mmap \u7cfb\u7edf\u8c03\u7528\u6269\u5c55\u5806\u7a7a\u95f4) \u53ef\u80fd\u8bbe\u8ba1\u7528\u6237\u6001\u548c\u5185\u6838\u6001\u7684\u5207\u6362\uff0c\u589e\u52a0\u989d\u5916\u5f00\u9500\u3002 \u5206\u914d\u548c\u91ca\u653e\u968f\u673a\u8fdb\u884c\uff0c\u53ef\u80fd\u5bfc\u81f4\u5185\u5b58\u788e\u7247\uff0c\u964d\u4f4e\u5185\u5b58\u5206\u914d\u5668\u6548\u7387\uff0c\u589e\u52a0\u5206\u914d\u548c\u91ca\u653e\u65f6\u95f4\u3002 \u5206\u914d\u5206\u6563\uff0c\u7f13\u5b58\u5c40\u90e8\u6027\u8f83\u5dee\uff0cCPU\u7f13\u5b58\u53ef\u80fd\u65e0\u6cd5\u9ad8\u6548\u9884\u53d6\u6570\u636e\uff0c\u5bfc\u81f4\u8bbf\u95ee\u901f\u5ea6\u8f83\u6162\u3002 \u7ebf\u7a0b\u5b89\u5168\u6027 \u00b6 \u6808 \u00b6 \u6bcf\u4e2a\u7ebf\u7a0b\u6709\u72ec\u7acb\u6808\uff0c\u5206\u914d\u548c\u91ca\u653e\u7ebf\u7a0b\u79c1\u6709\uff0c \u65e0\u9700\u8003\u8651\u7ebf\u7a0b\u540c\u6b65 \u3002 \u5806 \u00b6 \u5168\u5c40\u5171\u4eab \uff0c\u5206\u914d\u548c\u91ca\u653e\u53ef\u80fd\u6d89\u53ca==\u7ebf\u7a0b\u540c\u6b65==(\u5982\u9501\u673a\u5236)\uff0c\u589e\u52a0\u989d\u5916\u5f00\u9500\u3002 \u53c2\u8003 \u00b6 \u5806\u6808\u4e0e\u5806\uff08Stack vs Heap\uff09\uff1a\u6709\u4ec0\u4e48\u533a\u522b\uff1f\u56fe\u6587\u5e76\u8302\u62c6\u89e3\u4ee3\u7801\u89e3\u6790\uff01_\u5185\u5b58_\u5b58\u50a8_\u51fd\u6570 (sohu.com) \u3010\u7b14\u8bb0\u3011C++\u7684\u5185\u5b58\u7ba1\u7406:\u5806\u548c\u6808 - \u77e5\u4e4e \u6807\u51c6\u5e93 \u00b6 \u7cfb\u7edf\u5e93 \u00b6 1 . ` /usr/include/c++/7 ` : The standard C++ library ( like <vector>, <iostream> ) . 2 . ` /usr/include/x86_64-linux-gnu/c++/7 ` : Architecture-specific C++ headers. 3 . ` /usr/include/c++/7/backward ` : Backward compatibility headers. 4 . ` /usr/lib/gcc/x86_64-linux-gnu/7/include ` : GCC-specific headers. 5 . ` /usr/local/include ` : Third-party libraries you installed manually ( often empty by default ) . 6 . ` /usr/include/x86_64-linux-gnu ` : System architecture specific headers. 7 . ` /usr/include ` : The standard Linux system headers ( like <stdlib.h>, <unistd.h> ) . include \" \" \u548c \\< > \u7684\u533a\u522b \u00b6 #include \"filename\" (Quoted form): Priority: Checks the current directory (where the source file is located) first. Fallback: If not found, it searches the standard system/include paths (same as <>). Usage: Best for your own project's local header files (e.g., #include \"my_class.h\"). #include <filename> (Angle-bracket form): Priority: Searches only the standard system directories and include paths specified by the compiler (e.g., via -I flags). Usage: Best for standard libraries (e.g., #include , #include ) or third-party libraries installed system-wide. GNU C Library \u00b6 GNU \u662f\u7531 Richard Stallman\uff08\u7406\u67e5\u5fb7\u00b7\u65af\u6258\u66fc\uff09\u5728 1983 \u5e74\u53d1\u8d77\u7684\uff0c\u5176\u6838\u5fc3\u601d\u60f3\u662f \u81ea\u7531\uff08Freedom\uff09 Linux \u5176\u5b9e\u53ea\u662f\u4e00\u4e2a\u5185\u6838\uff08\u7cfb\u7edf\u7684\u6838\u5fc3\u5f15\u64ce\uff0c\u8d1f\u8d23\u7ba1\u7406\u786c\u4ef6\uff09\u3002GNU \u63d0\u4f9b\u4e86\u8fd0\u884c\u5728\u8fd9\u4e2a\u5185\u6838\u4e4b\u4e0a\u7684\u6240\u6709\u5916\u58f3\uff08\u7f16\u8bd1\u5668\u3001\u56fe\u5f62\u754c\u9762\u3001\u547d\u4ee4\u884c\u5de5\u5177\u3001\u5e93\u6587\u4ef6\u7b49\uff09\u3002 GNU C Library\uff08\u901a\u5e38\u7b80\u79f0\u4e3aglibc\uff09\u662f\u4e00\u4e2a\u6309\u7167GNU\u901a\u7528\u516c\u5171\u8bb8\u53ef\u8bc1\uff08GPL\uff09\u53d1\u5e03\u7684\u81ea\u7531\u8f6f\u4ef6\uff0c\u5b83\u662fC\u8bed\u8a00\u7684\u6807\u51c6\u5e93\u5728GNU\u7cfb\u7edf\u548c\u5176\u4ed6\u7c7bUnix\u7cfb\u7edf\u4e2d\u7684\u5b9e\u73b0\u3002\u5b83\u662fLinux\u64cd\u4f5c\u7cfb\u7edf\u4e2d\u6700\u5e7f\u6cdb\u4f7f\u7528\u7684C\u5e93\u4e4b\u4e00\uff0c\u63d0\u4f9b\u4e86\u7a0b\u5e8f\u4e0e\u7cfb\u7edf\u63a5\u53e3\u4e4b\u95f4\u7684\u63a5\u53e3\u3002 \u7279\u70b9\uff1a \u517c\u5bb9\u6027\uff1aglibc\u9075\u5faaISO C\u548cPOSIX\u6807\u51c6\uff0c\u786e\u4fdd\u7f16\u5199\u7684C\u7a0b\u5e8f\u53ef\u4ee5\u5728\u591a\u79cd\u7cfb\u7edf\u4e0a\u8fd0\u884c\u3002 \u6027\u80fd\uff1aglibc\u7ecf\u8fc7\u4f18\u5316\uff0c\u63d0\u4f9b\u4e86\u9ad8\u6548\u7684\u7cfb\u7edf\u8c03\u7528\u548c\u5e93\u51fd\u6570\u3002 \u7a33\u5b9a\u6027\uff1a\u4f5c\u4e3a\u4e00\u4e2a\u957f\u671f\u7ef4\u62a4\u7684\u9879\u76ee\uff0cglibc\u5f3a\u8c03\u7a33\u5b9a\u6027\u548c\u5b89\u5168\u6027\u3002 \u6269\u5c55\u6027\uff1a\u652f\u6301\u591a\u79cd\u67b6\u6784\u548c\u5e73\u53f0\uff0c\u4e14\u5141\u8bb8\u5f00\u53d1\u8005\u901a\u8fc7\u6dfb\u52a0\u81ea\u5df1\u7684\u4ee3\u7801\u6765\u6269\u5c55\u5e93\u3002 \u81ea\u7531\u8f6f\u4ef6\uff1a\u9075\u5faaGPL\u8bb8\u53ef\uff0c\u5141\u8bb8\u7528\u6237\u81ea\u7531\u4f7f\u7528\u3001\u4fee\u6539\u548c\u5206\u53d1\u3002 \u5e94\u7528\u573a\u666f\uff1a \u7cfb\u7edf\u7f16\u7a0b\uff1aglibc\u63d0\u4f9b\u4e86\u6587\u4ef6I/O\u3001\u8fdb\u7a0b\u63a7\u5236\u3001\u4fe1\u53f7\u5904\u7406\u7b49\u7cfb\u7edf\u7ea7\u64cd\u4f5c\u7684\u529f\u80fd\u3002 \u5e94\u7528\u5f00\u53d1\uff1a\u4efb\u4f55\u4f7f\u7528C\u8bed\u8a00\u7684\u8f6f\u4ef6\u5f00\u53d1\u9879\u76ee\u90fd\u53ef\u4ee5\u4f7f\u7528glibc\u4f5c\u4e3a\u5176\u57fa\u7840\u5e93\u3002 \u6559\u80b2\u548c\u79d1\u7814\uff1a\u4f5c\u4e3a\u81ea\u7531\u8f6f\u4ef6\uff0cglibc\u5e38\u7528\u4e8e\u6559\u80b2\u548c\u79d1\u7814\u9886\u57df\uff0c\u4ee5\u4fbf\u5b66\u4e60\u548c\u7814\u7a76\u64cd\u4f5c\u7cfb\u7edf\u548c\u7f16\u7a0b\u8bed\u8a00\u3002 \u5d4c\u5165\u5f0f\u7cfb\u7edf\uff1a\u867d\u7136glibc\u76f8\u5bf9\u8f83\u5927\uff0c\u4f46\u5b83\u7684\u67d0\u4e9b\u90e8\u5206\u4e5f\u53ef\u4ee5\u7528\u4e8e\u5d4c\u5165\u5f0f\u7cfb\u7edf\uff0c\u5c24\u5176\u662f\u9700\u8981\u6807\u51c6\u5316\u548c\u517c\u5bb9\u6027\u7684\u573a\u5408 algorithm\u5e93 \u00b6 1. \u6392\u5e8f\u7b97\u6cd5 \u00b6 sort (container.begin(), container.end(), compare_function); std::partial_sort : \u5bf9\u90e8\u5206\u533a\u95f4\u6392\u5e8f\uff0c\u524d n \u4e2a\u5143\u7d20\u4e3a\u6709\u5e8f\u3002 std::stable_sort : \u7a33\u5b9a\u6392\u5e8f\uff0c\u4fdd\u7559\u76f8\u7b49\u5143\u7d20\u7684\u76f8\u5bf9\u987a\u5e8f\u3002 2. \u641c\u7d22\u7b97\u6cd5 \u00b6 auto it = find (container.begin(), container.end(), value); \u5982\u679c\u627e\u5230\uff0cit \u5c06\u6307\u5411\u5339\u914d\u7684\u5143\u7d20\uff1b\u5982\u679c\u6ca1\u6709\u627e\u5230\uff0cit \u5c06\u7b49\u4e8e container.end()\u3002 std::binary_search : \u5bf9\u6709\u5e8f\u533a\u95f4\u8fdb\u884c\u4e8c\u5206\u67e5\u627e\u3002 std::find_if : \u67e5\u627e\u7b2c\u4e00\u4e2a\u6ee1\u8db3\u7279\u5b9a\u6761\u4ef6\u7684\u5143\u7d20\u3002 3. \u590d\u5236\u7b97\u6cd5 \u00b6 copy (source_begin, source_end, destination_begin); 4. \u6bd4\u8f83\u7b97\u6cd5 \u00b6 bool result = equal (first1, last1, first2, compare_function); 5. \u4fee\u6539\u7b97\u6cd5 \u00b6 std::reverse : \u53cd\u8f6c\u533a\u95f4\u5185\u7684\u5143\u7d20\u987a\u5e8f\u3002 std::reverse(vec.begin(), vec.end()); std::fill : \u5c06\u6307\u5b9a\u533a\u95f4\u5185\u7684\u6240\u6709\u5143\u7d20\u8d4b\u503c\u4e3a\u67d0\u4e2a\u503c\u3002 std::fill(vec.begin(), vec.end(), 0); // \u6240\u6709\u5143\u7d20\u8bbe\u4e3a 0 std::replace : \u5c06\u533a\u95f4\u5185\u7684\u67d0\u4e2a\u503c\u66ff\u6362\u4e3a\u53e6\u4e00\u4e2a\u503c\u3002 std::replace(vec.begin(), vec.end(), 1, 99); // \u5c06\u6240\u6709 1 \u66ff\u6362\u4e3a 99 std::copy : \u5c06\u533a\u95f4\u5185\u7684\u5143\u7d20\u590d\u5236\u5230\u53e6\u4e00\u4e2a\u533a\u95f4\u3002 std::vector<int> vec2(6); std::copy(vec.begin(), vec.end(), vec2.begin()); 6. \u6392\u5217\u7b97\u6cd5 \u00b6 std::next_permutation : \u751f\u6210\u5b57\u5178\u5e8f\u7684\u4e0b\u4e00\u4e2a\u6392\u5217\uff0c\u5982\u679c\u6ca1\u6709\u4e0b\u4e00\u4e2a\u6392\u5217\u5219\u8fd4\u56de false\u3002 std::vector<int> vec = {1, 2, 3}; do { for (int n : vec) std::cout << n << \" \"; std::cout << std::endl; } while (std::next_permutation(vec.begin(), vec.end())); std::prev_permutation : \u751f\u6210\u5b57\u5178\u5e8f\u7684\u4e0a\u4e00\u4e2a\u6392\u5217\u3002 std::prev_permutation(vec.begin(), vec.end()); 7. \u5f52\u5e76\u7b97\u6cd5 \u00b6 std::merge : \u5c06\u4e24\u4e2a\u6709\u5e8f\u533a\u95f4\u5408\u5e76\u5230\u4e00\u4e2a\u6709\u5e8f\u533a\u95f4\u3002 std::vector<int> vec1 = {1, 3, 5}; std::vector<int> vec2 = {2, 4, 6}; std::vector<int> result(6); std::merge(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); std::inplace_merge : \u5728\u5355\u4e2a\u533a\u95f4\u4e2d\u5408\u5e76\u4e24\u4e2a\u6709\u5e8f\u5b50\u533a\u95f4\u3002 std::inplace_merge(vec.begin(), middle, vec.end()); 8. \u96c6\u5408\u7b97\u6cd5 \u00b6 std::set_union : \u8ba1\u7b97\u4e24\u4e2a\u6709\u5e8f\u96c6\u5408\u7684\u5e76\u96c6\u3002 std::vector<int> result(10); auto it = std::set_union(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin()); std::set_intersection : \u8ba1\u7b97\u4e24\u4e2a\u6709\u5e8f\u96c6\u5408\u7684\u4ea4\u96c6\u3002 auto it = std::set_intersection(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin()); std::set_difference : \u8ba1\u7b97\u96c6\u5408\u7684\u5dee\u96c6\u3002 auto it = std::set_difference(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin()); 9. \u5176\u4ed6\u6709\u7528\u7b97\u6cd5 \u00b6 std::accumulate \uff08\u9700\u8981 \u5e93\uff09**\uff1a\u8ba1\u7b97\u8303\u56f4\u5185\u5143\u7d20\u7684\u7d2f\u8ba1\u548c\u3002 #include <numeric> int sum = std::accumulate(vec.begin(), vec.end(), 0); std::for_each : \u5bf9\u533a\u95f4\u5185\u7684\u6bcf\u4e2a\u5143\u7d20\u6267\u884c\u64cd\u4f5c\u3002 std::for_each(vec.begin(), vec.end(), [](int& x) { x += 1; }); std::min_element \u548c std::max_element : \u67e5\u627e\u533a\u95f4\u5185\u7684\u6700\u5c0f\u503c\u548c\u6700\u5927\u503c\u3002 auto min_it = std::min_element(vec.begin(), vec.end()); auto max_it = std::max_element(vec.begin(), vec.end()); numeric\u5e93 \u00b6 C++ \u6807\u51c6\u5e93\u4e2d\u7684 <numeric> \u5934\u6587\u4ef6\u63d0\u4f9b\u4e86\u4e00\u7ec4\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u51fd\u6570==\u6a21\u677f==\uff0c\u8fd9\u4e9b\u51fd\u6570\u53ef\u4ee5\u5bf9\u5bb9\u5668\u4e2d\u7684\u5143\u7d20\u8fdb\u884c\u5404\u79cd\u6570\u503c\u64cd\u4f5c\uff0c\u5982==\u6c42\u548c\u3001\u4e58\u79ef\u3001\u6700\u5c0f\u503c\u3001\u6700\u5927\u503c==\u7b49\u3002\u8fd9\u4e9b\u51fd\u6570\u6a21\u677f\u975e\u5e38\u5f3a\u5927\uff0c\u53ef\u4ee5\u5e94\u7528\u4e8e==\u4efb\u4f55\u7c7b\u578b\u7684\u5bb9\u5668==\uff0c\u5305\u62ec\u6570\u7ec4\u3001\u5411\u91cf\u3001\u5217\u8868\u7b49\u3002 1. accumulate \u00b6 accumulate \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u6240\u6709\u5143\u7d20\u7684\u603b\u548c\u3002\u5b83\u63a5\u53d7\u4e09\u4e2a\u53c2\u6570\uff1a\u5bb9\u5668\u7684\u5f00\u59cb\u8fed\u4ee3\u5668\u3001\u7ed3\u675f\u8fed\u4ee3\u5668\u548c\u521d\u59cb\u503c\u3002 2. inner_product \u00b6 inner_product \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u4e24\u4e2a\u5bb9\u5668\u4e2d\u5bf9\u5e94\u5143\u7d20\u4e58\u79ef\u7684\u603b\u548c\u3002 3. partial_sum \u00b6 partial_sum \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u5143\u7d20\u7684\u90e8\u5206\u548c\uff0c\u5e76\u5c06\u7ed3\u679c\u5b58\u50a8\u5728\u53e6\u4e00\u4e2a\u5bb9\u5668\u4e2d\u3002 4. adjacent_difference \u00b6 adjacent_difference \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u76f8\u90bb\u5143\u7d20\u7684\u5dee\u503c\uff0c\u5e76\u5c06\u7ed3\u679c\u5b58\u50a8\u5728\u53e6\u4e00\u4e2a\u5bb9\u5668\u4e2d\u3002 5. std::gcd \u00b6 \u4f7f\u7528 std::gcd \u8ba1\u7b97\u4e24\u4e2a\u6574\u6570\u7684\u6700\u5927\u516c\u7ea6\u6570 6. std::lcm \u00b6 \u4f7f\u7528 std::lcm \u8ba1\u7b97\u4e24\u4e2a\u6574\u6570\u7684\u6700\u5c0f\u516c\u500d\u6570 7. std::iota \u00b6 \u4f7f\u7528 std::iota \u586b\u5145\u8303\u56f4\u5185\u7684\u5e8f\u5217\u503c\u3002 8.\u67e5\u627e\u6700\u5927\u503c\u4e0e\u6700\u5c0f\u503c \u00b6 min_element \u548c max_element \u51fd\u6570\u7528\u4e8e\u627e\u5230\u5bb9\u5668\u4e2d\u7684\u6700\u5927\u503c\u548c\u6700\u5c0f\u503c\u3002 limit \u00b6 numeric_limits \u6a21\u677f\u7c7b \u5982\u679c\u4f60\u60f3\u83b7\u53d6 int \u7c7b\u578b\u7684\u6700\u5927/\u5c0f\u503c std::numeric_limits<int>::max() std::numeric_limits<int>::min() \u6587\u4ef6/\u6587\u672c\u5904\u7406 \u00b6 std::i/ofstream \u00b6 file_obj . open ( \"file_path\" , ios :: xxx ) file_obj . close () << >> // \u5b9a\u4f4d\u5230 fileObject \u7684\u7b2c n \u4e2a\u5b57\u8282\uff08\u5047\u8bbe\u662f ios::beg\uff09 fileObject . seekg ( n ); // \u628a\u6587\u4ef6\u7684\u8bfb\u6307\u9488\u4ece fileObject \u5f53\u524d\u4f4d\u7f6e\u5411\u540e\u79fb n \u4e2a\u5b57\u8282 fileObject . seekg ( n , ios :: cur ); // \u628a\u6587\u4ef6\u7684\u8bfb\u6307\u9488\u4ece fileObject \u672b\u5c3e\u5f80\u56de\u79fb n \u4e2a\u5b57\u8282 fileObject . seekg ( n , ios :: end ); // \u5b9a\u4f4d\u5230 fileObject \u7684\u672b\u5c3e fileObject . seekg ( 0 , ios :: end ); \u6a21\u5f0f\u6807\u5fd7 \u63cf\u8ff0 ios::app \u8ffd\u52a0\u6a21\u5f0f\u3002\u6240\u6709\u5199\u5165\u90fd\u8ffd\u52a0\u5230\u6587\u4ef6\u672b\u5c3e\u3002 ios::ate \u6587\u4ef6\u6253\u5f00\u540e\u5b9a\u4f4d\u5230\u6587\u4ef6\u672b\u5c3e\u3002 ios::in \u6253\u5f00\u6587\u4ef6\u7528\u4e8e\u8bfb\u53d6\u3002 ios::out \u6253\u5f00\u6587\u4ef6\u7528\u4e8e\u5199\u5165\u3002 ios::trunc \u5982\u679c\u8be5\u6587\u4ef6\u5df2\u7ecf\u5b58\u5728\uff0c\u5176\u5185\u5bb9\u5c06\u5728\u6253\u5f00\u6587\u4ef6\u4e4b\u524d\u88ab\u622a\u65ad\uff0c\u5373\u628a\u6587\u4ef6\u957f\u5ea6\u8bbe\u4e3a 0\u3002 \u53c2\u8003 \u00b6 C++ \u6587\u4ef6\u548c\u6d41 | \u83dc\u9e1f\u6559\u7a0b std::filesystem \u00b6 [!CAUTION] \u5728g++ 15.1 \u7684cmake\u4e2d\u8981 target_link_libraries(${binary} stdc++fs) filesystem \u6e90\u81eaboost.filesystem\u5e93\uff0c\u5728C++17\u5408\u5e76\u8fdbC++\u6807\u51c6\u5e93\u4e2d\uff0cfilesystem\u4e2d\u7684\u6240\u6709\u64cd\u4f5c\u662f==\u7ebf\u7a0b\u4e0d\u5b89\u5168==\u7684\u3002 namespace fs = std :: filesystem ; fs :: path p1 = \"/usr/lib/sendmail.cf\" ; // portable format path += \u548c / \u64cd\u4f5c p1 . has_extension () p . extension () fs :: exists ( p1 ) \u904d\u5386\u6307\u5b9a\u76ee\u5f55\u6240\u6709\u5185\u5bb9 : https : //zhuanlan.zhihu.com/p/703768306 \u6587\u4ef6\u7c7b\u578b\u5224\u65ad :: file_type\u679a\u4e3e\u7c7b \u7406\u89e3C++17 filesystem \u5e93\u7684\u4f7f\u7528 - \u77e5\u4e4e \u5e76\u884c\u76f8\u5173 \u00b6 \u7ebf\u7a0b \u00b6 thread \u00b6 mutex/shared_mutex/lock_guard/unique_lock \u00b6 unique_lock\u662f\u4e2a\u7c7b\u6a21\u677f\uff0c\u5de5\u4f5c\u4e2d\uff0c\u4e00\u822clock_guard(\u63a8\u8350\u4f7f\u7528)\uff1block_guard\u53d6\u4ee3\u4e86mutex\u7684lock()\u548cunlock(); unique_lock\u6bd4lock_guard\u7075\u6d3b\u5f88\u591a\uff0c\u6548\u7387\u4e0a\u5dee\u4e00\u70b9\uff0c\u5185\u5b58\u5360\u7528\u591a\u4e00\u70b9\u3002 atomic \u00b6 asnyc/future \u00b6 \u534f\u7a0b \u00b6 C++20 \u534f\u7a0b==\u662f\u4e00\u4e2a\u51fd\u6570==\uff0c\u5b83\u53ef\u4ee5\u6682\u505c\u4ee5\u53ca\u6062\u590d\u6267\u884c\u3002 \u666e\u901a\u51fd\u6570\u662f\u7ebf\u7a0b\u76f8\u5173\u7684\uff0c\u51fd\u6570\u7684\u72b6\u6001\u8ddf\u7ebf\u7a0b\u7d27\u5bc6\u5173\u8054\uff1b\u800c==\u534f\u7a0b\u662f\u7ebf\u7a0b\u65e0\u5173\u7684==\uff0c\u5b83\u7684\u72b6\u6001\u4e0e\u4efb\u4f55\u7ebf\u7a0b\u90fd\u6ca1\u6709\u5173\u7cfb\u3002 \u534f\u7a0b\u548c\u666e\u901a\u51fd\u6570\uff08\u7ebf\u7a0b\uff09\u7684\u533a\u522b \u00b6 \u51fd\u6570 Foo() \u8c03\u7528\u666e\u901a\u51fd\u6570 Bar() \u7684\u8fc7\u7a0b\u5982\u4e0b\u6240\u793a \u666e\u901a\u51fd\u6570\u72b6\u6001\u7684\u7ef4\u62a4\u5b8c\u5168\u4f9d\u8d56\u4e8e\u7ebf\u7a0b\u6808\uff0c\u8131\u79bb\u4e86\u7ebf\u7a0b\uff0c\u51fd\u6570\u5c31\u4e0d\u590d\u5b58\u5728\uff0c\u6240\u4ee5\u8bf4\u666e\u901a\u51fd\u6570\u662f\u7ebf\u7a0b\u76f8\u5173\u7684\u3002 \u5047\u8bbe Bar() \u662f\u4e00\u4e2a\u534f\u7a0b\uff0c\u90a3\u4e48\u8c03\u7528\u5b83\u7684\u8fc7\u7a0b\u5982\u4e0b\u6240\u793a \u9996\u5148\uff0c Bar() \u7684 \u72b6\u6001 \u6240\u9700\u7684\u5185\u5b58\u4f1a==\u5728\u5806\u4e0a\u5206\u914d\uff0c\u72ec\u7acb\u4e8e\u7ebf\u7a0b\u6808\u800c\u5b58\u5728==\u3002\u4f20\u9012\u7ed9\u5b83\u7684\u53c2\u6570\u90fd\u4f1a\u590d\u5236\u5230\u8fd9\u4e2a\u72b6\u6001\u4e2d\uff0c\u800c\u5c40\u90e8\u53d8\u91cf\u4f1a\u76f4\u63a5\u5728\u8fd9\u4e2a\u72b6\u6001\u4e2d\u521b\u5efa\u3002\u8c03\u7528 Bar() \u7684\u65f6\u5019\uff0c\u7531\u4e8e\u672c\u8d28\u4e0a\u8fd8\u662f\u4e00\u4e2a\u51fd\u6570\u8c03\u7528\uff0c\u6240\u4ee5\u6808\u9876\u6307\u9488\u4e5f\u4f1a\u5f80\u4e0b\u79fb\u52a8\uff0c\u5728\u6808\u4e0a\u7ed9\u6267\u884c Bar() \u6240\u9700\u7684\u72b6\u6001\u5206\u914d\u7a7a\u95f4\uff0c\u5176\u4e2d\u4f1a\u6709==\u4e00\u4e2a\u5f15\u7528\u6307\u5411\u5728\u5806\u4e0a\u7684\u72b6\u6001==\uff0c\u8fd9\u6837\u4e00\u6765\uff0c Bar() \u5c31\u53ef\u4ee5\u50cf\u4e00\u4e2a\u666e\u901a\u51fd\u6570\u90a3\u6837\u6267\u884c\u4e86\uff0c\u7ebf\u7a0b\u4e5f\u53ef\u4ee5\u8bbf\u95ee\u5230\u4f4d\u4e8e\u5806\u4e0a\u7684\u72b6\u6001\u3002 \u5982\u679c\u534f\u7a0b\u9700\u8981\u6682\u505c\uff0c\u90a3\u4e48\u5f53\u524d\u6267\u884c\u5230\u7684\u4ee3\u7801\u4f4d\u7f6e\u4f1a\u8bb0\u5f55\u5230\u5806\u7684\u72b6\u6001\u4e2d\u3002\u7136\u540e\u6808\u4e0a\u7684\u6267\u884c\u65f6\u72b6\u6001\u88ab\u9500\u6bc1\uff0c\u6808\u9876\u6307\u9488\u79fb\u52a8\u4ee5\u56de\u6536\u7a7a\u95f4\uff0c\u5c31\u50cf\u666e\u901a\u51fd\u6570\u7ed3\u675f\u65f6\u90a3\u6837\u3002\u5728\u4e0b\u4e00\u6b21\u6062\u590d\u6267\u884c\u65f6\uff0c\u5806\u72b6\u6001\u4e2d\u8bb0\u5f55\u7684\u6682\u505c\u4f4d\u7f6e\u4f1a\u8bfb\u53d6\u51fa\u6765\uff0c\u4ece\u8fd9\u4e2a\u4f4d\u7f6e\u63a5\u7740\u6267\u884c\u3002\u8fd9\u6837\u5c31\u5b9e\u73b0\u4e86\u4e00\u4e2a\u53ef\u6682\u505c\u548c\u6062\u590d\u6267\u884c\u7684\u51fd\u6570\u3002 \u7531\u6b64\u53ef\u89c1\uff0c\u5f53\u534f\u7a0b\u6267\u884c\u7684\u65f6\u5019\uff0c\u5b83\u8ddf\u666e\u901a\u51fd\u6570\u4e00\u6837\uff0c\u4e5f\u662f\u9700\u8981\u4f9d\u8d56\u7ebf\u7a0b\u6808\uff1b\u4f46\u662f\uff0c \u4e00\u65e6\u5b83\u6682\u505c\u4e86\uff0c\u5b83\u7684\u72b6\u6001\u5c31\u4f1a\u72ec\u7acb\u4fdd\u5b58\u5728\u5806\u4e2d\uff0c\u6b64\u65f6\u5b83\u8ddf\u4efb\u4f55\u7ebf\u7a0b\u90fd\u6ca1\u6709\u5173\u7cfb \uff0c\u8c03\u7528\u5b83\u7684\u7ebf\u7a0b\u53ef\u4ee5\u7ee7\u7eed\u53bb\u505a\u5176\u5b83\u4e8b\u60c5\u800c\u4e0d\u4f1a\u505c\u6b62\u3002\u5728\u4e0b\u4e00\u6b21\u6062\u590d\u6267\u884c\u65f6\uff0c\u534f\u7a0b\u53ef\u4ee5\u7531\u4e0a\u6b21\u6267\u884c\u7684\u7ebf\u7a0b\u6765\u6267\u884c\uff0c \u4e5f\u53ef\u4ee5\u7531\u53e6\u5916\u4e00\u4e2a\u5b8c\u5168\u4e0d\u540c\u7684\u7ebf\u7a0b\u6765\u6267\u884c\u3002\u6240\u4ee5\u8bf4\u534f\u7a0b\u662f\u7ebf\u7a0b\u65e0\u5173\u7684 \u3002 \u53c2\u8003 \u00b6 C++ \u591a\u7ebf\u7a0b\u5e93 | \u83dc\u9e1f\u6559\u7a0b C++\u591a\u7ebf\u7a0b\u7f16\u7a0b\u5165\u95e8\u6559\u7a0b | \u73b0\u4ee3C++\u5e76\u53d1\u7f16\u7a0b\u6307\u5357 | C++ \u7f16\u7a0b\u6307\u5357 random \u00b6 \u751f\u6210\u79cd\u5b50\u503c \u00b6 \u65b9\u6cd51\uff1a\u4f7f\u7528std::random_device #include <chrono> #include <random> #include <iostream> int main () { std :: random_device rd ; // \u521b\u5efa\u4e00\u4e2astd::random_device\u5bf9\u8c61 unsigned int seed = rd (); // \u751f\u6210\u4e00\u4e2a\u968f\u673a\u7684\u79cd\u5b50\u503c std :: mt19937 engine ( seed ); // \u4f7f\u7528\u968f\u673a\u7684\u79cd\u5b50\u503c\u521b\u5efa\u4e00\u4e2a\u4f2a\u968f\u673a\u6570\u751f\u6210\u5668 std :: cout << engine (); return 0 ; } \u65b9\u6cd52\uff1a\u4f7f\u7528\u65f6\u95f4\u6233 #include <chrono> #include <random> #include <iostream> unsigned int generateSeedFromTimestamp () { auto now = std :: chrono :: system_clock :: now (); // \u83b7\u53d6\u5f53\u524d\u65f6\u95f4\u70b9 auto timestamp = std :: chrono :: duration_cast < std :: chrono :: milliseconds > ( now . time_since_epoch ()); // \u8f6c\u6362\u4e3a\u6beb\u79d2\u7ea7\u7684\u65f6\u95f4\u6233 return static_cast < unsigned int > ( timestamp . count ()); // \u5c06\u65f6\u95f4\u6233\u8f6c\u6362\u4e3a\u6574\u6570\u79cd\u5b50\u503c } int main () { unsigned int seed = generateSeedFromTimestamp (); // \u751f\u6210\u79cd\u5b50\u503c std :: mt19937 engine ( seed ); // \u4f7f\u7528\u79cd\u5b50\u503c\u521d\u59cb\u5316\u4f2a\u968f\u673a\u6570\u751f\u6210\u5668 std :: cout << engine (); return 0 ; } std::shuffle \u00b6 \u2022 std::shuffle \u7684\u7ed3\u679c\u53ea\u7531\u201c \u5f15\u64ce\u7c7b\u578b + \u5f15\u64ce\u5f53\u524d\u72b6\u6001 + \u5e8f\u5217\u957f\u5ea6 \u201d\u51b3\u5b9a\uff1b\u540c\u6837\u7684\u521d\u59cb\u72b6\u6001 \u2192 \u4e00\u6837\u7684\u6392 \u5217\uff0c\u4e0d\u540c\u72b6\u6001 \u2192 \u901a\u5e38\u4e0d\u4e00\u6837\uff08\u4f46\u6709\u6781\u5c0f\u6982\u7387\u78b0\u5de7\u4e00\u6837\uff09\u3002 \u7ed3\u679c\u4e00\u6837\u7684\u60c5\u51b5 \u4e24\u6b21 shuffle \u7528\u7684\u662f\u201c\u76f8\u540c\u79cd\u5b50\u3001\u76f8\u540c\u5f15\u64ce\u7c7b\u578b\u3001\u4e14\u5f15\u64ce\u5728\u8c03\u7528\u524d\u7684\u72b6\u6001\u5b8c\u5168\u4e00\u81f4\u201d\uff0c\u6bd4\u5982\uff1a std::mt19937 gen(123); \u7136\u540e auto gen2 = gen;\uff0c\u5206\u522b\u7528 gen \u548c gen2 shuffle \u4e24\u4e2a\u5411\u91cf\u3002 \u6bcf\u6b21 shuffle \u524d\u90fd gen.seed(123); \u91cd\u7f6e\u5230\u540c\u4e00\u72b6\u6001\u3002 \u540c\u4e00\u7a0b\u5e8f/\u540c\u4e00\u6807\u51c6\u5e93\u5b9e\u73b0\u91cc\u3001\u5f15\u64ce\u72b6\u6001\u4e00\u81f4\uff0c\u7ed3\u679c\u5c31\u662f\u786e\u5b9a\u6027\u7684\u3002 \u7ed3\u679c\u4e0d\u4e00\u6837\u7684\u60c5\u51b5 \u7528\u540c\u4e00\u4e2a\u5f15\u64ce\u8fde\u7eed shuffle \u4e24\u6b21 \uff08\u4e0d\u91cd\u7f6e\uff09\uff1a\u7b2c\u4e00\u6b21\u4f1a\u6d88\u8017\u968f\u673a\u6570\u3001\u63a8\u8fdb\u72b6\u6001\uff0c\u7b2c\u4e8c\u6b21\u72b6\u6001\u5df2\u4e0d\u540c\u3002 \u4e0d\u540c\u79cd\u5b50\u6216\u7528 std::random_device \u4f5c\u4e3a\u79cd\u5b50\u6765\u6e90\uff08\u6bcf\u6b21\u4e0d\u540c\u6982\u7387\u5f88\u9ad8\uff09\u3002 \u4e2d\u95f4\u8c03\u7528\u4e86\u5176\u4ed6\u968f\u673a\u64cd\u4f5c\uff08\u5f15\u64ce\u72b6\u6001\u88ab\u63d0\u524d\u6d88\u8017\uff09\u3002 \u4e0d\u540c\u7684\u5f15\u64ce\u7c7b\u578b/\u53c2\u6570\uff08\u4f8b\u5982 mt19937 vs mt19937_64\uff09\u3002 \u8de8\u6807\u51c6\u5e93/\u5e73\u53f0\u5b9e\u73b0\u65f6\uff0c\u53ef\u80fd\u5b58\u5728\u5b9e\u73b0\u5dee\u5f02\uff08\u867d\u7136\u540c\u4e00\u5b9e\u73b0\u91cc\u662f\u786e\u5b9a\u7684\uff09\u3002 \u8865\u5145\uff1a\u5373\u4f7f\u72b6\u6001\u4e0d\u540c\uff0c\u4e5f\u6709\u6781\u5c0f\u6982\u7387\u201c\u78b0\u5de7\u201d\u6d17\u724c\u540e\u5b8c\u5168\u4e00\u81f4\u3002 Ref \u00b6 https://blog.csdn.net/m0_61629312/article/details/132327242 \u5176\u4ed6 \u00b6 C++ \u6807\u51c6\u5e93\u4e2d\u7684 <complex> \u5934\u6587\u4ef6\u63d0\u4f9b\u4e86\u5bf9\u590d\u6570\u7684\u652f\u6301\u3002 C++ \u7684 <valarray> \u5e93\u662f\u4e00\u4e2a\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u5e93 <cstdint> \u662f C++11 \u5f15\u5165\u7684\u4e00\u4e2a\u5934\u6587\u4ef6\uff0c\u5b83\u5b9a\u4e49\u4e86\u4e00\u7ec4\u56fa\u5b9a\u5bbd\u5ea6\u7684\u6574\u6570\u7c7b\u578b\uff0c\u8fd9\u4e9b\u7c7b\u578b\u5728\u4e0d\u540c\u7684\u5e73\u53f0\u4e0a\u5177\u6709\u76f8\u540c\u7684\u5927\u5c0f\u548c\u8868\u793a\u8303\u56f4\u3002 \u5176\u4ed6\u5e93 \u00b6 Boost\u5e93 \u00b6 Boost \u5b89\u88c5 \u00b6 \u7b80\u4ecb \u00b6 Boost\u662f\u4e00\u4e2a\u6d41\u884c\u7684\u3001\u5f00\u6e90\u7684 C++\u5e93\u96c6\u5408 \uff0c\u63d0\u4f9b\u4e86\u5404\u79cd\u529f\u80fd\u5f3a\u5927\u7684\u5e93\u548c\u5de5\u5177\uff0c\u6269\u5c55\u4e86C++\u8bed\u8a00\u7684\u80fd\u529b\uff0c\u5e76\u4e3a\u5f00\u53d1\u8005\u63d0\u4f9b\u4e86\u66f4\u9ad8\u7ea7\u522b\u7684\u62bd\u8c61\u548c\u5de5\u5177\u3002Boost\u5e93\u7ecf\u8fc7\u5e7f\u6cdb\u7684\u4f7f\u7528\u548c\u6d4b\u8bd5\uff0c\u88ab\u8ba4\u4e3a\u662fC++\u793e\u533a\u7684\u4e8b\u5b9e\u6807\u51c6\u4e4b\u4e00 Boost\u5e93\u5305\u542b\u4e86\u591a\u4e2a\u6a21\u5757\uff0c\u6bcf\u4e2a\u6a21\u5757\u90fd\u63d0\u4f9b\u4e86\u4e0d\u540c\u9886\u57df\u7684\u529f\u80fd\u548c\u5de5\u5177\uff0c\u8986\u76d6\u4e86\u8bf8\u5982\u5b57\u7b26\u4e32\u64cd\u4f5c\u3001\u6570\u636e\u7ed3\u6784\u3001\u7b97\u6cd5\u3001\u65e5\u671f\u65f6\u95f4\u5904\u7406\u3001\u6587\u4ef6\u7cfb\u7edf\u3001\u7ebf\u7a0b\u3001\u7f51\u7edc\u3001\u6b63\u5219\u8868\u8fbe\u5f0f\u7b49\u5404\u4e2a\u65b9\u9762\u3002\u4ee5\u4e0b\u662f\u4e00\u4e9b\u5e38\u7528\u7684Boost\u5e93\uff1a 1.Boost.Asio\uff1a\u63d0\u4f9b\u4e86\u5f02\u6b65I/O\u64cd\u4f5c\u7684\u7f51\u7edc\u7f16\u7a0b\u5e93\uff0c\u652f\u6301TCP\u3001UDP\u3001\u4e32\u53e3\u7b49\u7f51\u7edc\u534f\u8bae\u3002 2.Boost.Smart_Ptr\uff1a\u63d0\u4f9b\u4e86 \u667a\u80fd\u6307\u9488\u7c7b \uff0c\u5982shared_ptr\u548cweak_ptr\uff0c\u7528\u4e8e\u65b9\u4fbf\u5730\u8fdb\u884c\u5185\u5b58\u7ba1\u7406\u3002 3.Boost.Filesystem\uff1a\u63d0\u4f9b\u4e86\u5bf9 \u6587\u4ef6\u7cfb\u7edf \u7684\u8bbf\u95ee\u548c\u64cd\u4f5c\uff0c\u5305\u62ec\u6587\u4ef6\u548c\u76ee\u5f55\u7684\u521b\u5efa\u3001\u5220\u9664\u3001\u904d\u5386\u7b49\u3002 4.Boost.Regex\uff1a\u63d0\u4f9b\u4e86 \u6b63\u5219\u8868\u8fbe\u5f0f \u7684\u529f\u80fd\uff0c\u7528\u4e8e\u8fdb\u884c\u6587\u672c\u5339\u914d\u548c\u641c\u7d22\u64cd\u4f5c\u3002 5.Boost.Thread\uff1a\u63d0\u4f9b\u4e86 \u8de8\u5e73\u53f0\u7684\u591a\u7ebf\u7a0b\u7f16\u7a0b\u63a5\u53e3 \uff0c\u7b80\u5316\u4e86\u7ebf\u7a0b\u7684\u521b\u5efa\u3001\u540c\u6b65\u548c\u901a\u4fe1\u7b49\u64cd\u4f5c\u3002 6.Boost.Serialization\uff1a\u63d0\u4f9b\u4e86\u5bf9\u8c61\u7684\u5e8f\u5217\u5316\u548c\u53cd\u5e8f\u5217\u5316\u529f\u80fd\uff0c\u53ef\u4ee5\u5c06\u5bf9\u8c61\u4ee5\u4e8c\u8fdb\u5236\u6216XML\u683c\u5f0f\u8fdb\u884c\u5b58\u50a8\u548c\u4f20\u8f93\u3002 7.Boost.Math\u7528\u4e8e\u6570\u5b66\u8ba1\u7b97 8.Boost.Graph\u7528\u4e8e \u56fe\u8bba\u7b97\u6cd5 Chapter 31. Boost.Graph 9.Boost.Algorithm - \u63d0\u4f9b\u4e86\u5305\u62ec\u6392\u5e8f\u3001\u641c\u7d22\u7b49\u5728\u5185\u7684 \u5404\u79cd\u7b97\u6cd5 \u3002 10.Boost.Numeric - \u63d0\u4f9b\u4e86\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u5e93\uff0c\u5982\u7528\u4e8e\u7ebf\u6027\u4ee3\u6570\u3001\u968f\u673a\u6570\u751f\u6210\u7b49 [!TIP] \u5c1d\u8bd5\u8fc7\u5355\u72ecbuild boost::graph \u5e93\uff0c\u4f46\u662f\u4e0d\u884c\uff0c\u8fd8\u662f\u8981\u6574\u4f53build\u3002 graph \u00b6 bitmap \u00b6 \u53c2\u8003 \u00b6 \u3010C++\u3011\u5f00\u6e90\uff1aBoost\u5e93\u5e38\u7528\u7ec4\u4ef6\u914d\u7f6e\u4f7f\u7528-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91 \u9879\u76eeGithub\u5730\u5740\uff1a https://github.com/boostorg/boost Boost\u5e93\u5728\u7ebf\u4e66\u7c4d\uff1a https://wizardforcel.gitbooks.io/the-boost-cpp-libraries/content/0.html \u5b98\u65b9\u6587\u6863\uff1aThe Boost C++ Libraries OpenAccess2.2 \u00b6 \u4e00\u4e2aEDA\u7684C++\u5e95\u5c42api\u5e93 \u6c49\u64cepdk\u5bf9\u6807 cadence \u7684 tutorial OpenAccess 2.2 API hierarchy OpenAccess 2.2 API classes_sel OpenAccess 2.2 API guide eda/OpenAccess\u2122 Release 2.2 Standard API Tutorial by David Mallis (z-lib.org).pdf at main \u00b7 liletian/eda Lemon \u00b6 LEMON LEMON stands for L ibrary for E fficient M odeling and O ptimization in N etworks. It is a C++ template library providing efficient implementations of common data structures and algorithms with focus on combinatorial optimization tasks connected mainly with graphs and networks. Eigen \u00b6 a C++ template library for linear algebra: matrices, vectors, numerical solvers, and related algorithms. lp_solver \u00b6 install \u00b6 pip install lpsolve55 lp_solver -h Gurobi \u00b6 Gurobi \u662f\u4e00\u6b3e\u5f3a\u5927\u7684==\u5546\u4e1a==\u4f18\u5316\u6c42\u89e3\u5668\uff0c\u80fd\u591f\u9ad8\u6548\u5730\u89e3\u51b3\u7ebf\u6027\u89c4\u5212\uff08LP\uff09\u3001\u4e8c\u6b21\u89c4\u5212\uff08QP\uff09\u3001\u6df7\u5408\u6574\u6570\u89c4\u5212\uff08MIP\uff09\u7b49\u591a\u79cd\u4f18\u5316\u95ee\u9898\u3002 \u9002\u7528C++\u3001Python pybind \u00b6 \u914d\u7f6e \u00b6 pybind11\u53ef\u4ee5\u4f7f\u7528==CMake==\u4f5c\u4e3a\u6784\u5efa\u7cfb\u7edf\u3002\u5728\u4f60\u7684CMakeLists.txt\u6587\u4ef6\u4e2d\uff0c\u9700\u8981\u6dfb\u52a0\u5bf9Python\u548cpybind11\u7684\u67e5\u627e\u548c\u94fe\u63a5 # \u8fd9\u4e2a\u914d\u7f6e\u544a\u8bc9CMake\u67e5\u627ePython3\u89e3\u91ca\u5668\u548c\u5f00\u53d1\u5305\uff0c\u4ee5\u53capybind11\u5e93\u3002`pybind11::embed`\u662fpybind11\u63d0\u4f9b\u7684\u5d4c\u5165\u6a21\u5f0f\u76ee\u6807\uff0c\u5305\u542b\u4e86\u6240\u6709\u5fc5\u8981\u7684\u94fe\u63a5\u4fe1\u606f\u3002 # \u67e5\u627ePython\u548cpybind11 find_package ( Python3 COMPONENTS Interpreter Development REQUIRED ) find_package ( pybind11 REQUIRED ) # \u94fe\u63a5\u5e93 target_link_libraries ( YourTarget pybind11::embed ) build\u4ee5\u540e\u751f\u6210\u4e00\u4e2a name.cpython-311-x86_64-linux-gnu.so \uff0c \u7136\u540epython\u5c31\u53ef\u4ee5\u76f4\u63a5 import name \u4e5f\u53ef\u4ee5\u4f7f\u7528setuptool, \u901a\u8fc7 pip install . \u6765\u5206\u88c5\u4e3a\u4e00\u4e2apython\u5e93 TODO \u6838\u5fc3\u6982\u5ff5 \u00b6 1\u3001Python\u89e3\u91ca\u5668\u7ba1\u7406 \u5728\u4f7f\u7528pybind11\u65f6\uff0c\u9996\u5148\u9700\u8981\u7406\u89e3Python\u89e3\u91ca\u5668\u7684\u7ba1\u7406\u673a\u5236\u3002pybind11\u63d0\u4f9b\u4e86Python\u89e3\u91ca\u5668\u521d\u59cb\u5316\u529f\u80fd\uff0c\u5f53\u4f60\u7684\u7a0b\u5e8f\u542f\u52a8\u65f6\uff0c\u9700\u8981\u5148\u521d\u59cb\u5316Python\u89e3\u91ca\u5668\uff0c\u5728\u7a0b\u5e8f\u7ed3\u675f\u65f6\uff0c\u9700\u8981\u6b63\u786e\u6e05\u7406Python\u89e3\u91ca\u5668\uff0c\u8fd9\u786e\u4fdd\u6240\u6709Python\u5bf9\u8c61\u88ab\u6b63\u786e\u91ca\u653e\uff0c\u907f\u514d\u5185\u5b58\u6cc4\u6f0f\u548c\u8d44\u6e90\u672a\u6e05\u7406\u7684\u95ee\u9898\u3002 GIL \uff08Global Interpreter Lock\uff09\u662fPython\u89e3\u91ca\u5668\u7684\u4e00\u4e2a\u91cd\u8981\u6982\u5ff5\u3002\u5b83\u786e\u4fdd\u5728\u540c\u4e00\u65f6\u95f4\u53ea\u6709\u4e00\u4e2a\u7ebf\u7a0b\u80fd\u591f\u6267\u884cPython\u4ee3\u7801\uff0c\u8fd9\u662fPython\u89e3\u91ca\u5668\u7684\u8bbe\u8ba1\u7279\u6027\u3002pybind11\u4f7f\u7528 RAII \uff08Resource Acquisition Is Initialization\uff09\u6a21\u5f0f\u6765\u7ba1\u7406GIL\u9501\uff0c\u8fd9\u610f\u5473\u7740\u5f53\u4f60\u521b\u5efa\u4e00\u4e2aGIL\u9501\u5bf9\u8c61\u65f6\uff0c\u5b83\u4f1a\u81ea\u52a8\u83b7\u53d6\u9501\uff0c\u5f53\u5bf9\u8c61\u79bb\u5f00\u4f5c\u7528\u57df\u65f6\u4f1a\u81ea\u52a8\u91ca\u653e\u9501\u3002\u8fd9\u79cd\u65b9\u5f0f\u65e2\u5b89\u5168\u53c8\u65b9\u4fbf\uff0c\u907f\u514d\u4e86\u624b\u52a8\u7ba1\u7406\u9501\u7684\u590d\u6742\u6027\u3002 2\u3001\u6570\u636e\u8f6c\u6362\u673a\u5236 \u6570\u636e\u8f6c\u6362\u662fC++\u4e0ePython\u4ea4\u4e92\u7684\u6838\u5fc3\u3002pybind11\u63d0\u4f9b\u4e86\u5f3a\u5927\u7684\u7c7b\u578b\u7cfb\u7edf\uff0c\u80fd\u591f\u81ea\u52a8\u5904\u7406\u5927\u591a\u6570\u5e38\u89c1\u6570\u636e\u7c7b\u578b\u7684\u8f6c\u6362\u3002\u4f60\u53ef\u4ee5\u5728C++\u548cPython\u4e4b\u95f4\u4f20\u9012\u57fa\u672c\u7c7b\u578b\uff08\u5982\u6574\u6570\u3001\u6d6e\u70b9\u6570\u3001\u5b57\u7b26\u4e32\uff09\u3001\u5bb9\u5668\u7c7b\u578b\uff08\u5982\u5411\u91cf\u3001\u5217\u8868\u3001\u5b57\u5178\uff09\u4ee5\u53ca\u81ea\u5b9a\u4e49\u7c7b\u578b\u3002 pybind11\u7684\u7c7b\u578b\u8f6c\u6362\u662f\u7c7b\u578b\u5b89\u5168\u7684\uff0c\u8fd9\u610f\u5473\u7740\u5b83\u4f1a\u5728\u7f16\u8bd1\u65f6\u68c0\u67e5\u7c7b\u578b\u5339\u914d\uff0c\u5e76\u5728\u8fd0\u884c\u65f6\u8fdb\u884c\u5fc5\u8981\u7684\u8f6c\u6362\u3002\u8fd9\u79cd\u673a\u5236\u5927\u5927\u51cf\u5c11\u4e86\u624b\u52a8\u5185\u5b58\u7ba1\u7406\u7684\u9700\u6c42\uff0c\u964d\u4f4e\u4e86\u51fa\u9519\u7684\u53ef\u80fd\u6027\u3002 instll \u00b6 apt-get install pybind11 debug \u00b6 VSCode\u8c03\u8bd5\u4f7f\u7528pybind11\u7684Python\u548cC++\u4ee3\u7801 - \u77e5\u4e4e ODB \u00b6 ODB\uff08Object-Relational Mapping\uff09\u662f\u4e00\u4e2aC++\u5e93\uff0c\u7528\u4e8e\u5c06C++\u5bf9\u8c61\u6620\u5c04\u5230\u5173\u7cfb\u6570\u636e\u5e93\u4e2d\u3002 Logger \u00b6 spdlog \u00b6 \u251c\u2500\u2500 build \u2502 \u251c\u2500\u2500 CMakeCache.txt \u2502 \u251c\u2500\u2500 CMakeFiles \u2502 \u2502 \u251c\u2500\u2500 4.2.0 \u2502 \u2502 \u251c\u2500\u2500 cmake.check_cache \u2502 \u2502 \u251c\u2500\u2500 CMakeConfigureLog.yaml \u2502 \u2502 \u251c\u2500\u2500 CMakeDirectoryInformation.cmake \u2502 \u2502 \u251c\u2500\u2500 InstallScripts.json \u2502 \u2502 \u251c\u2500\u2500 Makefile2 \u2502 \u2502 \u251c\u2500\u2500 Makefile.cmake \u2502 \u2502 \u251c\u2500\u2500 pkgRedirects \u2502 \u2502 \u251c\u2500\u2500 progress.marks \u2502 \u2502 \u251c\u2500\u2500 spdlog_demo.dir \u2502 \u2502 \u2514\u2500\u2500 TargetDirectories.txt \u2502 \u251c\u2500\u2500 cmake_install.cmake \u2502 \u251c\u2500\u2500 Makefile \u2502 \u2514\u2500\u2500 spdlog_demo \u251c\u2500\u2500 CMakeLists.txt \u251c\u2500\u2500 main.cpp \u2514\u2500\u2500 src \u251c\u2500\u2500 CMakeLists.txt #(clone from repo) \u2514\u2500\u2500 thirdparty \u2514\u2500\u2500 spdlog #(headers clone from repo) cmake_minimum_required ( VERSION 3.20 ) project ( spdlog_demo LANGUAGES CXX ) set ( CMAKE_CXX_STANDARD 20 ) set ( CMAKE_CXX_STANDARD_REQUIRED ON ) set ( CMAKE_CXX_EXTENSIONS OFF ) add_library ( spdlog_header_only INTERFACE ) target_include_directories ( spdlog_header_only INTERFACE ${ CMAKE_CURRENT_SOURCE_DIR } /src/third_party ) add_executable ( spdlog_demo main.cpp ) target_link_libraries ( spdlog_demo PRIVATE spdlog_header_only ) target_compile_features ( spdlog_demo PRIVATE cxx_std_20 ) cairo \u00b6 install \u00b6 conda install cairo Raylib \u00b6 Dear ImGui \u00b6 \u53c2\u8003 \u00b6 C++\u77e5\u8bc6\u5e93 | \u6536\u5f55\u5404\u79cd\u5404\u6837\u7684 C++ \u4f18\u8d28\u5185\u5bb9 \u7a0b\u5e8f\u55b5/cpp-learning \u591a\u7ebf\u7a0b \u00b6 \u8fdb\u7a0b\u4e0e\u7ebf\u7a0b\u7684\u533a\u522b \u00b6 \u8fdb\u7a0b\u662f\u6b63\u5728\u8fd0\u884c\u7684\u7a0b\u5e8f\u7684\u5b9e\u4f8b\uff0c\u662f\u53ef\u4ee5\u6267\u884c\u7684\u7a0b\u5e8f\u6216\u6587\u4ef6(\u4f8b\u5982: exe)\uff1b\u800c\u7ebf\u7a0b\u662f\u662f\u8fdb\u7a0b\u4e2d\u7684\u5b9e\u9645\u8fd0\u4f5c\u5355\u4f4d\uff0c\u6307\u7684\u662f\u8fdb\u7a0b\u7684\u6307\u5b9a\u5355\u5143,\u4e5f\u53eb\u6267\u884c\u8def\u5f84 \u4e00\u4e2a\u7a0b\u5e8f\u6709\u4e14\u53ea\u6709\u4e00\u4e2a\u8fdb\u7a0b\uff0c\u4f46\u53ef\u4ee5\u62e5\u6709\u81f3\u5c11\u4e00\u4e2a\u7684\u7ebf\u7a0b \u4e0d\u540c\u8fdb\u7a0b\u62e5\u6709\u4e0d\u540c\u7684 \u5730\u5740\u7a7a\u95f4 \uff0c\u4e92\u4e0d\u76f8\u5173;\u800c\u4e0d\u540c\u7ebf\u7a0b\u5171\u540c\u62e5\u6709\u76f8\u540c\u8fdb\u7a0b\u7684\u5730\u5740\u7a7a\u95f4 \u7ebf\u7a0b\u662f CPU \u8c03\u5ea6\u548c\u5206\u914d\u7684\u57fa\u672c\u5355\u4f4d\uff0c\u53ef\u4ee5\u7406\u89e3\u4e3aCPU\u53ea\u770b\u5f97\u5230\u7ebf\u7a0b\uff1b\u8fdb\u7a0b\u662f \u64cd\u4f5c\u7cfb\u7edf \u8fdb\u884c\u8d44\u6e90\u5206\u914d\u7684\u6700\u5c0f\u5355\u4f4d \u5f53\u4f60\u6267\u884c\u8fd9\u4e2a\u7a0b\u5e8f\u65f6\uff0cCPU\u54cd\u5e94\u4e3a\u8be5\u8fdb\u7a0b\u5206\u914d\u8d44\u6e90\u5bf9\u5176\u8fdb\u884c\u5904\u7406\uff0c\u4f46\u662fCPU\u770b\u4e0d\u5230\"\u8fdb\u7a0b\"\uff0c \u770b\u5230\u7684\u662f\u7531\u5f88\u591a\u4e2a\u7ebf\u7a0b\u7ec4\u6210\u7684\u4e00\u4e2a\u7f51\u7edc\uff08\u5c31\u662f\u4e00\u4e2a\u8fdb\u7a0b\uff09\uff0c\u4e8e\u662fCPU\u5f00\u59cb\u4e3a\u8fd9\u4e9b\u7ebf\u7a0b\u5229\u7528 \u65f6\u95f4\u5206\u914d\u7b97\u6cd5 \u6765\u5faa\u73af\u6267\u884c\u4efb\u52a1\u3002 \u5e76\u53d1\u548c\u5e76\u884c \u00b6 \u5e76\u53d1 \uff1a \u6307\u7684\u662f\u4e24\u4e2a(\u6216\u4ee5\u4e0a)\u7684\u7ebf\u7a0b\u540c\u65f6\u8bf7\u6c42\u6267\u884c\uff0c\u4f46\u662f\u540c\u4e00\u77ac\u95f4CPU\u53ea\u80fd\u6267\u884c\u4e00\u4e2a\uff0c\u4e8e\u662fCPU\u5c31\u5b89\u6392\u4ed6\u4eec \u4ea4\u66ff \u6267\u884c\uff0c\u6211\u4eec\u770b\u8d77\u6765\u597d\u50cf\u662f\u540c\u65f6\u6267\u884c\u7684\uff0c\u5176\u5b9e\u4e0d\u662f\u3002\u5e76\u53d1\u53ef\u8ba4\u4e3a\u662f\u4e00\u79cd\u903b\u8f91\u7ed3\u6784\u7684\u8bbe\u8ba1\u6a21\u5f0f\u3002\u4f60\u53ef\u4ee5\u7528\u5e76\u53d1\u7684\u8bbe\u8ba1\u65b9\u5f0f\u53bb\u8bbe\u8ba1\u6a21\u578b\uff0c\u7136\u540e\u8fd0\u884c\u5728\u4e00\u4e2a\u5355\u6838\u7cfb\u7edf\u4e0a\uff0c\u901a\u8fc7\u7cfb\u7edf\u52a8\u6001\u5730\u903b\u8f91\u5207\u6362\u5236\u9020\u51fa\u5e76\u884c\u7684\u5047\u8c61\u3002 \u5e76\u53d1\u5728\u751f\u6d3b\u4e2d\u968f\u5904\u53ef\u89c1\uff0c\u5355\u6838CPU\u8fb9\u542c\u6b4c\u8fb9\u5199\u4ee3\u7801 \u5e76\u884c \uff1a \u6307\u7684\u662f\u4e24\u4e2a(\u6216\u4ee5\u4e0a)\u7684\u7ebf\u7a0b \u540c\u65f6 \u6267\u884c\u3002 Deadlock\u95ee\u9898\u4e0e\u89e3\u51b3\u65b9\u6cd5 \u00b6 \u6b7b\u9501\uff08Deadlock\uff09 \u662f\u6700\u5371\u9669\u7684\u5e76\u53d1\u95ee\u9898\u4e4b\u4e00\uff0c\u6307\u4e24\u4e2a\u6216\u591a\u4e2a\u7ebf\u7a0b\u56e0\u4e92\u76f8\u7b49\u5f85\u5bf9\u65b9\u91ca\u653e\u8d44\u6e90\u800c\u6c38\u4e45\u963b\u585e\u3002\u4ee5\u4e0b\u662f\u5173\u4e8e\u6b7b\u9501\u7684\u5b8c\u6574\u89e3\u6790\u3001\u5178\u578b\u573a\u666f\u53ca\u89e3\u51b3\u65b9\u6848\uff1a \u6b7b\u9501\u7684\u56db\u5927\u5fc5\u8981\u6761\u4ef6 \u00b6 \u6b7b\u9501\u53d1\u751f\u5fc5\u987b\u540c\u65f6\u6ee1\u8db3\u4ee5\u4e0b\u56db\u4e2a\u6761\u4ef6\uff1a \u4e92\u65a5\uff08Mutual Exclusion\uff09 \uff1a\u8d44\u6e90\u88ab\u72ec\u5360\uff0c\u4e00\u6b21\u53ea\u80fd\u88ab\u4e00\u4e2a\u7ebf\u7a0b\u6301\u6709\u3002 \u6301\u6709\u5e76\u7b49\u5f85\uff08Hold and Wait\uff09 \uff1a\u7ebf\u7a0b\u6301\u6709\u81f3\u5c11\u4e00\u4e2a\u8d44\u6e90\uff0c\u540c\u65f6\u7b49\u5f85\u83b7\u53d6\u5176\u4ed6\u8d44\u6e90\u3002 \u4e0d\u53ef\u62a2\u5360\uff08No Preemption\uff09 \uff1a\u8d44\u6e90\u53ea\u80fd\u7531\u6301\u6709\u7ebf\u7a0b\u4e3b\u52a8\u91ca\u653e\uff0c\u4e0d\u53ef\u5f3a\u5236\u5265\u593a\u3002 \u5faa\u73af\u7b49\u5f85\uff08Circular Wait\uff09 \uff1a\u591a\u4e2a\u7ebf\u7a0b\u5f62\u6210\u73af\u5f62\u7b49\u5f85\u94fe\uff0c\u5982 A \u7b49 B\uff0cB \u7b49 A\u3002 \u591a\u7ebf\u7a0b\u4e0e\u6838\u5fc3\u6570\u67e5\u770b \u00b6 # ubuntu\u4e0b\u67e5\u770b\u7535\u8111CPU\u6838\u6570\uff0cCPU\u4e2a\u6570\uff0c\u6700\u5927\u7ebf\u7a0b\u6570(\u903b\u8f91CPU\u7684\u6570\u91cf) ## CPU\u4e2a\u6570 more /proc/cpuinfo | grep \"physical id\" | uniq | wc -l # 1 ## \u67e5\u770bCPU\u6838\u6570 cat /proc/cpuinfo | grep \"cpu cores\" | uniq # 6 ## \u67e5\u770b\u6700\u5927\u7ebf\u7a0b\u6570(\u903b\u8f91CPU\u7684\u6570\u91cf) more /proc/cpuinfo | grep \"physical id\" | grep \"0\" | wc -l # 12 Tips \u00b6 \u6570\u503c\u7c7b\u578b\u7684\u5dee\u5f02 \u00b6 \u5728\u4e0d\u540c\u7684\u5e73\u53f0\uff0c\u58f0\u660e\u7279\u5b9a\u5927\u5c0f\u6574\u6570\u7684\u65b9\u6cd5\u4e0d\u540c\uff0c\u6211\u4eec\u53ef\u4ee5\u4f7f\u7528\u6807\u51c6\u5934\u6587\u4ef6 stdint.h \uff0c\u58f0\u660e\u7279\u5b9a\u5927\u5c0f\u7684\u6574\u578b\uff0c\u8be5\u65b9\u6cd5\u8fd8==\u53ef\u4ee5\u8de8\u5e73\u53f0\uff0c\u53ef\u79fb\u690d==\u3002 \u5927\u591a\u6570\u60c5\u51b5\u4e0b\uff0c\u6574\u6570\u8fd0\u7b97\u975e\u5e38\u5feb\uff0c\u4f46\u662f\uff0c\u5982\u679c\u6574\u6570\u5927\u4e8e\u53ef\u7528\u5bc4\u5b58\u5668\u5927\u5c0f\uff0c\u6548\u7387\u5c31\u4f1a\u4f4e\u4e00\u4e9b\u3002\u4f8b\u5982\uff0c\u572832\u4f4d\u7cfb\u7edf\u4e2d\uff0c\u4f7f\u752864\u4f4d\u6574\u6570\u6548\u7387\u4f4e\u4e00\u4e9b\uff0c\u7279\u522b\u662f\u7528\u4e8e\u4e58\u6cd5\u6216\u9664\u6cd5\u65f6\u3002 \u5982\u679c\u58f0\u660e\u4e86int\u7c7b\u578b\uff0c\u4f46\u662f==\u6ca1\u6709\u6307\u5b9a\u5177\u4f53\u5927\u5c0f\uff0c\u7f16\u8bd1\u5668\u5c06\u59cb\u7ec8\u9009\u62e9\u6700\u6709\u6548\u7684\u6574\u6570\u5927\u5c0f==\u3002\u8f83\u5c0f\u5927\u5c0f\u7684\u6574\u6570\u5982char\u3001shortint\u7b49\uff0c\u6548\u7387\u53ef\u80fd\u7a0d\u5fae\u4f4e\u4e00\u4e9b\uff0c\u5728\u5f88\u591a\u60c5\u51b5\u4e0b\uff0c\u7f16\u8bd1\u5668\u5728\u8fdb\u884c\u8ba1\u7b97\u65f6\uff0c\u4f1a\u5c06\u8fd9\u4e9b\u7c7b\u578b\u8f6c\u6362\u4e3a\u9ed8\u8ba4\u5927\u5c0f\u7684\u6574\u6570\uff0c\u7136\u540e\u53ea\u4f7f\u7528\u7ed3\u679c\u4e2d\u7684\u4f4e8\u4f4d\u6216\u8005\u4f4e16\u4f4d\u3002 \u572864\u4f4d\u7cfb\u7edf\u4e2d\uff0c\u53ea\u8981\u6211\u4eec\u4e0d\u505a\u9664\u6cd5\uff0c\u4f7f\u752832\u4f4d\u6574\u6570\u548c64\u4f4d\u6574\u6570\u7684\u6548\u7387\u5176\u5b9e\u6ca1\u591a\u5927\u5dee\u522b\u3002 void\u6307\u9488 \u00b6 \u5728 ANSI C \u6807\u51c6\u4e2d\uff0c\u4e0d\u5141\u8bb8\u5bf9 void \u6307\u9488\u8fdb\u884c\u4e00\u4e9b\u7b97\u672f\u8fd0\u7b97\u5982 p++ \u6216 p+=1 \u7b49\uff0c\u56e0\u4e3a\u65e2\u7136 void \u662f\u65e0\u7c7b\u578b\uff0c\u90a3\u4e48\u6bcf\u6b21\u7b97\u672f\u8fd0\u7b97\u6211\u4eec\u5c31\u4e0d\u77e5\u9053\u8be5\u64cd\u4f5c\u51e0\u4e2a\u5b57\u8282\uff0c\u4f8b\u5982 char \u578b\u64cd\u4f5c sizeof(char) \u5b57\u8282\uff0c\u800c int \u5219\u8981\u64cd\u4f5c sizeof(int) \u5b57\u8282\u3002\u800c\u5728 GNU \u4e2d\u5219\u5141\u8bb8\uff0c\u56e0\u4e3a\u5728\u9ed8\u8ba4\u60c5\u51b5\u4e0b\uff0c GNU \u8ba4\u4e3a void * \u548c char * \u4e00\u6837\uff0c\u65e2\u7136\u662f\u786e\u5b9a\u7684\uff0c\u5f53\u7136\u53ef\u4ee5\u8fdb\u884c\u4e00\u4e9b\u7b97\u672f\u64cd\u4f5c\uff0c\u5728\u8fd9\u91cc sizeof(p)==sizeof(char) \u3002 C \u8bed\u8a00\u4e2d void* \u8be6\u89e3\u53ca\u5e94\u7528 | \u83dc\u9e1f\u6559\u7a0b \u7ed3\u6784\u5316\u7ed1\u5b9a \u00b6 pair/tuple/tie [value1, value2] = function_return_pair/tuple() std::optional \u00b6 C++ 17 \u5f15\u5165 std::nullopt C++ std::optional \u4f7f\u7528\u6559\u7a0b - \u77e5\u4e4e std::variant \u00b6 std::visit std::get std::monostate std::get_if std::bad_variant_access C++17 std::variant \u8be6\u89e3\uff1a\u6982\u5ff5\u3001\u7528\u6cd5\u548c\u5b9e\u73b0\u7ec6\u8282 - \u975e\u6cd5\u5173\u952e\u5b57 - \u535a\u5ba2\u56ed std::any \u00b6 std::any std::any_cast std::any::has_value C++\u8bed\u6cd5\u7cd6(std::any)\u8be6\u89e3\u4ee5\u53ca\u793a\u4f8b\u4ee3\u7801 - \u77e5\u4e4e IO \u5bc6\u96c6\u578b\u4e0e cpu \u5bc6\u96c6\u578b\u4efb\u52a1 \u00b6 I/O\u5bc6\u96c6\u578b\uff08I/O-bound\uff09\u548cCPU\u5bc6\u96c6\u578b\uff08CPU-bound\uff09 \u4f20\u5f15\u7528\u548c\u4f20\u6307\u9488\u7684\u533a\u522b \u00b6 const\u5f62\u53c2\u62a5\u9519 \u00b6 #include <iostream> void takes_nonconst ( int & x ) { x += 1 ; } void takes_const ( const int & x ) { std :: cout << x << \" \\n \" ; } int main () { int a = 10 ; const int ca = 20 ; takes_nonconst ( a ); // OK\uff1a\u975e const \u5b9e\u53c2 -> \u975e const \u5f15\u7528 takes_const ( a ); // OK\uff1a\u975e const \u5b9e\u53c2 -> const \u5f15\u7528 takes_const ( ca ); // OK\uff1aconst \u5b9e\u53c2 -> const \u5f15\u7528 takes_nonconst ( ca ); // \u9519\uff1a\u4e0d\u80fd\u628a const \u7ed1\u5b9a\u5230\u975e\u5e38\u91cf\u5f15\u7528 // error: binding reference of type 'int&' to 'const int' discards qualifiers return 0 ; } others \u00b6 \u4f7f\u7528 #include <bits/stdc++.h> \uff0c\u8fd9\u4e2a\u5e93\u5305\u542b\u4e86\u5e38\u89c1\u7684\u6240\u6709c++\u6807\u51c6\u5e93 \u7528\u6765\u505a\u5feb\u901f\u6d4b\u8bd5\uff0c\u5b9e\u9645\u9879\u76ee\u4e2d\u4e0d\u8981\u7528 \u53ef\u4ee5 using std::cout , \u800c\u4e0d\u9700\u8981\u6bcf\u6b21\u90fd using namespace std \u53ef\u4ee5\u7528using\u91cd\u5b9a\u4e49\u4e00\u4e9b\u6570\u636e\u7c7b\u578b using ll = long long; \u5b9a\u4e49INF: const long long INF = std::numeric_limits<long long>::max() #pragma once static \u7684\u4f5c\u7528\uff1a \u5728\u7c7b\u548c\u7ed3\u6784\u4f53\u4e4b\u5916 : \u58f0\u660e\u4ee5\u540e\u65e0\u6cd5\u88ab\u5916\u90e8\u94fe\u63a5\u6587\u4ef6\u8bbf\u95ee\u3002\u5c40\u90e8\u9759\u6001\uff1a\u5728\u51fd\u6570\u5185 \u8c03\u7528\u4e00\u6b21\u540e\u5c31\u4f1a\u4e00\u76f4\u5b58\u5728 \u5728\u7c7b\u548c\u7ed3\u6784\u4f53\u5185 : \u76f8\u5173\u53d8\u91cf\u53ea\u4f1a\u6709\u4e00\u4e2a\u5b9e\u4f8b\u3002\u540c\u65f6\u4f60\u53ef\u4ee5\u4f7f\u7528 class_name::static_var ; \u540c\u65f6\uff0c\u9759\u6001\u7c7b\u65b9\u6cd5\uff08\u51fd\u6570\uff09\u6ca1\u6709\u7c7b\u5b9e\u4f8b volatile \u6307\u9488\u548c\u5f15\u7528 C++\u51fd\u6570\u4f20\u53c2\u76844\u79cd\u65b9\u5f0f\u8be6\u89e3 \u6309\u503c\u4f20\u9012 void increment ( int value ) { value += 1 ; // \u53ea\u4fee\u6539\u526f\u672c } int main () { int a = 5 ; increment ( a ); // a \u4ecd\u7136\u662f 5 } \u6309\u503c\u4f20\u9012\u7684\u8fd9\u79cd\u65b9\u5f0f\u7b80\u5355\u4e14\u5b89\u5168\uff0c\u7279\u522b\u662f\u5bf9\u4e8e\u57fa\u672c\u6570\u636e\u7c7b\u578b\uff08\u5982 int\u3001char \u7b49\uff09\uff0c\u56e0\u4e3a\u5b83\u907f\u514d\u4e86\u5916\u90e8\u6570\u636e\u7684\u65e0\u610f\u4fee\u6539\u3002 \u4f46\u662f\u4ed6\u4f1a\u8c03\u7528\u590d\u5236\u6784\u9020\u51fd\u6570\uff0c\u6548\u7387\u8f83\u4f4e \u5f15\u7528\u4f20\u9012 void increment ( int & value ) { value += 1 ; // \u76f4\u63a5\u4fee\u6539\u539f\u59cb\u6570\u636e } int main () { int a = 5 ; increment ( a ); // a \u73b0\u5728\u662f 6 } \u4e0d\u540c\u4e8e\u6309\u503c\u4f20\u9012\uff0c\u5f15\u7528\u4f20\u9012\u5141\u8bb8\u51fd\u6570==\u76f4\u63a5\u64cd\u4f5c\u5916\u90e8\u53d8\u91cf==\u3002\u8fd9\u610f\u5473\u7740\u5728\u51fd\u6570\u5185\u90e8\u5bf9\u53c2\u6570\u8fdb\u884c\u7684\u4efb\u4f55\u4fee\u6539\u90fd\u4f1a\u53cd\u6620\u5230\u539f\u59cb\u6570\u636e\u4e0a\u3002 \u5f15\u7528\u4f20\u9012\u5728\u9700\u8981\u4fee\u6539\u4f20\u5165\u6570\u636e\u6216\u4f20\u9012\u5927\u578b\u5bf9\u8c61\u800c\u53c8\u4e0d\u60f3\u4ea7\u751f\u989d\u5916\u62f7\u8d1d\u6210\u672c\u65f6\u975e\u5e38\u6709\u7528 \u6309\u6307\u9488\u4f20\u9012 void increment ( int * value ) { if ( value ) { // \u68c0\u67e5\u6307\u9488\u975e\u7a7a * value += 1 ; // \u4fee\u6539\u6307\u5411\u7684\u503c } } int main () { int a = 5 ; increment ( & a ); // a \u73b0\u5728\u662f 6 } \u53f3\u503c\u5f15\u7528 C++11 \u6807\u51c6\u65b0\u5f15\u5165\u4e86\u4e00\u79cd\u5f15\u7528\u7c7b\u578b\uff0c\u53eb\u505a \u53f3\u503c\u5f15\u7528 \uff0c\u7528\u4e8e\u7ed1\u5b9a==\u5373\u5c06\u9500\u6bc1\u7684\u5bf9\u8c61==\uff08\u5373\u201c\u53f3\u503c\u201d\uff09\uff0c\u4ece\u800c\u5141\u8bb8\u4ece\u539f\u59cb\u5bf9\u8c61\u4e2d\u201c\u79fb\u52a8\u201d\u8d44\u6e90\uff0c\u800c\u975e\u590d\u5236 \u53f3\u503c\u5f15\u7528\u4e5f\u53ef\u4ee5\u4f20\u9012\u53c2\u6570\uff0c\u975e\u5e38\u9002\u5408\u4f20\u9012\u4e34\u65f6\u5bf9\u8c61\u6216\u9700\u8981\u8f6c\u79fb\u6240\u6709\u6743\u7684\u5927\u578b \u6570\u636e\u7ed3\u6784 \uff0c\u56e0\u4e3a\u5b83\u51cf\u5c11\u4e86\u4e0d\u5fc5\u8981\u7684\u6570\u636e\u590d\u5236\uff0c\u63d0\u9ad8\u4e86\u7a0b\u5e8f\u6548\u7387\u3002 C++ std::move\u6df1\u5165\u89e3\u6790 | \u79fb\u52a8\u8bed\u4e49\u4e0e\u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 void process ( std :: vector < int >&& data ) { std :: vector < int > local_data = std :: move ( data ); // \u4ecedata\u79fb\u52a8\u6570\u636e\u5230local_data\uff0cdata \u73b0\u5728\u4e3a\u7a7a } int main () { std :: vector < int > vec = { 1 , 2 , 3 , 4 }; process ( std :: move ( vec )); // vec\u73b0\u5728\u4e3a\u7a7a\uff0c\u5176\u5185\u5bb9\u5df2\u7ecf\u88ab\u79fb\u52a8\u5230process\u4e2d\u7684local_data\uff0cvec\u4e0d\u518d\u542b\u6709\u539f\u6765\u7684\u5143\u7d20 } \u62f7\u8d1d\u6784\u9020\u51fd\u6570\u4e00\u5b9a\u5f97\u4f20\u5f15\u7528 C++\u62f7\u8d1d\u6784\u9020\u51fd\u6570\u4e3a\u4ec0\u4e48\u8981\u7528\u5f15\u7528\u53c2\u6570\uff1f| \u6838\u5fc3\u6982\u5ff5\u8be6\u89e3 | C++ \u7f16\u7a0b\u6307\u5357 explicit \u9690\u5f0f\u8f6c\u6362\u5173\u952e\u5b57\uff0c\u8868\u793a\u8be5\u6784\u9020\u51fd\u6570\u53ea\u80fd\u663e\u5f0f\u8c03\u7528\uff0c\u7981\u6b62\u9690\u5f0f\u8f6c\u6362 \u301040\u3011C++\u9690\u5f0f\u8f6c\u6362\u4e0eexplicit\u5173\u952e\u5b57_\u54d4\u54e9\u54d4\u54e9_bilibili \u7406\u89e3C++\u4e2d\u7684explicit\u5173\u952e\u5b57-CSDN\u535a\u5ba2 \u5165\u95e8\uff1a \u301092\u3011\u81ea\u5df1\u5199C++\u6570\u636e\u7ed3\u6784\uff08Vector\u6570\u7ec4\uff09_\u54d4\u54e9\u54d4\u54e9_bilibili \u5f53\u4f60\u4f7f\u7528 g++ \u7f16\u8bd1\u5668\u65f6\uff0c\u5b83\u4f1a \u81ea\u52a8 \u5c06 C++ \u6807\u51c6\u5e93\uff08\u5982 -lstdc++ \uff09\u4f20\u9012\u7ed9\u94fe\u63a5\u5668\u3002\u8fd9\u662f\u56e0\u4e3a g++ \u88ab\u8bbe\u8ba1\u4e3a\u4e13\u95e8\u7528\u4e8e\u7f16\u8bd1 C++ \u7a0b\u5e8f\uff0c\u5b83\u9884\u8bbe\u4e86\u4f60\u9700\u8981\u8fd9\u4e9b\u6838\u5fc3\u5e93\u7684\u652f\u6301\u3002\u5982\u679c\u4f7f\u7528 gcc \u7f16\u8bd1 C++ \u4ee3\u7801\uff0c\u5219\u9700\u8981\u624b\u52a8\u6dfb\u52a0 -lstdc++ \u53c2\u6570\u3002 c++\u6807\u51c6\u5e93\u7684\u5934\u6587\u4ef6\u5728\u7f16\u8bd1\u5668\u4e2d\uff0clinux\u4e2d\u7684\u9ed8\u8ba4\u8def\u5f84\u4e3a\uff1a /usr/include/c++/${g++ version}/ , libstdc++.so (\u52a8\u6001!)\u5e93\u5728 /usr/lib/gcc/<target-triplet>/<gcc-version>/ Bugs \u00b6 1 \u00b6 vector var1[m][n];//\u4e0d\u884c vector >> var2[m][n]\uff1b//\u53ef\u4ee5 //\u5f53wire_max_level\u548cwire_max_sublevel\u8f83\u5927(1000\uff09\u65f6\uff0c\u521d\u59cb\u5316\u7b2c258\u548c259\u884c\u7684 \u201cIntVec dst[wire_max_level][wire_max_sublevel];IntVec dst_ports[wire_max_level][wire_max_sublevel];\u201d\u4f1a\u62a5\u9519\uff1aSegmentation fault \u5728C++\u4e2d\uff0c\u8fd9\u4e24\u79cd\u58f0\u660e\u65b9\u5f0f\u6d89\u53ca\u5230\u591a\u7ef4\u5411\u91cf\u7684\u521d\u59cb\u5316\u548c\u5b58\u50a8\u65b9\u5f0f\uff0c\u5b83\u4eec\u4e4b\u95f4\u5b58\u5728\u4e00\u4e9b\u5173\u952e\u7684\u5dee\u5f02\uff1a vector var1[m][n]; \u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u8bd5\u56fe\u5728\u6808\u4e0a\u521b\u5efa\u4e00\u4e2a\u4e8c\u7ef4\u6570\u7ec4\uff0c\u5176\u4e2d\u6bcf\u4e2a\u5143\u7d20\u662f\u4e00\u4e2a vector \u3002\u8fd9\u79cd\u58f0\u660e\u662f\u975e\u6cd5\u7684\uff0c\u56e0\u4e3a\u6807\u51c6C++\u4e0d\u652f\u6301\u975e\u9759\u6001\u6570\u7ec4\u5927\u5c0f\u7684\u975e\u56fa\u5b9a\u5927\u5c0f\u6570\u7ec4\uff08non-POD types\uff0c\u5373\u5305\u542b\u6784\u9020\u51fd\u6570\u3001\u6790\u6784\u51fd\u6570\u3001\u865a\u51fd\u6570\u7b49\u7684\u7c7b\u578b\uff09\u4f5c\u4e3a\u6570\u7ec4\u5143\u7d20\u3002std::vector \u662f\u4e00\u4e2a\u975ePOD\u7c7b\u578b\uff0c\u56e0\u4e3a\u5b83\u6709\u52a8\u6001\u5185\u5b58\u7ba1\u7406\u548c\u5176\u4ed6\u8d44\u6e90\u7ba1\u7406\u7684\u9700\u6c42\u3002 \u95ee\u9898\uff1a \u6808\u6ea2\u51fa\uff1a\u5982\u679c m \u548c n \u8f83\u5927\uff0c\u8fd9\u79cd\u58f0\u660e\u53ef\u80fd\u4f1a\u56e0\u4e3a \u6808\u7a7a\u95f4\u4e0d\u8db3\u800c\u5bfc\u81f4\u7f16\u8bd1\u9519\u8bef\u6216\u8fd0\u884c\u65f6\u9519\u8bef \uff08\u5982\u6bb5\u9519\u8bef\uff09\u3002 \u672a\u5b9a\u4e49\u884c\u4e3a\uff1a\u5728C++\u6807\u51c6\u4e2d\uff0c\u8fd9\u79cd\u7528\u6cd5\u662f\u672a\u5b9a\u4e49\u7684\uff0c\u56e0\u4e3a vector \u9700\u8981\u52a8\u6001\u5185\u5b58\u5206\u914d\uff0c\u800c\u6570\u7ec4\u7684\u9759\u6001\u5185\u5b58\u5206\u914d\u65e0\u6cd5\u6ee1\u8db3\u8fd9\u4e00\u9700\u6c42\u3002 vector >> var2[m][n]; \u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u521b\u5efa\u4e86\u4e00\u4e2a\u4e09\u7ef4\u5411\u91cf\uff0c\u5176\u4e2d\u6700\u5916\u5c42\u662f\u4e00\u4e2a\u6570\u7ec4\uff0c\u6bcf\u4e2a\u5143\u7d20\u662f\u4e00\u4e2a\u4e8c\u7ef4 vector \u7684\u5411\u91cf\u3002\u5c3d\u7ba1\u8fd9\u79cd\u58f0\u660e\u5728\u8bed\u6cd5\u4e0a\u662f\u5408\u6cd5\u7684\uff0c\u4f46\u5b83\u4ecd\u7136\u5b58\u5728\u6548\u7387\u548c\u5b89\u5168\u6027\u95ee\u9898\u3002 \u7279\u70b9\uff1a \u5806\u5206\u914d\uff1a\u5c3d\u7ba1 vector \u901a\u5e38\u5728\u5806\u4e0a\u5206\u914d\u5185\u5b58\uff0c\u4f46\u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u5b9e\u9645\u4e0a\u5728\u6808\u4e0a\u521b\u5efa\u4e86\u4e00\u4e2a\u6307\u5411 vector \u7684\u6307\u9488\u6570\u7ec4\uff0c\u6bcf\u4e2a\u6307\u9488\u6307\u5411\u4e00\u4e2a\u5728\u5806\u4e0a\u5206\u914d\u7684 vector\u3002 \u5185\u5b58\u7ba1\u7406\uff1a\u8fd9\u79cd\u65b9\u5f0f\u9700\u8981\u624b\u52a8\u7ba1\u7406\u5185\u5b58\uff0c\u56e0\u4e3a\u6570\u7ec4\u4e2d\u7684\u6bcf\u4e2a vector \u6307\u9488\u90fd\u9700\u8981\u9002\u5f53\u5730\u6784\u9020\u548c\u6790\u6784\u3002 \u6027\u80fd\u95ee\u9898\uff1a\u6bcf\u6b21\u8bbf\u95ee var2[i][j] \u65f6\uff0c\u5b9e\u9645\u4e0a\u6d89\u53ca\u5230\u4e24\u6b21\u5185\u5b58\u8bbf\u95ee\uff1a\u4e00\u6b21\u662f\u4ece\u6570\u7ec4\u4e2d\u83b7\u53d6\u6307\u9488\uff0c\u53e6\u4e00\u6b21\u662f\u4ece vector \u4e2d\u8bbf\u95ee\u6570\u636e\u3002 2 \u00b6 #include <bits/stdc++.h> class Base { public : bool a ; Base ( bool val ) : a ( val ) {} }; int main () { Base * ptr = nullptr ; if ( ptr -> a || 1 ) { std :: cout << \"ok\" << std :: endl ; std :: cout << ptr -> a << std :: endl ; } } ok Segmentation fault (core dumped) #include <bits/stdc++.h> class Base { public : bool a ; Base ( bool val ) : a ( val ) {} }; int main () { Base * ptr = nullptr ; if ( ptr -> a && 1 ) { std :: cout << \"ok\" << std :: endl ; std :: cout << ptr -> a << std :: endl ; } } Segmentation fault (core dumped) UB(\u672a\u5b9a\u4e49\u884c\u4e3a)\u53ef\u80fd\u4f1acrash\u4e5f\u53ef\u80fd\u4e0d\u4f1a\uff1f\u53cd\u6b63\u4e00\u5b9a\u8981\u907f\u514dUB \u53c2\u8003 \u00b6 C++\u5b66\u4e60\u4e4b\u667a\u80fd\u6307\u9488\u4e2d\u7684unique_ptr\u4e0eshared_ptr_C \u8bed\u8a00_\u811a\u672c\u4e4b\u5bb6 (jb51.net) \u4f18\u5316 \u00b6 \u5148\u5b8c\u6210\uff0c\u518d\u5b8c\u7f8e \u8c28\u8bb0 80-20 \u6cd5\u5219 \u5e38\u7528\u5c0f\u6280\u5de7 \u00b6 x\u80fd\u7528 const , & \u5c31\u7528 c++ bool Compare\uff08string s1, string s2) bool Compare(string *s1, string *s2) bool Compare(string &s1, string &s2) bool Compare(const string &s1, const string &s2) \u5176\u4e2d\u82e5\u4f7f\u7528\u7b2c\u4e00\u4e2a\u51fd\u6570\uff08\u503c\u4f20\u9012\uff09\uff0c\u5219\u5728\u53c2\u6570\u4f20\u9012\u548c\u51fd\u6570\u8fd4\u56de\u65f6\uff0c\u9700\u8981\u8c03\u7528string\u7684\u6784\u9020\u51fd\u6570\u548c\u6790\u6784\u51fd\u6570\u4e24\u6b21\uff08\u5373\u5171\u591a\u8c03\u7528\u4e86\u56db\u4e2a\u51fd\u6570\uff09\uff0c\u800c\u5176\u4ed6\u7684\u4e09\u4e2a\u51fd\u6570\uff08\u6307\u9488\u4f20\u9012\u548c\u5f15\u7528\u4f20\u9012\uff09\u5219\u4e0d\u9700\u8981\u8c03\u7528\u8fd9\u56db\u4e2a\u51fd\u6570\u3002 \u56e0\u4e3a\u6307\u9488\u548c\u5f15\u7528\u90fd\u4e0d\u4f1a\u521b\u5efa\u65b0\u7684\u5bf9\u8c61 \u3002\u5982\u679c\u4e00\u4e2a\u6784\u9020\u4e00\u4e2a\u5bf9\u8c61\u548c\u6790\u6784\u4e00\u4e2a\u5bf9\u8c61\u7684\u5f00\u9500\u662f\u5e9e\u5927\u7684\uff0c\u8fd9\u5c31\u662f\u4f1a\u6548\u7387\u9020\u6210\u4e00\u5b9a\u7684\u5f71\u54cd\u3002 \u540c\u65f6\u52a0\u4e0a\u4e00\u4e2aconst\u8fd8\u6709\u4e00\u4e2a\u597d\u5904\uff0c\u5c31\u662f\u53ef\u4ee5\u5bf9\u5e38\u91cf\u8fdb\u884c\u5f15\u7528\uff0c\u82e5\u4e0d\u52a0\u4e0aconst\u4fee\u9970\u7b26\uff0c\u5f15\u7528\u662f\u4e0d\u80fd\u5f15\u7528\u5e38\u91cf\u7684\u3002 const\u7684\u5404\u79cd\u542b\u4e49\uff1a \u301034\u3011C++\u4e2d\u7684CONST_\u54d4\u54e9\u54d4\u54e9_bilibili \u5c06\u5c0f\u7c92\u5ea6\u51fd\u6570\u58f0\u660e\u4e3a\u5185\u8054\u51fd\u6570\uff08inline\uff09\uff0c\u51cf\u5c11\u51fd\u6570\u8c03\u7528\u6b21\u6570(\u8c8c\u4f3c\u73b0\u5728\u662f\u6ca1\u7528\u4e86\uff1f) \u8c03\u7528\u51fd\u6570\u662f\u9700\u8981\u4fdd\u62a4\u73b0\u573a\uff0c\u4e3a\u5c40\u90e8\u53d8\u91cf\u5206\u914d\u5185\u5b58\uff0c\u51fd\u6570\u7ed3\u675f\u540e\u8fd8\u8981\u6062\u590d\u73b0\u573a\u7b49\u5f00\u9500\uff0c\u800c\u5185\u8054\u51fd\u6570\u5219\u662f\u628a\u5b83\u7684\u4ee3\u7801\u76f4\u63a5\u5199\u5230\u8c03\u7528\u51fd\u6570\u5904\uff0c\u6240\u4ee5\u4e0d\u9700\u8981\u8fd9\u4e9b\u5f00\u9500\uff0c\u4f46\u4f1a\u4f7f\u7a0b\u5e8f\u7684\u6e90\u4ee3\u7801\u957f\u5ea6\u53d8\u5927\u3002\u6240\u4ee5\u82e5\u662f\u5c0f\u7c92\u5ea6\u7684\u51fd\u6570\uff0c\u5982\u4e0b\u9762\u7684Max\u51fd\u6570\uff0c\u7531\u4e8e\u4e0d\u9700\u8981\u8c03\u7528\u666e\u901a\u51fd\u6570\u7684\u5f00\u9500\uff0c\u6240\u4ee5\u53ef\u4ee5\u63d0\u9ad8\u7a0b\u5e8f\u7684\u6548\u7387\u3002 \u548c\u76f4\u63a5\u7528#define\u4e00\u6837\uff1f \u4ec0\u4e48\u662f\u5185\u8054\u51fd\u6570 \u907f\u514d\u9891\u7e41\u7684\u5185\u5b58\u5206\u914d\u548c\u91ca\u653e \u4f7f\u7528 \u5bf9\u8c61\u6c60\u6280\u672f \u9884\u5148\u5206\u914d\u5bf9\u8c61\uff1f \u9884\u5148\u4f7f\u7528 reserve \u4f18\u5316\u5bb9\u5668\uff1a\u51cf\u5c11\u52a8\u6001\u6570\u7ec4\u7c7b\u578b\u7684\u5bb9\u5668\u5728\u8fd0\u884c\u65f6\u7684\u5185\u5b58\u5206\u914d\u6b21\u6570\uff1f \u4f7f\u7528\u5f15\u7528\u4f20\u9012\u800c\u975e\u6307\u9488\u4f20\u9012 \u5728\u67d0\u4e9b\u60c5\u51b5\u4e0b\uff0c\u4f7f\u7528\u5f15\u7528\u53ef\u4ee5\u907f\u514d\u5bf9\u8c61\u7684\u590d\u5236\uff0c\u63d0\u9ad8\u6027\u80fd \u907f\u514d\u5728\u51fd\u6570\u8c03\u7528\u65f6\u590d\u5236\u6574\u4e2a\u5bf9\u8c61\uff0c\u7279\u522b\u662f\u5bf9\u4e8e\u5927\u578b\u5bf9\u8c61 \u4f7f\u7528\u4f4d\u8fd0\u7b97\u66ff\u4ee3\u7b97\u672f\u8fd0\u7b97 \uff1a\u5728\u4f4e\u7ea7\u4ee3\u7801\u4e2d\uff0c\u4f4d\u8fd0\u7b97\u901a\u5e38\u6bd4\u7b97\u672f\u8fd0\u7b97\u66f4\u5feb\uff08\u6216\u8005bitset?\uff09 \u4f7f\u7528\u7f16\u8bd1\u5668\u4f18\u5316\u9009\u9879 \uff1a\u5982 -O2 \u6216 -O3 \uff0c\u8ba9\u7f16\u8bd1\u5668\u8fdb\u884c\u66f4\u591a\u7684\u4f18\u5316 \u9009\u62e9\u5408\u9002\u7684\u6570\u636e\u7ed3\u6784 \uff1a\u4f8b\u5982\uff0c\u4f7f\u7528 std::vector \u800c\u4e0d\u662f std::list \u53ef\u4ee5\u63d0\u9ad8\u5185\u5b58\u5c40\u90e8\u6027\uff0c\u51cf\u5c11\u8bbf\u95ee\u65f6\u95f4 \u4f7f\u7528 std::move \u8fdb\u884c\u5bb9\u5668\u8f6c\u79fb \uff1a\u79fb\u52a8\u8bed\u4e49\u53ef\u4ee5\u907f\u514d\u4e0d\u5fc5\u8981\u7684\u590d\u5236\uff0c\u63d0\u9ad8\u6548\u7387 \u4f7f\u7528\u5c40\u90e8\u9759\u6001\u53d8\u91cf\u548c\u6210\u5458\u53d8\u91cf \u51cf\u5c11\u9664\u6cd5\u8fd0\u7b97 \uff1a\u5c06\u9664\u6cd5\u8fd0\u7b97\u8f6c\u6362\u4e3a\u4e58\u6cd5\u8fd0\u7b97\uff0c\u4ee5\u63d0\u9ad8\u6548\u7387\uff1f(\u8fd9\u4e2a\u7f16\u8bd1\u5668\u4f1a\u5904\u7406\u5427) \u4f7f\u7528\u591a\u7ebf\u7a0b \uff1a\u5bf9\u4e8e\u53ef\u4ee5\u5e76\u884c\u5904\u7406\u7684\u4efb\u52a1\uff0c\u4f7f\u7528\u591a\u7ebf\u7a0b\u53ef\u4ee5\u663e\u8457\u63d0\u9ad8\u6027\u80fd omp parallel \u5bf9\u4e8ecpu\u7aef\u7684\u4ee3\u7801\uff0c\u5982\u679cfor\u5185\u8ba1\u7b97\u91cf\u6bd4\u8f83\u5927\u800c\u4e14\u5faa\u73af\u4f53\u4e2d\u7684\u64cd\u4f5c\u662f\u7ebf\u7a0b\u5b89\u5168\u7684\uff0c \u4e00\u4e2a\u7b80\u5355\u7684\u65b9\u5f0f\u662f\u5f00\u542f OpenMP #include <omp.h> //\u4f7f\u7528 -fopenmp \u7f16\u8bd1\u9009\u9879 //\u4f7f\u7528nvcc\u7f16\u8bd1\u8fd8\u9700\u8981\u6dfb\u52a0 -Xcompiler //\u66fe\u7ecf\u5b9e\u73b0\u4e86\u5c06\u4e00\u4e2a2.11s\u7684\u52a0\u901f\u52300.36s #pragma omp parallel for // #pragma omp parallel for num_threads(32)\uff0c \u4e5f\u53ef\u4ee5\u6307\u5b9a\u7ebf\u7a0b\u6570\uff0c\u4f46\u662f\u4e00\u822c\u8ba9,\u8fd9\u4e00\u53e5\u4f1a\u5bf9\u4e0b\u4e00\u53e5for\u5faa\u73af\u8fdb\u884c\u591a\u7ebf\u7a0b\u64cd\u4f5c for (...) //\u6ce8\u610f\uff0c\u8303\u56f4for(auto obj: objset)\u5728\u8f83\u8001\u7684OpenMP\u7248\u672c\u4e2d\u4e0d\u88ab\u5b8c\u5168\u652f\u6301\u3002\u4e3a\u4e86\u786e\u4fdd\u5e76\u884c\u5316\u6b63\u5e38\u5de5\u4f5c\uff0c\u5efa\u8bae\u6539\u5199\u6210\u4f20\u7edf\u7684\u7d22\u5f15\u5f62\u5f0f\uff1afor(int i=0; i<x; i++) \u907f\u514d\u4e0d\u540c\u6570\u636e\u7c7b\u578b\u76f8\u4e92\u64cd\u4f5c \uff1a\u51cf\u5c11\u6570\u636e\u7c7b\u578b\u8f6c\u6362\uff0c\u4ee5\u63d0\u9ad8\u6548\u7387\uff08\u8fd9\u4e2a\u5e94\u8be5\u6ca1\u4ec0\u4e48\u5f71\u54cd\uff09 \u76f4\u63a5\u4f7f\u7528\u73b0\u6709\u7684\u5c01\u88c5\u51fd\u6570\u5f88\u65b9\u4fbf\uff0c\u4f46\u662f\u6548\u7387\u4e0d\u662f\u6700\u597d\u7684\uff0c\u7b80\u5355\u7684\u529f\u80fd\u5b9e\u73b0\uff0c\u6700\u597d\u8fd8\u662f\u81ea\u5df1\u5199\u6e90\u7801\uff1f \u5bf9\u4e8e\u5bb9\u5668\uff1a\u5bf9\u4e8e\u6027\u80fd\u654f\u611f\u4e14\u80fd\u4fdd\u8bc1\u7d22\u5f15\u5408\u6cd5\u65f6\u7528 [] \uff0c\u5426\u5219\u5efa\u8bae\u7528 .at() \u589e\u52a0\u5b89\u5168\u6027\u3002\u5b9e\u9645\u4e2d\uff0c\u8fd9\u4e24\u8005\u7684\u6027\u80fd\u5dee\u5f02\u5728\u5c0f\u578b\u6570\u7ec4\u8bbf\u95ee\u65f6\u901a\u5e38\u53ef\u4ee5\u5ffd\u7565\uff0c\u4f46\u5728\u9ad8\u9891\u7387\u6216\u5927\u89c4\u6a21\u8bbf\u95ee\u65f6\u53ef\u80fd\u4f1a\u6709\u5f71\u54cd\u3002 \u907f\u514d\u4f7f\u7528\u591a\u91cd\u7ee7\u627f \u5982\u679c\u9700\u8981\u5927\u91cf\u9891\u7e41\u521b\u5efa\u548c\u9500\u6bc1\u77ed\u671f\u5bf9\u8c61\uff0c\u53ef\u8003\u8651\u4f7f\u7528 \u5bf9\u8c61\u6c60 \u3002 \u5e03\u5c14\u64cd\u4f5c \u591a\u6001\u4e0e\u865a\u51fd\u6570 C++\u865a\u51fd\u6570\u6027\u80fd\u5206\u6790\uff1a\u6df1\u5165\u89e3\u6790\u865a\u51fd\u6570\u5f00\u9500 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 RTTI (\u8fd0\u884c\u65f6\u7c7b\u578b\u8bc6\u522b)\uff1a\u4f1a\u5411\u6240\u6709\u7c7b\u5bf9\u8c61\u6dfb\u52a0\u989d\u5916\u7684\u4fe1\u606f\uff0c\u6240\u4ee5\u6548\u7387\u4e0d\u9ad8\uff0c\u53ef\u4ee5\u8003\u8651\u5173\u95ed RTTI \u9009\u9879\u6765\u63d0\u9ad8\u7a0b\u5e8f\u6548\u7387\u3002 \u591a\u7ef4\u6570\u7ec4\u7684 cache missing \u95ee\u9898 \u301064\u3011C++\u591a\u7ef4\u6570\u7ec4_\u54d4\u54e9\u54d4\u54e9_bilibili CPU Cache\u4f2a\u5171\u4eab\u95ee\u9898 \u00b6 CPU Cache\u4f2a\u5171\u4eab\u95ee\u9898\uff1a\u539f\u7406\u4e0e\u4f18\u5316\u6307\u5357 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 \u5982\u4f55\u5229\u7528CPU Cache\u5199\u51fa\u9ad8\u6027\u80fd\u4ee3\u7801\uff0c\u770b\u8fd9\u4e9b\u56fe\u5c31\u591f\u4e86\uff01 \u6d41\u6c34\u7ebf\u4e0e\u5206\u652f\u9884\u6d4b \u00b6 CPU\u5206\u652f\u9884\u6d4b\u539f\u7406\uff1aif-else\u6027\u80fd\u4f18\u5316\u6307\u5357 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 \u7a0b\u5e8f\u4f53\u79ef\u4f18\u5316 \u00b6 \u7a0b\u5e8f\u4f53\u79ef\u4f18\u5316\u6307\u5357\uff1a\u5341\u4e2a\u5b9e\u7528\u6280\u5de7 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 \u7c7b\u7684\u6570\u636e\u6210\u5458 \u00b6 \u5927\u6570\u7ec4\u548c\u5176\u4ed6\u5927\u5bf9\u8c61\u6392\u5728\u6700\u540e\u6700\u5e38\u7528\u7684\u6570\u636e\u6210\u5458\u6392\u5728\u524d\u9762\u3002\u5982\u679c\u4e0d\u80fd\u5728\u524d128\u4e2a\u5b57\u8282\u5185\u5305\u542b\u6240\u6709\u6570\u636e\u6210\u5458\uff0c\u5219\u5c06\u6700\u5e38\u7528\u7684\u6210\u5458\u653e\u5728\u524d128\u4e2a\u5b57\u8282\u4e2d\u3002 C++\u6027\u80fd\u4f18\u5316\u8bbe\u8ba1\u6307\u5357\uff1a\u4ece\u7c7b\u7ed3\u6784\u5230\u7ee7\u627f\u6a21\u5f0f | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 C++ Tools \u00b6 IDE \u00b6 VSCode \u00b6 install extension \u00b6 \u516c\u53f8\u91cc\u9762\u901a\u8fc7 .vsix \u6587\u4ef6\u5b89\u88c5\uff08\u79bb\u7ebf\uff09 Better debug view \u00b6 \u9ed8\u8ba4\u60c5\u51b5, \u96be\u4ee5\u89c2\u5bdf\uff1a \u5728 launch.json \u4e2d\u8bbe\u7f6e\uff1a \"setupCommands\" : [ { \"description\" : \"Test\" , \"text\" : \"python import sys;sys.path.insert(0, '/home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-12.4.0/python');from libstdcxx.v6.printers import register_libstdcxx_printers;register_libstdcxx_printers(None)\" , \"ignoreFailures\" : false }, { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true } ] \u6ce8\u610f\u628a\u5176\u4e2d\u7684 /home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-12.4.0/python \u8def\u5f84\u6362\u6210\u81ea\u5df1\u73af\u5883\u4e2d\u7684 \u8bbe\u7f6e\u540e\u91cd\u65b0debug ref \u00b6 How can i see the value of elements in STL containers or arrays in debug \u00b7 Issue #1414 \u00b7 microsoft/vscode-cpptools Theme \u00b6 \u4e4b\u524d\u4e00\u4e9b\u5173\u952e\u5b57\u4e00\u76f4\u6ca1\u6709\u9ad8\u4eae\uff0c\u4ee5\u4e3a\u662finclude_path\u7684\u95ee\u9898\uff0c\u540e\u6765\u53d1\u73b0\u662f\u4e3b\u9898\u6709\u95ee\u9898\u3002\u4e0d\u8fc7\u786e\u5b9e\u53d1\u73b0\u5982\u679c\u628ainclude_path\u53bb\u6389\uff0c\u4f1a\u5bfc\u81f4\u4e00\u4e9b\u5173\u952e\u5b57\u4e0d\u4f1a\u9ad8\u4eae CLion \u00b6 \u7f16\u8bd1\u5de5\u5177 \u00b6 g++ \u00b6 g++\u662fGNU\u7684c++\u7f16\u8bd1\u5668 gcc\u7684\u5168\u79f0\u662f GNU Compiler Collection\uff0c\u5b83\u662f\u4e00\u4e2a\u80fd\u591f\u7f16\u8bd1==\u591a\u79cd\u8bed\u8a00==\u7684\u7f16\u8bd1\u5668\u3002\u6700\u5f00\u59cbgcc\u662f\u4f5c\u4e3aC\u8bed\u8a00\u7684\u7f16\u8bd1\u5668\uff08GNU C Compiler\uff09\uff0c\u73b0\u5728\u9664\u4e86c\u8bed\u8a00\uff0c\u8fd8\u652f\u6301C++\u3001java\u3001Pascal\u7b49\u8bed\u8a00\u3002gcc\u652f\u6301\u591a\u79cd\u786c\u4ef6\u5e73\u53f0\u3002 \u662f\u4e00\u4e2a\u53ef\u79fb\u690d\u7684\u7f16\u8bd1\u5668\uff0c\u652f\u6301\u591a\u79cd\u786c\u4ef6\u5e73\u53f0\u3002\u4f8b\u5982ARM\u3001X86\u7b49\u7b49\u3002 \u4e0d\u4ec5\u662f\u4e2a\u672c\u5730\u7f16\u8bd1\u5668\uff0c\u5b83\u8fd8\u80fd\u8de8\u5e73\u53f0\u4ea4\u53c9\u7f16\u8bd1\u3002 \u6240\u8c13\u7684\u672c\u5730\u7f16\u8bd1\u5668\uff0c\u662f\u6307\u7f16\u8bd1\u51fa\u6765\u7684\u7a0b\u5e8f\u53ea\u80fd\u591f\u5728\u672c\u5730\u73af\u5883\u8fdb\u884c\u8fd0\u884c\u3002\u800cgcc\u7f16\u8bd1\u51fa\u6765\u7684\u7a0b\u5e8f\u80fd\u591f\u5728\u5176\u4ed6\u5e73\u53f0\u8fdb\u884c\u8fd0\u884c\u3002\u4f8b\u5982\u5d4c\u5165\u5f0f\u7a0b\u5e8f\u53ef\u5728x86\u4e0a\u7f16\u8bd1\uff0c\u7136\u540e\u5728arm\u4e0a\u8fd0\u884c\u3002 \u7f16\u8bd1\u8fc7\u7a0b \u00b6 \u9884\u5904\u7406\uff08Preprocessing\uff09\u3002\u7531\u9884\u5904\u7406\u5668cpp\u5b8c\u6210\uff0c\u5c06.cpp\u6e90\u6587\u4ef6\u9884\u5904\u7406\u4e3a .i \u6587\u4ef6\u3002\u9884\u5904\u7406\u5b9e\u9645\u4e0a\u662f\u5c06\u5934\u6587\u4ef6\u3001\u5b8f\u8fdb\u884c\u5c55\u5f00\u3002 g++ -E test.cpp -o test.i //\u751f\u6210\u9884\u5904\u7406\u540e\u7684.i\u6587\u4ef6 \u7f16\u8bd1\uff08Compilation\uff09\u3002\u7531\u7f16\u8bd1\u5668cc1plus\u5b8c\u6210\uff0c\u5c06 .i \u6587\u4ef6\u7f16\u8bd1\u4e3a .s \u7684\u6c47\u7f16\u6587\u4ef6\u3002\u4f7f\u7528-S\u9009\u9879\uff0c\u53ea\u8fdb\u884c\u7f16\u8bd1\u800c\u4e0d\u8fdb\u884c\u6c47\u7f16\uff0c\u751f\u6210\u6c47\u7f16\u4ee3\u7801\u3002 g++ -S test.i -o test.s //\u751f\u6210\u6c47\u7f16.s\u6587\u4ef6 \u6c47\u7f16\uff08Assembly\uff09\u3002\u7531\u6c47\u7f16\u5668as\u5b8c\u6210\uff0c\u5c06 .s \u6587\u4ef6\u6c47\u7f16\u6210 .o \u7684==\u4e8c\u8fdb\u5236\u76ee\u6807\u6587\u4ef6== \u6c47\u7f16\u5668\u751f\u6210\u7684\u662f\u53ef\u91cd\u5b9a\u4f4d\u7684\u76ee\u6807\u6587\u4ef6\uff0c\u5b66\u8fc7\u64cd\u4f5c\u7cfb\u7edf\uff0c\u6211\u4eec\u77e5\u9053\uff0c\u5728\u6e90\u7a0b\u5e8f\u4e2d\u5730\u5740\u662f\u4ece0\u5f00\u59cb\u7684\uff0c\u8fd9\u662f\u4e00\u4e2a\u76f8\u5bf9\u5730\u5740\uff0c\u800c\u7a0b\u5e8f\u771f\u6b63\u5728\u5185\u5b58\u4e2d\u8fd0\u884c\u65f6\u7684\u5730\u5740\u80af\u5b9a\u4e0d\u662f\u4ece0\u5f00\u59cb\u7684\uff0c\u800c\u4e14\u5728\u7f16\u5199\u6e90\u4ee3\u7801\u7684\u65f6\u5019\u4e5f\u4e0d\u80fd\u77e5\u9053\u7a0b\u5e8f\u7684\u7edd\u5bf9\u5730\u5740\uff0c\u6240\u4ee5 \u91cd\u5b9a\u4f4d \u80fd\u591f\u5c06\u6e90\u4ee3\u7801\u7684\u4ee3\u7801\u3001\u53d8\u91cf\u7b49\u5b9a\u4f4d\u4e3a\u5185\u5b58\u5177\u4f53\u5730\u5740\u3002 g++ -c test.s -o test.o //\u751f\u6210\u4e8c\u8fdb\u5236.o\u6587\u4ef6 \u94fe\u63a5\uff08Linking\uff09\u3002\u7531\u94fe\u63a5\u5668 ld \uff0c\u5c06 .o \u6587\u4ef6\u8fde\u63a5\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f \u7248\u672c \u00b6 GCC 7 (2017) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5f00\u59cb\u5927\u89c4\u6a21\u652f\u6301 C++17 \u6838\u5fc3\u8bed\u8a00\u7279\u6027\uff08structured bindings\u3001if constexpr\u3001fold expressions\u3001inline variables \u7b49\uff09\u548c\u4e0d\u5c11\u5e93\u7279\u6027\u3002 \u6539\u8fdb\u8bca\u65ad\u4fe1\u606f\u548c\u4f18\u5316\u751f\u6210\u4ee3\u7801\u3002 GCC 8 (2018) \u4e3b\u8981\u8fdb\u5c55\uff1a\u7ee7\u7eed\u5b8c\u5584 C++17 \u5e93\u5b9e\u73b0\uff1b\u6539\u8fdb\u8bca\u65ad\u4e0e\u672a\u5b9a\u4e49\u884c\u4e3a\u68c0\u6d4b\u3002 \u5bf9\u6a21\u677f/constexpr \u76f8\u5173\u5b9e\u73b0\u8fdb\u884c\u4fee\u6b63\u4e0e\u589e\u5f3a\u3002 GCC 9 (2019) \u4e3b\u8981\u8fdb\u5c55\uff1aC++17 \u5b9e\u73b0\u66f4\u52a0\u5b8c\u5907\uff1b\u5f00\u59cb\u5f15\u5165\u5bf9\u90e8\u5206 C++20 \u8349\u6848\u7279\u6027\u7684\u5b9e\u9a8c\u6027\u652f\u6301\uff08\u7f16\u8bd1\u5668\u7aef\u8bed\u8a00\u6539\u8fdb\u3001constexpr \u6269\u5c55\u7b49\uff09\u3002 \u6807\u51c6\u5e93\u4e2d\u6301\u7eed\u8865\u9f50\u7f3a\u5931\u90e8\u5206\u3002 GCC 10 (2020) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5f00\u59cb\u5927\u91cf\u5b9e\u73b0 C++20 \u7279\u6027\uff08\u5982 Concepts \u7684\u67d0\u4e9b\u90e8\u5206\u3001\u66f4\u591a constexpr \u80fd\u529b\u3001\u5e38\u7528\u5e93\u66f4\u65b0\uff09\uff1b\u540c\u65f6\u5f15\u5165\u82e5\u5e72\u91cd\u8981\u884c\u4e3a/\u517c\u5bb9\u6027\u53d8\u5316\uff08\u4f8b\u5982\u5728\u540e\u7eed\u70b9\u5f15\u5165\u7684\u94fe\u63a5\u884c\u4e3a/\u9ed8\u8ba4\u5f00\u5173\u53d8\u66f4\u5728\u8be5\u7cfb\u5217\u8ba8\u8bba\u4e2d\u51fa\u73b0\uff09\u3002 \u66f4\u4e25\u683c\u7684\u8bca\u65ad\u4e0e\u8b66\u544a\u3002 GCC 11 (2021) \u4e3b\u8981\u8fdb\u5c55\uff1aC++20 \u652f\u6301\u663e\u8457\u589e\u5f3a\uff08ranges\u3001coroutines\u3001modules \u7684\u65e9\u671f/\u5b9e\u9a8c\u5b9e\u73b0\u5728\u6b64\u53ca\u540e\u7eed\u7248\u672c\u9010\u6b65\u5b8c\u5584\uff09\uff1blibstdc++ \u4e2d\u66f4\u591a C++20 \u5e93\u7ec4\u4ef6\u53ef\u7528\u3002 \u5de5\u5177\u94fe\u3001\u4f18\u5316\u4e0e\u8bca\u65ad\u7ee7\u7eed\u6539\u8fdb\u3002 GCC 12 (2022) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5b8c\u6210\u6216\u8fdb\u4e00\u6b65\u5b8c\u5584\u5927\u91cf C++20 \u7279\u6027\uff1b\u5f00\u59cb\u5f15\u5165\u5bf9 C++23\uff08\u8349\u6848\uff09\u82e5\u5e72\u5e93\u7279\u6027\u7684\u5b9e\u73b0\u3002 \u6027\u80fd\u4e0e\u8bca\u65ad\u589e\u5f3a\uff0c\u66f4\u591a\u5e93\u63a5\u53e3\u53ef\u7528\u4f5c\u751f\u4ea7\u3002 GCC 13 (2023) \u4e3b\u8981\u8fdb\u5c55\uff1a\u7ee7\u7eed\u6269\u5c55\u5bf9 C++23 \u7684\u652f\u6301\uff08\u5e93\u4e0e\u8bed\u8a00\u7279\u6027\u9010\u6b65\u843d\u5730\uff09\uff1b\u8fdb\u4e00\u6b65\u7a33\u5b9a modules\u3001coroutines\u3001ranges \u7b49\u957f\u671f\u9879\u76ee\u7684\u5b9e\u73b0\u3002 libstdc++ \u6301\u7eed\u8865\u5168 C++23 \u5e93\u3002 GCC 14 (2024+) \u4e3b\u8981\u8fdb\u5c55\uff1a\u8fdb\u4e00\u6b65\u5b8c\u5584\u5e76\u6269\u5927 C++23 \u7684\u5b9e\u73b0\u8986\u76d6\uff1b\u6301\u7eed\u4fee\u590d\u517c\u5bb9\u6027\u4e0e\u6027\u80fd\u95ee\u9898\uff0c\u6539\u8fdb\u7f16\u8bd1\u5668\u8bca\u65ad\u4e0e\u9759\u6001\u5206\u6790\u80fd\u529b\u3002 \u5411\u540e\u517c\u5bb9\u6027\u4e0e\u6807\u51c6\u8ddf\u8fdb\u7ee7\u7eed\u8fdb\u884c\u3002 Install \u00b6 sudo apt -y install build-essential g++ -v \u5e38\u7528\u547d\u4ee4\u9009\u9879 \u00b6 \u7f16\u8bd1\u8fc7\u7a0b\u9009\u9879 \u00b6 -E (\u4ec5\u4f5c\u9884\u5904\u7406\uff0c\u4e0d\u8fdb\u884c\u7f16\u8bd1\u3001\u6c47\u7f16\u548c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406,\u8fd9\u4e2a\u4e0d\u751f\u6210\u6587\u4ef6,\u4f60\u9700\u8981\u628a\u5b83\u91cd\u5b9a\u5411\u5230\u4e00\u4e2a\u8f93\u51fa\u6587\u4ef6\u91cc\u9762\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -E hello.c > pianoapan.txt gcc -E hello.c | more \u6162\u6162\u770b\u5427,\u4e00\u53e5 hello word \u4e5f\u8981\u9884\u5904\u7406\u6210800\u884c\u7684\u4ee3\u7801\u3002 -S (\u4ec5\u7f16\u8bd1\u5230\u6c47\u7f16\u8bed\u8a00\uff0c\u4e0d\u8fdb\u884c\u6c47\u7f16\u548c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406\u548c\u7f16\u8bd1\uff0c\u5c31\u662f\u6307\u628a\u6587\u4ef6\u7f16\u8bd1\u6210\u4e3a\u6c47\u7f16\u4ee3\u7801\u3002\u4f8b\u5b50\u7528\u6cd5\uff1a gcc -S hello.c \u5c06\u751f\u6210.s\u7684\u6c47\u7f16\u4ee3\u7801\uff0c\u53ef\u4ee5\u7528\u6587\u672c\u7f16\u8f91\u5668\u67e5\u770b\u3002 -c (\u7f16\u8bd1\u3001\u6c47\u7f16\u5230\u76ee\u6807\u4ee3\u7801\uff0c\u4e0d\u8fdb\u884c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406,\u7f16\u8bd1,\u548c\u6c47\u7f16,\u4e5f\u5c31\u662f\u4ed6\u53ea\u628a\u7a0b\u5e8f\u505a\u6210obj\u6587\u4ef6\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -c hello.c \u5c06\u751f\u6210.o\u7684\u76ee\u6807\u6587\u4ef6\uff08object file\uff09\u3002 -o (\u8f93\u51fa\u5230\u6307\u5b9a\u7684\u6587\u4ef6\uff09 \u6307\u5b9a\u76ee\u6807\u540d\u79f0\uff0c\u7f3a\u7701\u7684\u65f6\u5019\uff0cgcc/g++\u7f16\u8bd1\u51fa\u6765\u7684\u6587\u4ef6\u662fa.out\u3002\u4f8b\u5b50\u5982\u4e0b\uff1a g++ -o hello.out hello.cpp g++ -o hello.asm -S hello.cpp \u76ee\u5f55\u9009\u9879 \u00b6 -I [dir] \uff08\u628adir\u52a0\u5165\u5230\u641c\u7d22 \u5934\u6587\u4ef6 \u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 g++\u4f18\u5148\u5728\u5f53\u524d\u76ee\u5f55\u67e5\u627e\u5934\u6587\u4ef6\uff0c\u5982\u679c\u6ca1\u6709\u627e\u5230\uff0c\u4f1a\u5230\u7cfb\u7edf\u9ed8\u8ba4\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u627e\u3002\u5982\u679c\u4f7f\u7528 -I \u6307\u5b9a\u4e86\u76ee\u5f55\uff0cg++\u4f1a\u5230 -I \u6307\u5b9a\u7684\u76ee\u5f55\u67e5\u627e\uff0c\u67e5\u627e\u4e0d\u5230\uff0c\u7136\u540e\u518d\u5230\u7cfb\u7edf\u9ed8\u8ba4\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u67e5\u627e \u4f8b\u5b50\u5982\u4e0b: g++ test.c -I ../inc -o test -L [dir] \uff08\u628adir\u52a0\u5165\u5230\u641c\u7d22\u5e93\u6587\u4ef6\u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 \u7f16\u8bd1\u7684\u65f6\u5019\uff0c\u6307\u5b9a\u641c\u7d22\u5e93\u7684\u8def\u5f84\u3002\u6bd4\u5982\u4f60\u81ea\u5df1\u7684\u5e93\uff0c\u53ef\u4ee5\u7528\u5b83\u6307\u5b9a\u76ee\u5f55\uff0c==\u4e0d\u7136\u7f16\u8bd1\u5668\u5c06\u53ea\u5728\u6807\u51c6\u5e93==\u7684\u76ee\u5f55\u627e\u3002\u8fd9\u4e2adir\u5c31\u662f\u76ee\u5f55\u7684\u540d\u79f0\u3002\u4f8b\u5b50\u5982\u4e0b: g++ -I ../inc -L /home/mylib test.c -o test -lmythread -l [library] \uff08\u8fdb\u884c\u94fe\u63a5\u65f6\u641c\u7d22\u540d\u4e3alibrary\u7684\u5e93\uff09 \u6307\u5b9a\u7f16\u8bd1\u7684\u65f6\u4f7f\u7528\u7684\u5e93\uff0c\u4f8b\u5b50\u7528\u6cd5 g++ hello.c -o hello -lpthread \u4f7f\u7528pthread\u5e93\u7f16\u8bd1\u8fde\u63a5\uff0c\u751f\u6210\u7a0b\u5e8f\u3002 \u200b \u4e3a\u4ec0\u4e48\u5f53\u6211\u4eec\u4f7f\u7528C++11\u7684\u65f6\uff0c\u6211\u4eec\u5fc5\u987b\u94fe\u63a5pthread\uff1f-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91 -include [file] \uff08\u4e00\u822c\u7528\u4e0d\u5230\uff0c\u5934\u6587\u4ef6\u90fd\u662f\u5728\u4ee3\u7801\u4e2d #include\uff09 \u76f8\u5f53\u4e8e\u5728\u4ee3\u7801\u4e2d\u4f7f\u7528#include\uff0c\u7528\u4e8e\u5305\u542b\u67d0\u4e2a\u4ee3\u7801\u3002 \u7b80\u5355\u6765\u8bf4,\u5c31\u662f\u7f16\u8bd1\u67d0\u4e2a\u6587\u4ef6,\u9700\u8981\u53e6\u4e00\u4e2a\u6587\u4ef6\u7684\u65f6\u5019,\u5c31\u53ef\u4ee5\u7528\u5b83\u8bbe\u5b9a\u3002\u4f8b\u5b50\u7528\u6cd5: g++ hello.c -include /root/pianopan.h -Wl,-rpath=[dir] \uff08\u628adir\u52a0\u5165\u5230\u7a0b\u5e8f\u8fd0\u884c\u65f6\u641c\u7d22\u5e93\u6587\u4ef6\u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 \u7a0b\u5e8f\u8fd0\u884c\u65f6\u67e5\u627e\u81ea\u5df1\u7684\u52a8\u6001\u5e93\u7684\u65f6\u5019\uff0c\u53ef\u4ee5\u7528\u5b83\u6307\u5b9a\u8fd0\u884c\u65f6\u7684\u52a8\u6001\u5e93\u641c\u7d22\u8def\u5f84\u3002\u7528\u6cd5\u5982\u4e0b\uff1a g++ -o hello hello.cpp -L./lib -lmylib -Wl,-rpath=./lib \u9884\u5904\u7406\u9009\u9879 \u00b6 -D macro \u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#define macro \u200b gcc test.c -DDEBUG -o app : \u5728gcc/g++\u547d\u4ee4\u4e2d\u901a\u8fc7\u53c2\u6570 -D\u6307\u5b9a\u51fa\u8981\u5b9a\u4e49\u7684\u5b8f\u7684\u540d\u5b57\uff0c\u8fd9\u6837\u5c31\u76f8\u5f53\u4e8e\u5728\u4ee3\u7801\u4e2d\u5b9a\u4e49\u4e86\u4e00\u4e2a\u5b8f\uff0c\u5176\u540d\u5b57\u4e3a DEBUG \u3002 \u5728CMake\u4e2d\u6211\u4eec\u4e5f\u53ef\u4ee5\u505a\u7c7b\u4f3c\u7684\u4e8b\u60c5\uff0c\u5bf9\u5e94\u7684\u547d\u4ee4\u53eb\u505a add_definitions add_definitions(-D\u5b8f\u540d\u79f0) -D macro=defn \u5b9a\u4e49\u5b8f\uff0c\u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#define macro defn -U macro \u53d6\u6d88\u5b8f\u5b9a\u4e49\uff0c\u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#undef macro -undef \u53d6\u6d88\u4efb\u4f55\u975e\u6807\u51c6\u5b8f\u7684\u5b9a\u4e49\uff0cC++\u6807\u51c6\u9884\u5b9a\u4e49\u7684\u5b8f\u4ecd\u7136\u6709\u6548 \u94fe\u63a5\u65b9\u5f0f\u9009\u9879 \u00b6 -static \u4f18\u70b9\uff1a\u7a0b\u5e8f\u8fd0\u884c\u4e0d\u4f9d\u8d56\u4e8e\u5176\u4ed6\u5e93\u3002\u7f3a\u70b9\uff1a\u53ef\u6267\u884c\u6587\u4ef6==\u6bd4\u8f83\u5927==\u3002 -shared \u6b64\u9009\u9879\u5c06==\u5c3d\u91cf\u4f7f\u7528\u52a8\u6001\u5e93==\uff0c\u4e3a\u9ed8\u8ba4\u9009\u9879\u3002\u4f18\u70b9\uff1a\u751f\u6210\u6587\u4ef6\u6bd4\u8f83\u5c0f\u3002\u7f3a\u70b9\uff1a==\u8fd0\u884c\u65f6==\u9700\u8981\u7cfb\u7edf\u63d0\u4f9b\u52a8\u6001\u5e93\u3002 -Wl,-Bstatic \u544a\u8bc9\u94fe\u63a5\u5668ld\u53ea\u94fe\u63a5\u9759\u6001\u5e93\uff0c\u5982\u679c\u53ea\u5b58\u5728\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5219\u94fe\u63a5\u5668\u62a5\u9519\u3002 -Wl,-Bdynamic \u544a\u8bc9\u94fe\u63a5\u5668ld\u4f18\u5148\u4f7f\u7528\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5982\u679c\u53ea\u5b58\u5728\u9759\u6001\u94fe\u63a5\u5e93\uff0c\u5219\u4f7f\u7528\u9759\u6001\u94fe\u63a5\u5e93\u3002 \u9519\u8bef\u4e0e\u8b66\u544a \u00b6 -Wall \uff08\u6253\u5f00\u4e00\u4e9b\u5f88\u6709\u7528\u7684\u8b66\u544a\u9009\u9879\uff09 \u4e00\u822c\u4f7f\u7528\u8be5\u9009\u9879\uff0c\u5141\u8bb8\u53d1\u51faGCC\u80fd\u591f\u63d0\u4f9b\u7684\u6240\u6709\u6709\u7528\u7684\u8b66\u544a\u3002\u4e5f\u53ef\u4ee5\u7528-W{warning}\u6765\u6807\u8bb0\u6307\u5b9a\u7684\u8b66\u544a -W \uff08\u6253\u5370\u4e00\u4e9b\u989d\u5916\u7684\u8b66\u544a\u4fe1\u606f\uff09 -Werror \uff08\u628a\u8b66\u544a\u5f53\u4f5c\u9519\u8bef\uff0c\u51fa\u73b0\u4efb\u4f55\u8b66\u544a\u5c31\u653e\u5f03\u7f16\u8bd1\uff09 \u8981\u6c42g++\u5c06\u6240\u6709\u7684\u8b66\u544a\u5f53\u6210\u9519\u8bef\u8fdb\u884c\u5904\u7406\uff0c\u5728\u8b66\u544a\u53d1\u751f\u65f6\u4e2d\u6b62\u7f16\u8bd1\u8fc7\u7a0b\u3002 -Werror={warning} \u5c06\u6307\u5b9a\u8b66\u544a\u8bbe\u7f6e\u4e3a\u9519\u8bef\u3002\u4f8b\u5982-Werror=return-type\uff0c\u5982\u679c\u51fd\u6570\u9700\u8981\u8fd4\u56de\u503c\u5374\u6ca1\u6709return\u8bed\u53e5\uff0c\u5219\u7f16\u8bd1\u62a5\u9519 -Wshadow \u5f53\u4e00\u4e2a\u5c40\u90e8\u53d8\u91cf\u906e\u76d6\u4f4f\u4e86\u53e6\u4e00\u4e2a\u5c40\u90e8\u53d8\u91cf\uff0c\u6216\u8005\u5168\u5c40\u53d8\u91cf\u65f6\uff0c\u7ed9\u51fa\u8b66\u544a(\u5f88\u6709\u7528\uff0c\u5efa\u8bae\u6253\u5f00) -w \u5173\u95ed\u6240\u6709\u8b66\u544a(\u5efa\u8bae\u4e0d\u8981\u4f7f\u7528\u6b64\u9879) \u8fd9\u4e00\u7c7b\u9009\u9879\u5176\u5b9e\u8fd8\u6709\u5f88\u591a\uff0c\u5982-Wpointer-arith\u3001-Wcast-qual\u3001-Waggregate-return\u3001-Winline\u7b49\uff0c\u5728\u6b64\u4e0d\u4e00\u4e00\u4ecb\u7ecd\uff0c\u9700\u8981\u7528\u5230\u53ef\u4ee5\u67e5\u624b\u518c\u3002 \u5176\u4ed6 -Wall: \u5f00\u542f\u6240\u6709\u5e38\u89c1\u7684\u7f16\u8bd1\u8b66\u544a\u3002 -Wextra: \u542f\u7528\u989d\u5916\u7684\u8b66\u544a\uff0c\u4e0d\u5305\u62ec\u5728-Wall\u4e2d\u3002 -Wpedantic: \u68c0\u67e5ISO C\u548cISO C++\u6807\u51c6\u7684\u4e25\u683c\u9075\u5b88\u3002 -Wunused: \u68c0\u67e5\u672a\u4f7f\u7528\u7684\u53d8\u91cf\u3001\u51fd\u6570\u548c\u6807\u7b7e\u3002 -Wuninitialized: \u68c0\u67e5\u672a\u521d\u59cb\u5316\u7684\u53d8\u91cf\u3002 -Wshadow: \u68c0\u67e5\u5c40\u90e8\u53d8\u91cf\u906e\u853d\u5168\u5c40\u53d8\u91cf\u7684\u60c5\u51b5\u3002 -Wpointer-arith: \u68c0\u67e5\u65e0\u6548\u7684\u6307\u9488\u8fd0\u7b97\u3002 -Wcast-qual: \u68c0\u67e5\u7c7b\u578b\u8f6c\u6362\u65f6\u4e22\u5931const\u6216volatile\u9650\u5b9a\u7b26\u7684\u60c5\u51b5\u3002 -Wstrict-prototypes: \u8981\u6c42\u51fd\u6570\u539f\u578b\u7684\u4e25\u683c\u58f0\u660e\u3002 -Wmissing-prototypes: \u68c0\u67e5\u672a\u58f0\u660e\u7684\u51fd\u6570\u539f\u578b\u3002 -Wmissing-declarations: \u68c0\u67e5\u672a\u58f0\u660e\u7684\u5168\u5c40\u53d8\u91cf\u3002 -Wredundant-decls: \u68c0\u67e5\u91cd\u590d\u7684\u58f0\u660e\u3002 -Wnested-externs: \u68c0\u67e5\u5d4c\u5957\u7684\u5916\u90e8\u58f0\u660e\u3002 -Winline: \u62a5\u544a\u65e0\u6cd5\u5185\u8054\u7684\u51fd\u6570\u3002 -Wconversion: \u68c0\u67e5\u53ef\u80fd\u5bfc\u81f4\u7c7b\u578b\u8f6c\u6362\u95ee\u9898\u7684\u4ee3\u7801\u3002 -Wfloat-equal: \u68c0\u67e5\u6d6e\u70b9\u6570\u503c\u7684\u76f4\u63a5\u6bd4\u8f83\u3002 -Wunsafe-loop-optimizations: \u68c0\u67e5\u5faa\u73af\u4f18\u5316\u7684\u5b89\u5168\u6027\u3002 -Wstrict-aliasing: \u68c0\u67e5\u4e25\u683c\u7684\u522b\u540d\u89c4\u5219\u3002 -Wstrict-overflow: \u68c0\u67e5\u6ea2\u51fa\u4f18\u5316\u53ef\u80fd\u5bfc\u81f4\u7684\u95ee\u9898\u3002 -Wformat: \u68c0\u67e5printf\u548cscanf\u7cfb\u5217\u51fd\u6570\u7684\u683c\u5f0f\u5b57\u7b26\u4e32\u3002 -Wformat-security: \u68c0\u67e5\u683c\u5f0f\u5b57\u7b26\u4e32\u662f\u5426\u5b58\u5728\u5b89\u5168\u6f0f\u6d1e\u3002 -Wformat-y2k: \u68c0\u67e5\u5e74\u4efd\u662f\u5426\u7b26\u5408Y2K\u95ee\u9898\u7684\u89e3\u51b3\u65b9\u6848\u3002 -Wnonnull: \u68c0\u67e5\u662f\u5426\u5c06\u975e\u7a7a\u6307\u9488\u4f20\u9012\u7ed9\u8981\u6c42\u975e\u7a7a\u53c2\u6570\u7684\u51fd\u6570\u3002 \u8c03\u8bd5\u9009\u9879 \u00b6 -g \u6307\u793a\u7f16\u8bd1\u5668\uff0c\u5728\u7f16\u8bd1\u65f6\uff0c\u4ea7\u751f\u8c03\u8bd5\u4fe1\u606f\u3002 -ggdb \u6b64\u9009\u9879\u5c06\u5c3d\u53ef\u80fd\u7684\u751f\u6210gdb\u53ef\u4ee5\u4f7f\u7528\u7684\u8c03\u8bd5\u4fe1\u606f\u3002 -glevel \u8bf7\u6c42\u751f\u6210\u8c03\u8bd5\u4fe1\u606f\uff0c\u540c\u65f6\u7528level\u6307\u51fa\u9700\u8981\u591a\u5c11\u4fe1\u606f\uff0c\u9ed8\u8ba4\u7684level\u503c\u662f2\u3002 \u4f18\u5316\u9009\u9879 \u00b6 -O0 \uff08\u7981\u6b62\u7f16\u8bd1\u5668\u8fdb\u884c\u4f18\u5316\u3002\u9ed8\u8ba4\u4e3a\u6b64\u9879\uff09 -O1 \uff08\u5c1d\u8bd5\u4f18\u5316\u7f16\u8bd1\u65f6\u95f4\u548c\u53ef\u6267\u884c\u6587\u4ef6\u5927\u5c0f\uff09 -O2 \uff08\u66f4\u591a\u7684\u4f18\u5316\uff0c\u4f1a\u5c1d\u8bd5\u51e0\u4e4e\u5168\u90e8\u7684\u4f18\u5316\u529f\u80fd\uff0c\u4f46\u4e0d\u4f1a\u8fdb\u884c\u201c\u7a7a\u95f4\u6362\u65f6\u95f4\u201d\u7684\u4f18\u5316\u65b9\u6cd5\uff09 -O3 \uff08\u5728 -O2 \u7684\u57fa\u7840\u4e0a\u518d\u6253\u5f00\u4e00\u4e9b\u4f18\u5316\u9009\u9879\uff1a-finline-functions\uff0c -funswitch-loops \u548c -fgcse-after-reload \uff09 -Os \uff08\u5bf9\u751f\u6210\u6587\u4ef6\u5927\u5c0f\u8fdb\u884c\u4f18\u5316\u3002\u5b83\u4f1a\u6253\u5f00 -O2 \u5f00\u7684\u5168\u90e8\u9009\u9879\uff0c\u9664\u4e86\u4f1a\u90a3\u4e9b\u589e\u52a0\u6587\u4ef6\u5927\u5c0f\u7684\u3002\uff09 \u7f16\u8bd1\u5668\u4f18\u5316\u5efa\u8bae\u4f7f\u7528-O2\u3002 \u5176\u4ed6\u9009\u9879 \u00b6 -fpic \u7f16\u8bd1\u5668\u751f\u6210\u4f4d\u7f6e\u65e0\u5173\u76ee\u6807\u7801\uff08PIC\uff0cposition-independent code\uff09\uff0c\u7528\u4e8e\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5373Linux\u4e0b\u7684.so\u6587\u4ef6\u3002 \u901a\u8fc7\u5168\u5c40\u504f\u79fb\u8868\uff08GOT\uff0cGlobal Offset Table\uff09\u8bbf\u95ee\u6240\u6709\u5e38\u91cf\u5730\u5740\u3002 \u7a0b\u5e8f\u542f\u52a8\u65f6\u901a\u8fc7\u52a8\u6001\u52a0\u8f7d\u7a0b\u5e8f\u89e3\u6790GOT\u6761\u76ee\u3002 \u5982\u679c\u94fe\u63a5\u7684so\u6587\u4ef6\u7684GOT\u5927\u5c0f\u8d85\u8fc7\u8ba1\u7b97\u673a\u7279\u5b9a\u7684\u6700\u5927\u5927\u5c0f\uff0c\u5219\u4f1a\u4ece\u94fe\u63a5\u5668\u6536\u5230\u9519\u8bef\u6d88\u606f\uff0c\u6307\u793a-fpic\u4e0d\u8d77\u4f5c\u7528\u3002\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c\u8bf7\u4f7f\u7528-fPIC\u91cd\u65b0\u7f16\u8bd1 -fPIC \u540c-fpic\u529f\u80fd\u4e00\u81f4\uff0c\u751f\u6210\u4f4d\u7f6e\u65e0\u5173\u76ee\u6807\u7801\uff0c\u7528\u4e8e\u751f\u6210\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5efa\u8bae\u4f7f\u7528\u8be5\u9009\u9879\uff0c\u800c\u975e-fpic -v \u663e\u793a\u8be6\u7ec6\u7684\u7f16\u8bd1\u3001\u6c47\u7f16\u3001\u8fde\u63a5\u547d\u4ee4 -imacros file \u5c06file\u6587\u4ef6\u7684\u5b8f,\u6269\u5c55\u5230gcc/g++\u7684\u8f93\u5165\u6587\u4ef6,\u5b8f\u5b9a\u4e49\u672c\u8eab\u5e76\u4e0d\u51fa\u73b0\u5728\u8f93\u5165\u6587\u4ef6\u4e2d -nostdinc \u4e0d\u5728\u7cfb\u7edf\u7f3a\u7701\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u91cc\u9762\u627e\u5934\u6587\u4ef6,\u4e00\u822c\u548c-I\u8054\u5408\u4f7f\u7528,\u660e\u786e\u9650\u5b9a\u5934\u6587\u4ef6\u7684\u4f4d\u7f6e\u3002 -nostdin C++ \u4e0d\u5728g++\u6307\u5b9a\u7684\u6807\u51c6\u8def\u7ecf\u4e2d\u641c\u7d22,\u4f46\u4ecd\u5728\u5176\u4ed6\u8def\u5f84\u4e2d\u641c\u7d22,\u6b64\u9009\u9879\u5728\u521b\u5efalibg++\u5e93\u4f7f\u7528\u3002 -C \u5728\u9884\u5904\u7406\u7684\u65f6\u5019,\u4e0d\u5220\u9664\u6ce8\u91ca\u4fe1\u606f,\u4e00\u822c\u548c-E\u4f7f\u7528,\u6709\u65f6\u5019\u5206\u6790\u7a0b\u5e8f\uff0c\u7528\u8fd9\u4e2a\u5f88\u65b9\u4fbf\u7684\u3002 -m \u751f\u6210\u4e0e\u5177\u4f53CPU\u76f8\u5173\u7684\u7a0b\u5e8f\u3002 -m32 \u751f\u621032bits\u7a0b\u5e8f -m64 \u751f\u621064bits\u7a0b\u5e8f -M \u751f\u6210\u6587\u4ef6\u4f9d\u8d56\u7684\u4fe1\u606f\uff0c\u5305\u542b\u76ee\u6807\u6587\u4ef6\u6240\u4f9d\u8d56\u7684\u6240\u6709\u6e90\u6587\u4ef6\u3002\u4f60\u53ef\u4ee5\u7528gcc -M hello.c\u6765\u6d4b\u8bd5\u4e00\u4e0b\uff0c\u5f88\u7b80\u5355\u3002 -MM \u548c\u4e0a\u9762\u7684\u90a3\u4e2a\u4e00\u6837\uff0c\u4f46\u662f\u5b83\u5c06\u5ffd\u7565\u7531#include\u9020\u6210\u7684\u4f9d\u8d56\u5173\u7cfb\u3002 -MD \u548c-M\u76f8\u540c\uff0c\u4f46\u662f\u8f93\u51fa\u5c06\u5bfc\u5165\u5230.d\u7684\u6587\u4ef6\u91cc\u9762\u3002 -MMD \u548c-MM\u76f8\u540c\uff0c\u4f46\u662f\u8f93\u51fa\u5c06\u5bfc\u5165\u5230.d\u7684\u6587\u4ef6\u91cc\u9762\u3002 -x language filename \u8bbe\u5b9a\u6587\u4ef6\u6240\u4f7f\u7528\u7684\u8bed\u8a00,\u4f7f\u540e\u7f00\u540d\u65e0\u6548,\u5bf9\u4ee5\u540e\u7684\u591a\u4e2a\u6709\u6548. \u4e5f\u5c31\u662f\u6839\u636e\u7ea6\u5b9aC\u8bed\u8a00\u7684\u540e\u7f00\u540d\u79f0\u662f.c\u7684\uff0c\u800cC++\u7684\u540e\u7f00\u540d\u662f.C\u6216\u8005.cpp\u3002 \u5982\u679c\u4f60\u5f88\u4e2a\u6027\uff0c\u51b3\u5b9a\u4f60\u7684C\u4ee3\u7801\u6587\u4ef6\u7684\u540e\u7f00\u540d\u662f.pig\uff0c\u90a3\u4f60\u5c31\u8981\u7528\u8fd9\u4e2a\u53c2\u6570 \u8fd9\u4e2a\u53c2\u6570\u5bf9\u4ed6\u540e\u9762\u7684\u6587\u4ef6\u540d\u90fd\u8d77\u4f5c\u7528\uff0c\u9664\u975e\u5230\u4e86\u4e0b\u4e00\u4e2a\u53c2\u6570\u7684\u4f7f\u7528\u3002\u53ef\u4ee5\u4f7f\u7528\u7684\u53c2\u6570\u6709\u4e0b\u9762\u7684\u8fd9\u4e9b\uff1a c,objective-c,c-header,c++,cpp-output,assembler,assembler-with-cpp\u3002 \u770b\u5230\u82f1\u6587\uff0c\u5e94\u8be5\u53ef\u4ee5\u7406\u89e3\u7684\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -x c hello.pig -x none filenss ame \u5173\u6389\u4e0a\u4e00\u4e2a\u9009\u9879\uff0c\u4e5f\u5c31\u662f\u8ba9gcc\u6839\u636e\u6587\u4ef6\u540d\u540e\u7f00\uff0c\u81ea\u52a8\u8bc6\u522b\u6587\u4ef6\u7c7b\u578b\uff0c\u4f8b\u5b50\u7528\u6cd5: gcc -x c hello.pig -x none hello2.c \u9884\u7f16\u8bd1\u5934\u6587\u4ef6 \u00b6 \u9884\u7f16\u8bd1\u5934\u6587\u4ef6\u662f\u5c06\u7ecf\u5e38\u4f7f\u7528\u4e14\u4e0d\u5e38\u66f4\u6539\u7684\u5934\u6587\u4ef6\u9884\u5148\u7f16\u8bd1\u6210\u4e00\u4e2a\u4e2d\u95f4\u6587\u4ef6\uff08\u901a\u5e38\u662f .pch \u6587\u4ef6\uff09\uff0c\u4e4b\u540e\u5728\u9879\u76ee\u7f16\u8bd1\u8fc7\u7a0b\u4e2d\u76f4\u63a5\u4f7f\u7528\u8fd9\u4e2a\u9884\u7f16\u8bd1\u7684\u4e2d\u95f4\u6587\u4ef6\uff0c\u800c\u4e0d\u662f\u6bcf\u6b21\u91cd\u65b0\u7f16\u8bd1\u8fd9\u4e9b\u5934\u6587\u4ef6\u3002\u8fd9\u53ef\u4ee5\u663e\u8457\u51cf\u5c11\u7f16\u8bd1\u65f6\u95f4\uff0c\u7279\u522b\u662f\u5728\u5927\u578b\u9879\u76ee\u4e2d\u3002 \u6ce8\u610f\uff1a \u5728\u9884\u7f16\u8bd1\u5934\u6587\u4ef6\u4e2d\u5305\u542b\u7684\u5185\u5bb9\u5e94\u5c3d\u91cf\u7a33\u5b9a\u4e14\u4e0d\u7ecf\u5e38\u53d8\u5316\u3002 \u6807\u51c6\u5e93\u5934\u6587\u4ef6\uff08\u5982 <vector> \u3001 <string> \u7b49\uff09 \u7b2c\u4e09\u65b9\u5e93\u7684\u5934\u6587\u4ef6\uff08\u5982 Boost \u7b49\uff09 \u9879\u76ee\u4e2d\u5f88\u5c11\u4fee\u6539\u7684\u516c\u5171\u5934\u6587\u4ef6 \u786e\u4fdd\u9884\u7f16\u8bd1\u5934\u548c\u6240\u6709\u5305\u542b\u7684\u5934\u6587\u4ef6\u90fd\u4f7f\u7528\u4e86\u5934\u6587\u4ef6\u4fdd\u62a4\uff08#pragma once \u6216 include guards\uff09\u6765\u9632\u6b62\u91cd\u590d\u5305\u542b\u3002 \u53c2\u8003 \u00b6 g++\u5165\u95e8\u6559\u7a0b - \u65f6\u95f4\u7684\u98ce\u666f - \u535a\u5ba2\u56ed C++\u4e3a\u4e86\u63d0\u5347\u7f16\u8bd1\u901f\u5ea6\u53ef\u4ee5\u8003\u8651\u4f7f\u7528\u9884\u7f16\u8bd1\u5934 - \u77e5\u4e4e clangd \u00b6 https://www.cnblogs.com/newtonltr/p/18867195 \u4e00\u6587\u641e\u61c2C/C++\u5e38\u7528\u7f16\u8bd1\u5668 - \u964c\u5c18(MoChen) - \u535a\u5ba2\u56ed CMake \u00b6 cmake-build-install \u00b6 \u914d\u7f6e (cmake -S src -B build): \u8bfb CMakeLists.txt\uff0c\u89e3\u6790\u76ee\u6807/\u4f9d\u8d56/\u9009\u9879\u3002 \u63a2\u6d4b\u7f16\u8bd1\u5668\u3001\u6807\u51c6\u5e93\u3001\u4f9d\u8d56\u8def\u5f84/\u7248\u672c\uff0c\u8ba1\u7b97\u7f16\u8bd1\u9009\u9879\u548c\u5e73\u53f0\u7279\u6027 \u751f\u6210\u5e95\u5c42\u6784\u5efa\u811a\u672c\uff08Makefile/Ninja/MSBuild \u7b49\uff09\u5e76\u5199\u5165 build \u76ee\u5f55\uff1b\u7f13\u5b58\u53d8\u91cf\u5230CMakeCache.txt\u3002 \u4e0d\u7f16\u8bd1\u4ee3\u7801\uff0c\u4e3b\u8981\u662f\u201c\u7b97\u6e05\u695a\u600e\u4e48\u7f16\u201d\u3002 \u7f16\u8bd1 (cmake --build build): \u8c03\u7528\u4e0a\u4e00\u6b65\u751f\u6210\u7684\u6784\u5efa\u811a\u672c\u6267\u884c\u5b9e\u9645\u7f16\u8bd1/\u94fe\u63a5\u3002 \u4ea7\u751f\u76ee\u6807\u6587\u4ef6\u3001\u53ef\u6267\u884c\u6587\u4ef6\u3001\u9759/\u52a8\u6001\u5e93\u7b49\uff0c\u4ea7\u7269\u653e\u5728 build \u76ee\u5f55\u3002 \u53ef\u80fd\u8fd0\u884c\u81ea\u5b9a\u4e49\u751f\u6210\u6b65\u9aa4\uff08\u4ee3\u7801\u751f\u6210\u3001\u8d44\u6e90\u6253\u5305\u7b49\uff09\uff0c\u4f46\u4e0d\u8d1f\u8d23\u628a\u6587\u4ef6\u5b89\u88c5\u5230\u7cfb\u7edf\u4f4d\u7f6e\u3002 \u5b89\u88c5 (cmake --install build [--prefix /path/to/prefix]): \u4f9d\u636e\u9879\u76ee\u91cc\u7684 install(TARGETS|FILES|DIRECTORY ...) \u89c4\u5219\uff0c\u5c06\u5df2\u7f16\u8bd1\u597d\u7684\u53ef\u6267\u884c/\u5e93\u3001\u5934\u6587\u4ef6\u3001 \u8d44\u6e90\u3001pkgconfig/cmake \u5305\u914d\u7f6e\u7b49\u590d\u5236\u5230\u5b89\u88c5\u524d\u7f00\uff08\u9ed8\u8ba4 CMAKE_INSTALL_PREFIX\uff0c\u53ef\u7528 --prefix \u8986\u76d6\uff1b\u652f\u6301 DESTDIR \u91cd\u5b9a\u4f4d\uff09\u3002 \u4e0d\u91cd\u65b0\u7f16\u8bd1\uff0c\u53ea\u505a\u62f7\u8d1d\u3001\u521b\u5efa\u76ee\u5f55\u548c\u5fc5\u8981\u7684 RPATH/\u6743\u9650\u8c03\u6574\u3002 \u4ea7\u7269\u9762\u5411\u201c\u88ab\u7cfb\u7edf\u6216\u5176\u4ed6\u9879\u76ee\u4f7f\u7528\u201d\uff0c\u4e0e\u6784\u5efa\u76ee\u5f55\u5206\u79bb\u3002 \u57fa\u672c\u7528\u6cd5 \u00b6 cmake\u4f7f\u7528\u8be6\u7ec6\u6559\u7a0b\uff08\u65e5\u5e38\u4f7f\u7528\u8fd9\u4e00\u7bc7\u5c31\u8db3\u591f\u4e86\uff09_cmake\u6559\u7a0b-CSDN\u535a\u5ba2 CMake\u57fa\u7840\uff1a\u5e38\u7528\u5185\u90e8\u53d8\u91cf\u548c\u73af\u5883\u53d8\u91cf\u7684\u5f15\u7528_cmake\u73af\u5883\u53d8\u91cf\u8bbe\u7f6e-CSDN\u535a\u5ba2 cmake include \u00b6 find_package \u00b6 \u5982\u679c\u7b2c\u4e09\u65b9\u5e93\u5b89\u88c5\u5728==\u7cfb\u7edf\u6807\u51c6\u8def\u5f84==\uff08\u5982 /usr/local \uff09\u6216\u8005\u63d0\u4f9b\u4e86 CMake \u652f\u6301\uff0c\u8fd9\u662f\u6700\u6807\u51c6\u7684\u65b9\u6cd5\u3002 find_package ( fmt REQUIRED ) # 1. \u67e5\u627e\u5e93 target_link_libraries ( my_app PRIVATE fmt::fmt ) # 2. \u94fe\u63a5\u5e93 (Include \u8def\u5f84\u4f1a\u81ea\u52a8\u5e26\u8fc7\u6765\uff01) \u7ed3\u679c\uff1a\u4f60\u53ef\u4ee5\u76f4\u63a5 #include \u3002 \u4f18\u70b9\uff1a\u4e0d\u9700\u8981\u624b\u52a8\u7ba1\u7406\u8def\u5f84\uff0c\u8def\u5f84\u53d8\u5316\u4e5f\u4e0d\u6015\u3002 target_include_directories \u00b6 \u6e90\u7801\u96c6\u6210/\u624b\u52a8\u6307\u5b9a: \u5982\u679c\u5e93\u662f\u6e90\u7801\u5f62\u5f0f\u653e\u5728\u4f60\u7684\u9879\u76ee\u91cc\uff08\u6bd4\u5982 third_party/\u6587\u4ef6\u5939\uff09\uff0c\u6216\u8005\u6ca1\u6709\u5b89\u88c5\u5230\u7cfb\u7edf\u76ee\u5f55 \u5728 CMake \u4e2d\uff0c\u4f60\u53ea\u9700\u8981\u544a\u8bc9\u76ee\u6807\uff08target\uff09\u53bb\u54ea\u91cc\u627e==\u5934\u6587\u4ef6==\uff1a target_include_directories ( my_target PRIVATE /path/to/third_party/lib/include ) \u5373 GCC/Clang \u7684 -I \u53c2\u6570 \u8fd9\u4f1a\u7ed9\u7f16\u8bd1\u5668\u6dfb\u52a0\u4e00\u4e2a -I/path/to/third_party/lib/include \u53c2\u6570\u3002\u56e0\u4e3a <> \u7684\u67e5\u627e\u89c4\u5219\u662f\u201c\u53ea\u5728\u7cfb\u7edf\u76ee\u5f55\u548c\u7531 -I \u6307\u5b9a\u7684\u76ee\u5f55\u4e2d\u67e5\u627e\u201d\uff0c\u6240\u4ee5\u52a0\u4e0a\u8fd9\u53e5\u540e\uff0c\u4f60\u5c31\u53ef\u4ee5\u653e\u5fc3\u5730\u4f7f\u7528 #include <mylib.h> \u4e86\u3002 \u8fdb\u9636\u6280\u5de7\uff1a\u5982\u679c\u4f60\u60f3\u5c4f\u853d\u7b2c\u4e09\u65b9\u5e93\u5934\u6587\u4ef6\u91cc\u7684\u8b66\u544a\uff0c\u53ef\u4ee5\u52a0 SYSTEM \u5173\u952e\u5b57\uff1a target_include_directories(xapr SYSTEM PUBLIC ...) target_link_libraries \u00b6 \u544a\u8bc9\u94fe\u63a5\u5668\u53bb\u94fe\u63a5\u54ea\u4e9b \u5e93\u6587\u4ef6 ( .so / .a / .dll )\u3002 \u5728 Modern CMake \u4e2d\uff0c\u5b83\u4e0d\u4ec5\u94fe\u63a5\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u8fd8\u4f1a\u81ea\u52a8\u4f20\u9012\u8be5\u5e93\u7684 Usage Requirements \uff08\u5305\u62ec\u5934\u6587\u4ef6\u8def\u5f84\uff01\uff09\u3002 \u76f8\u5f53\u4e8e \uff1a\u628a\u5de5\u5177\u62ff\u8fc7\u6765\u5b9e\u9645\u7ec4\u88c5\u4ea7\u54c1\u3002 \u6838\u5fc3\u7279\u6027 \uff1a \u5982\u679c\u4f60\u94fe\u63a5\u7684\u662f\u4e00\u4e2a Target (\u5982 fmt::fmt )\uff0cCMake ==\u4f1a\u81ea\u52a8\u628a fmt \u7684\u5934\u6587\u4ef6\u8def\u5f84\u52a0\u5230 my_app \u7684 include \u8def\u5f84==\u91cc\u3002 \u4f60\u4e0d\u9700\u8981\u518d\u624b\u52a8\u5199 target_include_directories \u6307\u5411 fmt \u7684\u76ee\u5f55\u4e86\u3002 \u603b\u7ed3\uff1a\u6807\u51c6\u5de5\u4f5c\u6d41 \u00b6 \u73b0\u4ee3\u505a\u6cd5 (Modern CMake - \u63a8\u8350) \u00b6 \u53ea\u9700\u8981\u4e24\u6b65\uff0c\u8def\u5f84\u81ea\u52a8\u7ba1\u7406\uff1a # 1. \u627e find_package ( spdlog REQUIRED ) # 2. \u94fe (\u5934\u6587\u4ef6\u8def\u5f84\u4f1a\u81ea\u52a8\u5e26\u8fc7\u6765) add_executable ( main main.cpp ) target_link_libraries ( main PRIVATE spdlog::spdlog ) \u4f20\u7edf\u505a\u6cd5 (Legacy / \u6e90\u7801\u96c6\u6210) \u00b6 \u5982\u679c\u5e93\u6ca1\u6709\u63d0\u4f9b CMake \u652f\u6301\uff0c\u6216\u8005\u4f60\u662f\u76f4\u63a5\u5f15\u7528\u7684\u6e90\u7801\u6587\u4ef6\u5939\uff1a # 1. \u624b\u52a8\u6307\u5b9a\u5934\u6587\u4ef6\u5728\u54ea\u91cc target_include_directories ( main PRIVATE ${ CMAKE_CURRENT_SOURCE_DIR } /third_party/libfoo/include ) # 2. \u624b\u52a8\u6307\u5b9a\u94fe\u63a5\u54ea\u4e2a .a/.so \u6587\u4ef6 target_link_libraries ( main PRIVATE ${ CMAKE_CURRENT_SOURCE_DIR } /third_party/libfoo/lib/libfoo.a ) build\u9009\u9879 \u00b6 \u5728Release\u6a21\u5f0f\u4e0b\uff0c\u8ffd\u6c42\u7684\u662f\u7a0b\u5e8f\u7684\u6700\u4f73\u6027\u80fd\u8868\u73b0\uff0c\u5728\u6b64\u60c5\u51b5\u4e0b\uff0c\u7f16\u8bd1\u5668\u4f1a\u5bf9\u7a0b\u5e8f\u505a\u6700\u5927\u7684\u4ee3\u7801\u4f18\u5316\u4ee5\u8fbe\u5230\u6700\u5feb\u8fd0\u884c\u901f\u5ea6\u3002\u53e6\u4e00\u65b9\u9762\uff0c\u7531\u4e8e\u4ee3\u7801\u4f18\u5316\u540e\u4e0d\u4e0e\u6e90\u4ee3\u7801\u4e00\u81f4\uff0c\u6b64\u6a21\u5f0f\u4e0b\u4e00\u822c\u4f1a\u4e22\u5931\u5927\u91cf\u7684\u8c03\u8bd5\u4fe1\u606f\u3002 Debug: -O0 -g \u6709\u65f6\u5019\u9700\u8981\u66f4\u52a0\u4e25\u683c\u7684 set(CMAKE_CXX_FLAGS_DEBUG \"${CMAKE_CXX_FLAGS_DEBUG} -O0 -g3 -fno-omit-frame-pointer -fno-inline-functions\") -O0\uff1a\u7981\u7528\u4f18\u5316\uff0c\u4fbf\u4e8e\u9010\u884c\u8c03\u8bd5\uff08\u9ed8\u8ba4 Debug \u5c31\u662f\u5b83\uff09\u3002 -g3\uff1a\u751f\u6210\u6700\u8be6\u7ec6\u7684\u8c03\u8bd5\u4fe1\u606f\uff08\u5b8f\u7b49\u90fd\u4f1a\u4fdd\u7559\uff0c\u9ed8\u8ba4 -g \u6bd4\u5b83\u5c11\u4e00\u4e9b\uff09\u3002 -fno-omit-frame-pointer\uff1a\u4fdd\u7559\u5e27\u6307\u9488\uff0c\u5806\u6808\u56de\u6eaf\u66f4\u7a33\u5b9a\uff0c\u8c03\u8bd5\u5668\u66f4\u5bb9\u6613\u663e\u793a\u53d8\u91cf\u3002 -fno-inline-functions\uff1a \u7981\u6b62\u51fd\u6570\u5185\u8054 \uff0c\u907f\u514d\u65ad\u70b9/\u5355\u6b65\u88ab\u201c\u6298\u53e0\u201d\u5230\u8c03\u7528\u70b9\u3002 Release: -O3 -DNDEBUG MinSizeRel: -Os -DNDEBUG RelWithDebInfo: -O2 -g -DNDEBUG \u6b64\u5916\u9700\u8981\u6ce8\u610f\uff1a NDEBUG \u5b8f\u4f1a\u4f7f assert \u5b8f\u88ab\u53bb\u9664\u6389\uff08assert\u5b8f\u4e3b\u8981\u662f\u5728\u8c03\u8bd5\u65f6\u4f7f\u7528\uff09\u3002 [!CAUTION] NDEBUG \u4e0b\uff0cassert()\u662f\u751f\u6548\u7684 cmake_minimum_required ( VERSION 3.15 ) project ( hellocmake LANGUAGES CXX ) set ( CMAKE_BUILD_TYPE Release ) add_executable ( main main.cpp ) CMake\u5404\u79cd\u9879\u76ee\u914d\u7f6e\u53d8\u91cf\u7684\u8bbe\u7f6e\u53ca\u4f5c\u7528 - \u77e5\u4e4e \u9759\u6001\u548c\u52a8\u6001\u94fe\u63a5 \u00b6 \u9759\u6001\u94fe\u63a5\u5141\u8bb8\u66f4\u591a\u7684\u4f18\u5316\u53d1\u751f \u52a8\u6001\u94fe\u63a5\u5728\u8fd0\u884c\u7684\u65f6\u5019\u53bb\u627e \u9759\u6001\u94fe\u63a5 .a \u9759\u6001\u5e93\u4f1a\u5728\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u94fe\u63a5\u9636\u6bb5\u88ab\u6253\u5305\u5230\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\uff0c\u6240\u4ee5\u53ef\u6267\u884c\u7a0b\u5e8f\u542f\u52a8\uff0c\u9759\u6001\u5e93\u5c31\u88ab\u52a0\u8f7d\u5230\u5185\u5b58\u4e2d\u4e86\u3002cmake\u4e2d\u6307\u5b9a\u8981\u94fe\u63a5\u7684\u52a8\u6001\u5e93\u7684\u65f6\u5019\uff0c\u5e94\u8be5\u5c06\u547d\u4ee4\u5199\u5230\u751f\u6210\u4e86\u53ef\u6267\u884c\u6587\u4ef6\u4e4b\u540e add_library(\u5e93\u540d\u79f0 STATIC \u6e90\u6587\u4ef61 [\u6e90\u6587\u4ef62] ...) add_library(calc STATIC ${SRC_LIST}) \u8fd9\u6837\u6700\u7ec8\u5c31\u4f1a\u751f\u6210\u5bf9\u5e94\u7684\u9759\u6001\u5e93\u6587\u4ef6libcalc.a\u3002 \u5c06\u6240\u6709.c/cpp\u6587\u4ef6\u72ec\u7acb\u7f16\u8bd1\u751f\u6210\u7684.o\u8fdb\u884c\u94fe\u63a5\u4ece\u800c\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f \u200b \u6211\u4eec\u77e5\u9053\uff0c\u94fe\u63a5\u5668\u5728\u94fe\u63a5\u9759\u6001\u94fe\u63a5\u5e93\u7684\u65f6\u5019\u662f\u4ee5\u76ee\u6807\u6587\u4ef6\u4e3a\u5355\u4f4d\u7684\u3002\u6bd4\u5982\u6211\u4eec\u5f15\u7528\u4e86\u9759\u6001\u5e93\u4e2d\u7684printf()\u51fd\u6570\uff0c\u90a3\u4e48\u94fe\u63a5\u5668\u5c31\u4f1a\u628a\u5e93\u4e2d\u5305\u542bprintf()\u51fd\u6570\u7684\u90a3\u4e2a\u76ee\u6807\u6587\u4ef6\u94fe\u63a5\u8fdb\u6765\uff0c \u5982\u679c\u5f88\u591a\u51fd\u6570\u90fd\u653e\u5728\u4e00\u4e2a\u76ee\u6807\u6587\u4ef6\u4e2d\uff0c\u5f88\u53ef\u80fd\u5f88\u591a\u6ca1\u7528\u7684\u51fd\u6570\u90fd\u88ab\u4e00\u8d77\u94fe\u63a5\u8fdb\u4e86\u8f93\u51fa\u7ed3\u679c\u4e2d \u3002\u7531\u4e8e\u8fd0\u884c\u5e93\u6709\u6210\u767e\u4e0a\u5343\u4e2a\u51fd\u6570\uff0c\u6570\u91cf\u975e\u5e38\u5e9e\u5927\uff0c\u6bcf\u4e2a\u51fd\u6570\u72ec\u7acb\u5730\u653e\u5728\u4e00\u4e2a\u76ee\u6807\u6587\u4ef6\u4e2d\u53ef\u4ee5\u5c3d\u91cf\u51cf\u5c11\u7a7a\u95f4\u7684\u6d6a\u8d39\uff0c\u90a3\u4e9b\u6ca1\u6709\u88ab\u7528\u5230\u7684\u76ee\u6807\u6587\u4ef6\u5c31\u4e0d\u8981\u94fe\u63a5\u5230\u6700\u7ec8\u7684\u8f93\u51fa\u6587\u4ef6\u4e2d\u3002 \u4f18\u7f3a\u70b9 \u6d6a\u8d39\u7a7a\u95f4 \u53e6\u4e00\u65b9\u9762\u5c31\u662f\u66f4\u65b0\u6bd4\u8f83\u56f0\u96be\uff0c\u56e0\u4e3a\u6bcf\u5f53\u5e93\u51fd\u6570\u7684\u4ee3\u7801\u4fee\u6539\u4e86\uff0c\u8fd9\u4e2a\u65f6\u5019\u5c31\u9700\u8981\u91cd\u65b0\u8fdb\u884c\u7f16\u8bd1\u94fe\u63a5\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002 \u5728\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\u5df2\u7ecf\u5177\u5907\u4e86\u6240\u6709\u6267\u884c\u7a0b\u5e8f\u6240\u9700\u8981\u7684\u4efb\u4f55\u4e1c\u897f\uff0c\u5728\u6267\u884c\u7684\u65f6\u5019\u8fd0\u884c\u901f\u5ea6\u5feb\u3002 \u52a8\u6001\u94fe\u63a5 .so \u52a8\u6001\u5e93\u5728\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u94fe\u63a5\u9636\u6bb5\u4e0d\u4f1a\u88ab\u6253\u5305\u5230\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\uff0c\u5f53\u53ef\u6267\u884c\u7a0b\u5e8f\u88ab\u542f\u52a8\u5e76\u4e14\u8c03\u7528\u4e86\u52a8\u6001\u5e93\u4e2d\u7684\u51fd\u6570\u7684\u65f6\u5019\uff0c\u52a8\u6001\u5e93\u624d\u4f1a\u88ab\u52a0\u8f7d\u5230\u5185\u5b58 add_library(calc SHARED ${SRC_LIST}) \u8fd9\u6837\u6700\u7ec8\u5c31\u4f1a\u751f\u6210\u5bf9\u5e94\u7684\u52a8\u6001\u5e93\u6587\u4ef6libcalc.so\u3002 \u52a8\u6001\u5e93\u7684\u94fe\u63a5\u5177\u6709\u4f20\u9012\u6027\uff0c\u5982\u679c\u52a8\u6001\u5e93 A \u94fe\u63a5\u4e86\u52a8\u6001\u5e93B\u3001C\uff0c\u52a8\u6001\u5e93D\u94fe\u63a5\u4e86\u52a8\u6001\u5e93A\uff0c\u6b64\u65f6\u52a8\u6001\u5e93D\u76f8\u5f53\u4e8e\u4e5f\u94fe\u63a5\u4e86\u52a8\u6001\u5e93B\u3001C\uff0c\u5e76\u53ef\u4ee5\u4f7f\u7528\u52a8\u6001\u5e93B\u3001C\u4e2d\u5b9a\u4e49\u7684\u65b9\u6cd5 add_library(\u5e93\u540d\u79f0 SHARED \u6e90\u6587\u4ef61 [\u6e90\u6587\u4ef62] ...) target_link_libraries(A B C) target_link_libraries(D A) \u5c06\u7a0b\u5e8f\u6309\u7167\u6a21\u5757\u62c6\u5206\u6210\u5404\u4e2a\u76f8\u5bf9\u72ec\u7acb\u7684\u90e8\u5206\uff0c \u7a0b\u5e8f\u8fd0\u884c\u5230\u65f6\u624d\u94fe\u63a5 \u5047\u8bbe\u73b0\u5728\u6709\u4e24\u4e2a\u7a0b\u5e8fprogram1.o\u548cprogram2.0\uff0c\u8fd9\u4e24\u8005\u5171\u7528\u540c\u4e00\u4e2a\u5e93lib.o,\u5047\u8bbe\u9996\u5148\u8fd0\u884c\u7a0b\u5e8fprogram1\uff0c\u7cfb\u7edf\u9996\u5148\u52a0\u8f7dprogram1.0\uff0c\u5f53\u7cfb\u7edf\u53d1\u73b0program1.o\u4e2d\u7528\u5230\u4e86lib.0\uff0c\u5373program1.o\u4f9d\u8d56\u4e8elib.o\uff0c\u90a3\u4e48\u7cfb\u7edf\u63a5\u7740\u52a0\u8f7dlib.o\uff0c\u5982\u679cprogram1.o\u548clib.o\u8fd8\u4f9d\u8d56\u4e8e\u5176\u4ed6\u76ee\u6807\u6587\u4ef6\uff0c\u5219\u4f9d\u6b21\u5168\u90e8\u52a0\u8f7d\u5230\u5185\u5b58\u4e2d\u3002\u5f53program2\u8fd0\u884c\u65f6\uff0c\u540c\u6837\u7684\u52a0\u8f7dprogram2.0\uff0c\u7136\u540e\u53d1\u73b0program2.o\u4f9d\u8d56\u4e8elib.o\uff0c\u4f46\u662f\u6b64\u65f6lib.o\u5df2\u7ecf\u5b58\u5728\u4e8e\u5185\u5b58\u4e2d\uff0c\u8fd9\u4e2a\u65f6\u5019\u5c31\u4e0d\u518d\u8fdb\u884c\u91cd\u65b0\u52a0\u8f7d\uff0c\u800c\u662f\u5c06\u5185\u5b58\u4e2d\u5df2\u7ecf\u5b58\u5728\u7684lib.o\u6620\u5c04\u5230program2\u7684\u865a\u62df\u5730\u5740\u7a7a\u95f4\u4e2d\uff0c\u4ece\u800c\u8fdb\u884c\u94fe\u63a5(\u8fd9\u4e2a\u94fe\u63a5\u8fc7\u7a0b\u548c\u9759\u6001\u94fe\u63a5\u7c7b\u4f3c)\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002 \u52a8\u6001\u94fe\u63a5\u7684\u4f18\u70b9\u663e\u800c\u6613\u89c1\uff0c\u5c31\u662f\u5373\u4f7f\u9700\u8981\u6bcf\u4e2a\u7a0b\u5e8f\u90fd\u4f9d\u8d56\u540c\u4e00\u4e2a\u5e93\uff0c\u4f46\u662f\u8be5\u5e93 \u4e0d\u4f1a\u50cf\u9759\u6001\u94fe\u63a5\u90a3\u6837\u5728\u5185\u5b58\u4e2d\u5b58\u5728\u591a\u5206 \uff0c\u526f\u672c\uff0c\u800c\u662f\u8fd9\u591a\u4e2a\u7a0b\u5e8f\u5728\u6267\u884c\u65f6\u5171\u4eab\u540c\u4e00\u4efd\u526f\u672c\uff1b\u53e6\u4e00\u4e2a\u4f18\u70b9\u662f\uff0c\u66f4\u65b0\u4e5f\u6bd4\u8f83\u65b9\u4fbf\uff0c\u66f4\u65b0\u65f6\u53ea\u9700\u8981\u66ff\u6362\u539f\u6765\u7684\u76ee\u6807\u6587\u4ef6\uff0c\u800c\u65e0\u9700\u5c06\u6240\u6709\u7684\u7a0b\u5e8f\u518d\u91cd\u65b0\u94fe\u63a5\u4e00\u904d\u3002\u5f53\u7a0b\u5e8f\u4e0b\u4e00\u6b21\u8fd0\u884c\u65f6\uff0c\u65b0\u7248\u672c\u7684\u76ee\u6807\u6587\u4ef6\u4f1a\u88ab\u81ea\u52a8\u52a0\u8f7d\u5230\u5185\u5b58\u5e76\u4e14\u94fe\u63a5\u8d77\u6765\uff0c\u7a0b\u5e8f\u5c31\u5b8c\u6210\u4e86\u5347\u7ea7\u7684\u76ee\u6807\u3002\u4f46\u662f\u52a8\u6001\u94fe\u63a5\u4e5f\u662f\u6709\u7f3a\u70b9\u7684\uff0c\u56e0\u4e3a\u628a\u94fe\u63a5\u63a8\u8fdf\u5230\u4e86\u7a0b\u5e8f\u8fd0\u884c\u65f6\uff0c\u6240\u4ee5\u6bcf\u6b21\u6267\u884c\u7a0b\u5e8f\u90fd\u9700\u8981\u8fdb\u884c\u94fe\u63a5\uff0c\u6240\u4ee5\u6027\u80fd\u4f1a\u6709\u4e00\u5b9a\u635f\u5931\u3002 \u200b \u636e\u4f30\u7b97\uff0c\u52a8\u6001\u94fe\u63a5\u548c\u9759\u6001\u94fe\u63a5\u76f8\u6bd4\uff0c\u6027\u80fd\u635f\u5931\u5927\u7ea6\u57285%\u4ee5\u4e0b\u3002\u7ecf\u8fc7\u5b9e\u8df5\u8bc1\u660e\uff0c\u8fd9\u70b9\u6027\u80fd\u635f\u5931\u7528\u6765\u6362\u533a\u7a0b\u5e8f\u5728\u7a7a\u95f4\u4e0a\u7684\u8282\u7701\u548c\u7a0b\u5e8f\u6784\u5efa\u548c\u5347\u7ea7\u65f6\u7684\u7075\u6d3b\u6027\u662f\u503c\u5f97\u7684\u3002 \u57fa\u672c\u5185\u7f6e\u5b8f\u53d8\u91cf \u00b6 PROJECT_SOURCE_DIR \u4f7f\u7528cmake\u547d\u4ee4\u540e\u7d27\u8ddf\u7684\u76ee\u5f55\uff0c\u4e00\u822c\u662f\u5de5\u7a0b\u7684\u6839\u76ee\u5f55 PROJECT_BINARY_DIR \u6267\u884ccmake\u547d\u4ee4\u7684\u76ee\u5f55 CMAKE_CURRENT_SOURCE_DIR \u5f53\u524d\u5904\u7406\u7684CMakeLists.txt\u6240\u5728\u7684\u8def\u5f84 CMAKE_CURRENT_BINARY_DIR target \u7f16\u8bd1\u76ee\u5f55 EXECUTABLE_OUTPUT_PATH \u91cd\u65b0\u5b9a\u4e49\u76ee\u6807\u4e8c\u8fdb\u5236\u53ef\u6267\u884c\u6587\u4ef6\u7684\u5b58\u653e\u4f4d\u7f6e LIBRARY_OUTPUT_PATH \u91cd\u65b0\u5b9a\u4e49\u76ee\u6807\u94fe\u63a5\u5e93\u6587\u4ef6\u7684\u5b58\u653e\u4f4d\u7f6e PROJECT_NAME \u8fd4\u56de\u901a\u8fc7PROJECT\u6307\u4ee4\u5b9a\u4e49\u7684\u9879\u76ee\u540d\u79f0 CMAKE_BINARY_DIR \u9879\u76ee\u5b9e\u9645\u6784\u5efa\u8def\u5f84\uff0c\u5047\u8bbe\u5728build\u76ee\u5f55\u8fdb\u884c\u7684\u6784\u5efa\uff0c\u90a3\u4e48\u5f97\u5230\u7684\u5c31\u662f\u8fd9\u4e2a\u76ee\u5f55\u7684\u8def\u5f84 CMakePresets \u00b6 \u53c2\u8003 \u00b6 CMake\u4ece\u5165\u95e8\u5230\u5b9e\u6218\u7cfb\u5217\uff08\u56db\uff09\u2014\u2014CMake\u94fe\u63a5\u9759\u6001\u5e93\u548c\u52a8\u6001\u5e93_cmake \u94fe\u63a5\u9759\u6001\u5e93-CSDN\u535a\u5ba2 Debug \u5de5\u5177 \u00b6 GDB \u00b6 GDB \u662f\u7531 GUN \u8f6f\u4ef6\u7cfb\u7edf\u793e\u533a\u63d0\u4f9b\u7684\u8c03\u8bd5\u5de5\u5177\uff0c\u540c ==GCC \u914d\u5957==\u7ec4\u6210\u4e86\u4e00\u5957\u5b8c\u6574\u7684\u5f00\u53d1\u73af\u5883\uff0c GDB \u662f ==Linux \u548c\u8bb8\u591a\u7c7bUnix\u7cfb\u7edf==\u7684\u6807\u51c6\u5f00\u53d1\u73af\u5883\u3002 cmd \u00b6 \u542f\u52a8\uff1a gdb {binary} l \u884c\u53f7/\u51fd\u6570\u540d #\u8981\u770b\u4e0b\u9762\u7684\uff0c\u53ea\u9700\u8981\u591aEnter\u51e0\u6b21\u5c31\u53ef\u4ee5\u4e86\uff0cgdb\u4f1a\u81ea\u52a8\u8bb0\u5fc6\u4f60\u4e0a\u6b21\u6572\u5165\u7684\u6307\u4ee4 b + \u884c\u53f7 # insert break point b + \u51fd\u6570\u540d tbreak ... # \u8bbe\u7f6e\u4e34\u65f6\u65ad\u70b9\uff1a\u53ea\u4f1a\u89e6\u53d1\u4e00\u6b21 ignore { BP_num } { hit_num } # \u5047\u8bbe\u9700\u8981\u5728\u7ecf\u5386\u591a\u6b21\u4ee5\u540e\u624d\u7528\u5230\u7684\u65ad\u70b9,\u53ef\u4ee5\u4f7f\u7528ignore,\u5ffd\u7565\u524dN\u6b21 watch { var } # \u8bbe\u7f6e\u4e00\u4e2a\u4e00\u65e6\u503c\u53d1\u751f\u53d8\u5316\u5c31\u505c\u6b62\u7684\u65ad\u70b9. info b # get break point info condition { BP_num } { condition } #\u6761\u4ef6\u65ad\u70b9 d + \u5f53\u524d\u8981\u5220\u9664\u65ad\u70b9\u7684\u7f16\u53f7 # delete BP d + breakpoints # \u5220\u9664\u6240\u6709\u7684\u65ad\u70b9 disable b ( breakpoints ) # \u4f7f\u6240\u6709\u65ad\u70b9\u65e0\u6548 disable b ( breakpoint ) + \u7f16\u53f7 enable b ( breakpoints ) # \u4f7f\u6240\u6709\u65ad\u70b9\u6709\u6548 enable b ( breakpoint ) + \u7f16\u53f7 r ( run ) \u2014\u2014 F5\u3010\u65e0\u65ad\u70b9\u76f4\u63a5\u8fd0\u884c\u3001\u6709\u65ad\u70b9\u4ece\u7b2c\u4e00\u4e2a\u65ad\u70b9\u5904\u5f00\u59cb\u8fd0\u884c\u3011 n ( next ) \u2014\u2014 \u9010\u8fc7\u7a0b\u3010\u76f8\u5f53\u4e8eF10\uff0c\u4e3a\u4e86\u67e5\u627e\u662f\u54ea\u4e2a\u51fd\u6570\u51fa\u9519\u4e86\u3011 s ( step ) \u2014\u2014 \u9010\u8bed\u53e5\u3010\u76f8\u5f53\u4e8eF11\uff0c\u4e00\u6b21\u8d70\u4e00\u6761\u4ee3\u7801\uff0c\u53ef\u8fdb\u5165\u51fd\u6570\uff0c\u540c\u6837\u7684\u5e93\u51fd\u6570\u4e5f\u4f1a\u8fdb\u5165\u3011 p ( print ) \u53d8\u91cf\u540d display \u2014\u2014 \u8ddf\u8e2a\u67e5\u770b\u4e00\u4e2a\u53d8\u91cf\uff0c\u6bcf\u6b21\u505c\u4e0b\u6765\u90fd\u663e\u793a\u5b83\u7684\u503c\u3010\u53d8\u91cf/\u7ed3\u6784\u4f53\u2026\u3011 undisplay + \u53d8\u91cf\u540d\u7f16\u53f7 bt \u2014\u2014 \u770b\u5230\u5e95\u5c42\u51fd\u6570\u8c03\u7528\u7684\u8fc7\u7a0b\u3010\u51fd\u6570\u538b\u6808\u3011 set var \u2014\u2014 \u4fee\u6539\u53d8\u91cf\u7684\u503c until + \u884c\u53f7 \u2014\u2014 \u8fdb\u884c\u6307\u5b9a\u4f4d\u7f6e\u8df3\u8f6c\uff0c\u6267\u884c\u5b8c\u533a\u95f4\u4ee3\u7801 finish \u2014\u2014 \u5728\u4e00\u4e2a\u51fd\u6570\u5185\u90e8\uff0c\u6267\u884c\u5230\u5f53\u524d\u51fd\u6570\u8fd4\u56de\uff0c\u7136\u540e\u505c\u4e0b\u6765\u7b49\u5f85\u547d\u4ee4 c ( continue ) \u2014\u2014 \u4ece\u4e00\u4e2a\u65ad\u70b9\u5904\uff0c\u76f4\u63a5\u8fd0\u884c\u81f3\u4e0b\u4e00\u4e2a\u65ad\u70b9\u5904\u3010VS\u4e0b\u4e0d\u65ad\u6309F5\u3011 [!TIP] \u611f\u89c9\u8fd8\u662f\u592a\u9ebb\u70e6\u4e86\uff0c\u53d8\u91cf\u6570\u636e\u4e5f\u4e0d\u597d\u770b reverse debug \u00b6 [!CAUTION] \u597d\u50cf\u662f\u6709\u8fd9\u79cd\u4e1c\u897f\uff0c\u542c\u8bf4\u4e0d\u597d\u7528\uff0c\u4e0d\u77e5\u9053\u6709\u6ca1\u6709\uff0c\u611f\u89c9\u5728\u5927\u9879\u76ee\u5e94\u8be5\u5f88\u6709\u7528\u3002 GDB in VSCode \u00b6 \u811a\u672c\u914d\u7f6e\u793a\u4f8b \u00b6 debug\u811a\u672c json.json { \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"Debug test\" , \"type\" : \"cppdbg\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/test\" , \"args\" : [], \"stopAtEntry\" : false , \"cwd\" : \"${workspaceFolder}/\" , \"environment\" : [], \"externalConsole\" : false , \"MIMode\" : \"gdb\" , \"setupCommands\" : [ { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true }, { \"description\" : \"Enable pretty-printing for vector\" , \"text\" : \"python import sys;sys.path.insert(0, '/home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-9.4.0/python');from libstdcxx.v6.printers import register_libstdcxx_printers;register_libstdcxx_printers(None)\" , \"ignoreFailures\" : false }, ], } ] } [!TIP] \u7f16\u8bd1\u7684\u65f6\u5019\u8bb0\u5f97\u52a0\u4e0a -g setupCommands \u4e2d\u7684 Enable pretty-printing for vector \u662f\u4e3a\u4e86debug\u7684\u65f6\u5019\u8ba9vector\u7b49\u4fe1\u606f\u66f4\u52a0\u53ef\u8bfb\u4e00\u4e9b: vscode\u4e2d\u8ba9 C++\u4e00\u7ef4\u3001\u4e8c\u7ef4\u5411\u91cf\u76f4\u63a5\u5728\u8c03\u8bd5\u7a97\u53e3\u89c2\u5bdf\u5143\u7d20_c++ vscode \u53ef\u89c6\u5316\u4e8c\u7ef4 vector-CSDN\u535a\u5ba2 \u65ad\u70b9\u8bbe\u7f6e \u00b6 \u9664\u4e86\u76f4\u63a5\u7684Hit Breakpoint, \u8fd8\u53ef\u4ee5\u53f3\u952e\u8bbe\u7f6e\u5176\u4ed6\u7684\u65b9\u5f0f\u89e6\u53d1\uff0c\u6216\u8005\u53ea\u662f\u8f93\u51faLog Message [!WARNING] \u5173\u4e8eHit Count \u7528\u4e0d\u4e86\u7684\u95ee\u9898 The Hit Count feature is NOT supported by the GDB C++ debugger. WebFreak001/code-debug: Native debugging for VSCode [!CAUTION] vscode c++\u63d2\u4ef6debug\u6709\u4e2a\u5f88\u6076\u5fc3\u7684\u662fwatch\u7a97\u53e3\u53d8\u91cf\u4e0d\u6e05\u7684\u8bdd\uff0c\u53ef\u80fd\u4f1a\u5bfc\u81f4\u6709\u65f6\u5019\u4f1a\u770b\u4e0d\u5230\u65ad\u70b9\u89e6\u53d1\u7684\u5730\u65b9 [!CAUTION] condition break point \u8fd8\u662f\u602a\u602a\u7684\uff0c\u800c\u4e14\u611f\u89c9\u5927\u9879\u76ee\u5f88\u6162 \u5185\u5b58\u67e5\u770b \u00b6 [!TIP] \u627e\u4e86\u4e00\u4e0b\u8c8c\u4f3c\u662f\u6ca1\u6709\u597d\u7528\u7684GUI\u5de5\u5177\uff0c\u53ea\u80fd\u7528gdb\u6307\u4ee4 int jjj = 0x81ffeecc ; int * ptr = & jjj ; cout << hex << * ptr << endl ; cout << hex << ptr << endl ; \u5728watch\u7a97\u53e3\u8f93\u51fa -exec x/{num}x {ptr} \u5176\u4e2d{num}\u4e3a\u8f93\u51fa\u6307\u9488(\u5730\u5740){ptr}\u540e\u9762\u7684\u663e\u793a\u4e2a\u6570 \u8fd0\u884c\u65f6\u95f4\u53ef\u89c6\u5316 \u00b6 \u301081\u3011C++\u7684\u53ef\u89c6\u5316\u57fa\u51c6\u6d4b\u8bd5_\u54d4\u54e9\u54d4\u54e9_bilibili [!TIP] \u611f\u89c9\u8fd8\u662f\u4e0d\u591f\u597d\u7528 \u53c2\u8003 \u00b6 \u3010Linux\u3011GDB\u4fdd\u59c6\u7ea7\u8c03\u8bd5\u6307\u5357\uff08\u4ec0\u4e48\u662fGDB\uff1fGDB\u5982\u4f55\u4f7f\u7528\uff1f\uff09_gdb\u6559\u7a0b-CSDN\u535a\u5ba2 \u6d4b\u8bd5\u5de5\u5177 \u00b6 CTest \u00b6 Google Test \u00b6 Quickstart: Building with CMake | GoogleTest \u2022 \u5e38\u7528 EXPECT_* \u4e00\u822c\u6309\u7528\u9014\u5206\u7ec4\uff1a \u76f8\u7b49/\u6bd4\u8f83\uff1aEXPECT_EQ/NE/LT/LE/GT/GE\u3002 EXPECT_NE(a, b): \u65ad\u8a00 a \u548c b \u4e0d\u76f8\u7b49\uff08not equal\uff09\u3002 EXPECT_LT(a, b): \u65ad\u8a00 a < b\uff08less than\uff09\u3002 EXPECT_LE(a, b): \u65ad\u8a00 a <= b\uff08less or equal\uff09\u3002 EXPECT_GT(a, b): \u65ad\u8a00 a > b\uff08greater than\uff09\u3002 EXPECT_GE(a, b): \u65ad\u8a00 a >= b\uff08greater or equal\uff09\u3002 \u5e03\u5c14/\u771f\u503c\uff1aEXPECT_TRUE/FALSE\u3002 \u8fd1\u4f3c\uff1aEXPECT_FLOAT_EQ/DOUBLE_EQ\uff0c\u5bbd\u5bb9\u7248 EXPECT_NEAR. \u6307\u9488\uff1aEXPECT_NE(nullptr, p) \u7b49\uff08\u65e0\u4e13\u7528\u5b8f\uff09\u3002 \u5b57\u7b26\u4e32\uff1aEXPECT_STREQ/STRNE\uff0c\u5927\u5c0f\u5199\u4e0d\u654f\u611f EXPECT_STRCASEEQ/STRCASENE\uff0cC++ \u5b57\u7b26\u4e32\u53ef\u7528 EXPECT_EQ\u3002 \u65ad\u8a00\u72b6\u6001\u7801\uff1aEXPECT_NO_FATAL_FAILURE\uff0cEXPECT_FATAL_FAILURE\uff0c\u4ee5\u53ca death test EXPECT_DEATH/EXPECT_DEATH_IF_SUPPORTED\u3002 EXPECT_NO_FATAL_FAILURE(expr): \u6267\u884c expr\uff0c\u82e5\u671f\u95f4\u89e6\u53d1\u4efb\u4f55 ASSERT_*\uff08\u81f4\u547d\u5931\u8d25\uff09\u5219\u672c\u65ad\u8a00\u5931\u8d25\uff1b\u5426\u5219\u901a\u8fc7\u3002\u7528\u4e8e\u5305\u88c5\u201c\u53ef\u80fd\u5728\u5185\u90e8\u7528 ASSERT \u4fdd\u62a4\u201d\u7684\u4ee3\u7801\uff0c\u786e\u8ba4\u5b83\u4e0d\u4f1a\u63d0\u524d\u7ec8\u6b62\u6d4b\u8bd5\u3002_ EXPECT_FATAL_FAILURE(expr, substring): \u671f\u671b expr \u89e6\u53d1\u4e00\u6b21\u81f4\u547d\u5931\u8d25\uff08ASSERT * \u6216ADD_FAILURE_AT \u6807\u8bb0\u4e3a\u81f4\u547d\uff09\uff0c\u4e14\u9519\u8bef\u6d88\u606f\u5305\u542b\u7ed9\u5b9a\u5b50\u4e32\uff1b\u82e5\u672a\u53d1\u751f\u6216\u6d88\u606f\u4e0d\u5339\u914d\u5219\u6b64\u65ad\u8a00\u5931\u8d25\u3002\u5e38\u7528\u6765\u9a8c\u8bc1\u9632\u536b\u6027\u68c0\u67e5\u3002 EXPECT_DEATH(expr, regex): \u671f\u671b expr \u4ee5\u5f02\u5e38/abort/\u4fe1\u53f7\u7b49\u201c\u6b7b\u4ea1\u201d\u7ed3\u675f\uff0c\u5e76\u4e14 stderr \u8f93\u51fa\u5339\u914dregex\uff1b\u5426\u5219\u5931\u8d25\u3002\u901a\u5e38\u7528\u4e8e\u68c0\u67e5\u524d\u7f6e\u6761\u4ef6\u88ab\u8fdd\u80cc\u65f6\u7a0b\u5e8f\u4f1a\u7ec8\u6b62\u3002 EXPECT_DEATH_IF_SUPPORTED(expr, regex): \u540c\u4e0a\uff0c\u4f46\u82e5\u5f53\u524d\u5e73\u53f0/\u914d\u7f6e\u4e0d\u652f\u6301 death test\uff0c\u5219\u6b64\u65ad\u8a00\u88ab\u6807\u8bb0\u4e3a\u201c\u4ec5\u8b66\u544a\u6216\u8df3\u8fc7\u201d\uff0c\u6d4b\u8bd5\u4e0d\u7b97\u5931\u8d25\uff0c\u7528\u4e8e\u8de8\u5e73\u53f0\u517c\u5bb9\u3002 \u5f02\u5e38\uff08typed tests\u9700\u542f\u7528\uff09\uff1aEXPECT_THROW(expr, Type) / EXPECT_ANY_THROW / EXPECT_NO_THROW\u3002 \u9884\u6d4b/\u81ea\u5b9a\u4e49\u8c13\u8bcd\uff1aEXPECT_PRED1..5\uff0cEXPECT_PRED_FORMAT1..5\u3002 \u5bb9\u5668/\u8303\u56f4\uff08gMock \u6269\u5c55\uff09\uff1aEXPECT_THAT(value, matcher) \u914d\u5408 ::testing matchers\u3002 \u8bf4\u660e\uff1aASSERT_* \u662f\u5bf9\u5e94\u7684\u81f4\u547d\u7248\u672c\uff1bEXPECT \u53ea\u62a5\u544a\u5931\u8d25\u4e0d\u4e2d\u65ad\u5f53\u524d\u6d4b\u8bd5\u3002 TEST_F \u00b6 TEST_P \u00b6 tip \u00b6 \u77ed\u7b54\uff08\u539f\u56e0\uff09\uff1a\u56e0\u4e3a Google Test \u628a\u7c7b\u578b\u653e\u5728\u5168\u5c40\u547d\u540d\u7a7a\u95f4\u4e0b\u7684 testing \u547d\u540d\u7a7a\u95f4\uff0c\u6240\u4ee5\u4ee3\u7801\u91cc\u7528 ::testing::Test\uff08\u524d\u5bfc ::\uff09\u663e\u5f0f\u6307\u5411\u5168\u5c40\u547d\u540d\u7a7a\u95f4\uff0c\u907f\u514d\u4e0e\u5f53\u524d\u4f5c\u7528\u57df\u4e2d\u53ef\u80fd\u5b58\u5728\u7684\u540c\u540d\u547d\u540d\u7a7a\u95f4\u51b2\u7a81\u3002\u82e5\u5f53\u524d\u6ca1\u6709\u5d4c\u5957\u540c\u540d\u547d\u540d\u7a7a\u95f4\uff0c\u7701\u7565\u524d\u5bfc ::\uff08\u5199\u6210 testing::Test\uff09\u901a\u5e38\u4e5f\u80fd\u6b63\u5e38\u5de5\u4f5c\u3002 \u8981\u70b9\u548c\u5bb9\u6613\u8e29\u7684\u5751\uff1a ::testing::Test \u7684\u524d\u5bfc :: \u5f3a\u5236\u4ece\u5168\u5c40\u547d\u540d\u7a7a\u95f4\u67e5\u627e testing\u3002 \u5982\u679c\u4f60\u7684\u4ee3\u7801\u4f4d\u4e8e\u67d0\u4e2a\u547d\u540d\u7a7a\u95f4\u5185\uff08\u4f8b\u5982 namespace foo { ... }\uff09\uff0c\u5199 testing::Test \u53ef\u80fd\u4f1a\u88ab\u89e3\u6790\u4e3a foo::testing\uff08\u5982\u679c\u5b58\u5728\uff09\uff0c\u8fd9\u4f1a\u5bfc\u81f4\u7f16\u8bd1\u9519\u8bef\u6216\u6b67\u4e49\uff1b\u4f7f\u7528 ::testing \u5219\u5b89\u5168\u3002 C++\u9879\u76ee\u6027\u80fd\u5206\u6790\u5de5\u5177 \u00b6 Valgrind \u5f00\u6e90\u7684\u5185\u5b58\u8c03\u8bd5\u5de5\u5177 \u53ef\u7528\u4e8e\u68c0\u6d4b\u5185\u5b58\u6cc4\u6f0f\u3001\u4f7f\u7528\u672a\u521d\u59cb\u5316\u7684\u5185\u5b58\u7b49\u95ee\u9898\u3002\u5b83\u8fd8\u53ef\u4ee5\u8fdb\u884c\u6027\u80fd\u5206\u6790\u548c\u68c0\u6d4b\u591a\u7ebf\u7a0b\u95ee\u9898\u3002 Format \u00b6 clang-format \u00b6 clang-format \u662f\u4e00\u6b3e\u5907\u53d7\u8d5e\u8a89\u7684==\u5f00\u6e90==\u4ee3\u7801\u683c\u5f0f\u5316\u5229\u5668\uff0c\u4e13\u4e3a\u7a0b\u5e8f\u5458\u91cf\u8eab\u6253\u9020\u3002\u5b83\u80fd\u591f\u667a\u80fd\u5730\u81ea\u52a8\u8c03\u6574\u6e90\u4ee3\u7801\u683c\u5f0f\uff0c\u786e\u4fdd\u4ee3\u7801\u9075\u5faa\u7279\u5b9a\u7684\u7f16\u7801\u98ce\u683c\u89c4\u8303\u3002\u501f\u52a9\u76f4\u89c2\u6613\u61c2\u7684\u914d\u7f6e\u9009\u9879\uff0c clang-format \u80fd\u5728\u4e0d\u6539\u53d8\u4ee3\u7801\u903b\u8f91\u7684\u524d\u63d0\u4e0b\uff0c\u7cbe\u51c6\u5904\u7406\u7f29\u8fdb\u3001\u7a7a\u683c\u3001\u62ec\u53f7\u3001\u9017\u53f7\u7b49\u7ec6\u5fae\u4e4b\u5904\uff0c\u4ece\u800c\u663e\u8457\u63d0\u5347\u4ee3\u7801\u7684\u53ef\u8bfb\u6027\u548c\u7edf\u4e00\u6027\u3002\u65e0\u8bba\u662f\u5728\u4e2a\u4eba\u9879\u76ee\u4e2d\u8ffd\u6c42\u4ee3\u7801\u7684\u6574\u6d01\uff0c\u8fd8\u662f\u5728\u56e2\u961f\u534f\u4f5c\u4e2d\u8ffd\u6c42\u4ee3\u7801\u98ce\u683c\u7684\u7edf\u4e00\uff0c clang-format \u90fd\u626e\u6f14\u7740\u4e0d\u53ef\u6216\u7f3a\u7684\u89d2\u8272\u3002\u5b83\u6781\u5927\u5730\u51cf\u8f7b\u4e86\u4ee3\u7801\u5ba1\u67e5\u548c\u683c\u5f0f\u5316\u7684\u8d1f\u62c5\uff0c\u4f7f\u4ee3\u7801\u7ef4\u62a4\u5de5\u4f5c\u53d8\u5f97\u66f4\u52a0\u9ad8\u6548\u3001\u8f7b\u677e\u3002 ref \u00b6 vscode\u7684c/c++ \u73af\u5883\u914d\u7f6e(\u5305\u542bclang-format\u914d\u7f6e)_breakbeforebraces-CSDN\u535a\u5ba2 https://zhuanlan.zhihu.com/p/704205474 https://www.cnblogs.com/laoshen-address-enshi/articles/18927445 Doxygen \u00b6 \u6ce8\u91ca\u89c4\u8303 \u9f20\u6807\u79fb\u52a8\u5230\u51fd\u6570\u5c31\u80fd\u591f\u663e\u793a\u5bf9\u5e94\u7684\u4fe1\u606f \u4e5f\u53ef\u4ee5\u6839\u636eDoxyen\u6ce8\u91ca\u751f\u6210\u76f8\u5173\u6587\u6863 Python \u00b6 basic \u00b6 \u76f4\u63a5\u8d4b\u503c\u3001\u6d45\u62f7\u8d1d\u548c\u6df1\u5ea6\u62f7\u8d1d \u00b6 Python \u76f4\u63a5\u8d4b\u503c\u3001\u6d45\u62f7\u8d1d\u548c\u6df1\u5ea6\u62f7\u8d1d\u89e3\u6790 | \u83dc\u9e1f\u6559\u7a0b Python\u5185\u5b58\u7ba1\u7406 \u00b6 Python\u662f\u5982\u4f55\u8fdb\u884c\u5185\u5b58\u7ba1\u7406\u7684\uff1f\uff08\u56fe\u6587\u8bb2\u89e3\uff09_python\u5185\u5b58\u7ba1\u7406-CSDN\u535a\u5ba2 [!TIP] \u5f53\u7528python\u8981\u8003\u8651\u5185\u5b58\u7ba1\u7406\u7684\u65f6\u5019\uff0c\u5c31\u8be5\u8003\u8651\u662f\u5426\u8be5\u7528python\u4e86\ud83d\ude2d __init__.py \u00b6 \u5305\u521d\u59cb\u5316 \uff1a\u5f53\u4e00\u4e2a\u76ee\u5f55\u5305\u542b __init__.py \u6587\u4ef6\u65f6\uff0cPython \u89e3\u91ca\u5668\u4f1a\u5c06\u5176\u89c6\u4e3a\u4e00\u4e2a\u5305\uff0c\u5141\u8bb8\u4f60\u4f7f\u7528 import \u8bed\u53e5\u5bfc\u5165\u8be5\u76ee\u5f55\u4e0b\u7684\u6a21\u5757\u3002 \u521d\u59cb\u5316\u4ee3\u7801 \uff1a __init__.py \u6587\u4ef6\u53ef\u4ee5\u5305\u542b\u5305\u7684\u521d\u59cb\u5316\u4ee3\u7801\u3002\u8fd9\u4e9b\u4ee3\u7801\u5728\u5305\u88ab\u5bfc\u5165\u65f6\u6267\u884c\uff0c\u53ef\u4ee5\u7528\u6765\u6267\u884c\u4e00\u4e9b\u521d\u59cb\u5316\u64cd\u4f5c\uff0c\u6bd4\u5982\u8bbe\u7f6e\u5305\u7684\u5c5e\u6027\u3001\u5b9a\u4e49\u51fd\u6570\u6216\u7c7b\u7b49\u3002 \u547d\u540d\u7a7a\u95f4\u7ba1\u7406 \uff1a __init__.py \u6587\u4ef6\u5141\u8bb8\u4f60\u63a7\u5236\u5305\u7684\u547d\u540d\u7a7a\u95f4\u3002\u4f60\u53ef\u4ee5\u901a\u8fc7\u8fd9\u4e2a\u6587\u4ef6\u6765\u5b9a\u4e49\u54ea\u4e9b\u6a21\u5757\u6216\u5bf9\u8c61\u5e94\u8be5\u88ab\u66b4\u9732\u7ed9\u5305\u7684\u4f7f\u7528\u8005\u3002 \u907f\u514d\u547d\u540d\u51b2\u7a81 \uff1a\u5982\u679c\u4f60\u7684\u5305\u4e2d\u5305\u542b\u7684\u6a21\u5757\u540d\u4e0e\u6807\u51c6\u5e93\u6216\u5176\u4ed6\u7b2c\u4e09\u65b9\u5e93\u7684\u6a21\u5757\u540d\u76f8\u540c\uff0c\u901a\u8fc7\u5728 __init__.py \u4e2d\u660e\u786e\u5bfc\u5165\u548c\u5bfc\u51fa\u7279\u5b9a\u7684\u6a21\u5757\u6216\u5bf9\u8c61\uff0c\u53ef\u4ee5\u907f\u514d\u547d\u540d\u51b2\u7a81\u3002 \u5411\u540e\u517c\u5bb9\u6027 \uff1a\u5728 Python 3.3 \u4e4b\u524d\uff0c __init__.py \u6587\u4ef6\u662f\u5fc5\u987b\u7684\uff0c\u4ee5\u5c06\u76ee\u5f55\u6807\u8bb0\u4e3a\u5305\u3002\u4ece Python 3.3 \u5f00\u59cb\uff0cPEP 420 \u5141\u8bb8\u9690\u5f0f\u547d\u540d\u7a7a\u95f4\u5305\uff0c\u8fd9\u610f\u5473\u7740\u5373\u4f7f\u6ca1\u6709 __init__.py \u6587\u4ef6\uff0c\u4e5f\u53ef\u4ee5\u5c06\u76ee\u5f55\u4f5c\u4e3a\u5305\u4f7f\u7528\u3002\u4f46\u662f\uff0c\u4f7f\u7528 __init__.py \u4ecd\u7136\u662f\u4e00\u79cd\u826f\u597d\u7684\u5b9e\u8df5\uff0c\u56e0\u4e3a\u5b83\u63d0\u4f9b\u4e86\u4e0a\u8ff0\u7684\u597d\u5904\u3002 \u8fd0\u884c\u5305 \uff1a\u5982\u679c __init__.py \u6587\u4ef6\u4e2d\u5305\u542b if __name__ == \"__main__\": \u5757\uff0c\u90a3\u4e48\u5f53\u5305\u4f5c\u4e3a\u811a\u672c\u76f4\u63a5\u8fd0\u884c\u65f6\uff0c\u8be5\u5757\u4e2d\u7684\u4ee3\u7801\u5c06\u88ab\u6267\u884c\u3002 mypackage / \u2502 \u251c\u2500\u2500 __init__ . py \u251c\u2500\u2500 module1 . py \u2514\u2500\u2500 module2 . py # mypackage/__init__.py from .module1 import my_function from .module2 import MyClass import mypackage mypackage . my_function () mypackage . MyClass () *args \u548c **kwds \u00b6 def func ( * args , ** kwds ): for arg in args : print ( arg ) for key , value in kwds . items (): print ( f \" { key } = { value } \" ) func ( 1 , 2 , 3 , a = 4 , b = 5 ) # \u8f93\u51fa: # 1 # 2 # 3 # a = 4 # b = 5 collections \u00b6 defaultdict \u00b6 from collections import defaultdict # \u521b\u5efa\u4e00\u4e2a\u9ed8\u8ba4\u503c\u4e3aint\u7684defaultdict\uff0cint\u7c7b\u578b\u7684\u9ed8\u8ba4\u503c\u4e3a0 dd = defaultdict ( int ) # \u8bbf\u95ee\u4e00\u4e2a\u4e0d\u5b58\u5728\u7684\u952e\uff0c\u4f1a\u81ea\u52a8\u521b\u5efa\u8be5\u952e\uff0c\u5e76\u5c06\u503c\u8bbe\u7f6e\u4e3a\u9ed8\u8ba4\u503c0 print ( dd [ 'foo' ]) # \u8f93\u51fa: 0 # \u624b\u52a8\u8bbe\u7f6e\u4e00\u4e2a\u952e\u7684\u503c dd [ 'foo' ] = 1 # \u518d\u6b21\u8bbf\u95ee\u8be5\u952e\uff0c\u8fd4\u56de\u8bbe\u7f6e\u540e\u7684\u503c print ( dd [ 'foo' ]) # \u8f93\u51fa: 1 NameTuple \u00b6 \u5143\u7ec4 tuple \u4e00\u6837\uff0cNamedTuple \u4e5f\u662f \u4e0d\u53ef\u53d8\u6570\u636e\u7c7b\u578b \uff0c\u521b\u5efa\u4e4b\u540e\u5c31\u4e0d\u80fd\u6539\u53d8\u5185\u5bb9 NamedTuple \u4e0d\u50cf\u6570\u7ec4\u90a3\u6837\u4f7f\u7528\u4e0b\u6807\u8bfb\u5199\uff0c\u53cd\u800c\u548c\u7c7b\u76f8\u4f3c\uff0c\u4f7f\u7528 . \u6765\u8bfb\u5199\u3002 collections . namedtuple ( typename , field_names , * , rename = False , defaults = None , module = None ) # \u5bfc\u5305 from collections import namedtuple # \u521b\u5efa\u666e\u901a\u5143\u7ec4 point = ( 22 , 33 ) print ( point ) # \u8f93\u51fa\uff1a(22, 33) # \u521b\u5efa\u547d\u540d\u5143\u7ec4 Point = namedtuple ( 'Point' , 'x y' ) #\u6211\u4eec\u5148\u7528 namedtuple \u521b\u5efa\u4e86\u4e00\u4e2a\u540d\u4e3a Point\uff0c\u6709\u4e24\u4e2a\u5b57\u6bb5 x\u3001y \u7684\u5b50\u7c7b\uff0c\u7136\u540e\u5c06\u8fd9\u4e2a\u7c7b\u8d4b\u7ed9 Point \u53d8\u91cf\u3002 point_A = Point ( 22 , 33 ) #\u76f8\u5f53\u4e8e new print ( point_A ) # \u8f93\u51fa\uff1aPoint(x=22, y=33) #\u4e09\u79cd\u98ce\u683c Point = namedtuple ( 'Point' , 'x y' ) Point = namedtuple ( 'Point' , 'x,y' ) Point = namedtuple ( 'Point' , [ 'x' , 'y' ]) #\u53d6\u503c print ( point_A [ 0 ]) print ( point_A [ 1 ]) print ( point_A . x ) print ( point_A . y ) #\u521b\u9020\u4e00\u4e2a\u5bf9\u8c61 point1 = Point ( x = 1 , y = 2 ) \u3010Python \u9ad8\u7ea7\u7279\u6027\u3011\u6df1\u5165 NamedTuple \u547d\u540d\u5143\u7ec4-CSDN\u535a\u5ba2 map \u00b6 map()\u4f20\u5165\u7684\u7b2c\u4e00\u4e2a\u53c2\u6570\u662ff\uff0c\u5373\u51fd\u6570\u5bf9\u8c61\u672c\u8eab\u3002\u7531\u4e8e\u7ed3\u679cr\u662f\u4e00\u4e2a Iterator \uff0cIterator\u662f\u60f0\u6027\u5e8f\u5217\uff0c\u56e0\u6b64\u901a\u8fc7list()\u51fd\u6570\u8ba9\u5b83\u628a\u6574\u4e2a\u5e8f\u5217\u90fd\u8ba1\u7b97\u51fa\u6765\u5e76\u8fd4\u56de\u4e00\u4e2alist\u3002\u4f60\u53ef\u80fd\u4f1a\u60f3\uff0c\u4e0d\u9700\u8981map()\u51fd\u6570\uff0c\u5199\u4e00\u4e2a\u5faa\u73af\uff0c\u4e5f\u53ef\u4ee5\u8ba1\u7b97\u51fa\u7ed3\u679c\u3002\u4f46\u662f\uff0cmap\u8981\u6bd4\u5faa\u73af\u66f4\u5feb\uff0c\u66f4\u7a33\u5065\u3002 def Fun ( x ) : # \u8ba1\u7b97\u5e73\u65b9\u6570 return x + 2 data = [ 1 , 4 , 9 , 16 , 25 ] outdata = list ( map ( Fun , data )) #\u7ed3\u679c\uff1aoutdata=[3, 4, 6, 7, 10, 12] #lambda rewards = list ( map ( lambda s : s . reward , batch )) #get reward from batch pip/venv \u5305\u7ba1\u7406 \u00b6 \u914d\u7f6e\u56fd\u5185\u955c\u50cf\u6e90 \u00b6 \u4e34\u65f6\u4f7f\u7528\uff1a pip install -i https://pypi.tuna.tsinghua.edu.cn/simple some-package \u6c38\u4e45\u914d\u7f6e\uff1a pip config set global.index-url https://pypi.tuna.tsinghua.edu.cn/simple \u5e38\u7528\u56fd\u5185\u955c\u50cf\u6e90\uff1a \u6e05\u534e\u5927\u5b66\u6e90 https://pypi.tuna.tsinghua.edu.cn/simple \u8c46\u74e3\u6e90 https://pypi.douban.com/simple/ \u4e2d\u56fd\u79d1\u5b66\u6280\u672f\u5927\u5b66 https://pypi.mirrors.ustc.edu.cn/simple \u963f\u91cc\u4e91 http://mirrors.aliyun.com/pypi/simple/ \u4e2d\u56fd\u79d1\u6280\u5927\u5b66 https://pypi.mirrors.ustc.edu.cn/simple/ \u5305\u5b89\u88c5\u4e0e\u7ba1\u7406 \u00b6 \u79bb\u7ebf\u5b89\u88c5 \u00b6 python -m pip show package_name python -m pip install package_name.whl # you can find **.whl in https://pypi.org/ \u865a\u62df\u73af\u5883 \u00b6 \u4ece Python 3.3 \u5f00\u59cb\uff0c venv \u6a21\u5757\u6210\u4e3a\u521b\u5efa\u865a\u62df\u73af\u5883\u7684\u6807\u51c6\u5de5\u5177\u3002 1. \u521b\u5efa\u865a\u62df\u73af\u5883 : \u5728\u4f60\u7684\u9879\u76ee\u6839\u76ee\u5f55\u4e0b\uff0c\u8fd0\u884c\u4ee5\u4e0b\u547d\u4ee4\u3002 venv \u662f\u4f60\u7ed9\u8fd9\u4e2a\u73af\u5883\u8d77\u7684\u540d\u5b57\uff0c\u8fd9\u662f\u4e00\u4e2a\u901a\u7528\u60ef\u4f8b\u3002 # \u5728 my_project/ \u76ee\u5f55\u4e0b python -m venv venv \u6267\u884c\u540e\uff0c\u4f1a\u521b\u5efa\u4e00\u4e2a venv \u76ee\u5f55\uff0c\u91cc\u9762\u5305\u542b\u4e86\u72ec\u7acb\u7684 Python \u89e3\u91ca\u5668\u548c\u5305\u5b89\u88c5\u76ee\u5f55\u3002 2. \u6fc0\u6d3b\u865a\u62df\u73af\u5883 : \u5728\u4f7f\u7528\u524d\uff0c\u4f60\u5fc5\u987b\u201c\u6fc0\u6d3b\u201d\u5b83\u3002 Windows: . \\v env \\S cripts \\a ctivate macOS / Linux: source venv/bin/activate \u6fc0\u6d3b\u540e\uff0c\u4f60\u4f1a\u53d1\u73b0\u4f60\u7684\u547d\u4ee4\u884c\u63d0\u793a\u7b26\u524d\u9762\u591a\u4e86 (venv) \u7684\u5b57\u6837\uff0c\u8868\u793a\u4f60\u6b63\u5904\u4e8e\u8fd9\u4e2a\u865a\u62df\u73af\u5883\u4e2d\u3002 3. \u5728\u865a\u62df\u73af\u5883\u4e2d\u5de5\u4f5c : \u6fc0\u6d3b\u540e\uff0c\u4f60\u4f7f\u7528\u7684 python \u548c pip \u547d\u4ee4\u90fd\u5c06\u662f\u8be5\u73af\u5883\u5185\u7684\u7248\u672c\u3002 # (venv) D:\\path\\to\\my_project> pip install requests pip freeze > requirements.txt \u73b0\u5728 requests \u88ab\u5b89\u88c5\u5230\u4e86 my_project/venv/Lib/site-packages \u76ee\u5f55\u4e0b\uff0c\u800c\u4e0d\u662f\u5168\u5c40\u3002 4. \u505c\u7528\u865a\u62df\u73af\u5883 : \u5f53\u4f60\u5de5\u4f5c\u5b8c\u6210\uff0c\u60f3\u56de\u5230\u5168\u5c40\u73af\u5883\u65f6\uff0c\u53ea\u9700\u8fd0\u884c\uff1a deactivate \u53c2\u8003 \u00b6 Python\u5305\u7ba1\u7406\uff1apip\u5b8c\u5168\u6307\u5357-CSDN\u535a\u5ba2 Python \u5305\u7ba1\u7406\u4e0e\u5bfc\u5165\u5168\u65b9\u4f4d\u6559\u7a0b | \u9010\u68a6 \u591a\u7ebf\u7a0b \u00b6 \u57fa\u4e8e\u7ebf\u7a0b\u6c60 from concurrent.futures import ThreadPoolExecutor import requests # \u5b9a\u4e49\u4e00\u4e2a\u4e0b\u8f7d\u4efb\u52a1 def download ( url ): response = requests . get ( url ) return response . content # \u521b\u5efa\u7ebf\u7a0b\u6c60 with ThreadPoolExecutor ( max_workers = 4 ) as executor : # \u63d0\u4ea4\u4efb\u52a1\u7ed9\u7ebf\u7a0b\u6c60 future1 = executor . submit ( download , 'http://example.com/image1.jpg' ) future2 = executor . submit ( download , 'http://example.com/image2.jpg' ) future3 = executor . submit ( download , 'http://example.com/image3.jpg' ) # \u83b7\u53d6\u4efb\u52a1\u6267\u884c\u7ed3\u679c data1 = future1 . result () data2 = future2 . result () data3 = future3 . result () # \u5904\u7406\u4efb\u52a1\u7ed3\u679c # ... \u57fa\u4e8e\u8fdb\u7a0b\u6c60 from concurrent.futures import ProcessPoolExecutor # \u5b9a\u4e49\u4e00\u4e2a\u8ba1\u7b97\u4efb\u52a1 def compute ( n ): result = n * n return result # \u521b\u5efa\u8fdb\u7a0b\u6c60 with ProcessPoolExecutor ( max_workers = 4 ) as executor : # \u63d0\u4ea4\u4efb\u52a1\u7ed9\u8fdb\u7a0b\u6c60 future1 = executor . submit ( compute , 2 ) future2 = executor . submit ( compute , 3 ) future3 = executor . submit ( compute , 4 ) # \u83b7\u53d6\u4efb\u52a1\u6267\u884c\u7ed3\u679c print ( future1 . result ()) # \u8f93\u51fa\uff1a4 print ( future2 . result ()) # \u8f93\u51fa\uff1a9 print ( future3 . result ()) # \u8f93\u51fa\uff1a16 Python \u8fdb\u7a0b\u6c60\u548c\u7ebf\u7a0b\u6c60\u7684\u533a\u522b|\u6781\u5ba2\u6559\u7a0b Pytorch \u00b6 Version \u00b6 Dataset \u00b6 \u6700\u7b80\u6848\u4f8b \u00b6 from torch.utils.data import Dataset , DataLoader class MyDataset ( Dataset ): def __init__ ( self , data ): self . data = data def __len__ ( self ): return len ( self . data ) def __getitem__ ( self , idx ): return self . data [ idx ] # \u521b\u5efa\u81ea\u5b9a\u4e49\u6570\u636e\u96c6\u5b9e\u4f8b my_data = [ 1 , 2 , 3 , 4 , 5 , 6 , 7 ] my_dataset = MyDataset ( my_data ) # \u4f7f\u7528DataLoader\u52a0\u8f7d\u81ea\u5b9a\u4e49\u6570\u636e\u96c6my_dataset dataloader = DataLoader ( dataset = my_dataset ) DataLoader \u00b6 \u901a\u8fc7\ud83d\udee0\ufe0f\u7075\u6d3b\u914d\u7f6eDataLoader\u7684\u5404\u79cd\u53c2\u6570\uff0c\u6211\u4eec\u53ef\u4ee5\ud83d\udd04\u4f18\u5316\u6570\u636e\u52a0\u8f7d\u901f\u5ea6\uff0c\ud83d\udccf\u8c03\u6574\u6570\u636e\u6279\u6b21\u5927\u5c0f\uff0c\u751a\u81f3\u5b9e\u73b0\ud83c\udfad\u81ea\u5b9a\u4e49\u7684\u6570\u636e\u5904\u7406\u548c\u62bd\u6837\u7b56\u7565\u3002 \u53c2\u6570\u8bf4\u660e \u00b6 dataset (\u5fc5\u9700): \u7528\u4e8e\u52a0\u8f7d\u6570\u636e\u7684\u6570\u636e\u96c6\uff0c\u901a\u5e38\u662ftorch.utils.data.Dataset\u7684\u5b50\u7c7b\u5b9e\u4f8b\u3002 batch_size (\u53ef\u9009): \u6bcf\u4e2a\u6279\u6b21\u7684\u6570\u636e\u6837\u672c\u6570\u3002\u9ed8\u8ba4\u503c\u4e3a1\u3002 shuffle (\u53ef\u9009): \u662f\u5426\u5728\u6bcf\u4e2a\u5468\u671f\u5f00\u59cb\u65f6\u6253\u4e71\u6570\u636e\u3002\u9ed8\u8ba4\u4e3aFalse\u3002 sampler (\u53ef\u9009): \u5b9a\u4e49\u4ece\u6570\u636e\u96c6\u4e2d\u62bd\u53d6\u6837\u672c\u7684\u7b56\u7565\u3002\u5982\u679c\u6307\u5b9a\uff0c\u5219\u5ffd\u7565shuffle\u53c2\u6570\u3002 batch_sampler (\u53ef\u9009): \u4e0esampler\u7c7b\u4f3c\uff0c\u4f46\u4e00\u6b21\u8fd4\u56de\u4e00\u4e2a\u6279\u6b21\u7684\u7d22\u5f15\u3002\u4e0d\u80fd\u4e0ebatch_size\u3001shuffle\u548csampler\u540c\u65f6\u4f7f\u7528\u3002 num_workers (\u53ef\u9009): \u7528\u4e8e\u6570\u636e\u52a0\u8f7d\u7684\u5b50\u8fdb\u7a0b\u6570\u91cf\u3002\u9ed8\u8ba4\u4e3a0\uff0c\u610f\u5473\u7740\u6570\u636e\u5c06\u5728\u4e3b\u8fdb\u7a0b\u4e2d\u52a0\u8f7d\u3002 collate_fn (\u53ef\u9009): \u5982\u4f55\u5c06\u591a\u4e2a\u6570\u636e\u6837\u672c\u6574\u5408\u6210\u4e00\u4e2a\u6279\u6b21\u3002\u901a\u5e38\u4e0d\u9700\u8981\u6307\u5b9a\u3002 drop_last (\u53ef\u9009): \u5982\u679c\u6570\u636e\u96c6\u5927\u5c0f\u4e0d\u80fd\u88ab\u6279\u6b21\u5927\u5c0f\u6574\u9664\uff0c\u662f\u5426\u4e22\u5f03\u6700\u540e\u4e00\u4e2a\u4e0d\u5b8c\u6574\u7684\u6279\u6b21\u3002\u9ed8\u8ba4\u4e3aFalse\u3002 \u7b80\u5355\u6848\u4f8b \u00b6 import torch from torch.utils.data import Dataset , DataLoader import torch.nn as nn import torch.nn.functional as F import os class Mlp ( nn . Module ): \"\"\" Multilayer perceptron.\"\"\" def __init__ ( self , in_features , hidden_features = None , out_features = None , act_layer = nn . LeakyReLU , drop = 0. ): super () . __init__ () out_features = out_features or in_features hidden_features = hidden_features or in_features self . fc1 = nn . Linear ( in_features , hidden_features ) self . act = act_layer () self . fc2 = nn . Linear ( hidden_features , out_features ) self . drop = nn . Dropout ( drop ) def forward ( self , x ): x = self . fc1 ( x ) x = self . act ( x ) x = self . drop ( x ) x = self . fc2 ( x ) x = self . drop ( x ) return x # \u81ea\u5b9a\u4e49\u6570\u636e\u96c6\u7c7b class MyDataset ( Dataset ): def __init__ ( self , data , labels ): self . data = data self . labels = labels def __getitem__ ( self , index ): return self . data [ index ], self . labels [ index ] def __len__ ( self ): return len ( self . data ) device = torch . device ( 'cuda' if torch . cuda . is_available () else 'cpu' ) data = torch . randn ( 1000 , 10 , dtype = torch . float32 ) # \u793a\u4f8b\u6570\u636e\uff08float32\uff09 labels = torch . randint ( 0 , 2 , ( 1000 , 1 ), dtype = torch . int64 ) . to ( torch . float32 ) # \u793a\u4f8b\u6807\u7b7e\uff08float32\uff09 dataset = MyDataset ( data , labels ) model = Mlp ( in_features = 10 , hidden_features = 20 , out_features = 1 ) . to ( device ) #262 # \u521b\u5efaDataLoader dataloader = DataLoader ( dataset = dataset , # \u6570\u636e\u96c6 batch_size = 25 , # \u6279\u6b21\u5927\u5c0f shuffle = True , # \u662f\u5426\u6253\u4e71\u6570\u636e num_workers = 0 , # \u591a\u8fdb\u7a0b\u52a0\u8f7d\u6570\u636e\u7684\u7ebf\u7a0b\u6570 drop_last = True # \u5f53\u6837\u672c\u6570\u4e0d\u80fd\u88abbatch_size\u6574\u9664\u65f6\uff0c\u662f\u5426\u4e22\u5f03\u6700\u540e\u4e00\u4e2a\u4e0d\u5b8c\u6574\u7684batch ) # \u8bad\u7ec350\u4e2aepoch criterion = torch . nn . BCEWithLogitsLoss () optimizer = torch . optim . Adam ( model . parameters (), lr = 1e-3 ) device = next ( model . parameters ()) . device scaler = torch . cuda . amp . GradScaler ( enabled = ( device . type == 'cuda' )) for epoch in range ( 50 ): model . train () running_loss = 0.0 for batch_idx , ( batch_data , batch_labels ) in enumerate ( dataloader ): batch_data , batch_labels = batch_data . to ( device ), batch_labels . to ( device ) #306 optimizer . zero_grad ( set_to_none = True ) with torch . cuda . amp . autocast ( enabled = ( device . type == 'cuda' )): logits = model ( batch_data ) #342 loss = criterion ( logits , batch_labels ) scaler . scale ( loss ) . backward () #350 scaler . step ( optimizer ) scaler . update () running_loss += loss . item () * batch_data . size ( 0 ) epoch_loss = running_loss / ( len ( dataloader ) * dataloader . batch_size ) print ( f \"Epoch { epoch + 1 } /50 - Loss: { epoch_loss : .4f } \" ) \u53c2\u8003 \u00b6 PyTorch\u5165\u95e8\u5fc5\u5b66\uff1aDataLoader\uff08\u6570\u636e\u8fed\u4ee3\u5668\uff09\u53c2\u6570\u89e3\u6790\u4e0e\u7528\u6cd5\u5408\u96c6_python dataloader-CSDN\u535a\u5ba2 torch.nn.functional \u00b6 F.interpolate \u00b6 nn.Sequential & nn.ModuleList \u00b6 nn.Sequential \uff1a\u5141\u8bb8\u5c06\u591a\u4e2a\u5c42\u6309\u987a\u5e8f\u7ec4\u5408\u8d77\u6765\uff0c\u5f62\u6210\u7b80\u5355\u7684\u7ebf\u6027\u5806\u53e0\u7f51\u7edc\u3002 nn.ModuleList \u548c nn.ModuleDict \uff1a\u53ef\u4ee5\u52a8\u6001\u5730\u5b58\u50a8\u548c\u8bbf\u95ee\u5b50\u6a21\u5757\uff0c\u652f\u6301\u53ef\u53d8\u957f\u5ea6\u6216\u547d\u540d\u7684\u6a21\u5757\u96c6\u5408\u3002 nn.Module \u00b6 nn.Module \u662f\u6240\u6709\u81ea\u5b9a\u4e49\u795e\u7ecf\u7f51\u7edc\u6a21\u578b\u7684\u57fa\u7c7b method: nn.Module.apply(fn) DDP \u00b6 \u53c2\u8003 \u00b6 Single Machine Multi-GPU Minibatch Node Classification \u2014 DGL 2.4.0 documentation pytorch\u5355\u673a\u591a\u5361\u8bad\u7ec3--\u5b8c\u6574\u793a\u4f8b\u4ee3\u7801_torchrun \u5355\u673a\u591a\u5361-CSDN\u535a\u5ba2 DGL \u00b6 api \u00b6 with g.local_scope(): # dgl.nn.pytorch as dglnn \u00b6 \u5f02\u6784Embedding \u00b6 layer = HeteroEmbedding ({ 'user' : 2 , ( 'user' , 'follows' , 'user' ): 3 }, 4 ) # Get the heterogeneous embedding table embeds = layer . weight print ( embeds [ 'user' ] . shape ) #torch.Size([2, 4]) print ( embeds [( 'user' , 'follows' , 'user' )] . shape ) #torch.Size([3, 4]) # Get the embeddings for a subset input_ids = { 'user' : torch . LongTensor ([ 0 ]), ( 'user' , 'follows' , 'user' ): torch . LongTensor ([ 0 , 2 ])} embeds = layer ( input_ids ) print ( embeds [ 'user' ] . shape ) #torch.Size([1, 4]) print ( embeds [( 'user' , 'follows' , 'user' )] . shape ) #torch.Size([2, 4]) \u5f02\u6784\u7ebf\u6027\u5c42 \u00b6 layer = HeteroLinear ({ 'user' : 1 , ( 'user' , 'follows' , 'user' ): 2 }, 3 ) in_feats = { 'user' : torch . randn ( 2 , 1 ), ( 'user' , 'follows' , 'user' ): torch . randn ( 3 , 2 )} out_feats = layer ( in_feats ) print ( out_feats [ 'user' ] . shape ) print ( out_feats [( 'user' , 'follows' , 'user' )] . shape ) \u5f02\u6784\u5377\u79ef\u5c42 \u00b6 dgl.batch \u00b6 \u539f\u6587\u94fe\u63a5\uff1ahttps://blog.csdn.net/qq_52785473/article/details/124837249 \u5355\u673a\u591a\u5361\u5b9e\u73b0 \u00b6 Single Machine Multi-GPU Minibatch Graph Classification \u2014 DGL 2.5 documentation install \u00b6 Deep Graph Library dgl\u4e0etorch\u7248\u672c\u4e0d\u517c\u5bb9\u4ee5\u53ca\u89e3\u51b3\u65b9\u6cd5_dgl torch-CSDN\u535a\u5ba2 Tensorflow \u00b6 \u57fa\u672c\u64cd\u4f5c \u00b6 pytorch\u51fd\u6570mm() mul() matmul()\u533a\u522b_torch.mm matmul\u533a\u522b-CSDN\u535a\u5ba2 tf.Variable(initial_value=1.) tf.constant([[1., 2.], [3., 4.]]) tf.zero tf.square() \u64cd\u4f5c\u4ee3\u8868\u5bf9\u8f93\u5165\u5f20\u91cf\u7684\u6bcf\u4e00\u4e2a\u5143\u7d20\u6c42\u5e73\u65b9 tf.reduce_sum() \u64cd\u4f5c\u4ee3\u8868\u5bf9\u8f93\u5165\u5f20\u91cf\u7684\u6240\u6709\u5143\u7d20\u6c42\u548c tf.random.uniform print(A.shape) # \u8f93\u51fa(2, 2)\uff0c\u5373\u77e9\u9635\u7684\u957f\u548c\u5bbd\u5747\u4e3a2 print(A.dtype) # \u8f93\u51fa<dtype: 'float32'> print(A.numpy()) \u81ea\u52a8\u6c42\u5bfc \u00b6 import tensorflow as tf x = tf . Variable ( initial_value = 3. ) with tf . GradientTape () as tape : # \u5728 tf.GradientTape() \u7684\u4e0a\u4e0b\u6587\u5185\uff0c\u6240\u6709\u8ba1\u7b97\u6b65\u9aa4\u90fd\u4f1a\u88ab\u8bb0\u5f55\u4ee5\u7528\u4e8e\u6c42\u5bfc y = tf . square ( x ) y_grad = tape . gradient ( y , x ) # \u8ba1\u7b97y\u5173\u4e8ex\u7684\u5bfc\u6570 print ( y , y_grad ) tf . GradientTape () \u662f\u4e00\u4e2a\u81ea\u52a8\u6c42\u5bfc\u7684\u8bb0\u5f55\u5668 \u3002 \u53ea\u8981\u8fdb\u5165\u4e86 with tf . GradientTape () as tape \u7684\u4e0a\u4e0b\u6587\u73af\u5883 \uff0c \u5219\u5728\u8be5\u73af\u5883\u4e2d\u8ba1\u7b97\u6b65\u9aa4\u90fd\u4f1a\u88ab\u81ea\u52a8\u8bb0\u5f55 \u3002 \u6bd4\u5982\u5728\u4e0a\u9762\u7684\u793a\u4f8b\u4e2d \uff0c \u8ba1\u7b97\u6b65\u9aa4 y = tf . square ( x ) \u5373\u88ab\u81ea\u52a8\u8bb0\u5f55 \u3002 \u79bb\u5f00\u4e0a\u4e0b\u6587\u73af\u5883\u540e \uff0c \u8bb0\u5f55\u5c06\u505c\u6b62 \uff0c \u4f46\u8bb0\u5f55\u5668 tape \u4f9d\u7136\u53ef\u7528 \uff0c \u56e0\u6b64\u53ef\u4ee5\u901a\u8fc7 y_grad = tape . gradient ( y , x ) \u6c42\u5f20\u91cf y \u5bf9\u53d8\u91cf x \u7684\u5bfc\u6570 \u3002 X = tf . constant ([[ 1. , 2. ], [ 3. , 4. ]]) y = tf . constant ([[ 1. ], [ 2. ]]) w = tf . Variable ( initial_value = [[ 1. ], [ 2. ]]) b = tf . Variable ( initial_value = 1. ) with tf . GradientTape () as tape : L = tf . reduce_sum ( tf . square ( tf . matmul ( X , w ) + b - y )) w_grad , b_grad = tape . gradient ( L , [ w , b ]) # \u8ba1\u7b97L(w, b)\u5173\u4e8ew, b\u7684\u504f\u5bfc\u6570 print ( L , w_grad , b_grad ) \u6a21\u578b\u4e0e\u5c42 \u00b6 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 | A Concise Handbook of TensorFlow 2 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) Keras \u5728 tf.keras.layers \u4e0b\u5185\u7f6e\u4e86\u6df1\u5ea6\u5b66\u4e60\u4e2d\u5927\u91cf\u5e38\u7528\u7684\u7684\u9884\u5b9a\u4e49\u5c42\uff0c\u540c\u65f6\u4e5f\u5141\u8bb8\u6211\u4eec\u81ea\u5b9a\u4e49\u5c42 keras.layers.Dense units \uff1a\u8f93\u51fa\u5f20\u91cf\u7684\u7ef4\u5ea6\uff1b activation \uff1a\u6fc0\u6d3b\u51fd\u6570\uff0c\u5bf9\u5e94\u4e8e \u4e2d\u7684 \uff0c\u9ed8\u8ba4\u4e3a\u65e0\u6fc0\u6d3b\u51fd\u6570\uff08 a(x) = x \uff09\u3002\u5e38\u7528\u7684\u6fc0\u6d3b\u51fd\u6570\u5305\u62ec tf.nn.relu \u3001 tf.nn.tanh \u548c tf.nn.sigmoid \uff1b use_bias \uff1a\u662f\u5426\u52a0\u5165\u504f\u7f6e\u5411\u91cf bias \uff0c\u5373 \u4e2d\u7684 \u3002\u9ed8\u8ba4\u4e3a True \uff1b kernel_initializer \u3001 bias_initializer \uff1a\u6743\u91cd\u77e9\u9635 kernel \u548c\u504f\u7f6e\u5411\u91cf bias \u4e24\u4e2a\u53d8\u91cf\u7684\u521d\u59cb\u5316\u5668\u3002\u9ed8\u8ba4\u4e3a tf.glorot_uniform_initializer 1 \u3002\u8bbe\u7f6e\u4e3a tf.zeros_initializer \u8868\u793a\u5c06\u4e24\u4e2a\u53d8\u91cf\u5747\u521d\u59cb\u5316\u4e3a\u5168 0\uff1b \u8be5\u5c42\u5305\u542b\u6743\u91cd\u77e9\u9635 kernel = [input_dim, units] \u548c\u504f\u7f6e\u5411\u91cf bias = [units] 2 \u4e24\u4e2a\u53ef\u8bad\u7ec3\u53d8\u91cf tf.keras.layers.Conv2D tf.keras.layers.MaxPool2D tf.keras.layers.Reshape tf.keras.layers.LSTMCell \u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u7ee7\u627f tf.keras.Model \u8fd9\u4e2a Python \u7c7b\u6765\u5b9a\u4e49\u81ea\u5df1\u7684\u6a21\u578b \u5728\u7ee7\u627f\u7c7b\u4e2d\uff0c\u6211\u4eec\u9700\u8981\u91cd\u5199 __init__() \uff08\u6784\u9020\u51fd\u6570\uff0c\u521d\u59cb\u5316\uff09\u548c call(input) \uff08\u6a21\u578b\u8c03\u7528\uff09\u4e24\u4e2a\u65b9\u6cd5\uff0c\u540c\u65f6\u4e5f\u53ef\u4ee5\u6839\u636e\u9700\u8981\u589e\u52a0\u81ea\u5b9a\u4e49\u7684\u65b9\u6cd5\u3002 \u5b9e\u4f8b\u5316\u7c7b model = Model() \u540e\uff0c\u53ef\u4ee5\u901a\u8fc7 model.variables \u8fd9\u4e00\u5c5e\u6027\u76f4\u63a5\u83b7\u5f97\u6a21\u578b\u4e2d\u7684\u6240\u6709\u53d8\u91cf \u81ea\u5b9a\u4e49\u5c42 \u00b6 tf.keras.models.Sequential() \u63d0\u4f9b\u4e00\u4e2a\u5c42\u7684\u5217\u8868\uff0c\u5c31\u80fd\u5feb\u901f\u5730\u5efa\u7acb\u4e00\u4e2a tf.keras.Model \u6a21\u578b\u5e76\u8fd4\u56de model = tf . keras . models . Sequential ([ tf . keras . layers . Flatten (), tf . keras . layers . Dense ( 100 , activation = tf . nn . relu ), tf . keras . layers . Dense ( 10 ), tf . keras . layers . Softmax () ]) \u53d8\u91cf\u7684\u6062\u590d\u548c\u4fdd\u5b58 \u00b6 TensorFlow\u5e38\u7528\u6a21\u5757 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) \u8bad\u7ec3\u8fc7\u7a0b\u53ef\u89c6\u5316 \u00b6 GPU\u4f7f\u7528 \u00b6 \u5206\u5e03\u5f0f\u8bad\u7ec3 \u00b6 TPU\u8bad\u7ec3 \u00b6 install \u00b6 \u4f7f\u7528 pip \u5b89\u88c5 TensorFlow (google.cn) TensorFlow\u5b89\u88c5\u4e0e\u73af\u5883\u914d\u7f6e \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) #\u9700\u8981\u4f7f\u7528 Python 3.6-3.9 \u548c pip 19.0 \u53ca\u66f4\u9ad8\u7248\u672c sudo apt update sudo apt install python3-dev python3-pip python3-venv python3 --version pip3 --version #enter vir env #\u4ece TensorFlow 2.1 \u5f00\u59cb\uff0cpip \u5305 tensorflow \u5373\u540c\u65f6\u5305\u542b GPU \u652f\u6301\uff0c\u65e0\u9700\u901a\u8fc7\u7279\u5b9a\u7684 pip \u5305 tensorflow-gpu \u5b89\u88c5 GPU \u7248\u672c pip install --upgrade tensorflow#install #\u6307\u5b9a\u7248\u672c\u53f7 pip install tensorflow == 2 .6.0 reference \u00b6 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 | A Concise Handbook of TensorFlow 2 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) \u5176\u4ed6\u7b2c\u4e09\u65b9\u5e93 \u00b6 open-mmlab/mmcv \u00b6 OpenMMLab \u662f\u4e00\u4e2a\u7528\u4e8e\u5b66\u672f\u7814\u7a76\u548c\u5de5\u4e1a\u5e94\u7528\u7684\u5f00\u6e90\u7b97\u6cd5\u4f53\u7cfb\uff0c\u4e8e2018\u5e74\u5e74\u4e2d\u5f00\u59cb\uff0c\u7531 MMLab\uff08\u9999\u6e2f\u4e2d\u6587\u5927\u5b66\u591a\u5a92\u4f53\u5b9e\u9a8c\u5ba4\uff09\u548c\u5546\u6c64\u79d1\u6280\u8054\u5408\u542f\u52a8\u3002OpenMMLab \u81f4\u529b\u4e8e\u4e3a\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u7684\u91cd\u8981\u65b9\u5411\u521b\u5efa\u7edf\u4e00\u4e14\u5f00\u6e90\u7684\u4ee3\u7801\u5e93\uff0c\u63a8\u8fdb\u53ef\u590d\u73b0\u7b97\u6cd5\u751f\u6001\u7684\u5efa\u7acb\uff1b\u76ee\u524d\u4e3a\u6b62 OpenMMLab \u5df2\u7ecf\u9646\u7eed\u5f00\u6e90 30\u591a\u4e2a \u89c6\u89c9\u7b97\u6cd5\u5e93\uff0c\u5b9e\u73b0\u4e86 300\u591a\u79cd \u7b97\u6cd5\uff0c\u5e76\u5305\u542b 2000+ \u9884\u8bad\u7ec3\u6a21\u578b\uff0c\u6db5\u76d6 2D/3D\u76ee\u6807\u68c0\u6d4b \u3001 \u8bed\u4e49\u5206\u5272 \u3001 \u89c6\u9891\u7406\u89e3 \u3001 \u59ff\u6001\u5206\u6790 \u7b49\u591a\u4e2a\u65b9\u5411 timm timm\u5e93\uff0c\u5168\u79f0pytorch-image-models\uff0c\u662f\u6700\u524d\u6cbf\u7684PyTorch\u56fe\u50cf\u6a21\u578b\u3001\u9884\u8bad\u7ec3\u6743\u91cd\u548c\u5b9e\u7528\u811a\u672c\u7684\u5f00\u6e90\u96c6\u5408\u5e93\uff0c\u5176\u4e2d\u7684\u6a21\u578b\u53ef\u7528\u4e8e\u8bad\u7ec3\u3001\u63a8\u7406\u548c\u9a8c\u8bc1\u3002 \u6a21\u578b \u00b6 CNN \u9884\u8bad\u7ec3 \u00b6 restnet50 \u00b6 # restnet50\u4e00\u5171\u67095\u4e2astage, \u8fd9\u91cc\u63d0\u53d6\u524d4\u4e2astage\u3002 # \u53ef\u4ee5print(restnet_model)\u770b\u770b\u6a21\u578b\u5177\u4f53\u7684\u7ed3\u6784 import torch import torch.nn as nn from torchvision.models import resnet50 , ResNet50_Weights class PartialResNet ( nn . Module ): def __init__ ( self , pretrained = True , freeze = False , return_intermediate = False ): super () . __init__ () weights = ResNet50_Weights . IMAGENET1K_V1 if pretrained else None base = resnet50 ( weights = weights ) self . stem = nn . Sequential ( base . conv1 , base . bn1 , base . relu , base . maxpool , ) self . layer1 = base . layer1 self . layer2 = base . layer2 self . layer3 = base . layer3 self . return_intermediate = return_intermediate if freeze : for p in self . parameters (): p . requires_grad = False def forward ( self , x ): x = self . stem ( x ) # /4 \u7a7a\u95f4 f1 = self . layer1 ( x ) # /4 , C=256 f2 = self . layer2 ( f1 ) # /8 , C=512 f3 = self . layer3 ( f2 ) # /16, C=1024 if self . return_intermediate : return { 'layer1' : f1 , 'layer2' : f2 , 'layer3' : f3 } return f3 # \u9ed8\u8ba4\u53ea\u8fd4\u56de\u6700\u540e\u4e00\u4e2a model = PartialResNet () img = torch . randn ( 1 , 3 , 256 , 256 ) # \u751f\u6210\u4e00\u4e2a\u968f\u673a 3x256x256 \u56fe\u7247\u5e76\u6d4b\u8bd5\u6a21\u578b output = model ( img ) print ( \"Output shape:\" , output . shape ) # \u671f\u671b: (1, 1000) nn.Linear\u548cnn.Embedding\u7684\u533a\u522b \u00b6 \u7279\u6027 nn.Embedding nn.Linear \u672c\u8d28 \u67e5\u627e\u8868 (Look-up Table) \u7ebf\u6027\u53d8\u6362 (Affine Transformation) \u8f93\u5165 \u6574\u6570\u7d22\u5f15 (LongTensor)\uff0c\u4f8b\u5982 [0, 2, 1] \u6d6e\u70b9\u6570\u5f20\u91cf (FloatTensor)\uff0c\u4f8b\u5982 [[1.0, 2.0], [3.0, 4.0]] \u64cd\u4f5c output[i] = weight[input[i]] output = input @ weight.T + bias \u53ef\u5b66\u4e60\u53c2\u6570 \u4e00\u4e2a\u6743\u91cd\u77e9\u9635 (num_embeddings, embedding_dim) \u6743\u91cd (out_features, in_features) \u548c\u504f\u7f6e (out_features) \u4e3b\u8981\u7528\u9014 \u5c06\u79bb\u6563\u7684\u7c7b\u522bID\u3001\u5355\u8bcdID\u7b49\u6620\u5c04\u4e3a\u7a20\u5bc6\u7684\u3001\u53ef\u5b66\u4e60\u7684\u5411\u91cf\u8868\u793a\u3002 \u5bf9\u7279\u5f81\u8fdb\u884c\u7ebf\u6027\u7ec4\u5408\u3001\u53d8\u6362\u7ef4\u5ea6\uff08\u4e5f\u79f0\u4e3a\u201c\u5168\u8fde\u63a5\u5c42\u201d\uff09\u3002 \u68af\u5ea6\u66f4\u65b0 \u53ea\u66f4\u65b0\u88ab\u67e5\u8be2\u5230\u7684\u7d22\u5f15\u5bf9\u5e94\u7684\u884c\uff08\u5411\u91cf\uff09\u3002 \u66f4\u65b0\u6574\u4e2a\u6743\u91cd\u77e9\u9635\u548c\u6240\u6709\u8f93\u5165\u7279\u5f81\u76f8\u5173\u3002 \u4e00\u4e2a\u5173\u952e\u8054\u7cfb \u4e00\u4e2a nn.Embedding \u5c42\u5728\u6570\u5b66\u4e0a \u7b49\u4ef7\u4e8e \u4e00\u4e2a\u5c06 one-hot \u8f93\u5165 \u8f93\u5165\u5230\u4e00\u4e2a \u6ca1\u6709\u504f\u7f6e \u7684 nn.Linear \u5c42\u3002 \u603b\u7ed3\u4e0e\u5982\u4f55\u9009\u62e9 \u00b6 \u573a\u666f \u5e94\u8be5\u4f7f\u7528\u7684\u5c42 \u81ea\u7136\u8bed\u8a00\u5904\u7406 (NLP) \uff1a\u5c06\u5355\u8bcdID\u3001\u5b57\u7b26ID\u8f6c\u6362\u4e3a\u8bcd\u5411\u91cf\u3002 nn.Embedding \u63a8\u8350\u7cfb\u7edf \uff1a\u5c06\u7528\u6237ID\u3001\u7269\u54c1ID\u8f6c\u6362\u4e3a\u5d4c\u5165\u5411\u91cf\u3002 nn.Embedding \u5904\u7406\u4efb\u4f55\u79bb\u6563\u7684\u7c7b\u522b\u7279\u5f81 \u3002 nn.Embedding \u5728\u5d4c\u5165\u5411\u91cf\u4e4b\u540e \uff0c\u6216\u8005\u4ece\u5176\u4ed6\u5c42\uff08\u5982CNN\u3001GCN\uff09\u63a5\u4e00\u4e2a\u5c42\u8fdb\u884c\u7279\u5f81\u53d8\u6362/\u964d\u7ef4\u3002 nn.Linear \u591a\u5c42\u611f\u77e5\u673a (MLP) \u7684\u6784\u5efa\u5757\u3002 nn.Linear norm_layer \u00b6 Layer Norm \u63d0\u5347\u8bad\u7ec3\u7a33\u5b9a\u6027\u7684\u539f\u7406:\u89e3\u51b3\u6743\u91cd\u521d\u59cb\u503c\u654f\u611f\u6027\u95ee\u9898\uff08\u4e2d\u82f1\u53cc\u8bed\uff09_nn.layernorm\u521d\u59cb\u5316\u8fc7\u5927-CSDN\u535a\u5ba2 \u4ec0\u4e48\u65f6\u5019\u5e94\u8be5\u7528: Attention \u00b6 \u7efc\u8ff0 \u00b6 \u4e3e\u4e00\u4e2a\u7b80\u5355\u7684\u673a\u5668\u7ffb\u8bd1\u7684\u4f8b\u5b50 \u8fd9\u5c31\u9700\u8981\"\u6211\"\u548c\"me\"\u4e4b\u95f4\u7684\u6ce8\u610f\u529b\u5206\u6570\u76f8\u5bf9\u4e8e\"\u6211\"\u548c\u5176\u4ed6\u82f1\u6587\u5355\u8bcd\u7684\u8981\u9ad8 Query\uff1a \u6211\u4eec\u5c31\u53ef\u4ee5\u5c06 \"\u6211\" \u770b\u4f5c\u6210 Query \uff0c\u56e0\u4e3a\u8fd9\u5c31\u662f\u6211\u4eec\u5f53\u524d\u9700\u8981\u67e5\u8be2\u7684\u76ee\u6807\uff0c\u5373\u5f53\u524d\u8f93\u5165\u7684\u7279\u5f81\u8868\u793a\u3002 Key\uff1a \u53ef\u4ee5\u5c06\u6bcf\u4e2a\u5355\u8bcd \u7684\u91cd\u8981\u7279\u5f81\u8868\u793a \u770b\u4f5c\u6210 Key\u3002 Value\uff1a \u6bcf\u4e2a\u5355\u8bcd\u672c\u8eab\u7684\u7279\u5f81\u5411\u91cf\u770b\u4f5c\u4e3a Value\uff0c\u4e00\u822c\u548c Key\u6210\u5bf9\u51fa\u73b0\uff0c\u4e5f\u5c31\u662f\u6211\u4eec\u5e38\u8bf4\u7684\"\u952e-\u503c\"\u5bf9\u3002 SA\u6b65\u9aa4 \u00b6 Embedding \u4f4d\u7f6e\u7f16\u7801 \u83b7\u53d6\u76f8\u5173\u6027 \u4f7f\u7528 softmax \u51fd\u6570\u662f\u4e3a\u4e86\u4f7f\u5f97\u6240\u6709\u7684\u6ce8\u610f\u529b\u5206\u6570\u5728 [0,1] \u4e4b\u95f4\uff0c\u5e76\u4e14\u548c\u4e3a1 \u9664\u4ee5\u221ad\u662f\u4e3a\u4e86\u7a33\u5b9a\u8bad\u7ec3 [!WARNING] \u5728NLP\u4e2d\uff0c\u9700\u8981\u8fdb\u884c\u63a9\u7801\u64cd\u4f5c\u3002\u5e94\u4e3a\u4e0d\u77e5\u9053\u540e\u9762\u7684\u5355\u8bcd\u3002\u5c06\u540e\u9762\u7684query\u5bf9\u5e94\u7684\u76f8\u5173\u6027\u7f6e\u4e3a0\u3002\u8fd8\u662f\u8981\u50cfRNN\u4e00\u6837\u3002 \u8ba1\u7b97v MSA \u00b6 q,k\u8ba1\u7b97\u8ddd\u79bb \u53c2\u8003 \u00b6 \u3010\u5b98\u65b9\u53cc\u8bed\u3011\u76f4\u89c2\u89e3\u91ca\u6ce8\u610f\u529b\u673a\u5236\uff0cTransformer\u7684\u6838\u5fc3 | \u3010\u6df1\u5ea6\u5b66\u4e60\u7b2c6\u7ae0\u3011_\u54d4\u54e9\u54d4\u54e9_bilibili (51 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u6ce8\u610f\u529b\u673a\u5236\u7efc\u8ff0\uff08\u56fe\u89e3\u5b8c\u6574\u7248\u9644\u4ee3\u7801\uff09 - \u77e5\u4e4e \u81ea\u6ce8\u610f\u529b\u673a\u5236\uff08SA, MSA\uff09 \u00b6 \u901a\u9053\u6ce8\u610f\u529b\u673a\u5236(CAM) \u00b6 \u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u662f\u901a\u8fc7\u8ba1\u7b97\u6bcf\u4e2a\u901a\u9053channel\u7684\u91cd\u8981\u6027\u7a0b\u5ea6\uff1b\u56e0\u6b64\uff0c\u5e38\u5e38\u88ab\u7528\u5728\u5377\u79ef\u795e\u7ecf\u7f51\u7edc\u91cc\u9762\u3002 SENet CVPR_2018: Squeeze-and-Excitation Networks \u538b\u7f29\u548c\u6fc0\u52b1\u7f51\u7edc\uff08Squeeze-and-Excitation Networks\uff0cSENet\uff09\u662f\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u4ee3\u8868\u6a21\u578b\u3002 (ICCV 2021) MSCA (2023) OCA \u8bba\u6587\u9996\u5148\u5206\u6790\u4e86\u73b0\u6709 \u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027 \uff1aSENet \u4f7f\u7528\u5168\u5c40\u5e73\u5747\u6c60\u5316 (GAP) \u4f5c\u4e3a\u538b\u7f29\u65b9\u6cd5\uff0c\u4f46\u4e22\u5f03\u4e86\u4f4e\u9891\u4fe1\u606f\u3002\u800c FcaNet \u5219\u4f7f\u7528\u79bb\u6563\u4f59\u5f26\u53d8\u6362 (DCT) \u6765\u538b\u7f29\u7279\u5f81\uff0c\u4f46\u9700\u8981\u624b\u52a8\u9009\u62e9\u9891\u7387\uff0c\u4e14\u8ba1\u7b97\u6210\u672c\u9ad8\u3002\u6b64\u5916\uff0c\u5bf9\u4e8e \u6b63\u4ea4\u6ee4\u6ce2\u5668 \uff1a\u6b63\u4ea4\u6ee4\u6ce2\u5668\u80fd\u591f\u4ece\u7279\u5f81\u7a7a\u95f4\u7684\u4e0d\u540c\u5b50\u7a7a\u95f4\u4e2d\u63d0\u53d6\u4fe1\u606f\uff0c\u4ece\u800c\u63d0\u4f9b\u66f4\u4e30\u5bcc\u7684\u7279\u5f81\u8868\u793a\u3002\u6b63\u4ea4\u6ee4\u6ce2\u5668\u5141\u8bb8\u7f51\u7edc\u4e3a\u6bcf\u4e2a\u901a\u9053\u8d4b\u4e88\u610f\u4e49\uff0c\u4ece\u800c\u63d0\u9ad8\u6ce8\u610f\u529b\u538b\u7f29\u7684\u6709\u6548\u6027\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u6b63\u4ea4\u901a\u9053\u6ce8\u610f\u529b\uff08Orthogonal Channel Attention\uff09 \uff0cOCA \u662f\u4e00\u79cd==\u7528\u4e8e\u63d0\u9ad8\u6df1\u5ea6\u5377\u79ef\u795e\u7ecf\u7f51\u7edc (DCNN) \u6027\u80fd\u7684\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236==\u3002\u5176\u65e8\u5728\u901a\u8fc7\u7a81\u51fa\u76f8\u5173\u7279\u5f81\u5e76\u6291\u5236\u4e0d\u76f8\u5173\u7279\u5f81\u6765\u6539\u8fdb\u7f51\u7edc\u7684\u7279\u5f81\u8868\u793a\uff0c\u4ece\u800c\u63d0\u9ad8\u7f51\u7edc\u7684\u51c6\u786e\u6027\u548c\u6548\u7387\u3002 \u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236(SAM) \u00b6 \u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236\u548c\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u5177\u6709\u5f02\u66f2\u540c\u5de5\u4e4b\u5999\uff0c\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u65e8\u5728\u6355\u6349\u901a\u9053\u7684\u91cd\u8981\u6027\u7684\u7a0b\u5ea6\uff0c\u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236\u65e8\u5728\u901a\u8fc7\u5f15\u5165\u6ce8\u610f\u529b\u6a21\u5757\uff0c\u4f7f\u6a21\u578b\u80fd\u591f\u81ea\u9002\u5e94\u5730\u5b66\u4e60\u4e0d\u540c\u533a\u57df\u7684\u6ce8\u610f\u529b\u6743\u91cd\u3002\u8fd9\u6837\uff0c\u6a21\u578b\u53ef\u4ee5\u66f4\u52a0\u5173\u6ce8\u91cd\u8981\u7684\u56fe\u50cf\u533a\u57df\uff0c\u800c\u5ffd\u7565\u4e0d\u91cd\u8981\u7684\u533a\u57df spatial-transformer-network: A Tensorflow implementation of Spatial Transformer Networks. Spatial Transformer Networks (STN) is a differentiable module that can be inserted anywhere in ConvNet architecture to increase its geometric invariance. It effectively gives the network the ability to spatially transform feature maps at no extra data or supervision cost. CoordAttention: Code for our CVPR2021 paper coordinate attention ICLR 2021 Deformable DETR: \u57fa\u4e8e\u7a00\u758f\u7a7a\u95f4\u91c7\u6837\u7684\u6ce8\u610f\u529b\u673a\u5236\uff0c\u8ba9DCN\u4e0eTransformer\u4e00\u8d77\u73a9\uff01 - \u77e5\u4e4e Efficient Multi-Scale Attention\uff08ICASSP 2023\uff09 (WACV 2020) ULSA \u5728\u73b0\u6709\u7684\u7814\u7a76\u5f53\u4e2d\uff0cCNN\u548c\u4f20\u7edf\u6ce8\u610f\u529b\u673a\u5236\u90fd\u5b58\u5728\u7740\u4e00\u5b9a\u7684\u5c40\u9650\u6027\uff1a \u5373\u867d\u7136CNN \u5728\u56fe\u50cf\u8bc6\u522b\u7b49\u9886\u57df\u53d6\u5f97\u4e86\u663e\u8457\u6210\u679c\uff0c\u4f46\u5176\u8ba1\u7b97\u590d\u6742\u5ea6\u548c\u53c2\u6570\u6570\u91cf\u4ecd\u7136\u5f88\u9ad8\uff0c\u9650\u5236\u4e86\u5176\u5728\u8d44\u6e90\u53d7\u9650\u8bbe\u5907\u4e0a\u7684\u5e94\u7528\uff0c\u73b0\u6709\u7684\u6ce8\u610f\u529b\u673a\u5236\uff08\u5982 SE-Net, CBAM \u7b49\uff09\u867d\u7136\u80fd\u591f\u6709\u6548\u63d0\u5347\u7279\u5f81\u8868\u8fbe\u80fd\u529b\uff0c\u4f46\u5176\u8ba1\u7b97\u590d\u6742\u5ea6\u548c\u53c2\u6570\u6570\u91cf\u4e5f\u76f8\u5bf9\u8f83\u9ad8\uff0c\u4e0d\u9002\u5408\u8f7b\u91cf\u7ea7 CNN\u3002\u800c\u5b50\u7a7a\u95f4\u5b66\u4e60\u5374\u6709\u7740\u4ee5\u4e0b\u4f18\u52bf\uff1a \u5b50\u7a7a\u95f4\u5b66\u4e60\u901a\u8fc7\u5c06\u7279\u5f81\u56fe\u5212\u5206\u4e3a\u591a\u4e2a\u5b50\u7a7a\u95f4\uff0c\u53ef\u4ee5\u5206\u522b\u5b66\u4e60\u6bcf\u4e2a\u5b50\u7a7a\u95f4\u7684\u6ce8\u610f\u529b\u56fe\uff0c\u53ef\u4ee5\u6709\u6548\u5730\u6355\u6349\u4e0d\u540c\u5c3a\u5ea6\u548c\u4e0d\u540c\u9891\u7387\u7684\u7279\u5f81\u4fe1\u606f\uff0c\u4ece\u800c\u63d0\u5347\u7279\u5f81\u8868\u8fbe\u80fd\u529b\u3002\u57fa\u4e8e\u6b64\uff0c\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u8d85\u8f7b\u91cf\u5b50\u7a7a\u95f4\u6ce8\u610f\u529b\uff08Ultra-Lightweight Subspace Attention\uff09 \uff0cULSA \u662f\u4e00\u79cd\u9488\u5bf9\u8f7b\u91cf\u7ea7 CNN \u8bbe\u8ba1\u7684\u65b0\u578b\u6ce8\u610f\u529b\u6a21\u5757\uff0c\u65e8\u5728\u63d0\u9ad8\u8ba1\u7b97\u6548\u7387\u5e76\u589e\u5f3a\u7279\u5f81\u8868\u8fbe\u80fd\u529b\u3002 \u6df7\u5408\u6ce8\u610f\u529b(CAM+SAM) \u00b6 DANet: Dual Attention Network for Scene Segmentation (CVPR2019) BAM and CBAM: Official PyTorch code for \"BAM: Bottleneck Attention Module (BMVC2018)\" and \"CBAM: Convolutional Block Attention Module (ECCV2018)\" triplet-attention WACV 2021 Plug-and-Play SA-Net (2023) TabAttention \u5728\u5904\u7406\u4e34\u5e8a\u6570\u636e\u65f6\uff0c\u7531\u4e8e\u4e34\u5e8a\u6570\u636e\u901a\u5e38\u5305\u542b\u56fe\u50cf\u548c\u8868\u683c\u6570\u636e\uff0c\u4f46\u73b0\u6709\u7684\u65b9\u6cd5\u901a\u5e38\u5c06\u5b83\u4eec\u5206\u5f00\u5904\u7406\uff0c\u9650\u5236\u4e86\u4fe1\u606f\u4ea4\u4e92\u548c\u77e5\u8bc6\u8f6c\u79fb\u3002\u540c\u65f6\uff0c\u6ce8\u610f\u529b\u673a\u5236\u5df2\u88ab\u8bc1\u660e\u53ef\u4ee5\u663e\u8457\u63d0\u9ad8\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b\u7684\u6027\u80fd\uff0c\u4f46\u5f88\u5c11\u6709\u7814\u7a76\u5c06\u6ce8\u610f\u529b\u6a21\u5757\u4e0e\u8868\u683c\u6570\u636e\u76f8\u7ed3\u5408\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd TabAttention \u3002\u65e8\u5728\u901a\u8fc7\u5f15\u5165\u8868\u683c\u6570\u636e\u6765\u589e\u5f3a\u5377\u79ef\u795e\u7ecf\u7f51\u7edc (CNN) \u7684\u6027\u80fd\u3002 TabAttention \u7684\u6838\u5fc3\u601d\u60f3\u662f\u5ef6\u5c55\u5377\u79ef\u5757\u6ce8\u610f\u529b\u6a21\u5757 (CBAM) \u5230\u65f6\u95f4\u7ef4\u5ea6\uff0c\u901a\u8fc7\u6dfb\u52a0\u4e86\u4e00\u4e2a\u65f6\u95f4\u6ce8\u610f\u529b\u6a21\u5757 (TAM) \u6765\u5b66\u4e60\u6ce8\u610f\u529b\u56fe\u3002\u6b64\u5916\uff0c\u8be5\u6a21\u5757\u5229\u7528\u6765\u81ea\u56fe\u50cf\u7279\u5f81\u56fe\u548c\u8868\u683c\u6570\u636e\u5d4c\u5165\u7684\u6c60\u5316\u4fe1\u606f\u6765\u751f\u6210\u6ce8\u610f\u529b\u56fe\uff0c\u5305\u62ec\u901a\u9053\u6ce8\u610f\u529b\u56fe\u3001\u7a7a\u95f4\u6ce8\u610f\u529b\u56fe\u548c\u65f6\u95f4\u6ce8\u610f\u529b\u56fe\u3002 \u8f7b\u91cf\u7ea7\u7f51\u7edc\u6a21\u578b \u00b6 \u7ebf\u6027\u6ce8\u610f\u529b\u673a\u5236 (CVPR 2023) Super Token Attention \u73b0\u6709\u7684\u4f20\u7edf\u89c6\u89c9 ViTs \u5728\u6d45\u5c42\u7f51\u7edc\u4e2d\u503e\u5411\u4e8e\u6355\u83b7\u5c40\u90e8\u7279\u5f81\uff0c\u4f1a\u5bfc\u81f4\u5927\u91cf\u5197\u4f59\u8ba1\u7b97\u3002\u540c\u65f6\uff0c \u4e3a\u4e86\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\uff0c\u73b0\u6709\u7684\u8bb8\u591a\u65b9\u6cd5\u91c7\u7528\u5c40\u90e8\u6ce8\u610f\u529b\u6216\u65e9\u671f\u5377\u79ef\uff0c\u4f46\u727a\u7272\u4e86\u5168\u5c40\u5efa\u6a21\u80fd\u529b\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u4ece\u8d85\u50cf\u7d20\u5206\u5272\u4e2d\u5f97\u5230\u542f\u53d1\uff0c \u5728\u540e\u7eed\u5904\u7406\u4e2d\u51cf\u5c11\u4e86\u56fe\u50cf\u57fa\u5143\u7684\u6570\u91cf \uff0c\u5e76\u5728\u89c6\u89c9Transformer\u4e2d\u5f15\u5165\u4e86\u4e00\u79cd Super Token Attention \u3002Super Token Attention\u8bd5\u56fe\u63d0\u4f9b\u4e00\u4e2a\u8bed\u4e49\u4e0a\u6709\u610f\u4e49\u7684\u89c6\u89c9\u5185\u5bb9\u7684\u9576\u5d4c\uff0c\u4ece\u800c==\u51cf\u5c11\u5728\u81ea\u6211\u6ce8\u610f\u529b\u7684token==\uff0c\u4ee5\u53ca\u4fdd\u7559\u5168\u5c40\u5efa\u6a21\u3002STA \u901a\u8fc7\u5c06\u89c6\u89c9\u5185\u5bb9\u5212\u5206\u4e3a\u8d85 token\uff0c\u5728\u8d85 token \u7a7a\u95f4\u8fdb\u884c\u81ea\u6ce8\u610f\u529b\u64cd\u4f5c\uff0c\u4ece\u800c\u6709\u6548\u5730\u5b66\u4e60\u5168\u5c40\u8868\u793a\uff0c\u540c\u65f6\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\u3002 \u4e5f\u8bb8\u7528\u5f97\u4e0a (TMM 2023) MSDA \u4e3a\u4e86\u89e3\u51b3 Vision Transformers (ViTs) \u4e2d\u6d45\u5c42==\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u5197\u4f59\u8ba1\u7b97\u7684\u95ee\u9898==\u3002\u8bba\u6587\u4e2d\u5206\u6790\u5230\u5728\u6d45\u5c42\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u4e2d\uff0c\u6ce8\u610f\u529b\u77e9\u9635\u5448\u73b0\u51fa\u5c40\u90e8\u6027\u548c\u7a00\u758f\u6027\u7684\u7279\u70b9\uff0c\u8fd9\u610f\u5473\u7740\u6d45\u5c42\u7f51\u7edc\u4e2d\u5927\u90e8\u5206\u8fdc\u8ddd\u79bb patch \u4e4b\u95f4\u5728\u8bed\u4e49\u5efa\u6a21\u4e0a\u662f\u65e0\u5173\u7684\uff0c\u56e0\u6b64\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u5b58\u5728==\u5927\u91cf\u5197\u4f59\u8ba1\u7b97==\u3002\u6240\u4ee5\uff0c\u57fa\u4e8e\u8fd9\u4e9b\u5b58\u5728\u7684\u77ed\u5904\uff0c\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u591a\u5c3a\u5ea6\u81a8\u80c0\u6ce8\u610f\u529b ( Multi-Scale Dilated Attention ) \u3002 (ICCV 2023) MSLA \u73b0\u6709\u6a21\u578b\u7684\u5c40\u9650\u6027\u5b58\u5728\u4ee5\u4e0b\u77ed\u5904\uff1a \u8ba1\u7b97\u6210\u672c\u9ad8 \uff1a \u73b0\u6709\u7684\u9ad8\u5206\u8fa8\u7387\u5bc6\u96c6\u9884\u6d4b\u6a21\u578b\u5f80\u5f80\u4f9d\u8d56\u4e8e\u590d\u6742\u7684\u6a21\u578b\u7ed3\u6784\uff0c\u4f8b\u5982 softmax \u6ce8\u610f\u529b\u673a\u5236\u3001\u5927\u5377\u79ef\u6838\u7b49\uff0c\u8fd9\u4f1a\u5bfc\u81f4\u8ba1\u7b97\u6210\u672c\u9ad8\u6602\uff0c \u96be\u4ee5\u5728\u786c\u4ef6\u8bbe\u5907\u4e0a\u90e8\u7f72\u3002 \u6027\u80fd\u63d0\u5347\u6709\u9650 \uff1a \u4e00\u4e9b\u8f7b\u91cf\u7ea7\u7684\u6a21\u578b\u867d\u7136\u8ba1\u7b97\u6210\u672c\u8f83\u4f4e\uff0c\u4f46\u6027\u80fd\u63d0\u5347\u6709\u9650\uff0c\u96be\u4ee5\u6ee1\u8db3\u5b9e\u9645\u5e94\u7528\u7684\u9700\u6c42\u3002\u4e3a\u4e86\u89e3\u51b3\u73b0\u6709\u9ad8\u5206\u8fa8\u7387\u5bc6\u96c6\u9884\u6d4b\u6a21\u578b\u5728\u6548\u7387\u548c\u6027\u80fd\u4e4b\u95f4\u7684\u6743\u8861\u95ee\u9898\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd\u65b0\u7684 \u591a\u5c3a\u5ea6\u7ebf\u6027\u6ce8\u610f\u529b\uff08Multi-Scale Linear Attention\uff09 \u3002\u4e0e\u4ee5\u5f80\u7684\u9ad8\u5206\u8fa8\u7387\u7a20\u5bc6\u9884\u6d4b\u6a21\u578b\u4f9d\u8d56\u4e8e\u7e41\u91cd\u7684softmax\u6ce8\u610f\u529b\u3001\u786c\u4ef6\u6548\u7387\u4f4e\u7684\u5927\u6838\u5377\u79ef\u6216\u590d\u6742\u7684\u62d3\u6251\u7ed3\u6784\u6765\u83b7\u5f97\u826f\u597d\u6027\u80fd\u4e0d\u540c\uff0c\u591a\u5c3a\u5ea6\u7ebf\u6027\u6ce8\u610f\u529b\u4ec5\u9700\u8f7b\u91cf\u7ea7\u548c\u786c\u4ef6\u6548\u7387\u9ad8\u7684\u64cd\u4f5c\u5373\u53ef\u5b9e\u73b0\u5168\u5c40\u611f\u53d7\u91ce\u548c\u591a\u5c3a\u5ea6\u5b66\u4e60\u3002 (ICCV 2023) EAA \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\uff0c\u4f20\u7edf\u7684 Multi-Head Self-Attention (MHSA) \u8ba1\u7b97 \u590d\u6742\u5ea6\u9ad8\uff0c\u96be\u4ee5\u5728\u79fb\u52a8\u8bbe\u5907\u4e0a\u5b9e\u65f6\u8fd0\u884c \u3002\u800c\u73b0\u6709\u7684 Additive Attention \u5219\u9700\u8981\u8ba1\u7b97 key \u548c value \u4e4b\u95f4\u7684\u663e\u5f0f\u4ea4\u4e92\uff0c\u8fd9\u9650\u5236\u4e86\u5176\u6548\u7387\u548c\u7075\u6d3b\u6027\u3002\u6240\u4ee5\uff0c\u8fd9\u7bc7\u8bba\u6587\u8fdb\u4e00\u6b65\u63d0\u51fa\u4e00\u79cd \u6709\u6548\u9644\u52a0\u6ce8\u610f\u529b\uff08Efficient Additive Attention\uff09 \u3002\u65e8\u5728\u89e3\u51b3 Transformer \u6a21\u578b\u5728\u79fb\u52a8\u8bbe\u5907\u4e0a\u90e8\u7f72\u65f6\u9047\u5230\u7684\u6548\u7387\u95ee\u9898\u3002 (2023) MLCA \u73b0\u6709\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027\uff1a \u5927\u591a\u6570\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u53ea\u5173\u6ce8\u901a\u9053\u7279\u5f81\u4fe1\u606f\uff0c\u5ffd\u7565\u4e86\u7a7a\u95f4\u7279\u5f81\u4fe1\u606f\uff0c\u5bfc\u81f4\u6a21\u578b\u7684\u8868\u8fbe\u80fd\u529b\u6216\u76ee\u6807\u68c0\u6d4b\u6027\u80fd\u8f83\u5dee\u3002\u7a7a\u95f4\u6ce8\u610f\u529b\u6a21\u5757\u7684\u590d\u6742\u6027\uff1a \u73b0\u6709\u7684\u7a7a\u95f4\u6ce8\u610f\u529b\u6a21\u5757\u5f80\u5f80\u7ed3\u6784\u590d\u6742\uff0c\u8ba1\u7b97\u91cf\u5927\uff0c\u96be\u4ee5\u76f4\u63a5\u5e94\u7528\u4e8e\u8f7b\u91cf\u7ea7\u7f51\u7edc\u6a21\u578b\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u6df7\u5408\u5c40\u90e8\u901a\u9053\u6ce8\u610f\u529b\uff08Mixed Local Channel Attention\uff09 \uff0cMLCA \u7684\u63d0\u51fa\u4fbf\u662f\u4e3a\u4e86\u89e3\u51b3\u73b0\u6709\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027\uff0c\u5e76\u63d0\u9ad8\u76ee\u6807\u68c0\u6d4b\u7f51\u7edc\u7684\u6027\u80fd\u3002 (TIM 2023) LSGA \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\u5b58\u5728\u4ee5\u4e0b\u4e24\u4e2a\u95ee\u9898\uff0c\u5373 Transformer \u8ba1\u7b97\u6210\u672c\u9ad8 : \u4f20\u7edf Transformer \u4f7f\u7528 QKV (Query-Key-Value) \u7ed3\u6784\u8fdb\u884c\u81ea\u6ce8\u610f\u529b\u8ba1\u7b97\uff0c\u9700\u8981\u5927\u91cf\u53c2\u6570\u548c\u8ba1\u7b97\u91cf\uff0c\u5bfc\u81f4\u6a21\u578b\u590d\u6742\u5ea6\u9ad8\uff0c\u8fd0\u884c\u6548\u7387\u4f4e\u3002 \u4f4d\u7f6e\u4fe1\u606f\u7f3a\u5931 : Transformer \u65e0\u6cd5\u76f4\u63a5\u83b7\u53d6 token \u7684\u4f4d\u7f6e\u4fe1\u606f\uff0c\u8fd9\u53ef\u80fd\u5bfc\u81f4\u6a21\u578b\u5728\u5904\u7406\u56fe\u50cf\u65f6\u65e0\u6cd5\u533a\u5206\u4e2d\u5fc3\u50cf\u7d20\u548c\u5468\u56f4\u50cf\u7d20\u7684\u7279\u5f81\uff0c\u5f71\u54cd\u5206\u7c7b\u7cbe\u5ea6\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u8f7b\u91cf\u81ea\u9ad8\u65af\u6ce8\u610f\u529b\uff08Light Self-Gaussian-Attention\uff09 \uff0c\u5176\u662f\u4e00\u79cd\u8f7b\u91cf\u7ea7\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\uff0c\u7528\u4e8e\u6539\u8fdb Transformer \u5728\u56fe\u50cf\u5904\u7406\u4efb\u52a1\u4e2d\u7684\u6027\u80fd\u3002 (TPAMI 2022) EA \u8bba\u6587\u9996\u5148\u6307\u51fa\u4e86\u73b0\u6709\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\u7f3a\u9677\uff1a \u8ba1\u7b97\u590d\u6742\u5ea6\u9ad8 \uff1a \u81ea\u6ce8\u610f\u529b\u673a\u5236\u7684\u8ba1\u7b97\u590d\u6742\u5ea6\u4e3a O(N^2)\uff0c\u96be\u4ee5\u76f4\u63a5\u5e94\u7528\u4e8e\u56fe\u50cf\u7b49\u5927\u89c4\u6a21\u8f93\u5165\u3002 \u5ffd\u7565\u6837\u672c\u95f4\u5173\u7cfb \uff1a \u81ea\u6ce8\u610f\u529b\u673a\u5236\u4ec5\u5173\u6ce8\u5355\u4e2a\u6837\u672c\u5185\u90e8\u5143\u7d20\u4e4b\u95f4\u7684\u5173\u7cfb\uff0c\u5ffd\u7565\u4e86\u4e0d\u540c\u6837\u672c\u4e4b\u95f4\u7684\u6f5c\u5728\u5173\u8054\uff0c\u9650\u5236\u4e86\u5176\u80fd\u529b\u548c\u7075\u6d3b\u6027\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u5916\u90e8\u6ce8\u610f\u529b\uff08External Attention\uff09 \uff0c\u5e0c\u671b\u901a\u8fc7\u5916\u90e8\u6ce8\u610f\u529b\u673a\u5236\u5b66\u4e60\u66f4\u5177\u4ee3\u8868\u6027\u7684\u7279\u5f81\uff0c\u540c\u65f6\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\u3002 (CVPR 2023) TKSA Top-K\u7a00\u758f\u6ce8\u610f\u529b \u6807\u51c6 Transformer \u4e2d\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\u5728\u56fe\u50cf\u53bb\u96e8\u4efb\u52a1\u4e2d\u5b58\u5728\u4e00\u4e9b\u5c40\u9650\u6027\uff1a \u5168\u5c40\u4fe1\u606f\u4ea4\u4e92 \uff1a\u6807\u51c6\u81ea\u6ce8\u610f\u529b\u5bf9\u6240\u6709\u67e5\u8be2-\u952e\u5bf9\u8fdb\u884c\u8ba1\u7b97\uff0c\u5bb9\u6613\u5f15\u5165\u65e0\u5173\u4fe1\u606f\uff0c\u5e72\u6270\u7279\u5f81\u805a\u5408\uff0c\u5f71\u54cd\u56fe\u50cf\u7ec6\u8282\u6062\u590d\u3002 \u5197\u4f59\u7279\u5f81 \uff1a\u5168\u8fde\u63a5\u8ba1\u7b97\u6a21\u5f0f\u653e\u5927\u4e86\u8f83\u5c0f\u7684\u76f8\u4f3c\u5ea6\u6743\u91cd\uff0c\u5bfc\u81f4\u7279\u5f81\u4ea4\u4e92\u548c\u805a\u5408\u8fc7\u7a0b\u6613\u53d7\u566a\u58f0\u5f71\u54cd\uff0c\u4ea7\u751f\u5197\u4f59\u6216\u4e0d\u76f8\u5173\u7684\u7279\u5f81\u8868\u793a\u3002\u4e3a\u4e86\u89e3\u51b3\u8fd9\u4e9b\u95ee\u9898\uff0c\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd Top-k\u7a00\u758f\u6ce8\u610f\u529b\uff08Top-K Sparse Attention\uff09 \u3002 \u611f\u89c9\u7528\u5f97\u4e0a (2023) ESRA \u9ad8\u6548\u7a7a\u95f4\u538b\u7f29\u6ce8\u610f\u529b \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\uff0c \u867d\u7136Transformer\u5728\u6355\u6349\u957f\u8ddd\u79bb\u4f9d\u8d56\u5173\u7cfb\u65b9\u9762\u8868\u73b0\u51fa\u8272\uff0c\u4f46\u5176\u6a21\u578b\u53c2\u6570\u91cf\u5927\u3001\u8ba1\u7b97\u590d\u6742\u5ea6\u9ad8\uff0c\u5bb9\u6613\u8fc7\u62df\u5408\uff0c\u9650\u5236\u4e86\u5176\u5728\u8ba1\u7b97\u8d44\u6e90\u6709\u9650\u7684\u573a\u666f\u4e0b\u7684\u5e94\u7528\u3002\u800c\u73b0\u6709\u6539\u8fdb\u65b9\u6cd5\u7684\u4e0d\u8db3\uff1a\u5982Swin Transformer\uff0c\u4e3b\u8981\u901a\u8fc7\u51cf\u5c11\u6a21\u578b\u5c42\u6570\u6216\u6ce8\u610f\u529b\u5934\u6570\u91cf\u6765\u964d\u4f4e\u53c2\u6570\u91cf\u548c\u8ba1\u7b97\u590d\u6742\u5ea6\uff0c\u4f46\u8fd9\u79cd\u65b9\u6cd5\u4f1a\u727a\u7272\u6a21\u578b\u7684\u6027\u80fd\u3002\u4e3a\u6b64\uff0c\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u9ad8\u6548\u7a7a\u95f4\u538b\u7f29\u6ce8\u610f\u529b\uff08Efficient Spatial Reduction Attention\uff09 \uff0cESRA \u901a\u8fc7\u4f7f\u7528\u5377\u79ef\u64cd\u4f5c\u538b\u7f29\u591a\u5934\u81ea\u6ce8\u610f\u529b\uff08MHSA\uff09\u4e2d\u7684\u952e\u548c\u503c\uff0c\u4ece\u800c\u964d\u4f4e\u6a21\u578b\u53c2\u6570\u91cf\u548c\u8ba1\u7b97\u590d\u6742\u5ea6\uff0c\u540c\u65f6\u7f13\u89e3\u8fc7\u62df\u5408\u95ee\u9898\u3002 \u611f\u89c9\u7528\u5f97\u4e0a Agent Attention \u4ee3\u7406\u6ce8\u610f\u529b \u81eaVision Transformer\u95ee\u4e16\u4ee5\u6765\uff0c\u81ea\u6ce8\u610f\u529b\u5728\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u53d6\u5f97\u4e86\u663e\u8457\u7684\u8fdb\u6b65\u3002\u7136\u800c\uff0c\u4e4b\u540e\u7684\u5bf9\u4e8e\u81ea\u6ce8\u610f\u529b\u7684\u7814\u7a76\u90fd\u4e0d\u53ef\u907f\u514d\u5730\u9650\u5236\u4e86\u81ea\u6ce8\u610f\u529b\u7684\u5168\u5c40\u63a5\u53d7\u57df\uff0c\u963b\u788d\u4e86\u6a21\u578b\u5bf9\u8fdc\u7a0b\u5173\u7cfb\u8fdb\u884c\u5efa\u6a21\u7684\u80fd\u529b\u3002 \u800c\u5bf9\u4e8e\u7ebf\u6027\u6ce8\u610f\u529b\uff0c\u5176\u4e0e\u9650\u5236\u611f\u53d7\u91ce\u7684\u601d\u60f3\u76f8\u53cd\uff0c\u662f\u901a\u8fc7\u964d\u4f4e\u8ba1\u7b97\u590d\u6742\u5ea6\u76f4\u63a5\u89e3\u51b3\u4e86\u8ba1\u7b97\u6311\u6218\u3002\u5728\u5148\u524d\u7684\u7ebf\u6027\u6ce8\u610f\u529b\u7684\u7814\u7a76\u4e2d\uff0c\u50cf\u662f\u91c7\u7528\u6df1\u5ea6\u5377\u79ef\u6765\u4fdd\u6301\u7279\u5f81\u591a\u6837\u6027\u7684\u65b9\u6cd5\u867d\u7136\u662f\u6709\u6548\u7684\uff0c\u4f46\u5b83\u4eec\u4ecd\u5b58\u5728\u7ebf\u6027\u6ce8\u610f\u529b\u6709\u9650\u7684\u8868\u8fbe\u80fd\u529b\u95ee\u9898\u3002 \u57fa\u4e8e\u6b64\uff0c\u8bba\u6587\u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u7684\u6ce8\u610f\u529b Agent Attention \u3002\u5176\u521b\u65b0\u6027\u5730\u5f15\u5165\u4e86\u4e00\u7ec4\u989d\u5916\u7684\u4ee4\u724cA\u7684\u6ce8\u610f\u4e09\u5143\u7ec4\uff08Q\uff0cK\uff0cV\uff09\uff0c\u5e76\u4ea7\u751f\u4e00\u79cd\u8868\u793a\u4e3a\u56db\u5143\u7ec4\uff08Q\uff0cA\uff0cK\uff0cV\uff09\u7684\u4ee3\u7406\u6ce8\u610f\u529b\u5c06\u4ee3\u7406\u4ee4\u724cA\u7684\u9644\u52a0\u96c6\u5408\u5f15\u5165\u5230\u4f20\u7edf\u6ce8\u610f\u529b\u6a21\u5757\u4e2d\u3002\u4ee3\u7406\u4ee4\u724c\u9996\u5148\u5145\u5f53\u67e5\u8be2\u4ee4\u724cQ\u7684\u4ee3\u7406\uff0c\u4ee5\u805a\u96c6\u6765\u81eaK\u548cV\u7684\u4fe1\u606f\uff0c\u7136\u540e\u5c06\u8be5\u4fe1\u606f\u5e7f\u64ad\u56deQ\u3002\u5047\u8bbe\u4ee3\u7406\u4ee4\u724c\u7684\u6570\u91cf\u53ef\u4ee5\u8bbe\u8ba1\u4e3a\u8fdc\u5c0f\u4e8e\u67e5\u8be2\u4ee4\u724c\u7684\u6570\u91cf\uff0c\u5219\u4ee3\u7406\u6ce8\u610f\u529b\u6bd4\u5e7f\u6cdb\u91c7\u7528\u7684Softmax\u6ce8\u610f\u529b\u660e\u663e\u66f4\u6709\u6548\uff0c\u540c\u65f6\u8fd8\u80fd\u4fdd\u6301\u5168\u5c40\u4e0a\u4e0b\u6587\u5efa\u6a21\u80fd\u529b\u3002\u6b64\u5916\uff0c\u8bba\u6587\u8fd8\u8bba\u8bc1\u4e86\u6240\u63d0\u51fa\u7684 Agent Attention \u7b49\u4ef7\u4e8e\u7ebf\u6027\u6ce8\u610f\u7684\u4e00\u79cd\u63a8\u5e7f\u5f62\u5f0f\u3002 other \u00b6 EPSANet ACCV 2021 CSRA OutLook Attention \u8bba\u6587\u6307\u51fa ViTs \u5728\u6700\u8fd1\u7684\u5206\u7c7b\u7b49\u4efb\u52a1\u4e2d\u663e\u793a\u51fa\u57fa\u4e8e\u81ea\u6ce8\u610f\u529b\u7684\u5de8\u5927\u6f5c\u529b\uff0c\u4f46\u5982\u679c\u6ca1\u6709\u63d0\u4f9b\u989d\u5916\u7684\u6570\u636e\uff0c\u5176\u6027\u80fd\u4ecd\u7136\u4e0d\u5982 CNN\u3002==\u5728\u8fd9\u9879\u5de5\u4f5c\u4e2d\uff0c\u8bba\u6587\u6307\u51fa\u9650\u5236 ViTs \u6027\u80fd\u7684\u4e00\u4e2a\u4e3b\u8981\u56e0\u7d20\u662f ViTs \u5728\u5c06\u7cbe\u7ec6\u7ea7\u522b\u7684\u7279\u5f81\u7f16\u7801\u5230\u4ee4\u724c\u8868\u793a\u4e2d\u65f6\u7684\u6548\u7387\u8f83\u4f4e\u3002\u800c\u4e3a\u4e86\u89e3\u51b3\u8fd9\u4e2a\u95ee\u9898\uff0c\u8bba\u6587\u5f15\u5165\u4e86\u4e00\u79cd\u65b0\u7684\u6ce8\u610f\u529b\uff0c\u5373 OutLook Attention\u3002OutLook Attention \u4e0e\u5173\u6ce8\u5168\u5c40\u4f9d\u8d56\u6a21\u578b\u7684\u81ea\u6ce8\u610f\u529b\u4e0d\u540c\uff0c==OutLook Attention \u53ef\u4ee5\u6709\u6548\u5730\u5c06\u66f4\u7cbe\u7ec6\u7684\u7279\u5f81\u548c\u4e0a\u4e0b\u6587\u7f16\u7801\u4e3a\u4ee4\u724c \uff0c\u4ece\u800c\u5229\u7528\u7cbe\u7ec6\u5c42\u6b21\u7684\u4fe1\u606f\u6765\u4e30\u5bcc\u8868\u5f81\u3002 (CVPR 2022) Deformable Attention \u53ef\u53d8\u5f62\u6ce8\u610f\u529b (CVPR 2023) BRA \u53cc\u5c42\u8def\u7531\u6ce8\u610f\u529b \u53c2\u8003 \u00b6 10\u79cd\u6da8\u70b9\u5373\u63d2\u5373\u7528\u6a21\u5757 \u6ce8\u610f\u529b \u5408\u96c6\u7bc7\u6765\u5566\uff08\u4e00\uff09\uff01\uff01\uff01(\u9644\u539f\u6587\u5730\u5740+\u8bba\u6587+\u4ee3\u7801) - \u77e5\u4e4e Tips \u00b6 torch.backends.cudnn.benchmark = True \u6570\u636e \u00b6 \u65b9\u6cd5 \u00b6 \u8fc1\u79fb\u5b66\u4e60 \u00b6 \u5b9e\u9a8c \u00b6 \u8bad\u7ec3\u901f\u5ea6 \u00b6 \u6d88\u8d39\u7ea7\u663e\u5361\u5bf9\u5355\u7cbe\u5ea6\u8ba1\u7b97\u6709\u4f18\u5316\uff0c\u670d\u52a1\u5668\u7ea7\u663e\u5361\u5bf9\u53cc\u7cbe\u5ea6\u8ba1\u7b97\u6709\u4f18\u5316 \u663e\u5b58\u5360\u7528 \u00b6 \u8bad\u7ec3 \u00b6 \u7f51\u7edc\u6a21\u578b\u5360\u7528 \u7f51\u7edc\u6a21\u578b\u5360\u7528\uff1a \u4e3b\u8981\u6307\u7f51\u7edc\u4e2d\u6709\u53c2\u6570\u7684\u5c42\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u6709\u53c2\u6570\u7684\u5c42\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u6a21\u578b\u8f93\u5165\u53ca\u8f93\u51fa\uff1a \u8bad\u7ec3\u8fc7\u7a0b\u4e2d\u7684\u4e2d\u95f4\u53d8\u91cf\u6307\u8bad\u7ec3\u8fc7\u7a0b\u9700\u8981\u4fdd\u5b58\u6bcf\u4e00\u5c42\u8f93\u5165\u8f93\u51fa\u7684\u4e2d\u95f4\u53d8\u91cf\uff0c\u4e00\u822c\u540e\u7eed\u53cd\u5411\u4f20\u5bfc\uff0c\u66f4\u65b0\u68af\u5ea6 \u4f18\u5316\u5668\u7684\u53c2\u6570\uff1a \u9664\u4e86\u4fdd\u5b58\u6743\u91cd\u4e4b\u5916\uff0c\u8fd8\u8981\u4fdd\u5b58\u5bf9\u5e94\u7684\u68af\u5ea6\uff0c\u7528\u4e8e\u68af\u5ea6\u66f4\u65b0\uff0c\u5c24\u5176\u5bf9\u54ea\u4e9b\u9700\u8981\u8bb0\u5f55\u5386\u53f2\u68af\u5ea6\u3001\u81ea\u9002\u5e94\u5b66\u4e60\u7387\u7684\u4f18\u5316\u5668\u6765\u8bf4 \u6846\u67b6\u81ea\u8eab\u7684\u663e\u5b58\u5f00\u9500 \u63a8\u7406 \u00b6 \u4e0d\u53ef\u63a7\u5236\u7a7a\u95f4 : \u6307\u7cfb\u7edf\u5206\u914d\u7684\u7a7a\u95f4\uff0c\u5982\u6bcf\u4e2a\u8fdb\u7a0b CUDA Context \u6240\u5360\u7528\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u4e00\u822c\u5728 100-300MB \u5de6\u53f3\uff1b \u8f93\u5165\u8f93\u51fa :\u6307\u7528\u6237\u81ea\u884c\u5206\u914d\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u5982\u6a21\u578b\u8f93\u5165\u8f93\u51fa Tensor \u5360\u7528\u7684\u7a7a\u95f4\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u8f93\u5165\u4e0e\u8f93\u51fa\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u6a21\u578b\u53c2\u6570 \u6307\u8bad\u7ec3\u7684\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b\u7684\u53c2\u6570\u6240\u5360\u7528\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u6211\u4eec\u9700\u8981\u5c06\u6a21\u578b\u53c2\u6570\u52a0\u8f7d\u5230\u663e\u5b58\u4e2d\uff0c\u624d\u80fd\u8fdb\u884c\u8ba1\u7b97\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u6709\u53c2\u6570\u7684\u5c42\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u201c\u8fd0\u884c\u65f6\u7a7a\u95f4\u201d \u662f\u6307\u6a21\u578b\u7684\u7b97\u5b50\u5728\u8ba1\u7b97\u7684\u65f6\u5019\uff0c\u9700\u8981\u7684\u663e\u5b58\u7a7a\u95f4 \u964d\u4f4e\u6a21\u578b\u8bad\u7ec3\u663e\u5b58 \u00b6 \u6539\u7cbe\u5ea6\uff0c\u4f7f\u7528\u6df7\u5408\u7cbe\u5ea6 Relu() \u6709\u4e00\u4e2a\u9ed8\u8ba4\u53c2\u6570 inplace \uff0c\u9ed8\u8ba4\u8bbe\u7f6e\u4e3aFalse\u3002\u5f53\u8bbe\u7f6e\u4e3aTrue\u65f6\uff0c\u6211\u4eec\u5728\u901a\u8fc7relu()\u8ba1\u7b97\u5f97\u5230\u7684\u65b0\u503c\u4e0d\u4f1a\u5360\u7528\u65b0\u7684\u7a7a\u95f4\uff0c\u800c\u662f\u76f4\u63a5\u8986\u76d6\u539f\u6765\u7684\u503c\uff0c\u8fd9\u4e5f\u5c31\u662f\u4e3a\u4ec0\u4e48\u5f53inplace\u53c2\u6570\u8bbe\u7f6e\u4e3aTrue\u65f6\u53ef\u4ee5\u8282\u7701\u4e00\u90e8\u5206\u5185\u5b58\u7684\u7f18\u6545\u3002 \u51cf\u5c11batch \u727a\u7272\u8ba1\u7b97\u901f\u5ea6\u51cf\u5c11\u663e\u5b58\u4f7f\u7528\u91cf: PyTorch\u4e2d\uff0c\u5982\u679c\u4e00\u4e2a\u6a21\u578b\u5360\u7528\u7684\u663e\u5b58\u592a\u5927\u4e86\uff0c\u53ef\u4ee5\u5c06\u4e00\u4e2a\u8ba1\u7b97\u8fc7\u7a0b\u5206\u6210\u4e24\u534a\uff0c\u5148\u8ba1\u7b97\u524d\u4e00\u534a\uff0c\u4fdd\u5b58\u540e\u4e00\u534a\u9700\u8981\u7684\u4e2d\u95f4\u7ed3\u679c\uff0c\u7136\u540e\u518d\u8ba1\u7b97\u540e\u4e00\u534a Loss\u9009\u62e9 \u00b6 \u53c2\u8003 \u00b6 \u5206\u7c7b\u548c\u56de\u5f52\u4efb\u52a1\u7684\u5e38\u7528\u635f\u5931\u51fd\u6570 \u4ea4\u53c9\u9a8c\u8bc1 \u00b6 \u3010\u5c0f\u840c\u4e94\u5206\u949f\u3011\u673a\u5668\u5b66\u4e60 | \u4ea4\u53c9\u9a8c\u8bc1 Cross-Validation_\u54d4\u54e9\u54d4\u54e9_bilibili Tips \u00b6 CPython CPython \u662f Python \u5b98\u65b9\u7684\u6807\u51c6\u5b9e\u73b0\uff0c\u7531 C \u8bed\u8a00\u7f16\u5199\u3002\u5b83\u8d1f\u8d23\u5c06 Python \u4ee3\u7801\u89e3\u6790\u3001\u7f16\u8bd1\u4e3a\u5b57\u8282\u7801\uff0c\u5e76\u5728\u865a\u62df\u673a\u4e2d\u6267\u884c\u3002 \u7edd\u5927\u591a\u6570 Python \u7528\u6237\u7528\u7684\u90fd\u662f CPython\u3002\u5b83\u652f\u6301 C/C++ \u6269\u5c55\u6a21\u5757\uff08\u5982 .so \u6587\u4ef6\uff09\uff0c\u4e5f\u662f\u6240\u6709\u7b2c\u4e09\u65b9\u5e93\u517c\u5bb9\u7684\u4e3b\u6d41 Python \u89e3\u91ca\u5668\u3002 \u5176\u4ed6\u5b9e\u73b0\u8fd8\u6709 PyPy\uff08JIT\uff09\u3001Jython\uff08Java\uff09\u3001IronPython\uff08.NET\uff09\u7b49\uff0c\u4f46 CPython \u662f\u6700\u5e38\u7528\u548c\u6700\u517c\u5bb9\u7684\u7248\u672c TCL \u00b6 \u57fa\u672c\u77e5\u8bc6 \u00b6 list \u00b6 \u4e00\u7ec4\u5355\u8bcd\u6216\u8005\u4f7f\u7528\u53cc\u5f15\u53f7\u6216\u5927\u62ec\u53f7\u53ef\u4ee5\u7528\u6765\u8868\u793a\u4e00\u4e2a\u7b80\u5355\u7684\u5217\u8868 #!/usr/bin/tclsh set myVariable { red green blue } puts [ lindex $myVariable 2 ] set myVariable \"red green blue\" puts [ lindex $myVariable 1 ] blue green \u5173\u8054\u6570\u7ec4 \u00b6 #!/usr/bin/tclsh set marks ( english ) 80 puts $marks ( english ) set marks ( mathematics ) 90 puts $marks ( mathematics ) 80 90 \u53c2\u8003 \u00b6 TCL\u6570\u636e\u7c7b\u578b - Tcl\u6559\u7a0b (yiibai.com) CUDA \u00b6 \u7b80\u4ecb \u00b6 \u4ec0\u4e48\u662fCUDA \u00b6 CUDA\u5efa\u7acb\u5728NVIDIA\u7684GPU\u4e0a\u7684\u4e00\u4e2a\u901a\u7528\u5e76\u884c\u8ba1\u7b97\u5e73\u53f0\u548c\u7f16\u7a0b\u6a21\u578b GPU\u6027\u80fd\u6307\u6807 \u00b6 \u6838\u5fc3\u6570\uff1a\u4e3aGPU\u63d0\u4f9b\u8ba1\u7b97\u80fd\u529b\u7684\u786c\u4ef6\u5355\u5143\uff0c\u6838\u5fc3\u6570\u91cf\u8d8a\u591a\uff0c\u53ef\u5e76\u884c\u8fd0\u7b97\u7684\u7ebf\u7a0b\u6570\u91cf\u4e5f\u5c31\u8d8a\u591a GPU\u663e\u5b58\u5bb9\u91cf GPU\u8ba1\u7b97\u5cf0\u503c\uff1a\u4ee3\u8868GPU\u7684\u6700\u5927\u8ba1\u7b97\u80fd\u529b \u663e\u5b58\u5e26\u5bbd\uff1a\u8fd0\u7b97\u5355\u5143\u4e0e\u663e\u5b58\u4e4b\u95f4\u7684\u901a\u4fe1\u901f\u7387 \u4e0b\u56fe\u7531GPT\u751f\u6210\uff1a \u67b6\u6784 \u00b6 \u63a7\u5236\u5668\uff1a \u7b97\u6570\u903b\u8f91\u5355\u5143 \u7f13\u5b58\u5668 \u52a8\u6001\u968f\u673a\u5b58\u53d6\u50a8\u5b58\u5668 \u5f00\u53d1\u73af\u5883 \u00b6 \u53ef\u4ee5\u7528C++\u6216python basic \u00b6 \u6838\u51fd\u6570(Kernel function) \u00b6 \u4e3b\u673a\u5bf9\u8bbe\u5907\u7684\u8c03\u7528\u662f\u901a\u8fc7\u6838\u51fd\u6570\u8fdb\u884c\u7684 __global__\u548cvoid\u7684\u4e66\u5199\u548c\u51fd\u6570\u662f\u4e24\u4e2a\u91cd\u8981\u7684\u89c4\u5219 \u6838\u51fd\u6570 \u53ea\u80fd\u8bbf\u95eeGPU\u5185\u5b58 CPU\u4e0eGPU\u662f\u65e0\u6cd5\u76f8\u4e92\u76f4\u63a5\u8bbf\u95ee\u5404\u81ea\u5185\u5b58\u7684 \u901a\u8fc7PCIE\u8fdb\u884c\u76f8\u4e92\u8bbf\u95ee \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528\u53d8 \u957f\u53c2\u6570 \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528 \u9759\u6001\u53d8\u91cf \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528 \u51fd\u6570\u6307\u9488 \u6838\u51fd\u6570\u5177\u6709 \u5f02\u6b65\u6027 CPU\u4e3b\u673a\u65e0\u6cd5\u63a7\u5236GPU\u8bbe\u5907\u7684\u6267\u884c CPU\u4e3b\u673a\u4e0d\u4f1a\u7b49\u5f85\u6838\u51fd\u6570\u6267\u884c\u5b8c\u6bd5 \u6240\u4ee5\u6211\u4eec\u9700\u8981\u663e\u793a\u7684\u8c03\u7528\u540c\u6b65\u51fd\u6570\u540c\u6b65\u4e3b\u673aCPU \u6838\u51fd\u6570\u4e0d\u652f\u6301C++\u7684iostream, \u8981\u4f7f\u7528printf\u6765\u663e\u793a \u4e3a\u4ec0\u4e48\u53ef\u4ee5\u4f7f\u7528printf? \u4e00\u4e2ahelloworld\u6838\u51fd\u6570 //\u58f0\u660e __global__ void hello_from_gpu () { printf ( \"Hello World from the the GPU \\n \" ); } //\u8c03\u7528 hello_from_gpu <<< 1 , 1 >>> (); //<<<grid_size, block_size>>>\u6307\u5b9a\u7ebf\u7a0b\u5757\u548c\u7ebf\u7a0b\u6570\u91cf \u540c\u6b65 \u00b6 \u4f7f\u7528\u539f\u56e0\uff1aCPU\u4e3b\u673a\u4e0d\u4f1a\u7b49\u5f85\u6838\u51fd\u6570\u6267\u884c\u5b8c\u6bd5 cudaDeviceSynchronize() \u6a21\u578b \u00b6 grid\uff0cblock\uff0cthread \u00b6 \u6b63\u5e38 \u7a0b\u5e8f\u6267\u884c \u5728host\uff08CPU\uff09\u7aef\uff0c\u5f53\u9700\u8981\u5230device\uff08GPU\uff09\u6267\u884c\u65f6\uff0c\u542f\u52a8kernel\uff08\u6838\u51fd\u6570\uff0c\u4e00\u4e2akernel\u5bf9\u5e94\u4e00\u4e2a\u7ebf\u7a0b\uff09\u8c03\u7528 GPU \u3002\uff08K-G-B-T\uff09\uff0c\u4e00\u4e2akernel\u5bf9\u5e94\u4e00\u4e2agrid\uff0c\u542f\u52a8\u4e00\u4e2akernel\u7684\u65f6\u5019\u9700\u8981\u5236\u5b9agrid\u548cblock\u7684\u7ef4\u5ea6 \u7ebf\u7a0b(Thread)\uff1a \u4e00\u822c\u901a\u8fc7GPU\u7684\u4e00\u4e2a\u6838\u8fdb\u884c\u5904\u7406; \u53d7wrap\u5f71\u54cd\uff0c\u4e00\u822c\u8bbe\u7f6e\u4e3a32\u7684\u6574\u6570\u500d \u7ebf\u7a0b\u5757 (Block)\uff1a \u7531\u591a\u4e2a\u7ebf\u7a0b\u7ec4\u6210\uff1b \u5404block\u662f\u5e76\u884c\u6267\u884c\u7684\uff0cblock\u95f4\u65e0\u6cd5\u901a\u4fe1\uff0c\u4e5f\u6ca1\u6709\u6267\u884c\u987a\u5e8f \u3002 \u7ebf\u7a0b\u683c (Grid)\uff1a \u7531\u591a\u4e2a\u7ebf\u7a0b\u5757\u7ec4\u6210\u3002 \u7ebf\u7a0b\u5206\u5757\u662f\u903b\u8f91\u4e0a\u7684\u5212\u5206\uff0c \u7269\u7406\u4e0a\u7ebf\u7a0b\u4e0d\u5206\u5757 \u6700\u5927\u5141\u8bb8\u7ebf\u7a0b\u5757\u5927\u5c0f\uff1a 1024 \u6700\u5927\u5141\u8bb8\u7f51\u683c\u5927\u5c0f\uff1a 231 - 1 \uff08\u9488\u5bf9\u4e00\u7ef4\u7f51\u683c\uff09 dim, idx \u6574\u4e2a\u59273*3*3\u5927\u84dd\u8272\u662fgrid\u5757\uff0c \u5927\u7eff\u8272$4 \\times 4 \\times 4$\u662fblock\u5757\uff0c\u5c0f\u7eff\u8272\u65b9\u5757\u662f\u7ebf\u7a0b gridDim.x=3 gridDim.y=3 gridDim.z=3 blockDim.x=4 blockDim.y=4 blockDim.z=4 #\u6ce8\u610f\u6ca1\u6709threadDim, \u611f\u89c9\u7528\u4e24\u4e2a\u5b9a\u4e49\u5c31\u597d\u4e860.0 \u603b\u7684\u7ebf\u7a0b\u4e2a\u6570 N = gridDim.x * gridDim.y * gridDim.z * blockDim.x * blockDim.y * blockDim.z \u627e\u7ebf\u7a0bidx 1.\u5148\u627e\u5230\u5f53\u524d\u7ebf\u7a0b\u4f4d\u4e8e\u7ebf\u7a0b\u683c\u4e2d\u7684\u54ea\u4e00\u4e2a\u7ebf\u7a0b\u5757blockId\uff0c \u7c7b\u4f3c\u4e00\u4e2a\u642d\u79ef\u6728\u7684\u65b9\u5f0f blockId = blockIdx.x + blockIdx.y*gridDim.x + blockIdx.z*gridDim.x*gridDim.y; 2.\u63a5\u7740\u627e\u5230\u5f53\u524d\u7ebf\u7a0b\u4f4d\u4e8e\u7ebf\u7a0b\u5757\u4e2d\u7684\u54ea\u4e00\u4e2a\u7ebf\u7a0bthreadId threadId = threadIdx.x + threadIdx.y*blockDim.x + threadIdx.z*blockDim.x*blockDim.y; 3.\u8ba1\u7b97\u4e00\u4e2a\u7ebf\u7a0b\u5757\u4e2d\u4e00\u5171\u6709\u591a\u5c11\u4e2a\u7ebf\u7a0bM M = blockDim.x*blockDim.y*blockDim.z 4.\u6c42\u5f97\u5f53\u524d\u7684\u7ebf\u7a0b\u5e8f\u5217\u53f7idx idx = threadId + M*blockId; \uff0c \u8fd9\u91cc\u5b9e\u73b0\u7684\u529f\u80fd\u662f\u4e24\u4e2a\u957f\u5ea6\u4e3an\u7684tensor\u76f8\u52a0 \uff0c \u6bcf\u4e2ablock\u67091024\u4e2a\u7ebf\u7a0b \uff0c \u4e00\u5171\u6709n / 1024 \u4e2ablock \u3002 __global__ void add2_kernel ( float * c , const float * a , const float * b , int n ) { for ( int i = blockIdx . x * blockDim . x + threadIdx . x ; \\ i < n ; i += gridDim . x * blockDim . x ) { c [ i ] = a [ i ] + b [ i ]; } } void launch_add2 ( float * c , const float * a , const float * b , int n ) { dim3 grid (( n + 1023 ) / 1024 ); # + 1023 \u662f\u4e3a\u4e86\u5411\u4e0a\u53d6\u6574 dim3 block ( 1024 ); add2_kernel <<< grid , block >>> ( c , a , b , n ); } //\u77e9\u9635\u4e58\u6cd5 #include <stdio.h> #include <cuda_runtime.h> // Matrix multiplication kernel - basic version __global__ void matrixMulBasic ( float * A , float * B , float * C , int M , int N , int K ) { // Calculate global row and column for this thread int row = blockIdx . y * blockDim . y + threadIdx . y ; int col = blockIdx . x * blockDim . x + threadIdx . x ; // Check if this thread should compute if ( row < M && col < N ) { float sum = 0.0f ; // Each thread computes one element of C for ( int k = 0 ; k < K ; k ++ ) { sum += A [ row * K + k ] * B [ k * N + col ]; } C [ row * N + col ] = sum ; } } int main () { // Matrix dimensions const int M = 16 ; // A rows const int K = 16 ; // A cols, B rows const int N = 16 ; // B cols // Step 1: Allocate host memory size_t bytes_A = M * K * sizeof ( float ); size_t bytes_B = K * N * sizeof ( float ); size_t bytes_C = M * N * sizeof ( float ); float * h_A = new float [ M * K ]; float * h_B = new float [ K * N ]; float * h_C = new float [ M * N ]; // Step 2: Initialize host matrices for ( int i = 0 ; i < M ; i ++ ) { for ( int j = 0 ; j < K ; j ++ ) { h_A [ i * K + j ] = 1.0f ; // Simple initialization } } for ( int i = 0 ; i < K ; i ++ ) { for ( int j = 0 ; j < N ; j ++ ) { h_B [ i * N + j ] = 2.0f ; // Simple initialization } } // Step 3: Allocate device memory float * d_A , * d_B , * d_C ; cudaMalloc ( & d_A , bytes_A ); cudaMalloc ( & d_B , bytes_B ); cudaMalloc ( & d_C , bytes_C ); // Step 4: Copy data to device cudaMemcpy ( d_A , h_A , bytes_A , cudaMemcpyHostToDevice ); cudaMemcpy ( d_B , h_B , bytes_B , cudaMemcpyHostToDevice ); // Step 5: Set up grid and block dimensions dim3 threadsPerBlock ( 16 , 16 ); dim3 blocksPerGrid (( N + threadsPerBlock . x - 1 ) / threadsPerBlock . x , ( M + threadsPerBlock . y - 1 ) / threadsPerBlock . y ); // Step 6: Launch kernel matrixMulBasic <<< blocksPerGrid , threadsPerBlock >>> ( d_A , d_B , d_C , M , N , K ); } memory \u00b6 \u6bcf\u4e2athread\u6709\u72ec\u7acb\u7684 Register (\u7a0b\u5e8f\u8ba1\u6570\u5668\u548c\u72b6\u6001\u5bc4\u5b58\u5668)\u548c Local Memory \uff0c \u6bcf\u4e2ablock\u6709\u72ec\u7acb\u7684 share memory , block\u4e2d\u7684\u6240\u6709thread\u5171\u4eabshare memory \u6bcf\u4e2agrid \u6709\u72ec\u7acb\u7684 global \u3001 constant \u3001 texture memory \u5171\u4eab\u5185\u5b58\u4f4d\u4e8e\u82af\u7247\u4e0a(on-chip)\uff0c\u8bbf\u95ee\u5ef6\u8fdf\u6bd4\u5168\u5c40\u5185\u5b58\u4f4e\u7ea6100\u500d\u3002 \u8bbf\u95eeglobal memory\u7684\u5ef6\u8fdf\u6700\u5927\uff0c\u63d0\u5347\u6027\u80fd\u7684\u91cd\u8981\u65b9\u6cd5\u4e4b\u4e00\u53ef\u80fd\u662f\u51cf\u5c11\u5bf9global memory\u7684\u8bbf\u5b58\u6b21\u6570 \u8bbf\u95eeglobal memory\u7684\u7ebf\u7a0b\u6570\u6ca1\u6709\u9650\u5236\uff0c\u4efb\u4f55block\u4e0a\u7684\u4efb\u4f55\u7ebf\u7a0b\u90fd\u53ef\u4ee5\u8bfb\u5199global memory\uff0c \u4f46\u662f\u5927\u91cf\u5e76\u53d1\u8bfb\u5199\u4f1a\u5bfc\u81f4\u5ef6\u8fdf\u5f88\u5927 global memory\u5c31\u662f\u4e00\u5757\u5f88\u5927\u7684on-board memory\uff0c\u5e76\u4e14\u6709\u5f88\u9ad8\u7684latency\u3002\u800cshared memory\u6b63\u597d\u76f8\u53cd\uff0c\u662f\u4e00\u5757\u5f88\u5c0f\uff0c\u4f4e\u5ef6\u8fdf\u7684on-chip memory\uff0c\u6bd4global memory\u62e5\u6709\u9ad8\u5f97\u591a\u7684\u5e26\u5bbd \u7531\u4e8eshared memory\u548cL1\u8981\u6bd4L2\u548cglobal memory\u66f4\u63a5\u8fd1SM\uff0cshared memory\u7684\u5ef6\u8fdf\u6bd4global memory\u4f4e20\u523030\u500d\uff0c\u5e26\u5bbd\u5927\u7ea6\u9ad810\u500d\u3002 \u63d0\u73b0shared memory\u4e8eglobal memor\u6027\u80fd\u5dee\u8ddd\u7684\u6848\u4f8b\uff1a\u77e9\u9635\u4e58\u6cd5 CUDA\u4e4b\u9759\u6001\u3001\u52a8\u6001\u5171\u4eab\u5185\u5b58\u5206\u914d\u8be6\u89e3 \u00b6 CUDA\u4e4b\u9759\u6001\u3001\u52a8\u6001\u5171\u4eab\u5185\u5b58\u5206\u914d\u8be6\u89e3_cuda \u52a8\u6001\u5185\u5b58\u5206\u914d-CSDN\u535a\u5ba2 \u9759\u6001\u7684\u5171\u4eab\u5185\u5b58 \u00b6 __global__ void staticReverse ( int * d , int n ) { __shared__ int s [ 64 ]; int t = threadIdx . x ; int tr = n - t -1 ; s [ t ] = d [ t ]; __syncthreads (); d [ t ] = s [ tr ]; } \u5728\u8fd9\u4e2a\u6838\u51fd\u6570\u4e2d\uff0c t \u548c tr \u5206\u522b\u4ee3\u8868\u4e86\u539f\u59cb\u548c\u5012\u5e8f\u4e4b\u540e\u6570\u7ec4\u7684\u4e0b\u6807\u7d22\u5f15\u3002\u6bcf\u4e2a\u7ebf\u7a0b\u4f7f\u7528\u8bed\u53e5 s[t] = d[t] \u5c06\u5168\u5c40\u5185\u5b58\u7684\u6570\u636e\u62f7\u8d1d\u5230\u5171\u4eab\u5185\u5b58\uff0c\u53cd\u5411\u5de5\u4f5c\u662f\u901a\u8fc7\u8bed\u53e5 d[t] = s[tr] \u6765\u5b8c\u6210\u7684\u3002\u4f46\u662f\u5728\u6267\u884c\u7ebf\u7a0b\u8bbf\u95ee\u5171\u4eab\u5185\u5b58\u4e2d\u88ab\u7ebf\u7a0b\u5199\u5165\u7684\u6570\u636e\u524d\uff0c \u8bb0\u4f4f\u8981\u4f7f\u7528 __syncthreads() \u6765\u786e\u4fdd\u6240\u6709\u7684\u7ebf\u7a0b\u90fd\u5df2\u7ecf\u5b8c\u5168\u5c06\u6570\u636e\u52a0\u8f7d\u5230\u5171\u4eab\u5185\u5b58\u3002 \u52a8\u6001\u7684\u5171\u4eab\u5185\u5b58 \u00b6 \u8fd9\u4e3b\u8981\u7528\u4e8e==\u5171\u4eab\u5185\u5b58\u7684\u5927\u5c0f\u5728\u7f16\u8bd1\u65f6\u4e0d\u80fd\u786e\u5b9a==\u7684\u60c5\u51b5\u3002\u5728\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c\u6bcf\u4e2a\u7ebf\u7a0b\u5757\u4e2d\u5171\u4eab\u5185\u5b58\u7684\u5927\u5c0f\u5fc5\u987b\u5728\u6838\u51fd\u6570\u7b2c\u4e09\u4e2a\u6267\u884c\u914d\u7f6e\u53c2\u6570\u4e2d\u6307\u5b9a( \u4ee5\u5b57\u8282\u4e3a\u5355\u4f4d ): dynamicReverse<<<1, n, n*sizeof(int)>>>(d_d, n); //\u8be5\u52a8\u6001\u5171\u4eab\u5185\u5b58\u7684\u6838\u51fd\u6570dynamicReverse()\u4f7f\u7528\u4e86\u672a\u6307\u5b9a\u5927\u5c0f\u7684extern\u6570\u7ec4\u8bed\u6cd5(extern __shared__ int s[])\u6765\u58f0\u660e\u5171\u4eab\u5185\u5b58\u6570\u7ec4\u3002 __global__ void dynamicReverse ( int * d , int n ) { extern __shared__ int s []; int t = threadIdx . x ; int tr = n - t -1 ; s [ t ] = d [ t ]; __syncthreads (); d [ t ] = s [ tr ]; } cuda bank conflict \u00b6 \u53c2\u8003\uff1a \u3010CUDA\u7f16\u7a0b\u6982\u5ff5\u3011\u4e00\u3001\u4ec0\u4e48\u662fbank conflict\uff1f - \u77e5\u4e4e \u4ec0\u4e48\u662f Bank : shared_memory \u6620\u5c04\u5230\u5927\u5c0f\u76f8\u7b49\u768432\u4e2aBank\u4e0a\uff0cBank\u7684\u6570\u636e\u8bfb\u53d6\u5e26\u5bbd\u4e3a32bit / cycle\uff1b \u4ec0\u4e48\u662f Bank Conflict \uff1a \u5728\u8bbf\u95ee shared memory \u65f6\uff0c\u56e0==\u591a\u4e2a\u7ebf\u7a0b\u8bfb\u5199\u540c\u4e00\u4e2aBank\u4e2d\u7684\u4e0d\u540c\u6570\u636e\u5730\u5740==\u65f6\uff0c\u5bfc\u81f4shared memory \u5e76\u53d1\u8bfb\u5199 \u9000\u5316 \u6210\u987a\u5e8f\u8bfb\u5199\u7684\u73b0\u8c61\u53eb\u505a Bank Conflict \uff1b wrap \u00b6 \u6307\u7684\u662f\u4e00\u7ec4\u540c\u65f6\u6267\u884c\u76f8\u540c\u6307\u4ee4\u7684\u7ebf\u7a0b\u96c6\u5408\u3002 \u7279\u6027\uff1a \u00b6 \u5927\u5c0f \uff1a\u5728\u5f53\u524d\u6240\u6709 NVIDIA GPU \u67b6\u6784\u4e2d\uff0c\u4e00\u4e2a warp \u56fa\u5b9a\u5305==\u542b 32 \u4e2a\u7ebf\u7a0b==\u3002 \u6267\u884c\u6a21\u5f0f \uff1aWarp \u4e2d\u7684\u6240\u6709\u7ebf\u7a0b\u4ee5 SIMT\uff08Single Instruction, Multiple Threads\uff09\u6a21\u5f0f\u6267\u884c\uff0c\u5373\u540c\u4e00\u65f6\u523b\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4\uff0c\u4f46\u53ef\u4ee5\u64cd\u4f5c\u4e0d\u540c\u7684\u6570\u636e\u3002 Warp \u5206\u6b67 \uff1a\u5f53 warp \u4e2d\u7684\u7ebf\u7a0b\u56e0\u6761\u4ef6\u5206\u652f\uff08\u5982 if-else \u8bed\u53e5\uff09\u800c\u6267\u884c\u4e0d\u540c\u4ee3\u7801\u8def\u5f84\u65f6\uff0c\u4f1a\u53d1\u751f warp \u5206\u6b67\uff08warp divergence\uff09\u3002\u8fd9\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d \uff0c\u56e0\u4e3a GPU \u5fc5\u987b\u4e32\u884c\u6267\u884c\u4e0d\u540c\u7684\u4ee3\u7801\u8def\u5f84\u3002 \u8c03\u5ea6\u5355\u4f4d \uff1a Warp \u662f GPU \u8c03\u5ea6\u5668\u7684\u57fa\u672c\u5355\u4f4d\uff0c\u800c\u4e0d\u662f\u5355\u4e2a\u7ebf\u7a0b \u3002 bank conflicts \u00b6 Tile\uff08\u74e6\u7247\uff09 \u00b6 Tile \u662f\u4e00\u79cd\u6570\u636e\u5206\u5757\u7684\u7b56\u7565\uff0c\u800c\u4e0d\u662f CUDA \u786c\u4ef6\u67b6\u6784\u7684\u4e00\u90e8\u5206\u3002\u5b83\u662f\u4e00\u79cd\u8f6f\u4ef6\u4f18\u5316\u6280\u672f\uff0c\u7279\u522b\u9002\u7528\u4e8e\u77e9\u9635\u64cd\u4f5c\u3002 Tile \u7684\u5173\u952e\u7279\u6027\uff1a \u00b6 \u5b9a\u4e49 \uff1a\u5c06\u5927\u578b\u6570\u636e\u96c6\uff08\u5982\u77e9\u9635\uff09\u5206\u89e3\u6210\u66f4\u5c0f\u7684\u5757\uff0c\u6bcf\u4e2a\u5757\u79f0\u4e3a\"\u74e6\u7247\"\uff08tile\uff09\u3002 \u76ee\u7684 \uff1a\u51cf\u5c11\u5168\u5c40\u5185\u5b58\u8bbf\u95ee\uff0c\u63d0\u9ad8\u6570\u636e\u5c40\u90e8\u6027\u548c\u91cd\u7528\u6027\u3002 \u5b9e\u73b0\u65b9\u5f0f \uff1a\u901a\u5e38\u4f7f\u7528\u5171\u4eab\u5185\u5b58\u6765\u5b58\u50a8\u8fd9\u4e9b\u74e6\u7247\uff0c\u4f7f\u5f97\u7ebf\u7a0b\u5757\u5185\u7684\u6240\u6709\u7ebf\u7a0b\u90fd\u53ef\u4ee5\u9ad8\u6548\u8bbf\u95ee\u3002 \u4e00\u4e2a\u5f88\u597d\u7684\u4f8b\u5b50\u662f\u5728\u77e9\u9635\u4e58\u6cd5\u4e2d \u6838\u51fd\u6570 \u00b6 kernel<< >>(param list); Dg\uff1a int\u578b\u6216\u8005dim3\u7c7b\u578b(x,y,z)\u3002 \u7528\u4e8e\u5b9a\u4e49\u4e00\u4e2agrid\u4e2d\u7684block\u662f\u5982\u4f55\u7ec4\u7ec7\u7684\u3002 int\u578b\u5219\u76f4\u63a5\u8868\u793a\u4e3a1\u7ef4\u7ec4\u7ec7\u7ed3\u6784\u3002 Db\uff1a int\u578b\u6216\u8005dim3\u7c7b\u578b(x,y,z)\u3002 \u7528\u4e8e\u5b9a\u4e49\u4e00\u4e2ablock\u4e2d\u7684thread\u662f\u5982\u4f55\u7ec4\u7ec7\u7684\u3002 int\u578b\u5219\u76f4\u63a5\u8868\u793a\u4e3a1\u7ef4\u7ec4\u7ec7\u7ed3\u6784\u3002 Ns\uff1a size_t\u7c7b\u578b\uff0c\u53ef\u7f3a\u7701\uff0c\u9ed8\u8ba4\u4e3a0\u3002 \u7528\u4e8e\u8bbe\u7f6e\u6bcf\u4e2ablock\u9664\u4e86\u9759\u6001\u5206\u914d\u7684==\u5171\u4eab\u5185\u5b58==\u5916\uff0c\u6700\u591a\u80fd\u52a8\u6001\u5206\u914d\u7684\u5171\u4eab\u5185\u5b58\u5927\u5c0f\uff0c \u5355\u4f4d\u4e3abyte \u3002 0\u8868\u793a\u4e0d\u9700\u8981\u52a8\u6001\u5206\u914d\u3002 S\uff1a cudaStream_t\u7c7b\u578b\uff0c\u53ef\u7f3a\u7701\uff0c\u9ed8\u8ba4\u4e3a0\u3002 \u8868\u793a\u8be5\u6838\u51fd\u6570\u4f4d\u4e8e\u54ea\u4e2a\u6d41\u3002 nvcc \u00b6 \u7b80\u4ecb \u00b6 \u7c7b\u4f3cgcc, \u7528\u4e8e\u7f16\u8bd1.cu\u6587\u4ef6 \u539f\u7406 \u00b6 nvcc\u5206\u79bb\u5168\u90e8\u6e90\u4ee3\u7801\u4e3a\uff1a \uff081\uff09 \u4e3b\u673a\u4ee3\u7801 \uff082\uff09 \u8bbe\u5907\u4ee3\u7801 nvcc\u5148\u5c06\u8bbe\u5907\u4ee3\u7801\u7f16\u8bd1\u4e3a PTX\uff08Parallel Thread Execution\uff09 \u4f2a\u6c47\u7f16\u4ee3\u7801\uff0c \u518d\u5c06PTX\u4ee3\u7801\u7f16\u8bd1\u4e3a\u4e8c\u8fdb\u5236\u7684 cubin \u76ee\u6807\u4ee3\u7801 \u5728\u5c06\u6e90\u4ee3\u7801\u7f16\u8bd1\u4e3a PTX \u4ee3\u7801\u65f6\uff0c \u9700\u8981\u7528\u9009\u9879 -arch=compute_XY \u6307\u5b9a\u4e00\u4e2a \u865a\u62df\u67b6\u6784 \u7684\u8ba1\u7b97\u80fd\u529b\uff0c\u7528\u4ee5\u786e\u5b9a\u4ee3\u7801\u4e2d\u80fd\u591f\u4f7f\u7528\u7684CUDA\u529f\u80fd\u3002 \u5728\u5c06PTX\u4ee3\u7801\u7f16\u8bd1\u4e3acubin\u4ee3\u7801\u65f6\uff0c \u9700\u8981\u7528\u9009\u9879 -code=sm_XY \u6307\u5b9a\u4e00\u4e2a \u771f\u5b9e\u67b6\u6784 \u7684\u8ba1\u7b97\u80fd\u529b\uff0c \u7528\u4ee5\u786e\u5b9a\u53ef\u6267\u884c\u6587\u4ef6\u80fd\u591f\u4f7f\u7528\u7684GPU\u3002 PTX \u00b6 PTX\uff08 Parallel Thread Execution\uff09 \u662fCUDA\u5e73\u53f0\u4e3a\u57fa\u4e8eGPU\u7684\u901a\u7528\u8ba1\u7b97\u800c\u5b9a\u4e49\u7684\u865a\u62df\u673a\u548c\u6307\u4ee4\u96c6 \u53ef\u4ee5\u9002\u914d\u66f4\u591a\u7684GPU\uff0cC/C++\u6e90\u7801\u8f6c\u5316\u4e3aPTX\u8fd9\u4e00\u6b65\u9aa4\u4e0eGPU \u786c\u4ef6\u65e0\u5173 flow \u00b6 command \u00b6 nvidia-smi \u663e\u5b58\u5b58\u6ee1\u4e86GPU\u4e0d\u4e00\u5b9a\u5728\u9ad8\u901f\u5de5\u4f5c nvidia-smi -q : \u663e\u793a\u663e\u5361\u7684\u8be6\u7ec6\u4fe1\u606f nvidia-smi -q -i 0 :\u591a\u5361\u4e0b\uff0c\u770b\u5177\u4f53\u662f\u54ea\u4e00\u5757\u663e\u5361 nvidia-smi -q -i 0 -d MEMORY :\u5177\u4f53\u770bMEMORY\u7684\u4fe1\u606f nvcc -arch=compute_x1 -code=sm_x2 file.cu -o file_binary -run -o \u8f93\u51fabinary -arch=compute_XY XY\uff1a \u7b2c\u4e00\u4e2a\u6570\u5b57X\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u4e3b\u7248\u672c\u53f7\uff0c \u7b2c\u4e8c\u4e2a\u6570\u5b57Y\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u6b21\u7248\u672c\u53f7 \u53ef\u4ee5\u7406\u89e3\u4e3a\u5bf9\u663e\u5361\u7248\u672c\u7684\u6700\u4f4e\u8981\u6c42 -code=sm_XY XY\uff1a \u7b2c\u4e00\u4e2a\u6570\u5b57X\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u4e3b\u7248\u672c\u53f7\uff0c \u7b2c\u4e8c\u4e2a\u6570\u5b57Y\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u6b21\u7248\u672c\u53f7 \u4e8c\u8fdb\u5236cubin\u4ee3\u7801\uff0c \u5927\u7248\u672c\u4e4b\u95f4\u4e0d\u517c\u5bb9 \uff0c\u5fc5\u987b\u5bf9\u5e94\u81ea\u5df1\u7684GPU \u6307\u5b9a\u771f\u5b9e\u67b6\u6784\u8ba1\u7b97\u80fd\u529b\u7684\u65f6\u5019\u5fc5\u987b\u6307\u5b9a\u865a\u62df\u67b6\u6784\u8ba1\u7b97\u80fd\u529b \u5b9a\u7684\u771f\u5b9e\u67b6\u6784\u80fd\u529b\u5fc5\u987b\u5927\u4e8e\u6216\u7b49\u4e8e\u865a\u62df\u67b6\u6784\u80fd\u529b \u771f\u5b9e\u67b6\u6784\u5c0f\u7248\u672c\u4e4b\u95f4\u662f\u517c\u5bb9\u7684 -gencode arch=compute_XY \u2013code=sm_XY \u4f7f\u5f97\u7f16\u8bd1\u51fa\u6765\u7684\u53ef\u6267\u884c\u6587\u4ef6\u53ef\u4ee5\u5728\u591aGPU\u4e2d\u6267\u884c \u6267\u884c\u4e0a\u8ff0\u6307\u4ee4\u5fc5\u987bCUDA\u7248\u672c\u652f\u6301 7.0 \u8ba1\u7b97\u80fd\u529b\uff0c \u5426\u5219\u4f1a\u62a5\u9519 -arch=sm_XY \u8ba1\u7b97\u80fd\u529b \u00b6 \u4e0d\u540c\u7248\u672cCUDA\u7f16\u8bd1\u5668\u5728\u7f16\u8bd1CUDA\u4ee3\u7801\u65f6\uff0c \u90fd\u6709\u4e00\u4e2a\u9ed8\u8ba4\u8ba1\u7b97\u80fd\u529b GPU\u67b6\u6784 \u00b6 \u4e0d\u540c\u7684GPU\u67b6\u6784\u4e4b\u95f4, GPU\u6307\u4ee4\u96c6\u4f1a\u6709\u8f83\u5927\u7684\u5dee\u5f02\uff0c\u56e0\u6b64\u7f16\u8bd1\u51fa\u7684 \u4e8c\u8fdb\u5236\u53ef\u6267\u884c\u6587\u4ef6\u5728\u4e0d\u540c\u7684\u67b6\u6784\u4e4b\u95f4\u662f\u4e0d\u53ef\u4ee5\u6df7\u7528\u7684 \u4f8b\u5982\u4e3a\u5e15\u65af\u5361GPU\u7f16\u8bd1\u7684\u6269\u5927\u5e94\u7528\u7a0b\u5e8f\uff0c\u5f88\u53ef\u80fd\u65e0\u6cd5\u5728\u798f\u7279GPU\u4e0a\u8fd0\u884c Imbalanced Workload\u95ee\u9898 \u00b6 \u6307\u7684\u662f\u4e0d\u540c GPU \u7ebf\u7a0b\u4e4b\u95f4\u7684\u4efb\u52a1\u5206\u914d\u4e0d\u5747\u5300\uff0c\u5bfc\u81f4\u67d0\u4e9b\u7ebf\u7a0b\u9700\u8981\u5904\u7406\u6bd4\u53e6\u4e00\u4e9b\u7ebf\u7a0b\u66f4\u590d\u6742\u6216\u66f4\u8017\u65f6\u7684\u4efb\u52a1\u3002\u8fd9\u79cd\u4e0d\u5747\u8861\u4f1a\u4e25\u91cd\u964d\u4f4e GPU \u7684\u5e76\u884c\u6548\u7387 Imbalanced Workload \u7684\u5178\u578b\u8868\u73b0 \u00b6 \u7ebf\u7a0b\u53d1\u6563\uff08Thread Divergence\uff09 \uff1a\u540c\u4e00\u7ebf\u7a0b\u675f\uff08Warp\uff0c\u901a\u5e38\u5305\u542b 32 \u4e2a\u7ebf\u7a0b\uff09\u4e2d\u7684\u7ebf\u7a0b\u6267\u884c\u4e0d\u540c\u5206\u652f\u7684\u4ee3\u7801\uff0c\u5bfc\u81f4\u90e8\u5206\u7ebf\u7a0b\u7a7a\u95f2\u3002 \u4efb\u52a1\u7c92\u5ea6\u4e0d\u5747 \uff1a\u67d0\u4e9b\u7ebf\u7a0b\u9700\u8981\u5904\u7406\u5927\u91cf\u8ba1\u7b97\u6216\u5185\u5b58\u8bbf\u95ee\uff0c\u800c\u5176\u4ed6\u7ebf\u7a0b\u5f88\u5feb\u5b8c\u6210\u5de5\u4f5c\u540e\u95f2\u7f6e\u3002 \u8d44\u6e90\u4e89\u7528 \uff1a\u90e8\u5206\u7ebf\u7a0b\u56e0\u4efb\u52a1\u8fc7\u91cd\u800c\u957f\u671f\u5360\u7528\u663e\u5b58\u5e26\u5bbd\u6216\u8ba1\u7b97\u5355\u5143\uff0c\u5176\u4ed6\u7ebf\u7a0b\u65e0\u6cd5\u5145\u5206\u5229\u7528\u8d44\u6e90\u3002 \u5bf9 GPU \u6027\u80fd\u7684\u5f71\u54cd \u00b6 \u8d44\u6e90\u5229\u7528\u7387\u4e0b\u964d \u90e8\u5206\u7ebf\u7a0b\u56e0\u7b49\u5f85\u5176\u4ed6\u7ebf\u7a0b\u800c\u95f2\u7f6e\uff0c\u5bfc\u81f4 SM\uff08Streaming Multiprocessor\uff09\u7684\u8ba1\u7b97\u5355\u5143\u548c\u663e\u5b58\u5e26\u5bbd\u672a\u88ab\u5145\u5206\u5229\u7528\u3002 \u4f8b\u5982\uff1a\u82e5 80% \u7684\u7ebf\u7a0b\u5728\u7b49\u5f85 20% \u7684\u6162\u7ebf\u7a0b\uff0c\u6574\u4f53 GPU \u5229\u7528\u7387\u53ef\u80fd\u4f4e\u4e8e 50%\u3002 \u603b\u6267\u884c\u65f6\u95f4\u589e\u52a0 GPU \u7684\u540c\u6b65\u673a\u5236\u8981\u6c42\u540c\u4e00\u7ebf\u7a0b\u5757\u5185\u7684\u7ebf\u7a0b\u5fc5\u987b\u540c\u6b65\u5b8c\u6210\uff0c\u8d1f\u8f7d\u4e0d\u5747\u4f1a\u5bfc\u81f4\u6574\u4f53\u5ef6\u8fdf\u7531\u6700\u6162\u7ebf\u7a0b\u51b3\u5b9a\u3002 \u4f8b\u5982\uff1a1000 \u4e2a\u7ebf\u7a0b\u4e2d\uff0c\u524d 900 \u4e2a\u7ebf\u7a0b\u5728 1ms \u5185\u5b8c\u6210\uff0c\u5269\u4f59 100 \u4e2a\u9700\u8981 10ms\uff0c\u5219\u603b\u8017\u65f6\u4e3a 10ms\u3002 \u80fd\u8017\u6548\u7387\u964d\u4f4e \u95f2\u7f6e\u7ebf\u7a0b\u4ecd\u5360\u7528\u529f\u8017\uff0c\u4f46\u672a\u8d21\u732e\u6709\u6548\u8ba1\u7b97\uff0c\u5bfc\u81f4\u5355\u4f4d\u80fd\u8017\u7684\u6027\u80fd\uff08Performance per Watt\uff09\u4e0b\u964d tutorial \u00b6 1. Introduction \u00b6 While the CPU is designed to excel at executing a sequence of operations, called a thread , as fast as possible and can execute a few tens of these threads in parallel, the GPU is designed to excel at executing thousands of them in parallel (amortizing the slower single-thread performance to achieve greater throughput). GPU\u4e13\u95e8\u7528\u4e8e\u9ad8\u5ea6\u5e76\u884c\u8ba1\u7b97\uff0c\u56e0\u6b64\u8bbe\u8ba1\u4e86 \u66f4\u591a\u7684\u6676\u4f53\u7ba1\u7528\u4e8e\u6570\u636e\u5904\u7406\uff0c\u800c\u4e0d\u662f\u6570\u636e\u7f13\u5b58\u548c\u6d41\u91cf\u63a7\u5236 \u3002 \u6574\u4f53\u67b6\u6784\u8fd8\u662f\u4e00\u6837\u7684\uff0c\u53ea\u662f\u5404\u4e2a\u6a21\u5757\u7684\u91cf\u4e0d\u4e00\u6837\uff1f GPU\u7f13\u5b58\u8f83\u5c11\uff0c\u6d6e\u70b9\u8ba1\u7b97\u5355\u5143\u8f83\u591a Applications with a high degree of parallelism can exploit this massively parallel nature of the GPU to achieve higher performance than on the CPU. A Scalable Programming Mode \u00b6 At its core are three key abstractions \u2014 a hierarchy of thread groups, shared memories, and barrier synchronization \u2014 that are simply exposed to the programmer as a minimal set of language extensions. 2. Memory Management & Thread Hierarchies \u00b6 \u5e38\u7528\u7b97\u6cd5 \u00b6 \u77e9\u9635\u4e58\u6cd5 \u00b6 \u89c4\u7ea6 \u00b6 \u5e76\u884c\u524d\u7f00\u548c \u00b6 CUDA\u7ec3\u624b\u5c0f\u9879\u76ee\u2014\u2014Parallel Prefix Sum (Scan) - \u77e5\u4e4e \u53c2\u8003 \u00b6 Will Zhang - \u77e5\u4e4e vscode debug\u914d\u7f6e \u00b6 Press F5 to build and debug Press Ctrl+Shift+B ( Cmd+Shift+B on Mac ) to build without debugging { \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"run\" , \"type\" : \"cppdbg\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/build/${fileBasenameNoExtension}\" , \"args\" : [], \"stopAtEntry\" : false , \"cwd\" : \"${workspaceFolder}\" , \"environment\" : [], \"externalConsole\" : false , \"MIMode\" : \"gdb\" , \"miDebuggerPath\" : \"/usr/local/cuda-12.1/bin/cuda-gdb\" , \"setupCommands\" : [ { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true } ], \"preLaunchTask\" : \"CUDA Build\" } ] } { \"version\" : \"2.0.0\" , \"tasks\" : [ { \"label\" : \"CUDA Build\" , \"type\" : \"shell\" , \"command\" : \"/usr/local/cuda-12.1/bin/nvcc\" , \"args\" : [ \"${file}\" , \"-g\" , \"-G\" , \"-o\" , \"${workspaceFolder}/build/${fileBasenameNoExtension}\" , \"-I${workspaceFolder}/include\" ], \"group\" : { \"kind\" : \"build\" , \"isDefault\" : true }, \"problemMatcher\" : { \"owner\" : \"cuda-cpp\" , \"fileLocation\" : [ \"relative\" , \"${workspaceFolder}\" ], \"pattern\" : { \"regexp\" : \"^(.*):(\\\\d+):(\\\\d+):\\\\s+(warning|error):\\\\s+(.*)$\" , \"file\" : 1 , \"line\" : 2 , \"column\" : 3 , \"severity\" : 4 , \"message\" : 5 } } } ] } install \u00b6 wsl\u4e0b\u7684\u5b89\u88c5 CUDA C++ Programming Guide CUDA \u6240\u6709\u76f8\u5173\u5b98\u65b9\u6587\u6863 An extensive description of CUDA C++ is given in Programming Interface . debug \u00b6 \u53c2\u8003 \u00b6 sangyc10/CUDA-code cuda\u4e2dthreadIdx\u3001blockIdx\u3001blockDim\u548cgridDim\u7684\u4f7f\u7528 - \u77e5\u4e4e Triton \u00b6 PyTorch \u4e0e Triton \u7684\u533a\u522b \u00b6 PyTorch \u548c Triton \u662f\u4e24\u4e2a\u4e0d\u540c\u5c42\u6b21\u7684\u5de5\u5177\uff0c\u5b83\u4eec\u5728GPU\u7f16\u7a0b\u751f\u6001\u7cfb\u7edf\u4e2d\u626e\u6f14\u4e0d\u540c\u7684\u89d2\u8272\uff1a PyTorch \u00b6 \u9ad8\u7ea7\u6df1\u5ea6\u5b66\u4e60\u6846\u67b6 \uff1aPyTorch\u662f\u4e00\u4e2a\u5b8c\u6574\u7684\u6df1\u5ea6\u5b66\u4e60\u6846\u67b6\uff0c\u63d0\u4f9b\u4e86\u6784\u5efa\u3001\u8bad\u7ec3\u548c\u90e8\u7f72\u795e\u7ecf\u7f51\u7edc\u7684\u5168\u5957\u5de5\u5177\u3002 \u62bd\u8c61\u7ea7\u522b \uff1aPyTorch\u63d0\u4f9b\u9ad8\u7ea7API\uff0c\u9690\u85cf\u4e86\u5927\u90e8\u5206\u5e95\u5c42GPU\u7f16\u7a0b\u7ec6\u8282\u3002 \u5185\u7f6e\u64cd\u4f5c \uff1a\u5305\u542b\u5927\u91cf\u9884\u5b9a\u4e49\u7684\u3001\u9ad8\u5ea6\u4f18\u5316\u7684\u64cd\u4f5c\uff08\u5982\u5377\u79ef\u3001\u77e9\u9635\u4e58\u6cd5\u7b49\uff09\u3002 \u81ea\u52a8\u5fae\u5206 \uff1a\u63d0\u4f9b\u81ea\u52a8\u5fae\u5206\u5f15\u64ce\uff0c\u7528\u4e8e\u8ba1\u7b97\u68af\u5ea6\u3002 \u751f\u6001\u7cfb\u7edf \uff1a\u62e5\u6709\u5e9e\u5927\u7684\u751f\u6001\u7cfb\u7edf\uff0c\u5305\u62ec\u9884\u8bad\u7ec3\u6a21\u578b\u3001\u5de5\u5177\u548c\u5e93\u3002 \u7528\u6237\u7fa4\u4f53 \uff1a\u4e3b\u8981\u9762\u5411\u673a\u5668\u5b66\u4e60\u7814\u7a76\u4eba\u5458\u548c\u5de5\u7a0b\u5e08\u3002 Triton \u00b6 \u4e2d\u5c42\u7f16\u7a0b\u8bed\u8a00 \uff1aTriton\u662f\u4e00\u79cd\u4e13\u95e8\u7528\u4e8e\u7f16\u5199GPU\u5185\u6838\u7684\u8bed\u8a00\uff0c\u4ecb\u4e8e\u9ad8\u7ea7\u6846\u67b6\uff08\u5982PyTorch\uff09\u548c\u5e95\u5c42CUDA\u4e4b\u95f4\u3002 \u62bd\u8c61\u7ea7\u522b \uff1a\u6bd4CUDA\u66f4\u9ad8\u7ea7\uff0c\u4f46\u6bd4PyTorch\u66f4\u5e95\u5c42\uff0c\u5141\u8bb8\u66f4\u7ec6\u7c92\u5ea6\u7684\u63a7\u5236\u3002 \u81ea\u52a8\u4f18\u5316 \uff1a\u63d0\u4f9b\u81ea\u52a8\u4f18\u5316\u529f\u80fd\uff0c\u5982\u81ea\u52a8\u5757\u5927\u5c0f\u9009\u62e9\u3001\u81ea\u52a8\u5185\u5b58\u7ba1\u7406\u7b49\u3002 \u4e0ePyTorch\u96c6\u6210 \uff1a\u8bbe\u8ba1\u4e3a\u4e0ePyTorch\u65e0\u7f1d\u96c6\u6210\uff0c\u53ef\u4ee5\u5728PyTorch\u4e2d\u8c03\u7528Triton\u5185\u6838\u3002 \u7f16\u7a0b\u6a21\u578b \uff1a\u57fa\u4e8ePython\u8bed\u6cd5\uff0c\u4f46\u7f16\u8bd1\u4e3aGPU\u4ee3\u7801\u3002\u4f7f\u7528\u7279\u6b8a\u7684\u8bed\u8a00\u6784\u9020\uff08\u5982tl.program_id, tl.load, tl.store\u7b49\uff09\u3002 \u7528\u6237\u7fa4\u4f53 \uff1a\u9762\u5411\u9700\u8981\u81ea\u5b9a\u4e49\u9ad8\u6027\u80fdGPU\u64cd\u4f5c\u7684\u5f00\u53d1\u8005\u3002 \u5173\u952e\u533a\u522b \u00b6 \u76ee\u7684 \uff1a PyTorch\uff1a\u6784\u5efa\u548c\u8bad\u7ec3\u5b8c\u6574\u7684\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b Triton\uff1a\u7f16\u5199\u9ad8\u6548\u7684\u81ea\u5b9a\u4e49GPU\u5185\u6838 \u63a7\u5236\u7c92\u5ea6 \uff1a PyTorch\uff1a\u9ad8\u7ea7\u62bd\u8c61\uff0c\u9690\u85cf\u786c\u4ef6\u7ec6\u8282 Triton\uff1a\u4e2d\u7b49\u7c92\u5ea6\u63a7\u5236\uff0c\u4ecb\u4e8ePyTorch\u548cCUDA\u4e4b\u95f4 \u4f18\u5316\u8303\u56f4 \uff1a PyTorch\uff1a\u4f18\u5316\u6574\u4e2a\u6a21\u578b\u548c\u6807\u51c6\u64cd\u4f5c Triton\uff1a\u4f18\u5316\u7279\u5b9a\u5185\u6838\u548c\u81ea\u5b9a\u4e49\u64cd\u4f5c \u7f16\u7a0b\u590d\u6742\u6027 \uff1a PyTorch\uff1a\u76f8\u5bf9\u7b80\u5355\uff0c\u4e13\u6ce8\u4e8e\u6a21\u578b\u67b6\u6784 Triton\uff1a\u9700\u8981\u66f4\u591aGPU\u7f16\u7a0b\u77e5\u8bc6\uff0c\u4f46\u6bd4CUDA\u7b80\u5355 \u4f7f\u7528\u573a\u666f \uff1a PyTorch\uff1a\u5f53\u6807\u51c6\u64cd\u4f5c\u8db3\u591f\u6ee1\u8db3\u9700\u6c42\u65f6 Triton\uff1a\u5f53\u9700\u8981\u81ea\u5b9a\u4e49\u64cd\u4f5c\u6216\u4f18\u5316\u7279\u5b9a\u8ba1\u7b97\u6a21\u5f0f\u65f6 SystemC \u00b6 \u73af\u5883\u914d\u7f6e \u00b6 EDA Playground \u00b6 Local \u00b6 SystemC \u5b66\u4e60\u4e4b Linux \u5b89\u88c5 SystemC\uff08\u4e00\uff09_systemc\u5982\u4f55\u5b89\u88c5-CSDN\u535a\u5ba2 other \u00b6 Sign Up - Stack Overflow","title":"Program"},{"location":"Program/#program","text":"","title":"Program"},{"location":"Program/#c","text":"","title":"C++"},{"location":"Program/#c_1","text":"\u4ee5\u4e0b\u662f\u81ea C++11 \u4ee5\u6765\u5404\u7248\u672c C++ \u6807\u51c6\u7684\u4e3b\u8981\u7279\u70b9\u548c\u91cd\u8981\u6539\u52a8\u7684\u603b\u7ed3(AI \u751f\u6210)\uff1a","title":"C++ \u7248\u672c"},{"location":"Program/#1-c112011","text":"\u73b0\u4ee3 C++ \u7684\u91cc\u7a0b\u7891 \uff0c\u5f15\u5165\u5927\u91cf\u9769\u547d\u6027\u7279\u6027\uff1a \u6838\u5fc3\u8bed\u8a00 auto \u7c7b\u578b\u63a8\u5bfc \uff1a\u81ea\u52a8\u63a8\u65ad\u53d8\u91cf\u7c7b\u578b\uff08 auto x = 42; \uff09\u3002 \u53f3\u503c\u5f15\u7528 \uff08 && \uff09\u548c \u79fb\u52a8\u8bed\u4e49 \uff08 std::move \uff09\uff1a\u4f18\u5316\u8d44\u6e90\u7ba1\u7406\uff0c\u51cf\u5c11\u62f7\u8d1d\u5f00\u9500\u3002 \u8303\u56f4 for \u5faa\u73af \uff1a\u7b80\u5316\u5bb9\u5668\u904d\u5386\uff08 for (auto& x : vec) { ... } \uff09\u3002 Lambda \u8868\u8fbe\u5f0f \uff1a\u652f\u6301\u533f\u540d\u51fd\u6570\uff08 auto f = [](int x) { return x*2; }; \uff09\u3002 \u5f3a\u7c7b\u578b\u679a\u4e3e \uff08 enum class \uff09\uff1a\u907f\u514d\u4f20\u7edf\u679a\u4e3e\u7684\u547d\u540d\u51b2\u7a81\u3002 nullptr \uff1a\u66ff\u4ee3 NULL \uff0c\u660e\u786e\u8868\u793a\u7a7a\u6307\u9488\u3002 \u53ef\u53d8\u53c2\u6570\u6a21\u677f \uff08Variadic Templates\uff09\uff1a\u652f\u6301\u4efb\u610f\u6570\u91cf\u6a21\u677f\u53c2\u6570\u3002 constexpr \uff1a\u7f16\u8bd1\u65f6\u8ba1\u7b97\u5e38\u91cf\u8868\u8fbe\u5f0f\u3002 \u6807\u51c6\u5e93 \u667a\u80fd\u6307\u9488 \uff1a std::unique_ptr , std::shared_ptr , std::weak_ptr \uff08\u81ea\u52a8\u5185\u5b58\u7ba1\u7406\uff09\u3002 \u591a\u7ebf\u7a0b\u652f\u6301 \uff1a std::thread , std::mutex , std::future \u7b49\u3002 \u6b63\u5219\u8868\u8fbe\u5f0f\u5e93 \uff08 <regex> \uff09\u3002 \u54c8\u5e0c\u5bb9\u5668 \uff1a std::unordered_map , std::unordered_set \u3002","title":"1. C++11\uff082011 \u5e74\uff09"},{"location":"Program/#2-c142014","text":"C++11 \u7684\u8865\u5145\u7248\u672c \uff0c\u4f18\u5316\u8bed\u8a00\u7ec6\u8282\uff1a - \u6838\u5fc3\u8bed\u8a00 - \u6cdb\u578b Lambda \uff1aLambda \u652f\u6301 auto \u53c2\u6570\uff08 auto f = [](auto x) { ... }; \uff09\u3002 - \u8fd4\u56de\u7c7b\u578b\u63a8\u5bfc \uff1a\u51fd\u6570\u8fd4\u56de\u503c\u53ef\u901a\u8fc7 auto \u63a8\u5bfc\u3002 - \u4e8c\u8fdb\u5236\u5b57\u9762\u91cf \uff1a 0b1010 \u8868\u793a\u4e8c\u8fdb\u5236\u6570\u3002 - \u6570\u5b57\u5206\u9694\u7b26 \uff1a 1'000'000 \u63d0\u9ad8\u53ef\u8bfb\u6027\u3002 - constexpr \u6269\u5c55 \uff1a\u652f\u6301\u5faa\u73af\u548c\u5c40\u90e8\u53d8\u91cf\u3002 \u6807\u51c6\u5e93 std::make_unique \uff1a\u521b\u5efa unique_ptr \u7684\u5de5\u5382\u51fd\u6570\u3002 \u8fd0\u884c\u65f6\u5927\u5c0f\u6570\u7ec4 \uff08 std::dynarray \uff0c\u540e\u56e0\u4e89\u8bae\u88ab\u79fb\u9664\uff09\u3002","title":"2. C++14\uff082014 \u5e74\uff09"},{"location":"Program/#3-c172017","text":"\u8fdb\u4e00\u6b65\u7b80\u5316\u4ee3\u7801\uff0c\u589e\u5f3a\u6807\u51c6\u5e93 \uff1a \u6784\u9020\u51fd\u6570\u6a21\u7248\u63a8\u5bfc \u7ed3\u6784\u5316\u7ed1\u5b9a \uff1a\u89e3\u5305\u5143\u7ec4\u6216\u7ed3\u6784\u4f53\u3002 if / switch \u521d\u59cb\u5316\u8bed\u53e5 \uff1a if (int x = foo(); x > 0) { ... } \u3002 \u4ee5\u524d\uff1a \u73b0\u5728 constexpr if \uff1a\u7f16\u8bd1\u65f6\u6761\u4ef6\u5206\u652f\uff08\u7b80\u5316\u6a21\u677f\u5143\u7f16\u7a0b\uff09\u3002 \u6298\u53e0\u8868\u8fbe\u5f0f \uff1a\u7b80\u5316\u53ef\u53d8\u53c2\u6570\u6a21\u677f\u5c55\u5f00\uff08 (args + ...) \uff09\u3002 \u5185\u8054\u53d8\u91cf \uff1f\uff1a\u5141\u8bb8\u5934\u6587\u4ef6\u4e2d\u5b9a\u4e49\u5168\u5c40\u53d8\u91cf\u3002 \u4ee5\u524d \u73b0\u5728 \u6587\u4ef6\u7cfb\u7edf\u5e93 \uff08 std::filesystem \uff09\uff1a\u8de8\u5e73\u53f0\u6587\u4ef6\u64cd\u4f5c\u3002 filesystem \u6e90\u81eaboost.filesystem\u5e93\uff0c\u5728C++17\u5408\u5e76\u8fdbC++\u6807\u51c6\u5e93\u4e2d std::optional \uff1a\u8868\u793a\u53ef\u9009\u503c\uff08\u66ff\u4ee3 nullptr \u6216\u9519\u8bef\u7801\uff09\u3002 std::variant \uff1a\u7c7b\u578b\u5b89\u5168\u7684\u8054\u5408\u4f53\u3002 std::any \uff1a\u5b58\u50a8\u4efb\u610f\u7c7b\u578b\u503c\u3002 constexpr lambda std::apply , std::pair/tuple/[ ] #include <iostream> #include <tuple> #include <functional> void print(int a, int b, int c) { std::cout << a << \", \" << b << \", \" << c << std::endl; } int main() { std::tuple<int, int, int> t = {1, 2, 3}; std::apply(print, t); return 0; } \u5e76\u884c\u7b97\u6cd5 \uff1a std::for_each \u3001 std::sort \u7b49\u652f\u6301\u5e76\u884c\u6267\u884c\u7b56\u7565\u3002 __has_include(\"my_header.h\") namespace \u5d4c\u5957 \u4ee5\u524d \u73b0\u5728 std::shared_mutex","title":"3. C++17\uff082017 \u5e74\uff09"},{"location":"Program/#4-c202020","text":"\u91cd\u5927\u66f4\u65b0\uff0c\u8fc8\u5411\u73b0\u4ee3\u7f16\u7a0b\u8303\u5f0f \uff1a \u6838\u5fc3\u8bed\u8a00 \u6982\u5ff5\uff08Concepts\uff09 \uff1a\u7ea6\u675f\u6a21\u677f\u53c2\u6570\uff08 template <std::integral T> \uff09\u3002 \u534f\u7a0b\uff08Coroutines\uff09 \uff1a\u652f\u6301\u5f02\u6b65\u7f16\u7a0b\uff08 co_await , co_yield \uff09\u3002 \u6a21\u5757\uff08Modules\uff09 \uff1a\u66ff\u4ee3\u5934\u6587\u4ef6\uff0c\u63d0\u5347\u7f16\u8bd1\u901f\u5ea6\uff08 import std.core; \uff09\u3002 \u4e09\u8def\u6bd4\u8f83\u8fd0\u7b97\u7b26 \uff08 <=> \uff09\uff1a\u7b80\u5316\u6bd4\u8f83\u64cd\u4f5c\u3002 \u8303\u56f4\u5e93\uff08Ranges\uff09 \uff1a\u94fe\u5f0f\u64cd\u4f5c\u5bb9\u5668\uff08 std::ranges::sort(vec) \uff09\u3002 constexpr \u589e\u5f3a \uff1a\u652f\u6301\u865a\u51fd\u6570\u3001\u52a8\u6001\u5185\u5b58\u5206\u914d\u7b49\u3002 \u6807\u51c6\u5e93 std::span \uff1a\u8f7b\u91cf\u7ea7\u8fde\u7eed\u5185\u5b58\u89c6\u56fe\u3002 std::format \uff1a\u7c7b\u578b\u5b89\u5168\u7684\u683c\u5f0f\u5316\u8f93\u51fa\uff08\u7c7b\u4f3c Python \u7684 f-string \uff09\u3002 std::jthread \uff1a\u81ea\u52a8\u52a0\u5165\u7684\u7ebf\u7a0b\u7c7b\u3002 \u65e5\u5386\u548c\u65f6\u533a\u652f\u6301 \uff08 <chrono> \u6269\u5c55\uff09\u3002","title":"4. C++20\uff082020 \u5e74\uff09"},{"location":"Program/#5-c232023","text":"\u5f53\u524d\u6700\u65b0\u6807\u51c6 \uff08\u90e8\u5206\u7279\u6027\u4ecd\u5728\u5b8c\u5584\uff09\uff1a - \u6838\u5fc3\u8bed\u8a00 - \u591a\u7ef4\u6570\u7ec4\u89c6\u56fe \uff08 std::mdspan \uff09\uff1a\u79d1\u5b66\u8ba1\u7b97\u4f18\u5316\u3002 - \u9759\u6001\u5f02\u5e38\u89c4\u8303 \uff08 [[throws_nothing]] \uff09\u3002 - \u6807\u51c6\u7f51\u7edc\u5e93 \uff08 std::network \uff09\uff1a\u5f02\u6b65\u7f51\u7edc\u7f16\u7a0b\u652f\u6301\u3002 - \u53cd\u5c04\u548c\u5143\u7c7b \uff08\u63d0\u6848\u9636\u6bb5\uff09\u3002 \u6807\u51c6\u5e93 std::expected \uff1a\u8868\u793a\u53ef\u80fd\u5931\u8d25\u7684\u64cd\u4f5c\uff08\u66ff\u4ee3\u5f02\u5e38\uff09\u3002 std::hive \uff1a\u9ad8\u6548\u7684\u975e\u8fde\u7eed\u5bb9\u5668\u3002 std::print \uff1a\u7b80\u5316\u8f93\u51fa\uff08 std::print(\"Hello {}!\", name) \uff09\u3002","title":"5. C++23\uff082023 \u5e74\uff09"},{"location":"Program/#install","text":"\u5b89\u88c5\u7279\u5b9a\u7248\u672c conda install -y -c conda-forge gcc_linux-64 = 10 gxx_linux-64 = 10 cmake make gdb #pip install setuptools wheel pybind11 scikit-build cmake ninja # conda install -c conda-forge libboost #boost\u5e93 \u4f7f\u7528\u73af\u5883\u4e2d\u65b0\u5efa\u7684\u7f16\u8bd1\u73af\u5883 export PATH = $CONDA_PREFIX /bin: $PATH #make sure using conda env first export CC = $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-gcc export CXX = $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-g++ alias g++ = \" $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-g++\" alias gcc = \" $CONDA_PREFIX /bin/x86_64-conda-linux-gnu-gcc\"","title":"install"},{"location":"Program/#_1","text":"","title":"\u4e66\u5199\u89c4\u8303\uff08\u63a8\u8350\uff09"},{"location":"Program/#_2","text":"","title":"\u6587\u4ef6\u547d\u540d"},{"location":"Program/#_3","text":"","title":"\u6e90\u4ee3\u7801\u6587\u4ef6"},{"location":"Program/#cpp-c-plus-plus","text":"\u6700\u5e38\u89c1\u7684C++\u6e90\u4ee3\u7801\u6587\u4ef6\u6269\u5c55\u540d \u5305\u542b\u7c7b\u3001\u51fd\u6570\u7b49\u7684\u5b9e\u73b0\u4ee3\u7801 \u5927\u591a\u6570\u9879\u76ee\u548cIDE\u9ed8\u8ba4\u4f7f\u7528\u6b64\u6269\u5c55\u540d","title":".cpp (C Plus Plus)"},{"location":"Program/#cc-c-code","text":".cpp\u7684\u66ff\u4ee3\u6269\u5c55\u540d\uff0c\u529f\u80fd\u5b8c\u5168\u76f8\u540c \u5728\u67d0\u4e9b\u7ec4\u7ec7\u548c\u9879\u76ee\u4e2d\u66f4\u4e3a\u5e38\u7528\uff08\u5982Google\u7684C++\u4ee3\u7801\u6807\u51c6\uff09 \u5728Unix/Linux\u73af\u5883\u4e2d\u6bd4\u8f83\u6d41\u884c","title":".cc (C Code)"},{"location":"Program/#_4","text":"","title":"\u5934\u6587\u4ef6"},{"location":"Program/#h-header","text":"\u4f20\u7edf\u7684\u5934\u6587\u4ef6\u6269\u5c55\u540d\uff0c\u53ef\u7528\u4e8eC\u548cC++ \u5305\u542b\u51fd\u6570\u58f0\u660e\u3001\u7c7b\u58f0\u660e\u3001\u5e38\u91cf\u3001\u5b8f\u7b49 \u901a\u8fc7#include\u6307\u4ee4\u88ab\u6e90\u6587\u4ef6\u5f15\u7528 \u53ef\u4ee5\u5305\u542bC\u6216C++\u4ee3\u7801","title":".h (Header)"},{"location":"Program/#hpp-header-plus-plus","text":"\u4e13\u7528\u4e8eC++\u7684\u5934\u6587\u4ef6\u6269\u5c55\u540d \u529f\u80fd\u4e0a\u4e0e.h\u76f8\u540c\uff0c\u4f46\u540d\u79f0\u660e\u786e\u8868\u793a\u5185\u5bb9\u662fC++ \u7528\u4e8e\u533a\u5206\u7eafC++\u5934\u6587\u4ef6\u548cC\u517c\u5bb9\u5934\u6587\u4ef6 \u4e00\u4e9b\u7f16\u7801\u6807\u51c6\u63a8\u8350C++\u9879\u76ee\u4f7f\u7528\u6b64\u6269\u5c55\u540d","title":".hpp (Header Plus Plus)"},{"location":"Program/#hh-header-header","text":"C++\u5934\u6587\u4ef6\u7684\u53e6\u4e00\u79cd\u6269\u5c55\u540d \u901a\u5e38\u4e0e.cc\u6e90\u6587\u4ef6\u914d\u5bf9\u4f7f\u7528 \u4e0d\u5982.h\u6216.hpp\u5e38\u89c1 \u4e00\u4e9b\u9879\u76ee\u4f7f\u7528.hh\u4e0e.cc\u6e90\u6587\u4ef6\u5339\u914d","title":".hh (Header Header)"},{"location":"Program/#_5","text":"\u8fd9\u4e9b\u6269\u5c55\u540d\u7684\u533a\u522b\u4e3b\u8981\u4f53\u73b0\u5728\u4e0d\u540c\u9879\u76ee\u548c\u7ec4\u7ec7\u7684\u7f16\u7801\u89c4\u8303\u4e2d\uff1a Google\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cc\uff0c\u5934\u6587\u4ef6\u7528.h \u4f20\u7edfC++\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cpp\uff0c\u5934\u6587\u4ef6\u7528.h \u660e\u786eC++\u533a\u5206\u98ce\u683c: \u6e90\u6587\u4ef6\u7528.cpp\uff0c\u5934\u6587\u4ef6\u7528.hpp","title":"\u4f7f\u7528\u7ea6\u5b9a"},{"location":"Program/#_6","text":"Use PascalCase for classes and structures. Use camelCase for variables, functions, and methods. Use ALL_CAPS for constants and macros. Use snake_case for file and directory names. Use UPPERCASE for environment variables.","title":"\u51fd\u6570/\u53d8\u91cf/\u7c7b/\u5e38\u91cf/\u5b8f\u5b9a\u4e49/\u73af\u5883\u53d8\u91cf/\u6587\u4ef6\u547d\u540d"},{"location":"Program/#_7","text":"Doxygen","title":"\u6ce8\u91ca"},{"location":"Program/#cc","text":"","title":"C/C++\u73af\u5883\u53d8\u91cf"},{"location":"Program/#ld_library_path","text":"","title":"LD_LIBRARY_PATH"},{"location":"Program/#cclinux","text":"","title":"C/C++\u8bed\u8a00\u52a8\u6001\u94fe\u63a5\u5e93\u6587\u4ef6\u641c\u7d22\u7684\u76ee\u5f55\uff0c\u5b83\u4e0d\u662fLinux\u7f3a\u7701\u7684\u73af\u5883\u53d8\u91cf"},{"location":"Program/#_8","text":"LD_LIBRARY_PATH (Load Dynamic Library Path) \u662f\u544a\u8bc9\u64cd\u4f5c\u7cfb\u7edf\uff08\u52a8\u6001\u94fe\u63a5\u5668\uff09 \u53bb\u54ea\u91cc\u5bfb\u627e\u7a0b\u5e8f\u8fd0\u884c\u6240\u9700\u7684 .so \u52a8\u6001\u5e93\u6587\u4ef6 \u7684\u73af\u5883\u53d8\u91cf\u3002","title":"\u6838\u5fc3\u5b9a\u4e49"},{"location":"Program/#_9","text":"\u5f53\u4f60\u8fd0\u884c\u4e00\u4e2a\u7a0b\u5e8f\uff08\u5982 ./my_app \uff09\u65f6\uff0c\u7cfb\u7edf\u9700\u8981\u627e\u5230\u5b83\u4f9d\u8d56\u7684\u52a8\u6001\u5e93\uff08\u5982 libssl.so \uff09\u3002\u64cd\u4f5c\u7cfb\u7edf\u7684 \u9ed8\u8ba4\u67e5\u627e\u987a\u5e8f \u5982\u4e0b\uff1a =\u7a0b\u5e8f\u7684 RPATH= \uff08\u7f16\u8bd1\u65f6\u5199\u6b7b\u5728\u7a0b\u5e8f\u91cc\u7684\u8def\u5f84\uff09\u3002 = LD_LIBRARY_PATH \u73af\u5883\u53d8\u91cf\u6307\u5b9a\u7684\u8def\u5f84=\u3002 =\u7cfb\u7edf\u9ed8\u8ba4\u8def\u5f84= \uff08 /lib , /usr/lib , /etc/ld.so.conf \uff09\u3002 \u7ed3\u8bba \uff1a\u5982\u679c\u4f60\u628a\u5e93\u5b89\u88c5\u5728\u4e86\u975e\u6807\u51c6\u76ee\u5f55\uff08\u5982 /home/user/mylib \u6216 Conda \u73af\u5883\uff09\uff0c\u7cfb\u7edf\u9ed8\u8ba4\u627e\u4e0d\u5230\u3002\u6b64\u65f6\u5fc5\u987b\u8bbe\u7f6e LD_LIBRARY_PATH \u3002","title":"\u4e3a\u4ec0\u4e48\u9700\u8981\u5b83\uff1f"},{"location":"Program/#_10","text":"\u89e3\u51b3 \"error while loading shared libraries \" \u95ee\u9898 \uff1a\u7f16\u8bd1\u901a\u8fc7\uff0c\u4f46\u8fd0\u884c\u65f6\u62a5\u9519\uff1a ./my_program: error while loading shared libraries: libcustom.so: cannot open shared object file: No such file or directory \u539f\u56e0 \uff1a\u7f16\u8bd1\u65f6\u7528 -L \u544a\u8bc9\u4e86\u7f16\u8bd1\u5668\u5e93\u5728\u54ea\uff0c\u4f46 \u8fd0\u884c\u65f6 \u64cd\u4f5c\u7cfb\u7edf\u4e0d\u77e5\u9053\u3002 \u89e3\u51b3 \uff1a export LD_LIBRARY_PATH = /path/to/your/library: $LD_LIBRARY_PATH ./my_program \u7f16\u8bd1\u65f6\u548c\u8fd0\u884c\u65f6\uff1a \u9636\u6bb5 \u53d8\u91cf/\u53c2\u6570 \u4f5c\u7528 \u7f16\u8bd1\u65f6 (Compile Time) LIBRARY_PATH (GCC) \u6216 -L \u544a\u8bc9 \u7f16\u8bd1\u5668/\u94fe\u63a5\u5668 \u53bb\u54ea\u91cc\u9a8c\u8bc1\u7b26\u53f7\uff08\u51fd\u6570\u540d\u7b49\uff09\u4ee5\u751f\u6210\u53ef\u6267\u884c\u6587\u4ef6\u3002 \u8fd0\u884c\u65f6 (Runtime) LD_LIBRARY_PATH \u544a\u8bc9 \u64cd\u4f5c\u7cfb\u7edf \u5728\u7a0b\u5e8f\u542f\u52a8\u540e\uff0c\u53bb\u54ea\u91cc \u52a0\u8f7d\u771f\u6b63\u7684\u5e93\u6587\u4ef6 \u3002","title":"\u5178\u578b\u5e94\u7528\u573a\u666f"},{"location":"Program/#_11","text":"\u597d\u5904 \uff1a=\u7075\u6d3b=\u3002\u65e0\u9700\u7ba1\u7406\u5458\u6743\u9650\u5373\u53ef\u8ba9\u7a0b\u5e8f\u52a0\u8f7d\u81ea\u5b9a\u4e49\u8def\u5f84\u7684\u5e93\u3002 \u574f\u5904 \uff1a=\u9690\u60a3=\u3002\u6ee5\u7528\uff08\u5982\u5168\u5c40\u8bbe\u7f6e\uff09\u53ef\u80fd\u5bfc\u81f4 Dependency Hell \uff08\u4f9d\u8d56\u5730\u72f1\uff09\uff0c\u5373\u7a0b\u5e8f\u610f\u5916\u52a0\u8f7d\u4e86\u540c\u540d\u4f46\u4e0d\u517c\u5bb9\u7684\u9519\u8bef\u5e93\u3002","title":"\u4f18\u7f3a\u70b9"},{"location":"Program/#cppflags-c-preprocessor-flags","text":"\u542b\u4e49 \uff1a C \u9884\u5904\u7406\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u7528\u4e8e\u7f16\u8bd1\u7684\u7b2c\u4e00\u9636\u6bb5\uff08\u9884\u5904\u7406\uff09\u3002\u4e3b\u8981\u7528\u4e8e \u5b9a\u4e49\u5b8f \u548c \u6307\u5b9a\u5934\u6587\u4ef6\u8def\u5f84 \u3002 \u5e38\u89c1\u503c \uff1a -DNDEBUG \uff1a\u5b9a\u4e49\u975e\u8c03\u8bd5\u5b8f\uff0c\u7981\u7528 assert() \uff0c=\u63d0\u9ad8\u6027\u80fd=\u3002 -D_FORTIFY_SOURCE=2 \uff1a\u5f00\u542f\u7f13\u51b2\u533a\u6ea2\u51fa\u68c0\u6d4b\uff0c\u589e\u5f3a=\u5b89\u5168\u6027=\u3002 -isystem .../include \uff1a\u5c06\u6307\u5b9a\u76ee\u5f55\u8bbe\u4e3a\u201c\u7cfb\u7edf\u5934\u6587\u4ef6\u76ee\u5f55\u201d\uff08\u4f18\u5148\u7ea7\u9ad8\u4e8e -I \uff0c\u4e14\u5ffd\u7565\u5176\u4e2d\u7684\u8b66\u544a\uff09\u3002","title":"CPPFLAGS (C Preprocessor Flags)"},{"location":"Program/#cflags-c-compiler-flags","text":"\u542b\u4e49 \uff1a C \u8bed\u8a00\u7f16\u8bd1\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u4ec5\u7528\u4e8e\u7f16\u8bd1 = .c = \u6587\u4ef6\u3002 \u5e38\u89c1\u503c \uff1a -O2 \uff1a\u5f00\u542f\u4e8c\u7ea7\u4f18\u5316\uff08\u6027\u80fd\u4e0e\u901f\u5ea6\u7684\u5e73\u8861\uff09\u3002 -march=native / -mtune=haswell \uff1a\u9488\u5bf9\u7279\u5b9a CPU \u67b6\u6784\u4f18\u5316\u6307\u4ee4\u96c6\u3002 -fPIC \uff1a\u751f\u6210 \u4f4d\u7f6e\u65e0\u5173\u4ee3\u7801 (Position Independent Code)\uff0c\u7f16\u8bd1 .so \u52a8\u6001\u5e93=\u5fc5\u987b=\u3002 -fstack-protector-strong \uff1a\u5f00\u542f\u6808\u4fdd\u62a4\uff0c\u9632\u6b62\u6808\u6ea2\u51fa\u653b\u51fb\u3002","title":"CFLAGS (C Compiler Flags)"},{"location":"Program/#cxxflags-c-compiler-flags","text":"\u542b\u4e49 \uff1a C++ \u8bed\u8a00\u7f16\u8bd1\u5668 \u6807\u5fd7\u3002 \u7528\u9014 \uff1a\u4ec5\u7528\u4e8e\u7f16\u8bd1 = .cpp , .cc , .cxx = \u6587\u4ef6\u3002 \u5e38\u89c1\u503c \uff1a \u901a\u5e38\u5305\u542b CFLAGS \u7684\u5185\u5bb9\u3002 -std=c++17 / -std=c++20 \uff1a\u6307\u5b9a C++ \u6807\u51c6 \u3002 -fvisibility-inlines-hidden \uff1a\u9690\u85cf\u5185\u8054\u51fd\u6570\u7b26\u53f7\uff0c\u51cf\u5c0f\u5e93\u4f53\u79ef\u5e76\u63d0\u5347\u52a0\u8f7d\u901f\u5ea6\u3002","title":"CXXFLAGS (C++ Compiler Flags)"},{"location":"Program/#struct-class-union","text":"[!NOTE] \u4ec0\u4e48\u65f6\u5019\u7528struct\u548c\u4ec0\u4e48\u65f6\u5019\u7528class\uff1f struct \u9ed8\u8ba4\u5168\u90e8public\uff0cclass\u53ef\u4ee5\u4f7f\u7528\u7ee7\u627f\u7b49\u7279\u6027\uff0c\u9ed8\u8ba4\u662fprivate\u3002 #include <iostream> #include <string> using namespace std ; class Person { private : //\u79c1\u6709\u6210\u5458\u53ea\u80fd\u5728\u7c7b\u5185\u90e8\u8bbf\u95ee\u3002 string name ; int age ; public : //\u516c\u6709\u6210\u5458\u53ef\u4ee5\u5728\u7c7b\u5916\u90e8\u8bbf\u95ee\u3002 //static \u5173\u952e\u5b57\u53ef\u4ee5\u7528\u4e8e\u7c7b\u6210\u5458\u53d8\u91cf\u6216\u6210\u5458\u51fd\u6570\uff0c\u8868\u793a\u5b83\u4eec\u5c5e\u4e8e\u7c7b\u672c\u8eab\uff0c\u800c\u4e0d\u662f\u7c7b\u7684\u67d0\u4e2a\u7279\u5b9a\u5bf9\u8c61 static int totalPopulation ; //\u6784\u9020\u51fd\u6570\u662f\u4e00\u79cd\u7279\u6b8a\u7684\u6210\u5458\u51fd\u6570\uff0c\u7528\u4e8e\u521d\u59cb\u5316\u5bf9\u8c61\u3002\u5b83\u4e0e\u7c7b\u540c\u540d\uff0c\u6ca1\u6709\u8fd4\u56de\u7c7b\u578b\uff0c\u4e5f\u4e0d\u8fd4\u56de\u4efb\u4f55\u503c\u3002 Person ( string n , int a ) : name ( n ), age ( a ) { totalPopulation ++ ; // \u6bcf\u6b21\u521b\u5efa\u65b0\u5bf9\u8c61\u65f6\u589e\u52a0\u4eba\u6570 } // \u6784\u9020\u51fd\u6570 virtual void display () const { //\u5982\u679c\u4f60\u60f3\u5728\u6d3e\u751f\u7c7b\u4e2d\u91cd\u5199\u57fa\u7c7b\u7684\u865a\u51fd\u6570\uff0c\u57fa\u7c7b\u7684\u51fd\u6570\u5fc5\u987b\u88ab\u58f0\u660e\u4e3a virtual cout << \"Name: \" << name << \", Age: \" << age << endl ; } friend void displayPerson ( const Person & p ); //\u53cb\u5143\u51fd\u6570\u662f\u7c7b\u5916\u90e8\u7684\u51fd\u6570\uff0c\u53ef\u4ee5\u8bbf\u95ee\u7c7b\u7684\u79c1\u6709\u548c\u4fdd\u62a4\u6210\u5458\u3002 //\u64cd\u4f5c\u7b26\u91cd\u8f7d Person & operator ++ () { // \u524d\u7f6e++ ++ age ; return * this ; } //\u64cd\u4f5c\u7b26\u91cd\u8f7d Person operator ++ ( int ) { // \u540e\u7f6e++ Person temp = * this ; ++ ( * this ); return temp ; } //\u9759\u6001\u51fd\u6570 static void displayTotalPopulation () { cout << \"Total population: \" << totalPopulation << endl ; } ~ Person () { totalPopulation -- ; // \u6bcf\u6b21\u6790\u6784\u5bf9\u8c61\u65f6\u51cf\u5c11\u4eba\u6570 } // \u6790\u6784\u51fd\u6570\u7528\u4e8e\u5728\u5bf9\u8c61\u751f\u547d\u5468\u671f\u7ed3\u675f\u65f6\u8fdb\u884c\u6e05\u7406\u5de5\u4f5c\u3002\u5b83\u4e0e\u7c7b\u540c\u540d\uff0c\u524d\u9762\u52a0\u4e0a ~\uff0c\u6ca1\u6709\u53c2\u6570\uff0c\u4e5f\u6ca1\u6709\u8fd4\u56de\u7c7b\u578b\u3002 }; int Person :: totalPopulation = 0 ; // \u9759\u6001\u6210\u5458\u53d8\u91cf\u7684\u521d\u59cb\u5316! void displayPerson ( const Person & p ) { //\u53cb\u5143\u51fd\u6570, \u5728\u7c7b\u5185\u58f0\u660e\u8fc7\u4e86\uff0c\u53ef\u4ee5\u8bbf\u95ee\u7c7b\u7684\u79c1\u6709\u548c\u4fdd\u62a4\u6210\u5458\u3002 cout << \"Name: \" << p . name << \", Age: \" << p . age << endl ; } //\u7ee7\u627f class Student : public Person { private : string school ; public : Student ( string n , int a , string s ) : Person ( n , a ), school ( s ) {} void display () const override { Person :: display (); cout << \"School: \" << school << endl ; } }; int main () { Person person ( \"Alice\" , 30 ); person . display (); //\u901a\u8fc7\u57fa\u7c7b\u6307\u9488\u6216\u5f15\u7528\u8c03\u7528\u6d3e\u751f\u7c7b Person * p1 = new Person ( \"Alice\" , 30 ); Person * p2 = new Student ( \"Bob\" , 20 , \"MIT\" ); p1 -> display (); p2 -> display (); cout << \"total population = \" << Person :: totalPopulation << endl ; Person :: displayTotalPopulation (); delete p1 ; delete p2 ; ++ person ; person . display (); person ++ ; person . display (); displayPerson ( person ); //\u53cb\u5143\u51fd\u6570 return 0 ; } \u5173\u4e8eUnion: C/C++\u4e2d\u7684\u8054\u5408\u4f53union\u4ecb\u7ecd_c++ union-CSDN\u535a\u5ba2","title":"struct &amp; class &amp; union"},{"location":"Program/#publicprivateprotected","text":"\u2022 - public: \u5916\u90e8\u53ef\u8bbf\u95ee\u548c\u7ee7\u627f\u53ef\u89c1\u3002\u4efb\u4f55\u5bf9\u8c61\u90fd\u80fd\u76f4\u63a5\u8c03\u7528/\u8bfb\u53d6\u3002 class Foo { public : void greet () { std :: cout << \"hi \\n \" ; } }; Foo f ; f . greet (); // ok - private: \u4ec5\u7c7b\u81ea\u8eab\u53ef\u89c1\uff0c\u5916\u90e8\u548c\u5b50\u7c7b\u90fd\u770b\u4e0d\u5230\u3002\u5178\u578b\u7528\u4e8e\u5c01\u88c5\u5185\u90e8\u72b6\u6001\u3002 ```c++ class Foo { int secret = 42; // private public: int getSecret() const { return secret; } // \u66b4\u9732\u53ea\u8bfb\u63a5\u53e3 }; // Foo f; f.secret; // \u7f16\u8bd1\u9519\u8bef ``` protected: \u5bf9\u5916\u4e0d\u53ef\u89c1\uff0c\u4f46\u5b50\u7c7b\u53ef\u89c1\u3002\u7528\u4e8e\u8ba9\u6d3e\u751f\u7c7b\u590d\u7528/\u6269\u5c55\u57fa\u7c7b\u7684\u5185\u90e8\u5b9e\u73b0\u3002 class Base { protected : void log ( const std :: string & msg ) { std :: cout << msg << \" \\n \" ; } }; class Derived : public Base { public : void run () { log ( \"from derived\" ); } // \u53ef\u4ee5\u8bbf\u95ee protected }; // Derived d; d.log(\"x\"); // \u7f16\u8bd1\u9519\u8bef\uff0c\u5916\u90e8\u4ecd\u4e0d\u53ef\u89c1 \u7b80\u5355\u603b\u7ed3\uff1apublic \u5bf9\u6240\u6709\u4eba\u5f00\u653e\uff0cprotected \u5bf9\u5916\u9690\u85cf\u4f46\u5b50\u7c7b\u53ef\u89c1\uff0cprivate \u53ea\u9650\u7c7b\u81ea\u8eab\u3002","title":"public/private/protected"},{"location":"Program/#_12","text":"\u865a\u51fd\u6570\u7684\u8c03\u7528\u9700\u5728\u8fd0\u884c\u65f6\u786e\u5b9a\uff0c\u7f16\u8bd1\u5668\u65e0\u6cd5\u63d0\u524d\u5185\u8054\uff08\u9664\u975e\u80fd\u786e\u5b9a\u5177\u4f53\u7c7b\u578b\uff0c\u5982\u901a\u8fc7\u5bf9\u8c61\u76f4\u63a5\u8c03\u7528\u800c\u975e\u6307\u9488 / \u5f15\u7528\uff09 dynamic_case< >, \u4ece\u57fa\u7c7b\u8f6c\u6210\u5b50\u7c7b\u9700\u8981\u7528\u865a\u51fd\u6570","title":"\u865a\u51fd\u6570"},{"location":"Program/#_13","text":"","title":"\u4ec0\u4e48\u65f6\u5019\u4f7f\u7528\u7ee7\u627f\uff1f\u4ec0\u4e48\u65f6\u5019\u53ea\u9700\u8981\u628a\u57fa\u7c7b\u4f5c\u4e3a\u4e00\u4e2a\u6210\u5458\u53d8\u91cf\u5c31\u884c\uff1f"},{"location":"Program/#_14","text":"","title":"\u6307\u9488"},{"location":"Program/#_15","text":"\u7a7a\u6307\u9488 : \u5982 int p = NULL \u8fd9\u5c31\u5b9a\u4e49\u4e86\u4e00\u4e2a\u6307\u9488\uff0c\u901a\u5e38NULL\u662f\u4e00\u4e2a\u96f6\u503c\uff0c\u64cd\u4f5c\u7cfb\u7edf\u5b9a\u4e49\u5185\u5b5864kb\u4ee5\u4e0b\u7684\u5185\u5b58\u5355\u5143\u662f\u4e0d\u53ef\u8bbf\u95ee\u7684\uff0c\u6240\u4ee5\u50cf\u5982 p = 9 \u8fd9\u6837\u7ed9\u4ed6\u8d4b\u503c\u662f\u7cfb\u7edf\u4e0d\u5141\u8bb8\u7684\uff0c\u5c06\u4f1a\u53d1\u751f\u5185\u5b58\u62a5\u9519\u3002 \u91ce\u6307\u9488 : \u5982 int *p\u5c31\u662f\u4e00\u4e2a\u91ce\u6307\u9488\uff0c\u53ef\u4ee5\u770b\u5230\u5b83\u5728\u521b\u5efa\u65f6\u6ca1\u6709\u8d4b\u521d\u503c\uff0c\u6240\u4ee5\u5b83\u7684\u503c\u662f\u4e00\u4e2a\u968f\u673a\u6570\uff0c\u4e5f\u5c31\u662f\u4e71\u6307\u4e00\u6c14\uff0c\u901a\u5e38\u90fd\u662f\u6307\u5411\u4e86\u4e0d\u5408\u6cd5\u7684\u5185\u5b58\u6bb5\uff0c\u6240\u4ee5\u4f7f\u7528\u5b83\u4e5f\u4f1a\u5185\u5b58\u62a5\u9519\u3002\u8fd8\u6709\u6307\u9488p\u88abfree\u6216\u8005delete\u4e4b\u540e\u4e5f\u4f1a\u6210\u4e3a\u91ce\u6307\u9488\uff0c\u56e0\u4e3a\u5b83\u6240\u6307\u7684\u5185\u5b58\u7a7a\u95f4\u88ab\u91ca\u653e\u4e4b\u540e\uff0c\u53d8\u6210\u4e86\u4e00\u4e2a\u4e0d\u5408\u6cd5\u5185\u5b58\u6bb5\u3002\u91ce\u6307\u9488\uff0c\u5b83\u987e\u540d\u601d\u4e49\u5b83\u5c31\u662f\u4e00\u4e2a\u91ce\u6307\u9488\uff0c\u5b83\u662f\u6ca1\u6709\u4e3b\u4eba\u9886\u517b\u7684\u91ce\u517d\uff0c\u51f6\u731b\u6b8b\u66b4\uff0c\u7528\u5b83\u4f60\u5c31\u5f97\u81ea\u98df\u5176\u679c\u3002","title":"\u91ce\u6307\u9488\u548c\u7a7a\u6307\u9488"},{"location":"Program/#_16","text":"","title":"\u5185\u5b58\u6cc4\u6f0f&amp;\u60ac\u7a7a\u6307\u9488"},{"location":"Program/#_17","text":"void foo ( int n ) { int * ptr = new int ( 42 ); ... if ( n > 5 ) { return ; } ... delete ptr ; } void other_fn ( int * ptr ) { ... }; void bar () { int * ptr = new int ( 42 ); other_fn ( ptr ); // ptr == ? } \u5728 foo \u51fd\u6570\u4e2d\uff0c\u5982\u679c\u5165\u53c2 n > 5, \u5219\u4f1a\u5bfc\u81f4\u6307\u9488 ptr \u7684\u5185\u5b58\u672a\u88ab\u6b63\u786e\u91ca\u653e\uff0c\u4ece\u800c\u5bfc\u81f4 \u5185\u5b58\u6cc4\u6f0f \u3002 \u5728 bar \u51fd\u6570\u4e2d\uff0c\u6211\u4eec\u5c06\u6307\u9488 ptr \u4f20\u9012\u7ed9\u4e86\u53e6\u5916\u4e00\u4e2a\u51fd\u6570 other_fn \uff0c\u6211\u4eec\u65e0\u6cd5\u786e\u5b9a other_fn \u6709\u6ca1\u6709\u91ca\u653e ptr \u5185\u5b58\uff0c\u5982\u679c\u88ab\u91ca\u653e\u4e86\uff0c\u90a3 ptr \u5c06\u6210\u4e3a\u4e00\u4e2a \u60ac\u7a7a\u6307\u9488 \uff0c bar \u5728\u540e\u7eed\u8fd8\u7ee7\u7eed\u8bbf\u95ee\u5b83\uff0c\u4f1a\u5f15\u53d1\u672a\u5b9a\u4e49\u884c\u4e3a\uff0c\u53ef\u80fd\u5bfc\u81f4\u7a0b\u5e8f\u5d29\u6e83\u3002","title":"\u4e3e\u4f8b"},{"location":"Program/#_18","text":"","title":"\u667a\u80fd\u6307\u9488"},{"location":"Program/#share_ptr","text":"\u53ea\u8981\u6709\u4e00\u4e2a\u6307\u9488\u5360\u7528\u4e86\u540c\u4e00\u5757\u5730\u5740\uff0c\u5bf9\u5e94\u7684\u5185\u5b58\u90fd\u4e0d\u4f1a\u88ab\u91ca\u653e vector < shared_ptr < int >> v_ptr ; { std :: shared_ptr < int > shared_p = std :: make_shared < int > ( 42 ); int * p = new int ( 42 ); // cout << *p << endl; cout << hex << shared_p . get () << endl ; v_ptr . push_back ( shared_p ); cout << hex << shared_p . get () << endl ; cout << hex << v_ptr [ 0 ]. get () << endl ; } cout << hex << v_ptr [ 0 ]. get () << endl ;","title":"share_ptr"},{"location":"Program/#_19","text":"A \u6301\u6709 B \u7684 shared_ptr\uff0cB \u6301\u6709 A \u7684 shared_ptr\uff0c\u53cc\u65b9 use_count \u6c38\u4e0d\u5f52\u96f6\uff0c\u4ee5\u524d\u5c31\u6c38\u8fdc\u4e0d\u4f1a\u88ab\u91ca\u653e \u5806\u7a7a\u95f4\u91cc\u7684 Person\u5bf9\u8c61 \u4e0e Car\u5bf9\u8c61\u4e92\u76f8\u4f7f\u7528\u7740\uff0c\u5bfc\u81f4\u53cc\u65b9\u7684 shared_ptr \u5f3a\u5f15\u7528\u6570\u91cf\u4e0d\u4f1a\u4e3a0\uff0c\u6240\u4ee5\u4e0d\u4f1a\u81ea\u52a8\u91ca\u653e\u5185\u5b58\uff0c\u4ea7\u751f\u4e86\u5185\u5b58\u6cc4\u6f0f","title":"\u5faa\u73af\u5f15\u7528\u95ee\u9898"},{"location":"Program/#unique_ptr","text":"\u53ea\u80fd\u6709\u4e00\u4e2a\u6307\u9488\u5360\u7528\u5bf9\u5e94\u7684\u5185\u5b58","title":"unique_ptr"},{"location":"Program/#weak_ptr","text":"std::weak_ptr \u662f C++11 \u5f15\u5165\u7684\u4e00\u79cd\u975e\u62e5\u6709\u578b\u667a\u80fd\u6307\u9488\uff0c\u5b83\u4e0e std::shared_ptr \u914d\u5408\u4f7f\u7528\uff0c\u7528\u4e8e\u89e3\u51b3\u5171\u4eab\u6240\u6709\u6743\u573a\u666f\u4e0b\u7684==\u5faa\u73af\u5f15\u7528\u95ee\u9898== \u6211\u4eec\u53ef\u4ee5\u5c06 weak_ptr \u7c7b\u578b\u6307\u9488\u89c6\u4e3a shared_ptr \u6307\u9488\u7684\u4e00\u79cd\u8f85\u52a9\u5de5\u5177\uff0c\u501f\u52a9 weak_ptr \u7c7b\u578b\u6307\u9488\uff0c \u6211\u4eec\u53ef\u4ee5\u83b7\u53d6 shared_ptr \u6307\u9488\u7684\u4e00\u4e9b\u72b6\u6001\u4fe1\u606f\uff0c\u6bd4\u5982\u6709\u591a\u5c11\u6307\u5411\u76f8\u540c\u7684 shared_ptr \u6307\u9488\u3001shared_ptr \u6307\u9488\u6307\u5411\u7684\u5806\u5185\u5b58\u662f\u5426\u5df2\u7ecf\u88ab\u91ca\u653e\u7b49\u7b49 std::weak_pt==r\u53ea\u6709\u6307\u5411\u5bf9\u8c61\u7684\u4f7f\u7528\u6743\uff0c\u800c\u6ca1\u6709\u7ba1\u7406\u6743\u3002== \u6240\u4ee5\u4e0d\u4f1a\u9020\u6210\u5faa\u73af\u5f15\u7528 \u5f53 weak_ptr \u7c7b\u578b\u6307\u9488\u7684\u6307\u5411\u548c\u67d0\u4e00 shared_ptr \u6307\u9488\u76f8\u540c\u65f6\uff0cweak_ptr \u6307\u9488\u5e76\u4e0d\u4f1a\u4f7f\u6240\u6307\u5806\u5185\u5b58\u7684\u5f15\u7528\u8ba1\u6570\u52a0 1\uff1b\u540c\u6837\uff0c\u5f53 weak_ptr \u6307\u9488\u88ab\u91ca\u653e\u65f6\uff0c\u4e4b\u524d\u6240\u6307\u5806\u5185\u5b58\u7684\u5f15\u7528\u8ba1\u6570\u4e5f\u4e0d\u4f1a\u56e0\u6b64\u800c\u51cf 1\u3002\u4e5f\u5c31\u662f\u8bf4\uff0cweak_ptr \u7c7b\u578b\u6307\u9488\u5e76\u4e0d\u4f1a\u5f71\u54cd\u6240\u6307\u5806\u5185\u5b58\u7a7a\u95f4\u7684\u5f15\u7528\u8ba1\u6570\u3002 weak_ptr \u6307\u9488\u66f4\u5e38\u7528\u4e8e\u6307\u5411\u67d0\u4e00 shared_ptr \u6307\u9488\u62e5\u6709\u7684\u5806\u5185\u5b58\uff0c\u56e0\u4e3a\u5728\u6784\u5efa weak_ptr \u6307\u9488\u5bf9\u8c61\u65f6\uff0c\u53ef\u4ee5\u5229\u7528\u5df2\u6709\u7684 shared_ptr \u6307\u9488\u4e3a\u5176\u521d\u59cb\u5316\u3002\u4f8b\u5982\uff1a std :: shared_ptr < int > sp ( new int ); std :: weak_ptr < int > wp3 ( sp ); \u7531\u6b64\uff0cwp3 \u6307\u9488\u548c sp \u6307\u9488\u6709\u76f8\u540c\u7684\u6307\u9488\u3002\u518d\u6b21\u5f3a\u8c03\uff0cweak_ptr \u7c7b\u578b\u6307\u9488\u4e0d\u4f1a\u5bfc\u81f4\u5806\u5185\u5b58\u7a7a\u95f4\u7684\u5f15\u7528\u8ba1\u6570\u589e\u52a0\u6216\u51cf\u5c11\u3002 #include <iostream> #include <memory> using namespace std ; int main () { std :: shared_ptr < int > sp1 ( new int ( 10 )); std :: shared_ptr < int > sp2 ( sp1 ); std :: weak_ptr < int > wp ( sp2 ); //\u8f93\u51fa\u548c wp \u540c\u6307\u5411\u7684 shared_ptr \u7c7b\u578b\u6307\u9488\u7684\u6570\u91cf cout << wp . use_count () << endl ; //\u91ca\u653e sp2 sp2 . reset (); cout << wp . use_count () << endl ; //\u501f\u52a9 lock() \u51fd\u6570\uff0c\u8fd4\u56de\u4e00\u4e2a\u548c wp \u540c\u6307\u5411\u7684 shared_ptr \u7c7b\u578b\u6307\u9488\uff0c\u83b7\u53d6\u5176\u5b58\u50a8\u7684\u6570\u636e cout << * ( wp . lock ()) << endl ; return 0 ; } //result: //2 //1 //10","title":"weak_ptr"},{"location":"Program/#_20","text":"\u907f\u514d\u5faa\u73af\u5f15\u7528 https://blog.csdn.net/weixin_45880571/article/details/119345415 struct Node : std :: enable_shared_from_this < Node > { explicit Node ( std :: string name ) : name_ ( std :: move ( name )) {} void add_child ( const std :: shared_ptr < Node >& child ) { child -> parent_ = weak_from_this (); // parent is non-owning; avoids cycle with children children_ . push_back ( child ); } void print () const { std :: cout << \"node \" << name_ ; if ( auto p = parent_ . lock ()) { std :: cout << \" parent=\" << p -> name_ ; } else { std :: cout << \" parent=<expired>\" ; } std :: cout << \" children=\" << children_ . size () << \" \\n \" ; } std :: vector < std :: shared_ptr < Node >> children_ ; std :: weak_ptr < Node > parent_ ; std :: string name_ ; }; \u7f13\u5b58 https://zhuanlan.zhihu.com/p/667078179 \u5355\u4f8b https://zhuanlan.zhihu.com/p/667078179","title":"\u5e94\u7528\u573a\u666f"},{"location":"Program/#_21","text":"\u7279\u6027 \u666e\u901a\u6307\u9488 unique_ptr shared_ptr weak_ptr \u5185\u5b58\u7ba1\u7406 \u624b\u52a8 \u81ea\u52a8 \u81ea\u52a8 \u4e0d\u7ba1\u7406\u5185\u5b58 \u6240\u6709\u6743 \u65e0\u660e\u786e\u6240\u6709\u6743 \u72ec\u5360\u6240\u6709\u6743 \u5171\u4eab\u6240\u6709\u6743 \u65e0\u6240\u6709\u6743\uff0c\u4ec5\u89c2\u5bdf \u53ef\u590d\u5236 \u662f \u5426\uff08\u5220\u9664\u62f7\u8d1d\uff09 \u662f \u662f \u53ef\u79fb\u52a8 \u662f \u662f \u662f \u662f \u5f15\u7528\u8ba1\u6570 \u65e0 \u65e0 \u6709\uff08\u5f3a\u5f15\u7528\u8ba1\u6570\uff09 \u6709\uff08\u5f31\u5f15\u7528\u8ba1\u6570\uff09 \u6027\u80fd\u5f00\u9500 \u6700\u5c0f \u5f88\u5c0f \u8f83\u5927\uff08\u539f\u5b50\u64cd\u4f5c\uff09 \u4e2d\u7b49\uff08\u68c0\u67e5\u6709\u6548\u6027\uff09 \u7ebf\u7a0b\u5b89\u5168 \u5426 \u5426 \u5f15\u7528\u8ba1\u6570\u7ebf\u7a0b\u5b89\u5168 \u5f15\u7528\u8ba1\u6570\u7ebf\u7a0b\u5b89\u5168 \u5faa\u73af\u5f15\u7528 \u624b\u52a8\u5904\u7406 \u65e0\u6b64\u95ee\u9898 \u53ef\u80fd\u5bfc\u81f4\u5185\u5b58\u6cc4\u6f0f \u53ef\u89e3\u51b3\u5faa\u73af\u5f15\u7528 \u7a7a\u6307\u9488\u68c0\u67e5 \u624b\u52a8\u68c0\u67e5 \u81ea\u52a8\u6790\u6784 \u81ea\u52a8\u6790\u6784 \u9700 lock() \u68c0\u67e5 \u89e3\u5f15\u7528\u5b89\u5168 \u60ac\u5782\u6307\u9488\u98ce\u9669 RAII \u4fdd\u8bc1 RAII \u4fdd\u8bc1 \u5fc5\u987b\u5148 lock() \u81ea\u5b9a\u4e49\u5220\u9664\u5668 \u4e0d\u652f\u6301 \u652f\u6301 \u652f\u6301 \u4e0d\u9002\u7528 \u6570\u7ec4\u652f\u6301 \u624b\u52a8 delete[] unique_ptr \u9700\u81ea\u5b9a\u4e49\u5220\u9664\u5668 \u4e0d\u9002\u7528 // \u666e\u901a\u6307\u9488 void rawPointerExample () { int * ptr = new int ( 42 ); // \u5fc5\u987b\u624b\u52a8\u5220\u9664 delete ptr ; } // unique_ptr void uniquePointerExample () { std :: unique_ptr < int > ptr = std :: make_unique < int > ( 42 ); // \u81ea\u52a8\u5220\u9664 // \u4e0d\u80fd\u590d\u5236 // std::unique_ptr<int> ptr2 = ptr; // \u9519\u8bef std :: unique_ptr < int > ptr2 = std :: move ( ptr ); // \u6b63\u786e } // shared_ptr void sharedPointerExample () { std :: shared_ptr < int > ptr1 = std :: make_shared < int > ( 42 ); std :: shared_ptr < int > ptr2 = ptr1 ; // \u53ef\u4ee5\u590d\u5236 // \u5f53ptr1\u548cptr2\u90fd\u9500\u6bc1\u65f6\uff0c\u5185\u5b58\u81ea\u52a8\u91ca\u653e }","title":"\u603b\u7ed3"},{"location":"Program/#_22","text":"\u5f53\u4e00\u4e2a\u5bf9\u8c61\u7684\u6709\u4e00\u4e2a\u6307\u9488\u7684\u65f6\u5019\uff0c\u590d\u5236\u5bf9\u8c61\u9700\u8981\u7279\u522b\u6ce8\u610f\uff0c\u8981\u770b\u662f\u5426\u4e24\u4e2a\u5bf9\u8c61\u7ba1\u7406\u540c\u4e00\u7247\u5185\u5b58\uff01\u5982\u679c\u4e0d\u8981\uff0c\u9700\u8981\u4f7f\u7528\u6df1\u62f7\u8d1d\uff0c\u521b\u5efa\u65b0\u7684\u5185\u5b58\u7a7a\u95f4\u548c\u6307\u9488 #include <bits/stdc++.h> class Foo { public : Foo () = default ; /** * @brief Construct with an initializer list of values. */ Foo ( std :: initializer_list < int > values ) { data_ . reserve ( values . size ()); for ( int v : values ) { data_ . push_back ( std :: make_unique < int > ( v )); } } /** * @brief Deep-copy constructor: allocate new ints with the same values. */ Foo ( const Foo & other ) { data_ . reserve ( other . data_ . size ()); for ( const auto & p : other . data_ ) { if ( p ) { data_ . push_back ( std :: make_unique < int > ( * p )); } else { data_ . push_back ( nullptr ); } } } /** * @brief Deep-copy assignment via copy-and-swap for strong exception safety. */ Foo & operator = ( const Foo & other ) { if ( this == & other ) return * this ; Foo tmp ( other ); swap ( tmp ); return * this ; } Foo ( Foo && ) noexcept = default ; Foo & operator = ( Foo && ) noexcept = default ; ~ Foo () = default ; /** * @brief Append a new value by allocating a fresh int. */ void Add ( int value ) { data_ . push_back ( std :: make_unique < int > ( value )); } /** * @brief Overwrite a value at the given index. */ void SetValue ( std :: size_t idx , int value ) { CheckIndex ( idx ); * data_ [ idx ] = value ; } /** * @brief Return number of stored elements. */ std :: size_t Size () const noexcept { return data_ . size (); } /** * @brief Read a value at the given index. */ int ValueAt ( std :: size_t idx ) const { CheckIndex ( idx ); return * data_ [ idx ]; } /** * @brief Expose the raw pointer at index (for tests). */ const int * PtrAt ( std :: size_t idx ) const { CheckIndex ( idx ); return data_ [ idx ]. get (); } private : std :: vector < std :: unique_ptr < int >> data_ ; void swap ( Foo & other ) noexcept { data_ . swap ( other . data_ ); } void CheckIndex ( std :: size_t idx ) const { if ( idx >= data_ . size ()) { throw std :: out_of_range ( \"Foo index out of range\" ); } } }; static void Require ( bool ok , std :: string_view msg ) { if ( ! ok ) { std :: cerr << \"Test failed: \" << msg << \" \\n \" ; std :: exit ( 1 ); } } int main () { std :: cout << \"Case 1: copy constructor deep-copies values. \\n \" ; Foo a { 1 , 2 , 3 }; Foo b = a ; Require ( a . Size () == b . Size (), \"copy size matches\" ); for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { Require ( a . ValueAt ( i ) == b . ValueAt ( i ), \"copy value matches\" ); Require ( a . PtrAt ( i ) != b . PtrAt ( i ), \"copy pointer differs\" ); } b . SetValue ( 0 , 99 ); Require ( a . ValueAt ( 0 ) == 1 , \"copy isolation after mutation\" ); std :: cout << \"Case 2: copy assignment deep-copies values. \\n \" ; Foo c { 7 , 8 }; c = a ; Require ( c . Size () == a . Size (), \"assign size matches\" ); for ( std :: size_t i = 0 ; i < c . Size (); ++ i ) { Require ( c . ValueAt ( i ) == a . ValueAt ( i ), \"assign value matches\" ); Require ( c . PtrAt ( i ) != a . PtrAt ( i ), \"assign pointer differs\" ); } std :: cout << \"Case 3: self-assignment keeps identity. \\n \" ; std :: vector < const int *> before ; before . reserve ( a . Size ()); for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { before . push_back ( a . PtrAt ( i )); } a = a ; for ( std :: size_t i = 0 ; i < a . Size (); ++ i ) { Require ( a . PtrAt ( i ) == before [ i ], \"self-assign pointer unchanged\" ); } std :: cout << \"Case 4: move transfers ownership. \\n \" ; Foo moved = std :: move ( a ); Require ( moved . Size () == 3 , \"moved size preserved\" ); std :: cout << \"moved-from size (unspecified) = \" << a . Size () << \" \\n \" ; std :: cout << \"All tests passed. \\n \" ; return 0 ; } basic/ptr/copy.cpp \u91cc\u7684 operator= \u7528\u7684\u662f copy-and-swap\uff1a Foo tmp(other); swap(tmp); \u539f\u56e0\u662f\uff1a \u5f3a\u5f02\u5e38\u5b89\u5168\uff1a\u5148\u6784\u9020 tmp\uff0c\u5982\u679c\u62f7\u8d1d\u5206\u914d\u629b\u5f02\u5e38\uff0c\u539f\u5bf9\u8c61\u5b8c\u5168\u4e0d\u53d8\uff1b\u53ea\u6709 tmp \u6210\u529f\u540e\u624d swap\u3002 \u590d\u7528\u62f7\u8d1d\u6784\u9020\uff1a\u53ea\u5199\u4e00\u5957\u6df1\u62f7\u8d1d\u903b\u8f91\uff0c\u907f\u514d\u91cd\u590d\u4ee3\u7801\u3002 \u81ea\u8d4b\u503c\u5b89\u5168\uff1a\u5373\u4f7f\u6ca1\u6709\u663e\u5f0f if (this == &other)\uff0c\u4e5f\u4e0d\u4f1a\u51fa\u9519\uff08\u53ea\u662f\u591a\u4e00\u6b21\u62f7\u8d1d\uff09\u3002 \u5982\u679c\u4f60\u4e0d\u5173\u5fc3\u5f3a\u5f02\u5e38\u5b89\u5168\uff0c\u786e\u5b9e\u53ef\u4ee5\u76f4\u63a5\u6e05\u7a7a\u518d\u9010\u4e2a\u590d\u5236\uff0c\u4f46\u4e00\u65e6\u4e2d\u9014\u5931\u8d25\u5bf9\u8c61\u5c31\u5904\u4e8e\u90e8\u5206\u4fee\u6539\u72b6\u6001\u3002\u590d\u5236\u540e\u518d swap \u53ef\u4ee5\u907f\u514d\u8fd9\u4e00\u70b9\u3002 \u2022 \u4e3e\u4e2a\u5177\u4f53\u4f8b\u5b50\uff1a \u5047\u8bbe Foo \u91cc\u6709\u5f88\u591a\u5143\u7d20\uff0c\u6b63\u5728\u505a a = b;\u3002 \u5982\u679c\u4f60\u7528\u201c\u76f4\u63a5\u590d\u5236\u201d\u7684\u5199\u6cd5\uff08\u5148\u6e05\u7a7a\u518d\u9010\u4e2a new\uff09\uff1a // \u4f2a\u4ee3\u7801 clear(a); for (p in b) { a.push_back(new int(*p)); // \u8fd9\u91cc\u53ef\u80fd\u629b\u5f02\u5e38 } \u5982\u679c\u5728\u4e2d\u9014\u5206\u914d\u5931\u8d25\uff08std::bad_alloc\uff09\uff0ca \u5df2\u7ecf\u88ab\u6e05\u7a7a\u4e86\u4e00\u534a\uff0c\u5bf9\u8c61\u72b6\u6001\u88ab\u7834\u574f\u3002 \u800c copy-and-swap\uff1a Foo tmp(b); // \u5148\u5b8c\u6574\u62f7\u8d1d\u5230\u4e34\u65f6\u5bf9\u8c61 swap(tmp); // \u518d\u4e00\u6b21\u6027\u4ea4\u6362 \u5982\u679c\u62f7\u8d1d\u65f6\u629b\u5f02\u5e38\uff0ctmp \u6784\u9020\u5931\u8d25\uff0ca \u5b8c\u5168\u6ca1\u52a8\uff1b \u62f7\u8d1d\u6210\u529f\u540e\u518d swap\uff0c\u64cd\u4f5c\u662f\u5e38\u91cf\u65f6\u95f4\u4e14\u4e0d\u4f1a\u629b\u5f02\u5e38\uff0ca \u8981\u4e48\u65e7\u503c\uff0c\u8981\u4e48\u65b0\u503c\uff0c\u6c38\u8fdc\u4e0d\u4f1a\u5904\u4e8e\u201c\u534a\u6210\u54c1\u201d\u72b6\u6001\u3002 \u8fd9\u5c31\u662f copy-and-swap \u7684\u6838\u5fc3\u4ef7\u503c\uff1a\u5f3a\u5f02\u5e38\u5b89\u5168 + \u4ee3\u7801\u590d\u7528\u3002 \u5982\u679c\u4f60\u786e\u5b9a\u62f7\u8d1d\u8fc7\u7a0b\u4e0d\u4f1a\u629b\u5f02\u5e38\uff08\u6bd4\u5982\u5168\u662f int\uff09\uff0c\u76f4\u63a5\u590d\u5236\u4e5f\u6ca1\u95ee\u9898\uff1b\u4f46\u6709\u52a8\u6001\u5206\u914d\u65f6\uff0ccopy-and-swap \u66f4\u7a33\u3002","title":"\u6df1\u62f7\u8d1d"},{"location":"Program/#stliterator","text":"\u5bb9\u5668 \u5934\u6587\u4ef6 \u7c7b\u522b \u7b80\u8981\u7279\u6027 / \u5178\u578b\u590d\u6742\u5ea6 / \u5907\u6ce8 std::array \u987a\u5e8f\u5bb9\u5668\uff08\u9759\u6001\uff09 \u56fa\u5b9a\u5927\u5c0f\u3001\u8fde\u7eed\u5185\u5b58\u3001O(1) \u968f\u673a\u8bbf\u95ee\uff08C++11\uff09 std::vector \u987a\u5e8f\u5bb9\u5668\uff08\u52a8\u6001\uff09 \u52a8\u6001\u6570\u7ec4\u3001\u8fde\u7eed\u5185\u5b58\u3001\u968f\u673a\u8bbf\u95ee O(1)\u3001push_back \u644a\u8fd8 O(1) std::deque \u987a\u5e8f\u5bb9\u5668\uff08\u53cc\u7aef\uff09 \u53cc\u7aef\u961f\u5217\u3001\u4e24\u7aef O(1) \u63d2\u5165/\u5220\u9664\u3001\u975e\u5355\u6bb5\u8fde\u7eed std::forward_list \u987a\u5e8f\u5bb9\u5668\uff08\u5355\u94fe\u8868\uff09 \u5355\u5411\u94fe\u8868\u3001O(1) \u5728\u4efb\u610f\u70b9\u63d2\u5165\uff08\u5728\u524d\u9a71\u5904\uff09\u3001\u8f83\u4f4e\u5f00\u9500\uff08C++11\uff09 std::list \u987a\u5e8f\u5bb9\u5668\uff08\u53cc\u94fe\u8868\uff09 \u53cc\u5411\u94fe\u8868\u3001\u8fed\u4ee3\u5668\u7a33\u5b9a\u3001\u4efb\u610f\u4f4d\u7f6e O(1) \u63d2\u5165/\u5220\u9664 std::string \u987a\u5e8f\u5bb9\u5668\uff08\u5b57\u7b26\u5e8f\u5217\uff09 \u4e13\u95e8\u5316\u7684\u8fde\u7eed\u5b57\u7b26\u5e8f\u5217\uff0c\u5e38\u7528\u6587\u672c\u64cd\u4f5c std::valarray \u6570\u503c\u6570\u7ec4\uff08\u5411\u91cf\u5316\uff09 \u9762\u5411\u6570\u503c\u8ba1\u7b97\u7684\u6570\u7ec4\uff0c\u652f\u6301\u5143\u7d20\u7ea7\u64cd\u4f5c std::bitset \u56fa\u5b9a\u4f4d\u96c6\u5408 \u7f16\u8bd1\u671f\u56fa\u5b9a\u5927\u5c0f\u4f4d\u96c6\u5408\uff0c\u9ad8\u6548\u4f4d\u64cd\u4f5c std::span \u975e\u62e5\u6709\u89c6\u56fe C++20\uff0c\u975e\u62e5\u6709\u7684\u8fde\u7eed\u533a\u95f4\u89c6\u56fe\uff08\u96f6\u62f7\u8d1d\uff09 std::stack \u5bb9\u5668\u9002\u914d\u5668 LIFO\uff0c\u9ed8\u8ba4\u5e95\u5c42\u5bb9\u5668 deque\uff0c\u63a5\u53e3\u6709\u9650 std::queue \u5bb9\u5668\u9002\u914d\u5668 FIFO\uff0c\u9ed8\u8ba4\u5e95\u5c42\u5bb9\u5668 deque std::priority_queue \u5bb9\u5668\u9002\u914d\u5668 / \u5806 \u9ed8\u8ba4\u7528 vector + push_heap/pop_heap\uff08binary heap\uff09\uff0ctop O(1)\uff0cpush/pop O(log n) std::set / std::multiset \u6709\u5e8f\u5173\u8054\u5bb9\u5668 \u57fa\u4e8e\u5e73\u8861\u6811\uff08\u901a\u5e38\u7ea2\u9ed1\u6811\uff09\uff0c\u6309\u952e\u6392\u5e8f\uff0c\u67e5\u627e/\u63d2\u5165/\u5220\u9664 O(log n) std::map / std::multimap \u6709\u5e8f\u5173\u8054\u5bb9\u5668 \u952e\u2192\u503c\u6620\u5c04\uff0c\u6309\u952e\u6709\u5e8f\uff0cO(log n) std::unordered_set / unordered_multiset \u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08\u54c8\u5e0c\uff09 \u54c8\u5e0c\u8868\u5b9e\u73b0\uff0c\u5e73\u5747 O(1) \u67e5\u627e/\u63d2\u5165\uff0c\u6700\u574f O(n) std::unordered_map / unordered_multimap \u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08\u54c8\u5e0c\uff09 \u54c8\u5e0c\u6620\u5c04\uff0c\u5e73\u5747 O(1) \uff08pmr\uff09std::pmr::vector / containers \u7b49 \u4f7f\u7528\u591a\u6001\u5185\u5b58\u8d44\u6e90\u7684\u5bb9\u5668 C++17/20 \u76f8\u5173\uff0c\u4fbf\u4e8e\u81ea\u5b9a\u4e49\u5185\u5b58\u5206\u914d\u7b56\u7565 \u7b80\u77ed\u8865\u5145\u8bf4\u660e\uff1a \u201c\u987a\u5e8f\u5bb9\u5668\u201d\u5f3a\u8c03\u5143\u7d20\u6309\u5e8f\u5b58\u50a8\uff0c\u652f\u6301\u8fed\u4ee3\uff1b\u201c\u5173\u8054\u5bb9\u5668\u201d\u6309\u952e\u7ec4\u7ec7\u5e76\u652f\u6301\u6309\u952e\u67e5\u627e\uff1b\u201c\u65e0\u5e8f\u201d\u7248\u672c\u4f7f\u7528\u54c8\u5e0c\u8868\u3002 std::priority_queue \u662f\u5bb9\u5668\u9002\u914d\u5668\uff0c\u5178\u578b\u5b9e\u73b0\u662f\u4e8c\u53c9\u5806\uff08\u901a\u8fc7 std::push_heap / pop_heap \u64cd\u4f5c\u5b9e\u73b0\uff09\uff0c\u4e0d\u662f\u6590\u6ce2\u90a3\u5951\u5806\u3002 \u8fed\u4ee3\u5668\u5931\u6548\u89c4\u5219\u3001\u7a33\u5b9a\u6027\uff08\u662f\u5426\u4fdd\u6301\u76f8\u7b49\u5143\u7d20\u76f8\u5bf9\u987a\u5e8f\uff09\u548c\u5177\u4f53\u5e38\u6570\u9879\u5728\u4e0d\u540c\u5bb9\u5668\u95f4\u5dee\u5f02\u8f83\u5927\uff0c\u4f7f\u7528\u65f6\u53c2\u7167\u6587\u6863\u5373\u53ef\u3002 \u8fd8\u6709\u4e00\u4e9b\u975e\u201c\u5bb9\u5668\u201d\u4f46\u5e38\u4e0e\u5bb9\u5668\u6df7\u7528\u7684\u7c7b\u578b\uff08\u5982 std::pair/std::tuple \u3001\u8fed\u4ee3\u5668\u9002\u914d\u5668\u3001ranges/view \u7b49\uff09\u53ca C++20+ \u7684 ranges/span/\u5c0f\u5de5\u5177\uff0c\u4e0d\u518d\u9010\u4e00\u5217\u51fa\u3002","title":"STL/Iterator"},{"location":"Program/#beginendprevnextadvancerbeginrend","text":"#include <iostream> // std::cout #include <iterator> // std::next #include <list> // std::list using namespace std ; int main () { //\u521b\u5efa\u5e76\u521d\u59cb\u5316\u4e00\u4e2a list \u5bb9\u5668 std :: list < int > mylist { 1 , 2 , 3 , 4 , 5 }; std :: list < int >:: iterator it = mylist . end (); //\u83b7\u53d6\u4e00\u4e2a\u8ddd\u79bb it \u8fed\u4ee3\u5668 2 \u4e2a\u5143\u7d20\u7684\u8fed\u4ee3\u5668\uff0c\u7531\u4e8e 2 \u4e3a\u6b63\u6570\uff0cnewit \u4f4d\u4e8e it \u5de6\u4fa7 auto newit = prev ( it , 2 ); cout << \"prev(it, 2) = \" << * newit << endl ; //n\u4e3a\u8d1f\u6570\uff0cnewit \u4f4d\u4e8e it \u53f3\u4fa7 it = mylist . begin (); newit = prev ( it , -2 ); cout << \"prev(it, -2) = \" << * newit ; return 0 ; } prev(it, 2) = 4 prev(it, -2) = 3 #include <iostream> // std::cout #include <iterator> // std::next #include <list> // std::list using namespace std ; int main () { //\u521b\u5efa\u5e76\u521d\u59cb\u5316\u4e00\u4e2a list \u5bb9\u5668 std :: list < int > mylist { 1 , 2 , 3 , 4 , 5 }; std :: list < int >:: iterator it = mylist . begin (); //\u83b7\u53d6\u4e00\u4e2a\u8ddd\u79bb it \u8fed\u4ee3\u5668 2 \u4e2a\u5143\u7d20\u7684\u8fed\u4ee3\u5668\uff0c\u7531\u4e8e 2 \u4e3a\u6b63\u6570\uff0cnewit \u4f4d\u4e8e it \u53f3\u4fa7 auto newit = next ( it , 2 ); cout << \"next(it, 2) = \" << * newit << endl ; //n\u4e3a\u8d1f\u6570\uff0cnewit \u4f4d\u4e8e it \u5de6\u4fa7 it = mylist . end (); newit = next ( it , -2 ); cout << \"next(it, -2) = \" << * newit ; return 0 ; } next(it, 2) = 3 next(it, -2) = 4 #include <iostream> // std::cout #include <iterator> // std::advance #include <vector> using namespace std ; int main () { //\u521b\u5efa\u4e00\u4e2a vector \u5bb9\u5668 vector < int > myvector { 1 , 2 , 3 , 4 }; //it\u4e3a\u968f\u673a\u8bbf\u95ee\u8fed\u4ee3\u5668\uff0c\u5176\u6307\u5411 myvector \u5bb9\u5668\u4e2d\u7b2c\u4e00\u4e2a\u5143\u7d20 vector < int >:: iterator it = myvector . begin (); //\u8f93\u51fa it \u8fed\u4ee3\u5668\u6307\u5411\u7684\u6570\u636e cout << \"\u79fb\u52a8\u524d\u7684 *it = \" << * it << endl ; //\u501f\u52a9 advance() \u51fd\u6570\u5c06 it \u8fed\u4ee3\u5668\u524d\u8fdb 2 \u4e2a\u4f4d\u7f6e advance ( it , 2 ); cout << \"\u79fb\u52a8\u540e\u7684 *it = \" << * it << endl ; return 0 ; } \u79fb\u52a8\u524d\u7684 it = 1 \u79fb\u52a8\u540e\u7684 it = 3 // \u53cd\u5411\u8fed\u4ee3\uff0c\u6ce8\u610f\u4e0d\u8981\u7528(auto it = v.end(); it!=v.begin; it--), v.end()\u662fUB std :: vector < int > v { 1 , 2 , 3 , 4 }; for ( auto it = v . rbegin (); it != v . rend (); ++ it ) { std :: cout << * it << \" \\n \" ; }","title":"begin/end/prev/next/advance/rbegin/rend"},{"location":"Program/#find","text":"\u6709\u5e8f/\u65e0\u5e8f\u5173\u8054\u5bb9\u5668\uff08std::map / std::unordered_map / std::set / std::unordered_set\uff09\uff1a std :: unordered_map < std :: string , int > m {{ \"a\" , 1 },{ \"b\" , 2 }}; auto it = m . find ( \"b\" ); if ( it != m . end ()) { // it->first / it->second } else { // \u4e0d\u5b58\u5728 } \u5e73\u5747\u590d\u6742\u5ea6\uff1aunordered_* O(1)\uff0cmap/set O(log N)\u3002 set/unordered_set \u7684 find \u8fd4\u56de\u8fed\u4ee3\u5668\uff0c\u6307\u5411\u5143\u7d20\u503c\u672c\u8eab\u3002 \u987a\u5e8f\u5bb9\u5668\uff08std::vector/std::list \u7b49\uff09==\u6ca1\u6709\u6210\u5458 find , \u4f7f\u7528std::find()\uff0c==\u7528\u7b97\u6cd5\uff1a std :: vector < int > v { 1 , 3 , 5 }; auto it = std :: find ( v . begin (), v . end (), 3 ); if ( it != v . end ()) { /* *it == 3 */ } \u590d\u6742\u5ea6 O(N)\u3002 ==\u81ea\u5b9a\u4e49==\u5224\u5b9a\uff08\u4f8b\u5982\u5728 vector \u91cc\u627e\u5947\u6570\uff09\u7528 std::find_if \uff1a #include <algorithm> #include <iostream> #include <string> #include <tuple> #include <vector> int main () { std :: vector < std :: tuple < std :: string , int , double >> samples { { \"apple\" , 3 , 1.1 }, { \"banana\" , 5 , 2.3 }, { \"cherry\" , 2 , 0.8 }, }; // lambda \u51fd\u6570\uff1a\u8f93\u5165\u5b57\u7b26\u4e32\uff0c\u82e5\u627e\u5230\u5219\u8fd4\u56de\u5bf9\u5e94\u7684 double\uff0c\u5426\u5219\u8fd4\u56de 0 auto getDouble = [ & ]( const std :: string & key ) -> double { auto it = std :: find_if ( samples . begin (), samples . end (), [ & ]( const auto & t ) { return std :: get < 0 > ( t ) == key ; }); if ( it != samples . end ()) { return std :: get < 2 > ( * it ); } return 0.0 ; }; std :: string curr_sample = \"banana\" ; double value = getDouble ( curr_sample ); if ( value != 0.0 ) { std :: cout << \"found \" << curr_sample << \" -> \" << value << \" \\n \" ; } else { std :: cout << curr_sample << \" not found \\n \" ; } return 0 ; } \u6ce8\u610f\uff1afind \u8fd4\u56de end \u8868\u793a\u672a\u627e\u5230\uff1b\u8bbf\u95ee\u524d\u5148\u68c0\u67e5\u3002","title":"find"},{"location":"Program/#stdpairstdtuple","text":"tuple\u662f\u4e00\u4e2a\u56fa\u5b9a\u5927\u5c0f\u7684\u4e0d\u540c\u7c7b\u578b\u503c\u7684\u96c6\u5408\uff0c\u662f\u6cdb\u5316\u7684std::pair std::tuple\u7406\u8bba\u4e0a\u53ef\u4ee5\u6709\u65e0\u6570\u4e2a\u4efb\u610f\u7c7b\u578b\u7684\u6210\u5458\u53d8\u91cf\uff0c\u800cstd::pair\u53ea\u80fd\u662f2\u4e2a\u6210\u5458\uff0c\u56e0\u6b64\u5728\u9700\u8981\u4fdd\u5b583\u4e2a\u53ca\u4ee5\u4e0a\u7684\u6570\u636e\u65f6\u5c31\u9700\u8981\u4f7f\u7528tuple\u5143\u7ec4\u4e86\u3002 std :: tuple < T1 , T2 , TN > t1 ; //\u521b\u5efa\u4e00\u4e2a\u7a7a\u7684tuple\u5bf9\u8c61\uff08\u4f7f\u7528\u9ed8\u8ba4\u6784\u9020\uff09\uff0c\u5b83\u5bf9\u5e94\u7684\u5143\u7d20\u5206\u522b\u662fT1\u548cT2...Tn\u7c7b\u578b\uff0c\u91c7\u7528\u503c\u521d\u59cb\u5316\u3002 std :: tuple < T1 , T2 , TN > t2 ( v1 , v2 , ... TN ); //\u521b\u5efa\u4e00\u4e2atuple\u5bf9\u8c61\uff0c\u5b83\u7684\u4e24\u4e2a\u5143\u7d20\u5206\u522b\u662fT1\u548cT2 ...Tn\u7c7b\u578b; \u8981\u83b7\u53d6\u5143\u7d20\u7684\u503c\u9700\u8981\u901a\u8fc7tuple\u7684\u6210\u5458get<Ith>(obj)\u8fdb\u884c\u83b7\u53d6(Ith\u662f\u6307\u83b7\u53d6\u5728tuple\u4e2d\u7684\u7b2c\u51e0\u4e2a\u5143\u7d20\uff0c\u8bf7\u770b\u540e\u9762\u5177\u4f53\u5b9e\u4f8b)\u3002 std :: tuple < T1 &> t3 ( ref & ); // tuple\u7684\u5143\u7d20\u7c7b\u578b\u53ef\u4ee5\u662f\u4e00\u4e2a\u5f15\u7528 std :: make_tuple ( v1 , v2 ); // \u50cfpair\u4e00\u6837\u4e5f\u53ef\u4ee5\u901a\u8fc7make_tuple\u8fdb\u884c\u521b\u5efa\u4e00\u4e2atuple\u5bf9\u8c61","title":"std::pair/std::tuple"},{"location":"Program/#custom-hash-for-map","text":"struct Point { int x {}; int y {}; bool operator == ( const Point & other ) const { return x == other . x && y == other . y ; } }; struct PointHash { std :: size_t operator ()( const Point & p ) const noexcept { std :: size_t h1 = std :: hash < int > {}( p . x ); std :: size_t h2 = std :: hash < int > {}( p . y ); return h1 ^ ( h2 + 0x9e3779b97f4a7c15ULL + ( h1 << 6 ) + ( h1 >> 2 )); } }; void DemoCustomKeyHash () { std :: unordered_map < Point , std :: string , PointHash > grid_name ; grid_name [{ 0 , 0 }] = \"origin\" ; grid_name [{ 1 , 2 }] = \"A\" ; grid_name [{ 2 , 1 }] = \"B\" ; std :: cout << \"[unordered_map with custom key/hash] \\n \" ; Point query { 1 , 2 }; if ( auto it = grid_name . find ( query ); it != grid_name . end ()) { std :: cout << \"found (\" << query . x << \", \" << query . y << \"): \" << it -> second << '\\n' ; } std :: cout << '\\n' ; }","title":"custom hash for map"},{"location":"Program/#priority_queue-vectorsort","text":"\u63a5\u53e3\u4e0e\u7528\u9014\uff1apriority_queue \u63d0\u4f9b\u201c\u59cb\u7ec8\u80fd\u53d6\u5f53\u524d\u6700\u5927/\u6700\u5c0f\u503c\u201d\u7684\u5806\u63a5\u53e3\uff1bvector+sort \u662f\u4e00\u6b21\u6027\u6392\u5e8f\u540e\u987a\u5e8f\u8bbf\u95ee\u7684\u5bb9\u5668\u7ec4\u5408\u3002 \u590d\u6742\u5ea6\uff1apriority_queue \u7684 push/pop/top \u90fd\u662f O(log N)/O(log N)/O(1)\uff0c\u9002\u5408\u52a8\u6001\u63d2\u5165+\u53cd\u590d\u53d6\u6781\u503c\uff1bvector \u521d\u59cb\u4e71\u5e8f\u65f6 sort \u4e00\u6b21 O(N log N)\uff0c\u4e4b\u540e\u6309\u5e8f\u8bfb\u53d6\u662f O(1) \u524d\u8fdb\u3002 \u6570\u636e\u66f4\u65b0\uff1a\u82e5\u9891\u7e41\u63d2\u5165/\u5220\u9664\u540c\u65f6\u8981\u4fdd\u6301\u6709\u5e8f\uff0cpriority_queue \u66f4\u9ad8\u6548\uff1bvector+sort \u6bcf\u6b21\u6253\u4e71\u540e\u9700\u91cd\u65b0\u6392\u5e8f\u3002 \u904d\u5386\u987a\u5e8f\uff1apriority_queue \u53ea\u80fd\u8bbf\u95ee\u5806\u9876\uff08\u6216\u4f9d\u6b21\u5f39\u51fa\uff09\uff1b\u65e0\u6cd5\u76f4\u63a5\u6709\u5e8f\u904d\u5386\u4e0d\u7834\u574f\u7ed3\u6784\u3002vector+sort \u5f97\u5230\u5b8c\u6574\u6709\u5e8f\u5e8f\u5217\uff0c\u53ef\u968f \u673a\u8bbf\u95ee\u3002 \u989d\u5916\u63a7\u5236\uff1apriority_queue \u652f\u6301\u81ea\u5b9a\u4e49\u6bd4\u8f83\u5668\u51b3\u5b9a\u5927\u9876/\u5c0f\u9876\uff1bvector+sort \u4e5f\u53ef\u81ea\u5b9a\u4e49\u6bd4\u8f83\u5668\uff0c\u4e14\u80fd\u7a33\u5b9a\u6392\u5e8f\uff08\u914d\u5408 stable_sort\uff09\u6216\u6309\u591a\u6761\u4ef6\u6392\u5e8f\u3002 \u5185\u5b58\u4e0e\u5e38\u6570\uff1a\u4e24\u8005\u90fd\u57fa\u4e8e contiguous storage\uff1bpriority_queue \u5c01\u88c5\u4e86\u5806\u64cd\u4f5c\uff0c\u5e38\u6570\u56e0\u5b50\u5c0f\uff0c\u907f\u514d\u591a\u6b21\u5168\u91cf\u6392\u5e8f\uff1bvector+sort \u5728 \u6570\u636e\u9759\u6001\u6216\u6279\u91cf\u5904\u7406\u65f6\u7b80\u5355\u76f4\u63a5\u3002","title":"priority_queue \u548c vector+sort \u76f8\u6bd4\u6709\u4ec0\u4e48\u533a\u522b"},{"location":"Program/#push_back-emplace_back","text":"class Person { int _age ; public : Person ( int age ) : _age ( age ) { cout << \"Construct a person.\" << _age << endl ; } Person ( const Person & p ) : _age ( p . _age ) { cout << \"Copy-Construct\" << _age << endl ; } Person ( const Person && p ) noexcept : _age ( p . _age ) { cout << \"Move-Construct\" << _age << endl ; } }; [!CAUTION] \u79fb\u52a8\u6784\u9020\u5f62\u53c2\u662f\u4f20\u53f3\u503c && noexcept \u544a\u8bc9\u7f16\u8bd1\u5668\u201c\u8fd9\u4e2a\u79fb\u52a8\u6784\u9020\u4e0d\u4f1a\u629b\u5f02\u5e38\u201d\u3002\u4f5c\u7528\uff1a \u6807\u8bb0\u540e\u53ef\u4ee5\u8ba9\u6807\u51c6\u5bb9\u5668\u5728\u9700\u8981\u642c\u79fb\u5143\u7d20\u65f6\u9009\u62e9\u79fb\u52a8\u800c\u975e\u9000\u56de\u5230\u62f7\u8d1d\uff08\u56e0\u4e3a\u5b83\u4fdd\u8bc1\u4e0d\u629b\uff0c\u5bb9\u5668\u53ef\u4ee5\u5b89\u5168\u79fb\u52a8\u5df2\u6709\u5143\u7d20\uff09\u3002 \u8bed\u4e49\uff1a\u627f\u8bfa\u4e0d\u4f1a\u629b\u51fa\u5f02\u5e38\uff1b\u82e5\u4ecd\u629b\u51fa\uff0c\u5c06\u8c03\u7528 std::terminate\u3002 #include <bits/stdc++.h> using namespace std ; class Person { int _age ; public : Person ( int age ) : _age ( age ) { cout << \"Construct a person.\" << _age << endl ; } Person ( const Person & p ) : _age ( p . _age ) { cout << \"Copy-Construct\" << _age << endl ; } Person ( const Person && p ) noexcept : _age ( p . _age ) { cout << \"Move-Construct\" << _age << endl ; } }; int main () { vector < Person > persons1 ; auto p = Person ( 1 ); // >: Construct a person.1 persons1 . push_back ( p ); std :: cout << \" -------------------- \" << std :: endl ; vector < Person > persons2 ; auto p2 = Person ( 2 ); // >: Construct a person.1 persons2 . emplace_back ( move ( p2 )); // >: Move-Construct1 persons2 . emplace_back ( 4 ); std :: cout << \" -------------------- \" << std :: endl ; vector < Person > persons3 ; persons3 . reserve ( 999 ); // Reserve space to avoid reallocation auto p3 = Person ( 3 ); // >: Construct a person.1 persons3 . emplace_back ( move ( p3 )); // >: Move-Construct1 persons3 . emplace_back ( 5 ); } Construct a person.1 Copy-Construct1 -------------------- Construct a person.2 Move-Construct2 Construct a person.4 Move-Construct2 -------------------- Construct a person.3 Move-Construct3 Construct a person.5 Move-Construct3 emplace_back() \u51fd\u6570\u5728\u539f\u7406\u4e0a\u6bd4 push_back() \u6709\u4e86\u4e00\u5b9a\u7684\u6539\u8fdb\uff0c\u5305\u62ec\u5728\u5185\u5b58\u4f18\u5316\u65b9\u9762\u548c\u8fd0\u884c\u6548\u7387\u65b9\u9762\u3002\u5185\u5b58\u4f18\u5316\u4e3b\u8981\u4f53\u73b0\u5728\u4f7f\u7528\u4e86==\u5c31\u5730\u6784\u9020==\uff08\u76f4\u63a5\u5728\u5bb9\u5668\u5185\u6784\u9020\u5bf9\u8c61\uff0c\u4e0d\u7528\u62f7\u8d1d\u4e00\u4e2a\u590d\u5236\u54c1\u518d\u4f7f\u7528\uff09+\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362\u7684\u65b9\u6cd5\u6765\u5b9e\u73b0\uff0c\u5728\u8fd0\u884c\u6548\u7387\u65b9\u9762\uff0c\u7531\u4e8e==\u7701\u53bb\u4e86\u62f7\u8d1d\u6784\u9020\u8fc7\u7a0b==\uff0c\u56e0\u6b64\u4e5f\u6709\u4e00\u5b9a\u7684\u63d0\u5347\u3002 eg2: #include <algorithm> #include <iostream> #include <string> #include <utility> #include <vector> struct Tracker { std :: string name ; explicit Tracker ( std :: string label ) : name ( std :: move ( label )) { // Tracker(std::string label) : name(std::move(label)) { std :: cout << \"ctor \" << name << '\\n' ; } Tracker ( const Tracker & other ) : name ( other . name ) { std :: cout << \"copy \" << name << '\\n' ; } Tracker ( Tracker && other ) noexcept : name ( std :: move ( other . name )) { std :: cout << \"move \" << name << '\\n' ; } Tracker & operator = ( const Tracker & other ) { name = other . name ; std :: cout << \"copy= \" << name << '\\n' ; return * this ; } Tracker & operator = ( Tracker && other ) noexcept { name = std :: move ( other . name ); std :: cout << \"move= \" << name << '\\n' ; return * this ; } }; int main () { std :: vector < Tracker > v ; v . reserve ( 4 ); std :: cout << \"v.size = \" << v . size () << \" \\n\\n \" ; std :: cout << \"push_back temporary: \\n \" ; v . push_back ( Tracker ( \"tmp\" )); // ctor for temporary, move into vector std :: cout << \" \\n emplace_back in place: \\n \" ; v . emplace_back ( \"emplaced\" ); // constructs directly in-place, no move/copy // std::cout << \"\\npush right value:\\n\"; // v.push_back(\"pushed_rvalue\"); // error, due to `explicit` std :: cout << \" \\n push_back lvalue: \\n \" ; Tracker t ( \"local\" ); v . push_back ( t ); // copies from lvalue std :: cout << \"t address before move: \" << & t << '\\n' ; std :: cout << \" \\n emplace_back move lvalue: \\n \" ; v . emplace_back ( std :: move ( t )); // moves from lvalue std :: cout << \" \\n current names in vector: \\n \" ; for ( const auto & item : v ) { std :: cout << item . name << ' ' ; } std :: cout << \" \\n current t.name after move: \" << ( t . name . empty () ? \"<moved-from>\" : t . name ) << '\\n' ; std :: cout << '\\n' ; std :: cout << \"t address after move : \" << & t << '\\n' ; std :: vector < Tracker > copied ; copied . reserve ( 2 ); std :: cout << \" \\n copy slice [0, 2): \\n \" ; copied . insert ( copied . end (), v . begin (), v . begin () + 2 ); // copies two elements std :: vector < Tracker > moved ; moved . reserve ( 2 ); std :: cout << \" \\n\\n move slice [2, 4): \\n \" ; std :: move ( v . begin () + 2 , v . begin () + 4 , std :: back_inserter ( moved )); // moves two elements std :: cout << \" \\n original names after move slice: \\n \" ; for ( const auto & item : v ) { std :: cout << ( item . name . empty () ? \"<moved-from>\" : item . name ) << ' ' ; } std :: cout << '\\n' ; return 0 ; } v.size = 0 push_back temporary: ctor tmp move tmp emplace_back in place: ctor emplaced push_back lvalue: ctor local copy local t address before move: 0x7ffe2e3461f0 emplace_back move lvalue: move local current names in vector: tmp emplaced local local current t.name after move: t address after move : 0x7ffe2e3461f0 copy slice [0, 2): copy tmp copy emplaced move slice [2, 4): move local move local original names after move slice: tmp emplaced https://zhuanlan.zhihu.com/p/213853588","title":"push_back \u548c emplace_back \u533a\u522b"},{"location":"Program/#_23","text":"C++ \u8fed\u4ee3\u5668(iterator)\u8d85\u8be6\u89e3+\u5b9e\u4f8b\u6f14\u7ec3_c++ iterator-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#_24","text":"","title":"\u5b57\u7b26\u4e32"},{"location":"Program/#_25","text":"","title":"\u57fa\u672c\u5bf9\u8c61"},{"location":"Program/#stdstring","text":"std::string \u4fdd\u8bc1\u5176\u5b57\u7b26\u5b58\u50a8\u5728\u5185\u5b58\u4e2d\u7684\u4e00\u4e2a\u8fde\u7eed\u533a\u57df\u5185\uff0c\u4ece\u800c\u5b9e\u73b0\u4e86\u901a\u8fc7\u7d22\u5f15\u5bf9\u5355\u4e2a\u5b57\u7b26\u8fdb\u884c\u9ad8\u6548\u7684\u968f\u673a\u8bbf\u95ee\uff0c\u5176\u65f6\u95f4\u590d\u6742\u5ea6\u4e3a O(1)","title":"std::string"},{"location":"Program/#stdstring_view","text":"c++17 \u5f15\u5165 \u301080\u3011\u5982\u4f55\u8ba9C++\u5b57\u7b26\u4e32\u66f4\u5feb_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"std::string_view"},{"location":"Program/#_26","text":"\u301083\u3011C++\u7684\u5c0f\u5b57\u7b26\u4e32\u4f18\u5316_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u5c0f\u5b57\u7b26\u4e32\u4f18\u5316"},{"location":"Program/#template","text":"","title":"\u6a21\u7248Template"},{"location":"Program/#_27","text":"\u6709\u65f6\uff0c\u6709\u4e24\u4e2a\u6216\u591a\u4e2a\u7c7b\uff0c\u5176\u529f\u80fd\u662f\u76f8\u540c\u7684\uff0c\u4ec5\u4ec5\u662f\u6570\u636e\u7c7b\u578b\u4e0d\u540c \u4e00\u4e2a\u7c7b\u4f3cstd::array \u7684\u6848\u4f8b\uff1a template < typename T , int N > class Array { private : T m_Array [ N ]; public : int GetSize () const { return N ;} }","title":"\u80cc\u666f"},{"location":"Program/#_28","text":"\u301053\u3011C++\u7684\u6a21\u677f_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u53c2\u8003"},{"location":"Program/#static-extern","text":"","title":"static &amp; extern"},{"location":"Program/#static","text":"\u4fee\u9970\u5c40\u90e8\u53d8\u91cf\uff0c\u4fee\u6539\u53d8\u91cf\u7684\u5b58\u50a8\u533a\u57df\u548c\u751f\u547d\u5468\u671f\uff0c\u4f7f\u53d8\u91cf\u5b58\u50a8\u5728\u9759\u6001\u533a\uff0c \u5728 main \u51fd\u6570\u8fd0\u884c\u524d\u5c31\u5206\u914d\u4e86\u7a7a\u95f4 \uff0c\u5982\u679c\u6709\u521d\u59cb\u503c\u5c31\u7528\u521d\u59cb\u503c\u521d\u59cb\u5316\u5b83\uff0c\u5982\u679c\u6ca1\u6709\u521d\u59cb\u503c\u7cfb\u7edf\u7528\u9ed8\u8ba4\u503c\u521d\u59cb\u5316\u5b83\u3002 \u4fee\u9970\u6210\u5458\u53d8\u91cf\uff0c\u4fee\u9970\u6210\u5458\u53d8\u91cf\u4f7f==\u6240\u6709\u7684\u5bf9\u8c61\u53ea\u4fdd\u5b58\u4e00\u4e2a\u8be5\u53d8\u91cf==\uff0c\u800c\u4e14\u4e0d\u9700\u8981\u751f\u6210\u5bf9\u8c61\u5c31\u53ef\u4ee5\u8bbf\u95ee\u8be5\u6210\u5458\u3002\u9759\u6001\u6210\u5458\u53d8\u91cf\u7684\u521d\u59cb\u5316\u5fc5\u987b\u5728\u51fd\u6570\u58f0\u660e\u4f53\u4e4b\u5916\u3002 \u4fee\u9970\u6210\u5458\u51fd\u6570\uff0c\u4fee\u9970\u6210\u5458\u51fd\u6570\u4f7f\u5f97==\u4e0d\u9700\u8981\u751f\u6210\u5bf9\u8c61\u5c31\u53ef\u4ee5\u8bbf\u95ee\u8be5\u51fd\u6570==\uff0c\u4f46\u662f\u5728 static \u51fd\u6570\u5185\u4e0d\u80fd\u8bbf\u95ee\u975e\u9759\u6001\u6210\u5458\u3002 \u4fee\u9970\u5168\u5c40\u53d8\u91cf\uff0c\u4f7f\u5168\u5c40\u53d8\u91cf\u7684\u4f5c\u7528\u57df==\u9650\u5236\u5728cpp\u5185\u90e8==\u3002\u5f53\u5934\u6587\u4ef6\u5b9a\u4e49static\u5168\u5c40\u53d8\u91cf\u540e\uff0c\u4f1a\u5728\u6bcf\u4e2acpp\u751f\u6210\u4e00\u4e2a\u5e38\u91cf\u533a\u53d8\u91cf\u5730\u5740\u3002 \u4fee\u9970\u666e\u901a\u51fd\u6570\uff0c\u8868\u660e\u51fd\u6570\u7684\u4f5c\u7528\u8303\u56f4\uff0c \u4ec5\u5728\u5b9a\u4e49\u8be5\u51fd\u6570\u7684\u6587\u4ef6\u5185\u624d\u80fd\u4f7f\u7528 \u3002\u5728\u591a\u4eba\u5f00\u53d1\u9879\u76ee\u65f6\uff0c\u4e3a\u4e86\u9632\u6b62\u4e0e\u4ed6\u4eba\u547d\u540d\u7a7a\u95f4\u91cc\u7684\u51fd\u6570\u91cd\u540d\uff0c\u53ef\u4ee5\u5c06\u51fd\u6570\u5b9a\u4f4d\u4e3a static\u3002\u529f\u80fd\u4e0e\u533f\u540d\u547d\u540d\u7a7a\u95f4\u7c7b\u4f3c\uff0c\u4f46\u7b26\u53f7\u4e0a\u4e0d\u540c\u3002","title":"static"},{"location":"Program/#_29","text":"\u4fee\u9970\u6210\u5458\u53d8\u91cf\uff0c\u4f5c\u4e3a\u7c7b\u7684\u5bf9\u8c61\u8ba1\u6570\u5668 \u8bbe\u7f6e\u516c\u5171\u53d8\u91cf // Static factory/singleton pattern via static local variable. class Logger { public : static Logger & Instance () { static Logger inst { \"main\" }; // constructed once, thread-safe since C++11, singleton return inst ; } void Log ( const std :: string & msg ) { std :: cout << \"[\" << name_ << \"] \" << msg << '\\n' ; } private : explicit Logger ( std :: string name ) : name_ ( std :: move ( name )) {} std :: string name_ ; }; int main (){ Logger :: Instance (). Log ( \"first log line\" ); Logger :: Instance (). Log ( \"reuse same logger\" ); } \u5355\u4f8b\u6a21\u5f0f\u662f\u6307\u5728\u6574\u4e2a\u7cfb\u7edf\u751f\u547d\u5468\u671f\u5185\uff0c\u4fdd\u8bc1\u4e00\u4e2a\u7c7b\u53ea\u80fd\u4ea7\u751f\u4e00\u4e2a\u5b9e\u4f8b\uff0c\u786e\u4fdd\u8be5\u7c7b\u7684\u552f\u4e00\u6027\u3002 \u3010C++\u3011C++ \u5355\u4f8b\u6a21\u5f0f\u603b\u7ed3\uff085\u79cd\u5355\u4f8b\u5b9e\u73b0\u65b9\u6cd5\uff09_\u5355\u4f8b\u6a21\u5f0fc++\u5b9e\u73b0-CSDN\u535a\u5ba2","title":"\u4f7f\u7528\u573a\u666f"},{"location":"Program/#_30","text":"https://zhuanlan.zhihu.com/p/605741092","title":"\u53c2\u8003"},{"location":"Program/#extern","text":"extern\u5176\u5b9e\u5c31\u662f\u4e00\u4e2a\u58f0\u660e\uff0c\u660e\u786e\u6307\u51fa\u4e00\u4e2a\u8bed\u53e5\u662f\u58f0\u660e\uff0c\u6bd4\u5982extern int i ;\u8fd9\u662f\u58f0\u660e\u53d8\u91cfi\uff0c\u800c\u4e0d\u662f\u5b9a\u4e49i\uff0c\u5b9a\u4e49i\u5219\u662fint i\uff08\u58f0\u660e\u4e0d\u5f00\u8f9f\u5185\u5b58\u7a7a\u95f4\uff0c\u800c\u5b9a\u4e49\u662f\u8981\u5f00\u8f9f\u5185\u5b58\u7a7a\u95f4\u7684\uff09","title":"extern"},{"location":"Program/#_31","text":"\u9002\u7528\u4e8e\u7b80\u5355\u9879\u76ee\uff0c\u51e0\u4e2a\u6587\u4ef6\u4e4b\u95f4\u7684\u8c03\u7528 //test.c\u6587\u4ef6 int i = 5 ; //main.c\u6587\u4ef6 #include <stdio.h> extern int i ; int main () { printf ( \"i=%d \\n \" , i ); return 0 ; } \u9002\u5408\u7528\u4e8e\u5927\u5de5\u7a0b \u5047\u5982\u6211\u4e00\u4e2a\u5927\u5de5\u7a0b\uff0c\u8fd9\u4e2a\u5de5\u7a0b\u7531\u8d85\u7ea7\u591a\u7684\u6587\u4ef6\uff0c\u8fd9\u4e9b\u6587\u4ef6\u5047\u5982\u90fd\u8981\u8bbf\u95eetest.c\u6587\u4ef6\u7684 \u53d8\u91cf i,\u90a3\u4e48\uff0c\u53ea\u80fd\u5728\u8fd9\u4e9b\u6587\u4ef6\u4e2d\uff0c\u6bcf\u4e2a\u6587\u4ef6\u7684\u5f00\u5934\u90fd \u58f0\u660e\u53d8\u91cf i,\u5e76\u4e14\uff0c\u5047\u5982\u6211\u7684test.c\uff0c\u4e0d\u6b62\u4e00\u4e2a\u5b9a\u4e49\u4e00\u4e2a\u53d8\u91cfi,\u6709\u597d\u591a\u5176\u4ed6\u53d8\u91cf\u5462\uff1f\u5728\u5176\u4ed6\u6587\u4ef6\u8bbf\u95ee\u65f6\u5019\uff0c\u90fd\u8981\u58f0\u660e\u597d\u591a\u53d8\u91cf\uff0c\u8fd9\u4f1a\u4f7f\u5f97\u4e66\u5199\u96be\u5ea6\u5f88\u7e41\u7410\uff0c\u5e76\u4e14\u7ef4\u62a4\u6210\u672c\u4e5f\u5927\u3002 \u6240\u4ee5\uff0c\u53ef\u4ee5\u628a\u58f0\u660e\u8bed\u53e5\u653e\u5230\u4e00\u4e2a\u5934\u6587\u4ef6\u4e2d\u53bb\u4f7f\u7528\uff0c\u5373\u5b9a\u4e49\u4e00\u4e2atest.h\u7684\u5934\u6587\u4ef6\uff0c\u5728\u8be5\u5934\u6587\u4ef6\u4e2d\u6dfb\u52a0\u58f0\u660e\uff0c\u7136\u540e\u5f53\u6709\u5176\u4ed6\u6587\u4ef6\u9700\u8981\u8c03\u7528\u8fd9\u4e9b\u53d8\u91cf\u65f6\uff0c\u4e4b\u95f4\u8c03\u7528\u6b64\u5934\u6587\u4ef6\u5373\u53ef\u3002 //test.c\u6587\u4ef6 int i = 5 ; int b = 6 ; int b = 7 ; //test.h extern int i = 5 ; extern int b = 6 ; extern int b = 7 ; //main.c\u6587\u4ef6 #include <stdio.h> #include \"test.h\" //extern int i;\u4e0d\u518d\u9700\u8981\u7528\u6b64\u65b9\u5f0f\uff0c\u6539\u4e3a\u8c03\u7528test.h\u5934\u6587\u4ef6\u5373\u53ef int main () { printf ( \"i=%d \\n \" , i ); return 0 ; } extern \u201cC\u201d extern \"C\" \u4fee\u9970\u7684\u8bed\u53e5\u662f\u4e3a\u4e86==\u7f16\u8bd1\u5668\u6309\u7167c\u7684\u65b9\u5f0f\u53bb\u8fdb\u884c\u7f16\u8bd1==\u7684\uff0c\u4e3a\u4ec0\u4e48\u9700\u8981\u8fd9\u6837\u5462\uff0c\u662f\u56e0\u4e3a\uff0c\u5982\u679c\u5728cpp\u6587\u4ef6\u4e2d\u8c03\u7528\u4e86c\u51fd\u6570\uff0c\u90a3\u4e48\u5c31\u9700\u8981\u5bf9\u8fd9\u4e9bc\u51fd\u6570\u8fdb\u884cextern \"C\"\u64cd\u4f5c\uff0c\u4ece\u800c\u5728\u7f16\u8bd1cpp\u7a0b\u5e8f\u65f6\uff0c\u8c03\u7528\u8fd9\u4e9b\u51fd\u6570\u7684\u65f6\u5019\uff0c\u8fd9\u4e9b\u51fd\u6570\u8981\u6309\u7167c\u7f16\u8bd1\u3002","title":"\u4f7f\u7528\u573a\u666f"},{"location":"Program/#_32","text":"https://blog.csdn.net/ytt999/article/details/139352522","title":"\u53c2\u8003"},{"location":"Program/#_33","text":"","title":"\u5f15\u7528"},{"location":"Program/#_34","text":"\u51cf\u5c11\u62f7\u8d1d \u51fd\u6570\u4f20\u53c2 \u4ee3\u7801\u7b80\u6d01","title":"\u5e38\u89c1\u5e94\u7528\u573a\u666f"},{"location":"Program/#_35","text":"std :: vector < int > numbers = { 1 , 2 , 3 }; int & a = numbers [ 2 ]; numbers . pop_back (); std :: cout << \"a = \" << a << \" \\n \" ; \u8fd9\u662f\u672a\u5b9a\u4e49\u884c\u4e3a\u3002int &a = numbers[2]; \u7ed1\u5b9a\u5230\u6700\u540e\u4e00\u4e2a\u5143\u7d20\uff0cpop_back() \u4f1a\u6790\u6784\u5e76\u79fb\u9664\u8be5\u5143\u7d20\uff0c\u5f15\u7528\u53d8\u6210\u60ac\u7a7a\u3002\u521a\u597d\u5185\u5b58\u8fd8\u6ca1\u88ab\u8986 \u76d6\uff0c\u6240\u4ee5\u6253\u5370\u51fa\u4e86\u65e7\u503c 3\uff0c\u4f46\u8fd9\u53ea\u662f\u5076\u7136\uff1a\u6362\u4e2a\u7f16\u8bd1\u5668/\u4f18\u5316/\u573a\u666f\u53ef\u80fd\u662f\u4efb\u610f\u503c\u751a\u81f3\u5d29\u6e83\u3002","title":"\u6ce8\u610f"},{"location":"Program/#_36","text":"\u5de6\u503c \u6307\u65e2\u80fd\u591f\u51fa\u73b0\u5728\u7b49\u53f7\u5de6\u8fb9\uff0c\u4e5f\u80fd\u51fa\u73b0\u5728\u7b49\u53f7\u53f3\u8fb9\u7684\u53d8\u91cf\uff1b \u53f3\u503c \u5219\u662f\u53ea\u80fd\u51fa\u73b0\u5728\u7b49\u53f7\u53f3\u8fb9\u7684\u53d8\u91cf int a ; // a \u4e3a\u5de6\u503c a = 3 ; // 3 \u4e3a\u53f3\u503c \u53f3\u503c\u4e00\u822c\u662f\u4e0d\u53ef\u5bfb\u5740\u7684\u5e38\u91cf \u533a\u522b\u4e4b\u4e00\u662f\u5de6\u503c\u53ef\u4ee5\u88ab\u4fee\u6539\uff0c\u800c\u53f3\u503c\u4e0d\u80fd","title":"\u5de6\u503c\u4e0e\u53f3\u503c"},{"location":"Program/#_37","text":"","title":"\u5de6\u503c\u5f15\u7528&amp;"},{"location":"Program/#_38","text":"\u4e00\u6b21\u6027\u4f7f\u7528 \uff1a\u53f3\u503c\u5f15\u7528\u53ea\u80fd\u7ed1\u5b9a\u5230\u53f3\u503c\u4e0a\uff0c\u4e00\u65e6\u7ed1\u5b9a\uff0c\u539f\u59cb\u7684\u53f3\u503c\u5c31\u4e0d\u80fd\u518d\u88ab\u4f7f\u7528\u3002 \u79fb\u52a8\u8bed\u4e49 \uff1a\u53f3\u503c\u5f15\u7528\u5141\u8bb8\u4f60\u8f6c\u79fb\u8d44\u6e90\u7684\u6240\u6709\u6743\uff0c\u800c\u4e0d\u662f\u590d\u5236\u8d44\u6e90\u3002\u8fd9\u662f\u901a\u8fc7\u79fb\u52a8\u6784\u9020\u51fd\u6570\u548c\u79fb\u52a8\u8d4b\u503c\u8fd0\u7b97\u7b26\u5b9e\u73b0\u7684(std::move)\u3002 \u4e34\u65f6\u5bf9\u8c61 \uff1a\u53f3\u503c\u5f15\u7528\u53ef\u4ee5\u7528\u6765\u5ef6\u957f\u4e34\u65f6\u5bf9\u8c61\u7684\u751f\u547d\u5468\u671f\uff0c\u4f7f\u5176\u53ef\u4ee5\u88ab\u591a\u6b21\u4f7f\u7528\u3002 \u5b8c\u7f8e\u8f6c\u53d1 \uff1a\u53f3\u503c\u5f15\u7528\u5728\u6a21\u677f\u7f16\u7a0b\u4e2d\u7528\u4e8e\u5b8c\u7f8e\u8f6c\u53d1\u53c2\u6570\uff0c\u8fd9\u6837\u53ef\u4ee5\u4fdd\u7559\u53c2\u6570\u7684\u5de6\u503c\u6216\u53f3\u503c\u6027\u8d28\u3002 int x = 6 ; // x\u662f\u5de6\u503c\uff0c6\u662f\u53f3\u503c int & y = x ; // \u5de6\u503c\u5f15\u7528\uff0cy\u5f15\u7528x int & z1 = x * 6 ; // \u9519\u8bef\uff0cx*6\u662f\u4e00\u4e2a\u53f3\u503c const int & z2 = x * 6 ; // \u6b63\u786e\uff0c\u53ef\u4ee5\u5c06\u4e00\u4e2aconst\u5f15\u7528\u7ed1\u5b9a\u5230\u4e00\u4e2a\u53f3\u503c int && z3 = x * 6 ; // \u6b63\u786e\uff0c\u53f3\u503c\u5f15\u7528 int && z4 = x ; // \u9519\u8bef\uff0cx\u662f\u4e00\u4e2a\u5de6\u503c [!WARNING] \u8fd9\u4e2a\u65f6\u5019 PrintName(firstName) \u662f\u53ef\u4ee5\u7684 \u4f46\u662f PrintName(firstName+lastName) \u662f\u4e0d\u884c\u7684 \u5982\u679c\u51fd\u6570\u58f0\u660e\u4e3a void PrintName(const std::string& name) \uff0c\u90a3\u4e48\u4e24\u79cd\u90fd\u53ef\u4ee5\u4e86\u5c31\u53ef\u4ee5\u4e86 \u5982\u679c\u58f0\u660e\u4e3a\u53f3\u503c\u5f15\u7528 void PrintName(std::string&& name) , \u90a3\u4e48\u8f93\u5165\u53c2\u6570\u53ea\u80fd\u662f\u53f3\u503c firstName+lastName \u90a3\u4e48\u53f3\u503c\u5f15\u7528\u6709\u4ec0\u4e48\u7528\uff1f\u53ef\u4ee5\u5728\u51fd\u6570\u91cc\u9762\u7528 move \u4e86 std :: vector < std :: string > v { \"hello\" , \"world\" }; // \u53d6\u672b\u5c3e\u5143\u7d20\u7684\u53f3\u503c\u5f15\u7528\uff0c\u5e76\u628a\u5b83\u79fb\u52a8\u5230\u65b0\u5b57\u7b26\u4e32 std :: string && ref = std :: move ( v . back ()); std :: cout << \"v.back() before move = '\" << v . back () << \"' (size=\" << v . back (). size () << \") \\n \" ; std :: string moved = std :: move ( ref ); std :: cout << \"moved = '\" << moved << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v . back () << \"' (size=\" << v . back (). size () << \") \\n \" ; v.back() before move = 'world' (size=5) moved = 'world' v.back() after move = '' (size=0) std :: vector < std :: pair < std :: string , int >> v {{ \"hello\" , 1 }, { \"world\" , 2 }}; std :: string && ref = std :: get < 0 > ( std :: move ( v . back ())); // std::string &&ref = std::get<0>(v.back()); // error: cannot bind rvalue reference of type 'std::string&&' to lvalue of type std :: cout << \"v.back() before move = '\" << v . back (). first << \"' (size=\" << v . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v . back (). second << \" \\n \" ; std :: string getRight = std :: move ( ref ); std :: cout << \"getRight = '\" << getRight << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v . back (). first << \"' (size=\" << v . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v . back (). second << \" \\n \" ; std :: cout << \"------------------- \\n \" ; std :: vector < std :: pair < std :: string , int >> v2 {{ \"hello\" , 1 }, { \"world\" , 2 }}; std :: string && ref2 = std :: get < 0 > ( std :: move ( v2 . back ())); std :: cout << \"v.back() before move = '\" << v2 . back (). first << \"' (size=\" << v2 . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v2 . back (). second << \" \\n \" ; std :: string getRight2 = ref2 ; // if not move std :: cout << \"getRight = '\" << getRight2 << \"' \\n \" ; std :: cout << \"v.back() after move = '\" << v2 . back (). first << \"' (size=\" << v2 . back (). first . size () << \") \\n \" ; std :: cout << \"v.back().second = \" << v2 . back (). second << \" \\n \" ; v.back() before move = 'world' (size=5) v.back().second = 2 getRight = 'world' v.back() after move = '' (size=0) v.back().second = 2 -------------------------------- v.back() before move = 'world' (size=5) v.back().second = 2 getRight = 'world' v.back() after move = 'world' (size=5) v.back().second = 2 \u301085\u3011C++\u7684\u5de6\u503c\u4e0e\u53f3\u503c_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u53f3\u503c\u5f15\u7528&amp;&amp;"},{"location":"Program/#stdmove","text":"C++ std::move\u6df1\u5165\u89e3\u6790 | \u79fb\u52a8\u8bed\u4e49\u4e0e\u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 std::move \u53ef\u4ee5\u544a\u8bc9\u7f16\u8bd1\u5668\u5c06\u4e00\u4e2a\u5bf9\u8c61\u89c6\u4e3a\u53f3\u503c\uff0c\u4ece\u800c\u89e6\u53d1\u79fb\u52a8\u8bed\u4e49\u7684\u64cd\u4f5c \u53ea\u662f\u5c06\u5bf9\u8c61\u72b6\u6001\u6216\u8005\u6240\u6709\u6743\u4ece\u4e00\u4e2a\u5bf9\u8c61\u8f6c\u79fb\u5230\u53e6\u4e00\u4e2a\u5bf9\u8c61\uff0c\u6ca1\u6709\u6d89\u53ca\u5185\u5b58\u7684\u642c\u8fc1\u6216\u8005\u5185\u5b58\u62f7\u8d1d\uff0c\u4ece\u800c==\u6781\u5927\u5730\u63d0\u9ad8\u4ee3\u7801\u6548\u7387==\u3002 \u5bf9\u4e8eC++\u7684\u7c7b\u6765\u8bf4\uff0c\u901a\u5e38\u6709 \u6784\u9020\u51fd\u6570 \u3001 \u8d4b\u503c\u6784\u9020\u51fd\u6570 \u3001 \u62f7\u8d1d\u6784\u9020\u51fd\u6570 \u7b49\u9002\u7528\u4e8e\u5728\u4e0d\u540c\u7684\u6761\u4ef6\u4e0b\u521b\u5efa\u65b0\u5bf9\u8c61\uff0c\u4eceC++11\u5f00\u59cb\uff0c\u8fd8\u6709\u4e86 \u79fb\u52a8\u6784\u9020\u51fd\u6570 \uff0c\u5b83==\u4e0d\u540c\u4e8e\u62f7\u8d1d\u6784\u9020\u51fd\u6570\uff0c\u901a\u5e38\u4e0d\u4f1a\u8fdb\u884c\u8d44\u6e90\u7684\u590d\u5236==\uff08\u9664\u975e\u5728\u81ea\u5b9a\u4e49\u7684\u79fb\u52a8\u6784\u9020\u51fd\u6570\u4e2d\u975e\u8981\u8fdb\u884c\u8d44\u6e90\u7684\u590d\u5236\uff0c\u76f8\u4fe1\u5927\u5bb6\u4e0d\u4f1a\u8fd9\u4e48\u505a\uff09\uff0c\u5f53\u8fdb\u884c\u53c2\u6570\u4f20\u9012\u7b49\u4e00\u4e9b\u64cd\u4f5c\u65f6\uff0c\u5de7\u5999\u5229\u7528std::move\u5b9e\u73b0\u79fb\u52a8\u8bed\u4e49\uff0c\u5c31\u53ef\u4ee5\u51cf\u5c11\u4e4b\u524d==\u4e0d\u5fc5\u8981\u7684\u62f7\u8d1d\u6784\u9020==\uff0c\u4ece\u800c\u5927\u5e45\u63d0\u9ad8\u7a0b\u5e8f\u6548\u7387\uff0c\u4e0b\u9762\u770b\u4ee3\u7801\u6709\u52a9\u4e8e\u52a0\u6df1\u7406\u89e3\u3002 \u79fb\u52a8\u6784\u9020\u51fd\u6570\u5c31\u662f\u53f3\u503c\u5f15\u7528\uff1a \u301090\u3011stdmove\u4e0e\u79fb\u52a8\u8d4b\u503c\u64cd\u4f5c\u7b26_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"std::move"},{"location":"Program/#_39","text":"#include <stdio.h> #include <unistd.h> #include <iostream> #include <vector> class MyClass { public : MyClass ( int value ) : ptr_ ( new int ( value )) { // \u6784\u9020\u51fd\u6570\uff0c\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c std :: cout << \"Default constructor called: MyClass(int value)\" << std :: endl ; } MyClass ( const MyClass & other ) // \u62f7\u8d1d\u6784\u9020\u51fd\u6570\uff0c\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c : ptr_ ( new int ( * other . ptr_ )) { std :: cout << \"Copy constructor called: MyClass(const MyClass& other)\" << std :: endl ; } MyClass ( MyClass && other ) noexcept // \u79fb\u52a8\u6784\u9020\u51fd\u6570\uff0c\u53ea\u662f\u5730\u5740\u7684\u590d\u5236\uff0c\u6ca1\u6709\u65b0\u5f00\u5185\u5b58\u3001\u8d44\u6e90\u590d\u5236 : ptr_ ( other . ptr_ ) { other . ptr_ = nullptr ; std :: cout << \"Move constructor called: MyClass(MyClass&& other)\" << std :: endl ; } MyClass & operator = ( const MyClass & other ) { // \u8d4b\u503c\u6784\u9020\u51fd\u6570\uff0c\u4e5f\u5b58\u5728\u5f00\u8f9f\u5185\u5b58\u3001\u590d\u5236\u8d44\u6e90\u7684\u64cd\u4f5c if ( & other == this ) { return * this ; // \u81ea\u6211\u8d4b\u503c\uff0c\u76f4\u63a5\u8fd4\u56de } if ( ptr_ ) { delete ptr_ ; // \u91ca\u653e\u539f\u6709\u5185\u5b58 } // \u9010\u4e2a\u8d4b\u503c ptr_ = new int ( * other . ptr_ ); return * this ; } ~ MyClass () { if ( ptr_ ) { delete ptr_ ; } std :: cout << \"Destructor called.\" << std :: endl ; } int GetValue ( void ) { return * ptr_ ; } // \u6253\u5370\u6570\u636e void PrintData () const { std :: cout << \"Data: \" << * ptr_ << std :: endl ; } private : int * ptr_ ; // \u76f8\u5f53\u4e8eClass\u5185\u90e8\u7ba1\u7406\u7684\u8d44\u6e90 }; \u4e0b\u9762\u6211\u4eec\u770b\u4e00\u4e0b\u5982\u4f55\u901a\u8fc7std :: move\u89e6\u53d1\u79fb\u52a8\u6784\u9020\u51fd\u6570 \uff1a int main ( void ) MyClass obj1 ( 10 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj2 = std :: move ( obj1 ); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 MyClass obj3 ( 30 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj4 ( std :: move ( obj3 )); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 return 0 ; } int main ( void ) MyClass obj1 ( 10 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj2 = std :: move ( obj1 ); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 MyClass obj3 ( 30 ); // \u8c03\u7528\u9ed8\u8ba4\u6784\u9020\u51fd\u6570 MyClass obj4 ( std :: move ( obj3 )); // \u8c03\u7528\u79fb\u52a8\u6784\u9020\u51fd\u6570 return 0 ; } \u53ef\u4ee5\u76f4\u89c2\u5730\u770b\u5230\u5229\u7528obj1\u521b\u5efaobj2\u65f6\u4ee5\u53ca\u5229\u7528obj3\u521b\u5efaobj4\u65f6\uff0c\u5747\u8c03\u7528\u4e86\u79fb\u52a8\u6784\u9020\u51fd\u6570\u800c\u4e0d\u662f\u8d4b\u503c\u6784\u9020\u51fd\u6570\u6216\u62f7\u8d1d\u6784\u9020\u51fd\u6570","title":"\u6848\u4f8b"},{"location":"Program/#stdforward","text":"(73 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) C++\u7f16\u7a0b\u7cfb\u5217\u7b14\u8bb0\uff083\uff09\u2014\u2014std::forward\u4e0e\u5b8c\u7f8e\u8f6c\u53d1\u8be6\u89e3 - \u77e5\u4e4e \u4e3b\u8981\u7528\u4e8e\u4ee5\u4e0b\u573a\u666f\uff1a \u63d0\u9ad8\u6a21\u677f\u51fd\u6570\u53c2\u6570\u4f20\u9012\u8fc7\u7a0b\u7684\u8f6c\u53d1\u6548\u7387 \u3002","title":"\u5b8c\u7f8e\u8f6c\u53d1\uff08std::forward\uff09"},{"location":"Program/#_40","text":"template < typename T > void func ( T && arg ); int main () { int a = 5 ; func ( a ); // arg\u4e3aint&\uff0c\u5f15\u7528\u6298\u53e0\u4e3a\u5de6\u503c\u5f15\u7528 func ( 10 ); // arg\u4e3aint&&\uff0c\u5f15\u7528\u6298\u53e0\u4e3a\u53f3\u503c\u5f15\u7528 int & ref = a ; func ( ref ); // arg\u4e3aint&\uff0c\u5f15\u7528\u4e0d\u80fd\u6298\u53e0 }","title":"\u5f15\u7528\u6298\u53e0"},{"location":"Program/#_41","text":"\u301085\u3011C++\u7684\u5de6\u503c\u4e0e\u53f3\u503c_\u54d4\u54e9\u54d4\u54e9_bilibili \u301089\u3011C++\u79fb\u52a8\u8bed\u4e49_\u54d4\u54e9\u54d4\u54e9_bilibili \u301090\u3011stdmove\u4e0e\u79fb\u52a8\u8d4b\u503c\u64cd\u4f5c\u7b26_\u54d4\u54e9\u54d4\u54e9_bilibili C++\u7f16\u7a0b\u7cfb\u5217\u7b14\u8bb0\uff083\uff09\u2014\u2014std::forward\u4e0e\u5b8c\u7f8e\u8f6c\u53d1\u8be6\u89e3 - \u77e5\u4e4e \u5b8c\u7f8e\u8f6c\u53d1\u4e0e\u4e07\u80fd\u5f15\u7528\u8be6\u89e3 | C++\u9ad8\u7ea7\u7279\u6027 | C++ \u7f16\u7a0b\u6307\u5357","title":"\u53c2\u8003"},{"location":"Program/#_42","text":"\u5728C\u8bed\u8a00\u4e2d\uff0c\u5982\u679c\u8d4b\u503c\u8fd0\u7b97\u7b26\u5de6\u53f3\u4e24\u4fa7\u7c7b\u578b\u4e0d\u540c\uff0c\u6216\u8005\u5f62\u53c2\u4e0e\u5b9e\u53c2\u7c7b\u578b\u4e0d\u5339\u914d\uff0c\u6216\u8005\u8fd4\u56de\u503c\u7c7b\u578b\u4e0e\u63a5\u6536\u8fd4\u56de\u503c\u7c7b\u578b\u4e0d\u4e00\u81f4\u65f6\uff0c\u5c31\u9700\u8981\u53d1\u751f\u7c7b\u578b\u8f6c\u5316 \u7f16\u8bd1\u5668\u5728\u7f16\u8bd1\u9636\u6bb5\u81ea\u52a8\u8fdb\u884c\uff0c\u80fd\u8f6c\u5c31\u8f6c\uff0c\u4e0d\u80fd\u8f6c\u5c31\u7f16\u8bd1\u5931\u8d25\u3002 \u9700\u8981\u6ce8\u610f\u7684\u662f\uff0c\u53ea\u6709\u76f8\u8fd1\u7c7b\u578b\u4e4b\u95f4\u624d\u80fd\u53d1\u751f\u9690\u5f0f\u7c7b\u578b\u8f6c\u6362\uff0c\u6bd4\u5982int\u548cdouble\u8868\u793a\u7684\u90fd\u662f\u6570\u503c\uff0c\u53ea\u4e0d\u8fc7\u5b83\u4eec\u8868\u793a\u7684\u8303\u56f4\u548c\u7cbe\u5ea6\u4e0d\u540c\u3002\u800c\u6307\u9488\u7c7b\u578b\u8868\u793a\u7684\u662f\u5730\u5740\u7f16\u53f7\uff0c\u56e0\u6b64\u6574\u578b\u548c\u6307\u9488\u7c7b\u578b\u4e4b\u95f4\u4e0d\u4f1a\u8fdb\u884c\u9690\u5f0f\u7c7b\u578b\u8f6c\u6362\uff0c\u5982\u679c\u9700\u8981\u8f6c\u6362\u5219\u53ea\u80fd\u8fdb\u884c\u663e\u5f0f\u7c7b\u578b\u8f6c\u6362 \u663e\u793a\u7c7b\u578b\u8f6c\u6362: \u9700\u8981\u7528\u6237\u81ea\u5df1\u5904\u7406\uff0c\u4ee5(\u6307\u5b9a\u7c7b\u578b)\u53d8\u91cf\u7684\u65b9\u5f0f\u8fdb\u884c\u7c7b\u578b\u8f6c\u6362 int a = 0 ; short b = a ; float c = 1.2 ; b = c ; //\u9690\u5f0f\u8f6c\u6362 int * p = & a ; int d = ( int ) p ; //\u663e\u793a\u7c7b\u578b\u8f6c\u6362\uff0c\u5f3a\u8f6c //c\u98ce\u683c c++ \u98ce\u683c\u56db\u79cd\u914d\u578b\u8f6c\u6362 \u9759\u6001\u8f6c\u6362\uff1astatic_cast \u3001const_cast \u3001reinterpret_cast \u52a8\u6001\u8f6c\u6362\uff1a dynamic_cast","title":"\u7c7b\u578b\u8f6c\u6362"},{"location":"Program/#static_cast","text":"static_cast<type_name>(expression) \u8be5\u8fd0\u7b97\u7b26\u628a expression \u8f6c\u6362\u4e3a type_name \u7c7b\u578b\uff0c\u5728\u7f16\u8bd1\u65f6\u4f7f\u7528\u7c7b\u578b\u8f6c\u6362\u4fe1\u606f\u6267\u884c\u8f6c\u6362 \u57fa\u672c\u6570\u636e\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362 \u53ea\u80fd\u8f6c\u6362\u76f8\u8fd1\u7684\u6570\u636e\u7c7b\u578b\uff0c\u5982int\u8f6cshort,float,double \u5bf9\u6307\u9488\u7684\u7c7b\u578b\u8f6c\u5316\u65e0\u6548\uff08\u9664void*) int a = 0 ; float c = 1.2 ; //\u7528\u4e8e\u57fa\u672c\u6570\u636e\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362 int d = static_cast < int > ( c ); //c\u8f6c\u6362\u4e3a int \u7c7b\u578b double t = static_cast < double > ( c ); //\u5bf9\u6307\u9488\u4e4b\u95f4\u7684\u7c7b\u578b\u8f6c\u6362\u65e0\u6548 int * p = & a ; short * s = static_cast < short *> ( p ); //error int * s = static_cast < int *> ( a ); //error void * \u8f6c\u6362\u4e3a\u5176\u4ed6\u4efb\u4f55\u7c7b\u578b #include <iostream> using namespace std ; int main () { int a = 0x61626364 ; char ch = 'a' ; void * p = & a ; char * cp = nullptr ; int * ip = nullptr ; cp = static_cast < char *> ( p ); ip = static_cast < int *> ( p ); cout << * cp << endl ; //void*\u6307\u9488\u662f\u5e38\u6027\u65f6\uff0c\u5728\u7c7b\u578b\u8f6c\u6362\u65f6\u4e5f\u9700\u8981\u52a0\u4e0aconst // const void* ptr = &a; // const int* ip = static_cast<const int*>(ptr); } \u679a\u4e3e\u8f6c\u6362\u4e3aint(\u4e00\u822c\u4e0d\u5efa\u8bae\u7528) \u5de6\u503c\u8f6c\u6362\u4e3a\u53f3\u503c int a = 10 ; int & ca = a ; int && ra = a ; //error int && ra = static_cast < int &&> ( a );","title":"static_cast"},{"location":"Program/#dynamic_cast","text":"","title":"dynamic_cast"},{"location":"Program/#_43","text":"\uff081\uff09\u5fc5\u987b\u662f==\u516c\u6709\u7ee7\u627f==\uff0c \u57fa\u7c7b\u8981\u6709\u865a\u51fd\u6570 \uff08\u8fd9\u6837\u57fa\u7c7b\u624d\u4f1a\u6709\u865a\u51fd\u6570\u8868\uff0c\u4ece\u800c\u652f\u6301\u8fd0\u884c\u65f6\u7c7b\u578b\u8bc6\u522b RTTI\uff09 \uff082\uff09==\u8fd0\u884c\u65f6==\u8fdb\u884c\u7c7b\u578b\u8f6c\u6362 \uff083\uff09\u5bf9\u6307\u9488\u7c7b\u578b\u8f6c\u6362\u5931\u8d25\uff0cdynamic_cast \u7684\u7ed3\u679c\u662fnullptr \uff084\uff09\u5bf9\u5f15\u7528\u7c7b\u578b\u8f6c\u6362\u5931\u8d25\uff0cdynamic_cast \u4f1a\u629b\u51fa\u5f02\u5e38 \uff085\uff09\u5728\u7c7b\u5c42\u6b21\u95f4\u8fdb\u884c\u5411\u4e0a\u8f6c\u6362\u65f6\uff0cdynamic_cast \u4e0e static_cast \u7684\u6548\u679c\u4e00\u6837 \uff086\uff09\u5728==\u5411\u4e0b\u8f6c\u6362==\u65f6\uff0c dynamic_cast \u5177\u6709\u7c7b\u578b\u68c0\u67e5\u7684\u529f\u80fd\uff0c\u6bd4 static_cast \u66f4\u5b89\u5168 \u5411\u4e0a\u8f6c\u6362: \u5b50\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u2192 \u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09 \u5411\u4e0b\u8f6c\u6362: \u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u2192 \u5b50\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09 \u4f7f\u7528==C\u98ce\u683c==\u7684\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362\u8fdb\u884c\u5411\u4e0b\u8f6c\u578b\u662f==\u4e0d\u5b89\u5168==\u7684\uff0c\u56e0\u4e3a\u6b64\u65f6\u65e0\u8bba\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u7236\u7c7b\u5bf9\u8c61\u8fd8\u662f\u5b50\u7c7b\u5bf9\u8c61\u90fd\u4f1a\u8fdb\u884c\u8f6c\u6362 \u800c\u4f7f\u7528dynamic_cast\u8fdb\u884c\u5411\u4e0b\u8f6c\u578b\u5219\u662f\u5b89\u5168\u7684\uff0c\u5982\u679c\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u5b50\u7c7b\u5bf9\u8c61\u90a3\u4e48dynamic_cast\u4f1a\u8f6c\u6362\u6210\u529f\uff0c\u4f46\u5982\u679c\u7236\u7c7b\u7684\u6307\u9488\uff08\u6216\u5f15\u7528\uff09\u6307\u5411\u7684\u662f\u7236\u7c7b\u5bf9\u8c61\u90a3dynamic_cast\u4f1a\u8f6c\u6362\u5931\u8d25\u5e76\u8fd4\u56de\u4e00\u4e2a\u7a7a\u6307\u9488 #include <iostream> using namespace std ; class Object { private : int val ; public : Object ( int x = 0 ) : val ( x ) { } virtual void func () { } }; class Base : public Object { private : int sum ; public : Base ( int x = 0 ) : Object ( x + 10 ), sum ( x ) { } virtual void func () { } }; class Test : public Object { private : int num ; public : Test ( int x = 0 ) : Object ( x + 20 ), num ( x + 20 ) { } virtual void func () { } }; int main () { Base base ; Test test ; Object * op = & base ; Base * bp = nullptr ; Test * tp = nullptr ; bp = dynamic_cast < Base *> ( op ); //\u57fa\u7c7b\u6307\u9488\u8f6c\u6362\u4e3a\u6d3e\u751f\u7c7b\u6307\u9488\uff0c\u4e14\u57fa\u7c7b\u6307\u9488\u6307\u5411\u6d3e\u751f\u7c7b\u5bf9\u8c61 tp = dynamic_cast < Test *> ( op ); cout << bp << endl ; cout << tp << endl ; return 0 ; } #include <iostream> /* static_cast \u4e0d\u4f1a\u505a\u8fd0\u884c\u65f6\u7c7b\u578b\u68c0\u67e5\uff0c\u56e0\u6b64\u5982\u679c\u8f6c\u6362\u4e0d\u6b63\u786e\uff0c\u53ef\u80fd\u5bfc\u81f4\u672a\u5b9a\u4e49\u884c\u4e3a\uff08UB\uff09\u3002 */ class basic_class { public : explicit basic_class ( int x ) : x ( x ) {} int x ; }; class inherited_class : public basic_class { public : inherited_class ( int x , int y ) : basic_class ( x ), y ( y ) {} int y ; }; int main () { basic_class plain ( 42 ); // error // inherited_class plain(42, 3208); // ok basic_class * basePtr = & plain ; // \u5b9e\u9645\u4e0a\u53ea\u6307\u5411 basic_class // \u6ca1\u6709\u865a\u51fd\u6570\u7684\u60c5\u51b5\u4e0b\uff0cstatic_cast \u4e0d\u4f1a\u505a\u8fd0\u884c\u65f6\u68c0\u67e5\u3002 auto derivedPtr = static_cast < inherited_class *> ( basePtr ); std :: cout << \"basic.x = \" << derivedPtr -> x << '\\n' ; std :: cout << \"derived.y (UB) = \" << derivedPtr -> y << '\\n' ; derivedPtr -> y = 100 ; // \u4fee\u6539\u5185\u5b58\uff0c\u5176\u5b9e\u8986\u76d6\u4e86 plain.x \u9644\u8fd1\u7684\u5b57\u8282 std :: cout << \"plain.x (after UB write) = \" << plain . x << '\\n' ; return 0 ; } /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ /****************************************************************************************************** */ #include <iostream> /* \u865a\u51fd\u6570 + dynamic_cast \u5b9e\u73b0\u5b89\u5168\u7684\u5411\u4e0b\u8f6c\u6362\uff1a */ class basic_class { public : explicit basic_class ( int x ) : x ( x ) {} virtual ~ basic_class () = default ; // \u5173\u952e\uff1a\u8ba9\u7c7b\u53d8\u6210\u591a\u6001 virtual void dump () const { std :: cout << \"basic(\" << x << \") \\n \" ; } int x ; }; class inherited_class : public basic_class { public : inherited_class ( int x , int y ) : basic_class ( x ), y ( y ) {} void dump () const override { std :: cout << \"derived(\" << x << \",\" << y << \") \\n \" ; } int y ; }; int main () { basic_class plain ( 42 ); basic_class * basePtr = & plain ; if ( auto derivedPtr = dynamic_cast < inherited_class *> ( basePtr )) { std :: cout << \"derived.x = \" << derivedPtr -> x << \", derived.y = \" << derivedPtr -> y << '\\n' ; } else { std :: cout << \"basePtr \u4e0d\u6307\u5411 inherited_class \\n \" ; } inherited_class obj ( 10 , 20 ); basePtr = & obj ; if ( auto derivedPtr = dynamic_cast < inherited_class *> ( basePtr )) { derivedPtr -> y = 100 ; // \u53ea\u6709\u5f53\u68c0\u67e5\u6210\u529f\u624d\u4f1a\u6267\u884c derivedPtr -> dump (); } return 0 ; } \u4f7f\u7528\u591a\u6001\u548c\u865a\u51fd\u6570\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d\u5417\uff1f\u6709\u591a\u4e25\u91cd\uff1f \u2022 \u4f1a\u5e26\u6765\u4e00\u4e9b\u5f00\u9500\uff0c\u4f46\u901a\u5e38\u5f88\u5c0f\uff0c\u5728\u7edd\u5927\u591a\u6570\u5de5\u7a0b\u573a\u666f\u91cc\u4e0d\u503c\u5f97\u4e3a\u6b64\u727a\u7272\u7075\u6d3b\u6027\u3002\u5177\u4f53\u5f71\u54cd\uff1a \u865a\u8868\u8bbf\u95ee\uff1a\u8c03\u7528\u865a\u51fd\u6570\u4f1a\u591a\u4e00\u6b21\u6307\u9488\u95f4\u63a5\u5bfb\u5740\uff08\u4ece\u5bf9\u8c61\u8bfb\u53d6 vptr\uff0c\u518d\u7d22\u5f15 vtable\uff09\u3002\u76f8\u6bd4 \u5185\u8054\u6216\u975e\u865a\u51fd\u6570\u7684\u76f4\u63a5\u8c03\u7528\uff0c\u591a\u4e861~2\u6b21\u5185\u5b58\u8bbf\u95ee\uff0c\u52a0\u4e0a CPU \u5206\u652f\u9884\u6d4b\u3002\u6210\u672c\u5927\u7ea6\u51e0\u4e2a\u6307\u4ee4 \u5468\u671f\uff0c\u9664\u975e\u6b64\u51fd\u6570\u5728\u6781\u5ea6\u9891\u7e41\u3001\u6beb\u79d2\u7ea7\u70ed\u70b9\u5faa\u73af\u91cc\u624d\u4f1a\u663e\u73b0\u3002 \u65e0\u6cd5\u5185\u8054\uff1a\u7f16\u8bd1\u5668\u901a\u5e38\u4e0d\u80fd\u5185\u8054\u865a\u51fd\u6570\uff08\u9664\u975e\u77e5\u9053\u786e\u5207\u7c7b\u578b\uff09\u3002\u8fd9\u610f\u5473\u7740\u9519\u5931\u90e8\u5206\u7f16\u8bd1\u671f\u4f18 \u5316\uff0c\u4e0d\u8fc7\u73b0\u4ee3\u7f16\u8bd1\u5668\u4ecd\u80fd\u5728\u4e00\u4e9b\u60c5\u51b5\u4e0b\u53bb\u865a\u5316\uff08devirtualize\uff09\u3002 \u5185\u5b58\u5360\u7528\uff1a\u6bcf\u4e2a\u591a\u6001\u5bf9\u8c61\u901a\u5e38\u591a\u4e00\u4e2a\u6307\u9488\u5927\u5c0f\u7684 vptr\uff088 \u5b57\u8282\uff09\uff0c\u865a\u8868\u672c\u8eab\u4e5f\u5b58\u50a8\u5728\u53ea\u8bfb \u6bb5\uff0c\u4f46\u591a\u4e2a\u5bf9\u8c61\u5171\u4eab\u540c\u4e00\u4efd\u865a\u8868\uff0c\u6210\u672c\u53ef\u5ffd\u7565\u3002 \u4e25\u91cd\u7a0b\u5ea6\uff1f\u7edd\u5927\u591a\u6570\u5e94\u7528\uff08GUI\u3001\u7f51\u7edc\u3001\u4e1a\u52a1\u903b\u8f91\u3001\u5de5\u5177\u94fe\uff09\u51e0\u4e4e\u611f\u89c9\u4e0d\u5230\u3002\u53ea\u6709\u5728\u8d85\u4f4e\u5ef6 \u8fdf\u3001\u9ad8\u6027\u80fd\u6570\u503c\u6838\u5fc3\u91cc\uff08\u5982\u56fe\u5f62\u6e32\u67d3\u5185\u6838\u3001\u6e38\u620f\u5f15\u64ce\u6838\u5fc3\u5faa\u73af\u3001\u97f3\u9891 DSP\uff09\u624d\u4f1a\u8003\u8651\u624b\u52a8\u907f\u514d \u865a\u51fd\u6570\uff0c\u53d6\u800c\u4ee3\u4e4b\u7684\u5e38\u89c1\u624b\u6bb5\u6709 CRTP\u3001\u51fd\u6570\u5bf9\u8c61\u3001\u9759\u6001\u591a\u6001\u7b49\u3002\u603b\u4e4b\uff0c\u9664\u975e profiler \u6307\u51fa \u865a\u8c03\u7528\u662f\u74f6\u9888\uff0c\u5426\u5219\u4f18\u5148\u5199\u6e05\u6670\u7684\u9762\u5411\u5bf9\u8c61\u4ee3\u7801\uff0c\u6027\u80fd\u95ee\u9898\u518d\u9488\u5bf9\u6027\u4f18\u5316\u3002","title":"\u6761\u4ef6"},{"location":"Program/#reinterpret_cast","text":"reinterpret_cast \u7528\u4e8e\u4e24\u4e2a\u4e0d\u76f8\u5173\u7c7b\u578b\u4e4b\u95f4\u7684\u8f6c\u6362\uff0c\u8868\u793a\u91cd\u65b0\u89e3\u91ca\u7684\u542b\u4e49\u3002\u7c7b\u4f3c\u4e8eC\u8bed\u8a00\u4e2d\u7684\u5f3a\u8f6c int a = 1 ; int * ra = & a ; int c = ra ; //error int c = reinterpret_cast < int > ( ra );","title":"reinterpret_cast"},{"location":"Program/#const_cast","text":"\u5220\u9664\u53d8\u91cf\u7684const\u5c5e\u6027 \u5bf9\u5185\u7f6e\u7c7b\u578b\u65e0\u4f5c\u7528\uff08\u5185\u7f6e\u7c7b\u578b\u4f1a\u76f4\u63a5\u8986\u76d6\u66ff\u6362\uff09 int main () { const int a = 2 ; int * p = const_cast < int *> ( & a ); * p = 3 ; cout << a << endl ; //2 cout << * p << endl ; //3 return 0 ; } \u200b \u4ee3\u7801\u4e2d\u7528const_cast\u5220\u9664\u4e86\u53d8\u91cfa\u7684\u5730\u5740\u7684const\u5c5e\u6027\uff0c\u8fd9\u65f6\u5c31\u53ef\u4ee5\u901a\u8fc7\u8fd9\u4e2a\u6307\u9488\u6765\u4fee\u6539\u53d8\u91cfa\u7684\u503c\u3002\u7531\u4e8e\u7f16\u8bd1\u5668\u8ba4\u4e3aconst\u4fee\u9970\u7684\u53d8\u91cf\u662f\u4e0d\u4f1a\u88ab\u4fee\u6539\u7684\uff0c\u56e0\u6b64\u4f1a\u5c06const\u4fee\u9970\u7684\u53d8\u91cf\u5b58\u653e\u5230==\u5bc4\u5b58\u5668==\u5f53\u4e2d\uff0c\u5f53\u9700\u8981\u8bfb\u53d6const\u53d8\u91cf\u65f6\u5c31\u4f1a\u76f4\u63a5\u4ece\u5bc4\u5b58\u5668\u4e2d\u8fdb\u884c\u8bfb\u53d6\uff0c\u800c\u6211\u4eec\u4fee\u6539\u7684\u5b9e\u9645\u4e0a\u662f==\u5185\u5b58==\u4e2d\u7684a\u7684\u503c\uff0c\u56e0\u6b64\u6700\u7ec8\u6253\u5370\u51faa\u7684\u503c\u662f\u672a\u4fee\u6539\u4e4b\u524d\u7684\u503c\u3002\uff08\u76f4\u63a5\u8986\u76d6\u66ff\u6362\uff09 \u200b \u5982\u679c\u4e0d\u60f3\u8ba9\u7f16\u8bd1\u5668\u5c06const\u53d8\u91cf\u4f18\u5316\u5230\u5bc4\u5b58\u5668\u5f53\u4e2d\uff0c\u53ef\u4ee5\u7528==volatile==\u5173\u952e\u5b57\u5bf9const\u53d8\u91cf\u8fdb\u884c\u4fee\u9970\uff0c\u8fd9\u65f6\u5f53\u8981\u8bfb\u53d6\u8fd9\u4e2aconst\u53d8\u91cf\u65f6\u7f16\u8bd1\u5668\u5c31\u4f1a\u4ece\u5185\u5b58\u4e2d\u8fdb\u884c\u8bfb\u53d6\uff0c\u5373\u4fdd\u6301\u4e86\u8be5\u53d8\u91cf\u5728\u5185\u5b58\u4e2d\u7684\u53ef\u89c1\u6027 \u5728 C++ \u4e2d\uff0c volatile \u662f\u4e00\u4e2a\u7c7b\u578b\u4fee\u9970\u7b26\uff0c\u7528\u4e8e\u544a\u8bc9\u7f16\u8bd1\u5668\u8be5\u53d8\u91cf\u7684\u503c\u53ef\u80fd\u4ee5\u4e0d\u53ef\u9884\u6d4b\u7684\u65b9\u5f0f\u88ab\u6539\u53d8\uff08\u4f8b\u5982\uff1a\u7531\u786c\u4ef6\u6216\u5176\u4ed6\u7ebf\u7a0b\u4fee\u6539\uff09\u3002\u8fd9\u4f1a\u963b\u6b62\u7f16\u8bd1\u5668\u5bf9\u8be5\u53d8\u91cf\u8fdb\u884c\u4f18\u5316\uff0c\u786e\u4fdd\u6bcf\u6b21\u8bbf\u95ee\u90fd\u76f4\u63a5\u4ece==\u5185\u5b58==\u8bfb\u53d6\uff0c\u800c\u4e0d\u662f\u4f7f\u7528==\u5bc4\u5b58\u5668==\u4e2d\u7684\u7f13\u5b58\u503c\u3002 \u5bf9\u81ea\u5df1\u8bbe\u8ba1\u7684\u7c7b\u578b\u53bb\u5e38\u6027","title":"const_cast"},{"location":"Program/#ref","text":"https://blog.csdn.net/2401_83282433/article/details/148365850 \u3010C++\u3011\u6df1\u5ea6\u89e3\u6790C++\u7684\u56db\u79cd\u5f3a\u5236\u8f6c\u6362\u7c7b\u578b\uff08\u5c0f\u767d\u4e00\u770b\u5c31\u61c2\uff01\uff01\uff09_c++\u5f3a\u5236\u7c7b\u578b\u8f6c\u6362-CSDN\u535a\u5ba2","title":"ref"},{"location":"Program/#lamdastdfunction","text":"","title":"lamda/std::function/\u51fd\u6570\u6307\u9488"},{"location":"Program/#auto","text":"\u5173\u952e\u5b57 auto \u5141\u8bb8\u7f16\u8bd1\u5668\u81ea\u52a8\u63a8\u5bfc\u53d8\u91cf\u7684\u7c7b\u578b\uff0c\u4ece\u800c\u4f7f\u7a0b\u5e8f\u5458\u4e0d\u5fc5\u663e\u5f0f\u5730\u6307\u5b9a\u5b83\u4eec\u3002\u8fd9\u4e00\u7279\u6027\u5728\u5904\u7406\u590d\u6742\u7c7b\u578b\u6216 \u6a21\u677f\u7f16\u7a0b \u65f6\u5c24\u4e3a\u6709\u7528\uff0c\u80fd\u591f\u4f7f\u4ee3\u7801==\u66f4\u52a0\u7b80\u6d01\u660e\u4e86==\u3002 \u5e94\u7528\u573a\u666f for std :: vector < int > vec = { 1 , 2 , 3 , 4 , 5 }; for ( auto elem : vec ) { std :: cout << elem << \" \" ; } \u6cdb\u578b\u7f16\u7a0b #include <iostream> using namespace std ; class A { public : static int get ( void ){ return 100 ; } }; class B { public : static const char * get ( void ){ return \"https://kangxishuo.com/\" ; } }; template < typename T > void func ( void ){ auto val = T :: get (); cout << val << endl ; } int main ( void ){ func < A > (); func < B > (); return 0 ; } // \u8fd0\u884c\u7ed3\u679c // 100 // https://kangxishuo.com/ C++14 \u8fdb\u4e00\u6b65\u6269\u5c55\u4e86 auto \u7684\u7528\u6cd5\uff0c\u5141\u8bb8\u7528\u5b83\u6765\u6307\u5b9a\u51fd\u6570\u7684\u8fd4\u56de\u7c7b\u578b auto add ( int x , int y ) -> int { return x + y ; } \u4e0e const \u7ed3\u5408 \u5f53\u7c7b\u578b\u4e0d\u4e3a\u5f15\u7528\u65f6\uff0c auto \u7684\u63a8\u5bfc\u7ed3\u679c\u5c06\u4e0d\u4fdd\u7559\u8868\u8fbe\u5f0f\u7684 const \u5c5e\u6027 \uff1b \u5f53\u7c7b\u578b\u4e3a\u5f15\u7528\u65f6\uff0cauto \u7684\u63a8\u5bfc\u7ed3\u679c\u5c06\u4fdd\u7559\u8868\u8fbe\u5f0f\u7684 const \u5c5e\u6027\u3002 int x = 0 ; const auto n = x ; //n \u4e3a const int \uff0cauto \u88ab\u63a8\u5bfc\u4e3a int auto f = n ; //f \u4e3a const int\uff0cauto \u88ab\u63a8\u5bfc\u4e3a int\uff08const \u5c5e\u6027\u88ab\u629b\u5f03\uff09 const auto & r1 = x ; //r1 \u4e3a const int& \u7c7b\u578b\uff0cauto \u88ab\u63a8\u5bfc\u4e3a int auto & r2 = r1 ; //r1 \u4e3a const int& \u7c7b\u578b\uff0cauto \u88ab\u63a8\u5bfc\u4e3a const int \u7c7b\u578b`\u5728\u8fd9\u91cc\u63d2\u5165\u4ee3\u7801\u7247` \u5316\u7b80 std :: map < std :: string , std :: vector < int >> complexFunction () { return {{ \"key\" , { 1 , 2 , 3 , 4 , 5 }}}; } auto result = complexFunction (); // \u81ea\u52a8\u63a8\u5bfc\u4e3astd::map<std::string, std::vector<int>>","title":"auto"},{"location":"Program/#decltype","text":"\u8bed\u6cd5\u683c\u5f0f\u7684\u533a\u522b auto varname = value ; // auto\u7684\u8bed\u6cd5\u683c\u5f0f decltype ( exp ) varname [ = value ]; // decltype\u7684\u8bed\u6cd5\u683c\u5f0f \u5176\u4e2d\uff0c varname \u8868\u793a\u53d8\u91cf\u540d\uff0c value \u8868\u793a\u8d4b\u7ed9\u53d8\u91cf\u7684\u503c\uff0c exp \u8868\u793a\u4e00\u4e2a\u8868\u8fbe\u5f0f\uff0c\u65b9\u62ec\u53f7 [] \u8868\u793a\u53ef\u9009\u3002 auto \u8981\u6c42\u53d8\u91cf\u5fc5\u987b\u521d\u59cb\u5316\uff0c\u4e5f\u5c31\u662f\u5728\u5b9a\u4e49\u53d8\u91cf\u7684\u540c\u65f6\u5fc5\u987b\u7ed9\u5b83\u8d4b\u503c\uff1b\u800c decltype \u4e0d\u8981\u6c42\uff0c\u521d\u59cb\u5316\u4e0e\u5426\u90fd\u4e0d\u5f71\u54cd\u53d8\u91cf\u7684\u7c7b\u578b\u3002 \u5728\u63a8\u5bfc\u53d8\u91cf\u7c7b\u578b\u65f6\uff0cauto \u548c decltype \u5bf9 cv \u9650\u5236\u7b26 \u7684\u5904\u7406\u662f\u4e0d\u4e00\u6837\u7684\u3002decltype \u4f1a\u4fdd\u7559 cv \u9650\u5b9a\u7b26 \uff0c\u800c auto \u6709\u53ef\u80fd\u4f1a\u53bb\u6389 cv \u9650\u5b9a\u7b26 \u3002 cv \u9650\u5b9a\u7b26 \u662f const \u548c volatile \u5173\u952e\u5b57\u7684\u7edf\u79f0\uff1a auto \u5173\u952e\u5b57\u5bf9 cv \u9650\u5b9a\u7b26 \u7684\u63a8\u5bfc\u89c4\u5219\uff1a \u5982\u679c\u8868\u8fbe\u5f0f\u7684\u7c7b\u578b \u4e0d\u662f\u6307\u9488\u6216\u8005\u5f15\u7528 \uff0cauto \u4f1a\u628a cv \u9650\u5b9a\u7b26 \u76f4\u63a5\u629b\u5f03\uff0c \u63a8\u5bfc\u6210 non-const \u6216\u8005 non-volatile \u7c7b\u578b \u3002 \u5982\u679c\u8868\u8fbe\u5f0f\u7684\u7c7b\u578b \u662f\u6307\u9488\u6216\u8005\u5f15\u7528 \uff0cauto \u5c06\u4fdd\u7559 cv \u9650\u5b9a\u7b26\u3002 ```c++ // const int main() { // \u975e\u6307\u9488\u975e\u5f15\u7528\u7c7b\u578b const int n1 = 0; auto n2 = 10; // n2 \u662f int n2 = 99;// correct decltype(n1) n3 = 20; // n3 \u662f const int n3 = 5; // \u9519\u8bef // \u6307\u9488\u7c7b\u578b const int p1 = &n1; auto p2 = p1; // p2 \u662f const int * p2 = 66; // \u9519\u8bef decltype(p1) p3 = p1; // p3 \u662f const int * *p3 = 19; // \u9519\u8bef } // ref int main() { int n = 15; int &r1 = n; //auto\u63a8\u5bfc auto r2 = r1; r2 = 20; std::cout << n << \", \" << r1 << \", \" << r2 << std::endl; //decltype\u63a8\u5bfc decltype(r1) r3 = n; r3 = 115; std::cout << n << \", \" << r1 << \", \" << r3 << std::endl; return 0; } output: 15, 15, 20 115, 115, 115 ```","title":"decltype"},{"location":"Program/#_44","text":"// decltype usage examples. #include <iostream> #include <type_traits> #include <utility> #include <vector> // 1) Trailing-return with decltype to mirror expression type. template < typename L , typename R > auto add ( L lhs , R rhs ) -> decltype ( lhs + rhs ) { return lhs + rhs ; } // 2) decltype(auto) forwarding helper preserves value category. template < typename T > decltype ( auto ) forward_value ( T && v ) { return std :: forward < T > ( v ); } int main () { std :: vector < int > numbers = { 1 , 2 , 3 }; // Mirror a variable's type. decltype ( numbers ) :: value_type first = numbers . front (); // int std :: cout << \"first=\" << first << \" \\n \" ; // Use trailing return to deduce result of an expression. auto sum = add ( 1 , 2.5 ); // deduced double std :: cout << \"sum=\" << sum << \" (type is double? \" << std :: boolalpha << std :: is_same_v < decltype ( sum ), double > << \") \\n \" ; // deducing lambda return type. auto twice = []( int x ) { return x * 2 ; }; using TwiceRet = decltype ( twice ( 1 )); // int TwiceRet v = twice ( 5 ); std :: cout << \"twice(5)=\" << v << \" \\n \" ; // decltype(auto) preserves reference/value. int x = 42 ; int & ref = x ; auto by_value = forward_value ( x ); // int auto && by_ref = forward_value ( ref ); // int& std :: cout << \"by_value=\" << by_value << \", by_ref=\" << by_ref << \" \\n \" ; return 0 ; } C++11 \u65b0\u7279\u6027\uff1a\u81ea\u52a8\u7c7b\u578b\u63a8\u5bfc auto \u548c decltype\uff08\u4e0b\uff09 - \u77e5\u4e4e","title":"\u4f7f\u7528\u573a\u666f"},{"location":"Program/#lambda","text":"\u301058\u3011C++\u7684\u51fd\u6570\u6307\u9488_\u54d4\u54e9\u54d4\u54e9_bilibili [ capture list ] ( parameters ) -> return_type { // \u51fd\u6570\u4f53 } \u6355\u83b7\u5217\u8868\uff08Capture List\uff09 \uff1a\u6307\u5b9a\u5916\u90e8\u53d8\u91cf\u7684\u8bbf\u95ee\u65b9\u5f0f\uff08\u6309\u503c\u6216\u5f15\u7528\uff09\uff0c\u4f8b\u5982 [=] \u3001 [&x] \u3002 [ ] \uff1a\u4e0d\u6355\u83b7\u4efb\u4f55\u53d8\u91cf\u3002 [=] \uff1a\u6309\u503c\u6355\u83b7\u6240\u6709\u5916\u90e8\u53d8\u91cf\uff08\u526f\u672c\uff09\u3002 [&] \uff1a\u6309\u5f15\u7528\u6355\u83b7\u6240\u6709\u5916\u90e8\u53d8\u91cf\u3002 [x, &y] \uff1a\u6309\u503c\u6355\u83b7 x \uff0c\u6309\u5f15\u7528\u6355\u83b7 y \u3002 [this] \uff1a\u6355\u83b7\u5f53\u524d\u7c7b\u7684 this \u6307\u9488\uff0c\u53ef\u8bbf\u95ee\u6210\u5458\u53d8\u91cf\u3002 \u53c2\u6570\u5217\u8868\uff08Parameters\uff09 \uff1a\u4e0e\u666e\u901a\u51fd\u6570\u53c2\u6570\u7c7b\u4f3c\uff0c\u4f8b\u5982 (int a, int b) \u3002 mutable \uff1a\u5141\u8bb8\u4fee\u6539\u6309\u503c\u6355\u83b7\u7684\u53d8\u91cf\uff08\u9ed8\u8ba4\u4e0d\u53ef\u4fee\u6539\uff09\u3002 \u8fd4\u56de\u7c7b\u578b\uff08Return Type\uff09 \uff1a\u53ef\u7701\u7565\uff0c\u7f16\u8bd1\u5668\u81ea\u52a8\u63a8\u65ad\u3002 \u51fd\u6570\u4f53\uff08Function Body\uff09 \uff1a\u5b9e\u73b0\u5177\u4f53\u903b\u8f91\u3002","title":"lambda"},{"location":"Program/#_45","text":"int i = 0 , j = 1 ; auto func = [ i , & j ]( bool b , float f ){ ++ j ; cout << i << \", \" << b << \", \" << f << endl ; }; func ( true , 1.0f ); std :: vector < int > vec { 3 , 1 , 4 , 1 , 5 }; // \u6309\u964d\u5e8f\u6392\u5e8f std :: sort ( vec . begin (), vec . end (), []( int a , int b ) { return a > b ; }); // \u904d\u5386\u5e76\u8ba1\u7b97\u5e73\u65b9 std :: for_each ( vec . begin (), vec . end (), []( int x ) { std :: cout << x * x << \" \" ; }); //\u6355\u83b7\u5c40\u90e8\u53d8\u91cf\uff0c\u5f62\u6210\u95ed\u5305\uff0c\u907f\u514d\u5168\u5c40\u53d8\u91cf int threshold = 10 ; auto filter = [ threshold ]( int x ) { return x > threshold ; };","title":"\u5178\u578b\u5e94\u7528\u573a\u666f"},{"location":"Program/#keywords","text":"","title":"Keywords"},{"location":"Program/#inline","text":"\u5728 c/c++ \u4e2d\uff0c\u4e3a\u4e86\u89e3\u51b3\u4e00\u4e9b\u9891\u7e41\u8c03\u7528\u7684\u5c0f\u51fd\u6570==\u5927\u91cf\u6d88\u8017\u6808\u7a7a\u95f4\uff08\u6808\u5185\u5b58\uff09\u7684\u95ee\u9898==\uff0c\u7279\u522b\u7684\u5f15\u5165\u4e86 inline \u4fee\u9970\u7b26\uff0c\u8868\u793a\u4e3a\u5185\u8054\u51fd\u6570\u3002 inline\u672c\u8d28\u662f\u7f16\u8bd1\u5668==\u4f18\u5316\u5efa\u8bae==\uff0c\u800c\u975e\u6307\u4ee4\u3002 \u7f16\u8bd1\u5668\u4f1a\u6839\u636e\u51fd\u6570\u4f53\u5927\u5c0f\u3001\u8c03\u7528\u9891\u7387\u3001\u9012\u5f52 / \u5206\u652f\u590d\u6742\u5ea6\u7b49\u56e0\u7d20\u51b3\u5b9a\u662f\u5426\u5185\u8054\uff1a \u7b80\u5355\u51fd\u6570\uff08\u5982 getter/setter\u3001\u7b97\u672f\u8fd0\u7b97\uff09\uff1a\u7f16\u8bd1\u5668\u5927\u6982\u7387\u91c7\u7eb3inline\u5efa\u8bae\uff1b \u590d\u6742\u51fd\u6570\uff08\u5982\u5305\u542b\u5faa\u73af\u3001\u9012\u5f52\u3001\u5927\u91cf\u5206\u652f\uff09\uff1a\u7f16\u8bd1\u5668\u53ef\u80fd\u5ffd\u7565inline\uff0c\u4ecd\u6309\u666e\u901a\u51fd\u6570\u5904\u7406\uff1b \u9012\u5f52\u51fd\u6570\uff1a\u51e0\u4e4e\u65e0\u6cd5\u5185\u8054\uff08\u9664\u975e\u7f16\u8bd1\u5668\u652f\u6301\u5c3e\u9012\u5f52\u4f18\u5316\uff0c\u4f46\u6781\u5c11\uff09\u3002","title":"inline"},{"location":"Program/#c-c-inline","text":"C \u8bed\u8a00\uff08C99 \u53ca\u4e4b\u540e\uff09\uff1ainline\u4ec5\u8868\u793a \u201c\u5185\u8054\u5efa\u8bae\u201d\uff0c\u4e14inline\u51fd\u6570\u7684\u5b9a\u4e49\u9700\u6ee1\u8db3\u591a\u5904\u58f0\u660e\u4e00\u81f4\uff0c\u82e5\u51fd\u6570\u5728\u591a\u4e2a\u7f16\u8bd1\u5355\u5143\u4e2d\u88ab\u8c03\u7528\uff0c\u9700\u786e\u4fdd\u6709\u4e14\u4ec5\u6709\u4e00\u4e2a\u7f16\u8bd1\u5355\u5143\u63d0\u4f9b\u8be5\u51fd\u6570\u7684 \u201c\u5916\u90e8\u5b9a\u4e49\u201d\uff08\u975einline\u7684\u5b9a\u4e49\uff09\uff0c\u5426\u5219\u4f1a\u5bfc\u81f4\u94fe\u63a5\u9519\u8bef\u3002 C++ \u8bed\u8a00\uff1ainline\u9664\u4e86\u5185\u8054\u5efa\u8bae\uff0c\u8fd8\u9690\u542b **\u201c\u5916\u90e8\u94fe\u63a5\u201d \u4e14\u5141\u8bb8\u91cd\u590d\u5b9a\u4e49 ** \u7684\u7279\u6027 \u2014\u2014 \u53ea\u8981\u591a\u4e2a\u7f16\u8bd1\u5355\u5143\u4e2d\u7684inline\u51fd\u6570\u5b9a\u4e49\u5b8c\u5168\u4e00\u81f4\uff0c\u7f16\u8bd1\u5668\u4f1a\u81ea\u52a8\u5408\u5e76\u4e3a\u4e00\u4e2a\u5b9e\u4f8b\uff0c\u907f\u514d\u94fe\u63a5\u51b2\u7a81\u3002","title":"C \u4e0e C++ \u4e2dinline\u7684\u6838\u5fc3\u5dee\u5f02"},{"location":"Program/#_46","text":"\u77ed\u5c0f\u4e14\u9891\u7e41\u8c03\u7528\u7684\u51fd\u6570\uff1a\u5982\u6570\u503c\u8ba1\u7b97\u3001\u7b80\u5355\u7684\u6210\u5458\u8bbf\u95ee\u5668\uff08getter/setter\uff09\u3001\u5de5\u5177\u7c7b\u5c0f\u51fd\u6570\uff08\u5982\u5224\u65ad\u5947\u5076\u3001\u6c42\u7edd\u5bf9\u503c\uff09\u3002 // C++\u793a\u4f8b\uff1a\u7c7b\u5185inline\u6210\u5458\u51fd\u6570 class Point { private : int x , y ; public : // \u7c7b\u5185\u5b9a\u4e49\u7684\u6210\u5458\u51fd\u6570\u9ed8\u8ba4inline int getX () const { return x ; } int getY () const { return y ; } }; \u6a21\u677f\u51fd\u6570\uff1a\u6a21\u677f\u51fd\u6570\u901a\u5e38\u5728\u5934\u6587\u4ef6\u4e2d\u5b9a\u4e49\uff0cinline\u53ef\u8f85\u52a9\u7f16\u8bd1\u5668\u4f18\u5316\uff0c\u4e14\u907f\u514d\u94fe\u63a5\u51b2\u7a81\u3002","title":"\u4f7f\u7528\u573a\u666f"},{"location":"Program/#tips","text":"constexpr \u51fd\u6570\uff1a\u9ed8\u8ba4\u9690\u542binline\u7279\u6027\uff0c\u53ef\u5728\u7f16\u8bd1\u671f\u6c42\u503c\uff0c\u4e5f\u53ef\u5728\u8fd0\u884c\u65f6\u8c03\u7528\u5e76\u88ab\u5185\u8054\u3002 consteval \u51fd\u6570\uff08C++20\uff09\uff1a\u5f3a\u5236\u7f16\u8bd1\u671f\u6c42\u503c\uff0c\u672c\u8d28\u4e5f\u662f\u5185\u8054\u7684\u3002 \u907f\u514d\u8fc7\u5ea6\u5185\u8054\uff1a\u9891\u7e41\u5185\u8054\u5927\u51fd\u6570\u4f1a\u5bfc\u81f4\u53ef\u6267\u884c\u6587\u4ef6\u4f53\u79ef\u589e\u5927\uff08\u4ee3\u7801\u81a8\u80c0\uff09\uff0c\u964d\u4f4e CPU \u7f13\u5b58\u5229\u7528\u7387\uff0c\u53cd\u800c\u5f71\u54cd\u6027\u80fd\u3002 \u7f16\u8bd1\u5668\u4f18\u5316\u7ea7\u522b\u5f71\u54cd\uff1ainline\u7684\u6548\u679c\u4f9d\u8d56\u7f16\u8bd1\u5668\u4f18\u5316\uff08\u5982 GCC \u9700\u52a0-O2/-O3\uff09\uff0cDebug \u6a21\u5f0f\u4e0b\u7f16\u8bd1\u5668\u901a\u5e38\u5ffd\u7565inline\u4ee5\u65b9\u4fbf\u8c03\u8bd5\u3002 \u94fe\u63a5\u5c5e\u6027\u95ee\u9898\uff1aC \u8bed\u8a00\u4e2d\u82e5\u672a\u7528static\u4fee\u9970\u5934\u6587\u4ef6\u4e2d\u7684inline\u51fd\u6570\uff0c\u9700\u786e\u4fdd\u53ea\u6709\u4e00\u4e2a\u7f16\u8bd1\u5355\u5143\u63d0\u4f9b\u8be5\u51fd\u6570\u7684\u975einline\u5b9a\u4e49\uff0c\u5426\u5219\u4f1a\u62a5 \u201cmultiple definition\u201d \u9519\u8bef\u3002 \u8c03\u8bd5\u96be\u5ea6\u589e\u52a0 \uff1a\u5185\u8054\u51fd\u6570\u7684\u4ee3\u7801\u88ab\u5d4c\u5165\u8c03\u7528\u5904\uff0c\u8c03\u8bd5\u65f6\u65e0\u6cd5\u76f4\u63a5\u65ad\u70b9\u5230\u51fd\u6570\u5185\u90e8\uff08\u9700\u7981\u7528\u4f18\u5316\uff09\u3002","title":"Tips"},{"location":"Program/#ref_1","text":"https://www.cnblogs.com/Kakakak/p/19278174","title":"ref"},{"location":"Program/#constexprconstevalconstinit","text":"constexpr \u8868\u793a\u201c\u53ef\u4ee5\u5728==\u7f16\u8bd1\u671f==\u6c42\u503c\u201d\uff08\u4f46\u5e76\u4e0d\u5f3a\u5236\uff09\u2014\u2014\u5b83\u5141\u8bb8\u628a\u8868\u8fbe\u5f0f/\u51fd\u6570/\u6784\u9020\u5728\u7f16\u8bd1\u671f\u8ba1\u7b97\uff0c\u4ece\u800c\u7528\u4e8e\u9700\u8981\u5e38\u91cf\u8868\u8fbe\u5f0f\u7684\u573a\u666f\uff08\u5982\u6570\u7ec4\u5927\u5c0f\u3001\u6a21\u677f\u53c2\u6570\u3001static_assert \u7b49\uff09\u3002 constexpr ==\u4fee\u9970\u53d8\u91cf==\u65f6\u610f\u5473\u7740\u5176\u521d\u59cb\u503c\u5fc5\u987b\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff08\u800c\u4e14\u8be5\u53d8\u91cf\u672c\u8eab\u662f\u4e0d\u53ef\u53d8\u7684\uff09\u3002 constexpr \u4fee\u9970==\u51fd\u6570/\u6784\u9020\u51fd\u6570==\u65f6\uff0c\u8868\u793a\u8be5\u51fd\u6570\u53ef\u4ee5\u5728\u7f16\u8bd1\u671f\u88ab\u8c03\u7528\uff1b\u5728\u8fd0\u884c\u65f6\u4e5f\u53ef\u4ee5\u88ab\u6b63\u5e38\u8c03\u7528\u3002 C++17 \u5f15\u5165\u4e86 if constexpr \uff08\u7f16\u8bd1\u671f\u5206\u652f\uff09\uff0cC++20 \u53c8\u52a0\u5165\u4e86 consteval \u4e0e constinit \u7b49\u6269\u5c55\uff0c\u6574\u4f53\u4e0a constexpr \u80fd\u505a\u7684\u4e8b\u60c5\u968f\u7740 C++ \u6807\u51c6\u6f14\u8fdb\u8d8a\u6765\u8d8a\u591a\u3002","title":"constexpr/consteval/constinit"},{"location":"Program/#consteval","text":"\u82e5\u4f60\u9700\u8981==\u5f3a\u5236\u5728\u7f16\u8bd1\u671f\u6c42\u503c==\uff0c\u7528 consteval \uff08C++20\uff09\u3002 consteval \u8868\u793a\u201c\u7acb\u5373\u51fd\u6570\u201d\uff1a\u51fd\u6570\u88ab\u6807\u8bb0\u4e3a consteval \u65f6\uff0c\u6240\u6709\u201c\u53ef\u80fd\u88ab\u6c42\u503c\u201d\u7684\u8c03\u7528\u5fc5\u987b\u5728\u7f16\u8bd1\u671f\u4ea7\u751f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff1b\u5426\u5219\u5c31\u662f\u7f16\u8bd1\u9519\u8bef\u3002\u6362\u53e5\u8bdd\u8bf4\uff1a\u8c03\u7528\u65f6\u5f3a\u5236\u5728\u7f16\u8bd1\u671f\u6267\u884c\uff08\u4e0d\u80fd\u5728\u8fd0\u884c\u65f6\u6267\u884c\uff09\u3002\u8fd9\u662f constexpr \u7684\u8865\u5145\uff1a constexpr \u662f\u201c\u53ef\u7f16\u8bd1\u671f\u6c42\u503c\u201d\uff0c consteval \u662f\u201c\u5fc5\u987b\u7f16\u8bd1\u671f\u6c42\u503c\u201d\u3002 consteval int make_magic () { return 42 ; } constexpr int id = make_magic (); // OK int x = make_magic (); // \u7f16\u8bd1\u9519\u8bef\uff1a\u4e0d\u80fd\u5728\u8fd0\u884c\u65f6\u8c03\u7528 consteval \u51fd\u6570 \u5f53\u4f60\u60f3\u786e\u4fdd\u67d0\u4e9b\u503c\u5728\u7f16\u8bd1\u671f\u5c31\u786e\u5b9a\uff08\u4f8b\u5982\u751f\u6210\u7f16\u8bd1\u671f\u5e38\u91cf\u914d\u7f6e\u3001\u751f\u6210\u7c7b\u578b\u76f8\u5173\u7684\u5e38\u91cf\uff09\uff0c\u7528 consteval \u5f88\u5408\u9002","title":"consteval"},{"location":"Program/#constinit","text":"constinit \u5e76\u4e0d\u4f1a\u4f7f\u53d8\u91cf\u6210\u4e3a\u5e38\u91cf\uff08\u5b83==\u5e76\u4e0d\u9690\u542b const==\uff09\uff0c\u5b83\u7684\u76ee\u7684\u662f \u4fdd\u8bc1\u5177\u6709\u9759\u6001/\u7ebf\u7a0b\u5b58\u50a8\u671f\u7684\u53d8\u91cf\u8fdb\u884c\u201c\u9759\u6001\uff08 constant \uff09\u521d\u59cb\u5316\u201d\u800c\u4e0d\u662f\u52a8\u6001\u521d\u59cb\u5316\uff1b \u5982\u679c\u5176\u521d\u59cb\u5316\u4e0d\u662f\u5e38\u91cf\u521d\u59cb\u5316\uff0c\u7a0b\u5e8f\u5c31\u662f ill-formed\uff08\u8fdd\u4f8b\uff09 \u3002\u56e0\u6b64 constinit \u5e38\u7528\u4e8e\u9632\u6b62\u201c\u9759\u6001\u521d\u59cb\u5316\u987a\u5e8f\u6df7\u4e71\u201d\uff08static initialization order fiasco\uff09\u3002\u7b80\u800c\u8a00\u4e4b\uff1a constinit \u662f\u5173\u4e8e\u201c\u521d\u59cb\u5316\u65f6\u673a\u201d\u7684\u65ad\u8a00 \uff0c\u800c\u975e\u5173\u4e8e\u662f\u5426\u5e38\u91cf\u3002 constexpr int compile_time_val = 10 ; // \u5e38\u91cf\u521d\u59cb\u5316 constinit int runtime_global = compile_time_val ; // OK\uff08\u4fdd\u8bc1\u4e3a\u5e38\u91cf\u521d\u59cb\u5316\uff09","title":"constinit"},{"location":"Program/#_47","text":"\u7ecf\u5178\u4f8b\u5b50\uff1a\u7528 constexpr \u5199\u4e00\u4e2a\u9636\u4e58\u51fd\u6570\uff0c\u7136\u540e\u5728\u7f16\u8bd1\u671f\u6c42\u503c\u5e76\u7528\u4e8e\u6570\u7ec4\u5927\u5c0f\u6216\u9759\u6001\u65ad\u8a00\u3002 // \u9012\u5f52\u9636\u4e58\uff08C++14 \u53ca\u4ee5\u540e\u66f4\u5bbd\u677e\u7684 constexpr \u5141\u8bb8\u6b64\u7c7b\u5199\u6cd5\uff09 constexpr int factorial ( int n ) { return n <= 1 ? 1 : ( n * factorial ( n - 1 )); } static_assert ( factorial ( 5 ) == 120 ); // \u5728\u7f16\u8bd1\u671f\u9a8c\u8bc1 int x = 6 ; int r = factorial ( x ); // \u8fd0\u884c\u65f6\u8c03\u7528\uff08\u5982\u679c x \u4e0d\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff09 constexpr \u53d8\u91cf\u5fc5\u987b\u5728\u5b9a\u4e49\u5904\u88ab\u5e38\u91cf\u8868\u8fbe\u5f0f\u521d\u59cb\u5316\uff08\u7f16\u8bd1\u5668\u5fc5\u987b\u80fd\u5728\u7f16\u8bd1\u671f\u6c42\u51fa\u5b83\u7684\u503c\uff09\u3002 constexpr int square ( int x ) { return x * x ; } constexpr int val = square ( 4 ); // \u7f16\u8bd1\u671f\u5df2\u77e5\u4e3a 16 // val = 5; // \u9519\u8bef\uff1aval \u662f\u5e38\u91cf if constexpr(){} : C++17 \u7684\u7f16\u8bd1\u671f\u6761\u4ef6\u5206\u652f \u6761\u4ef6\u5fc5\u987b\u662f\u5e38\u91cf\u8868\u8fbe\u5f0f\uff08true/false\u5728\u7f16\u8bd1\u671f\u5df2\u77e5\uff09\u3002\u7f16\u8bd1\u5668\u4f1a\u5728\u8bed\u4e49\u5206\u6790\u9636\u6bb5\u76f4\u63a5\u5220\u9664\u4e0d\u6210\u7acb\u7684\u5206\u652f\uff0c \u8fde\u7c7b\u578b\u68c0\u67e5\u4e5f\u4e0d\u4f1a\u505a\u3002 \u7528\u9014\uff1a\u6839\u636e\u6a21\u677f\u53c2\u6570/\u7c7b\u578b\u7279\u6027\u9009\u62e9\u4e0d\u540c\u5b9e\u73b0\uff0c\u800c\u4e0d\u8981\u6c42\u6240\u6709\u5206\u652f\u90fd\u5bf9\u6240\u6709\u7c7b\u578b\u5408\u6cd5\u3002 \u548c\u666e\u901a if \u7684\u533a\u522b\uff1a\u666e\u901a if \u53ea\u662f\u8fd0\u884c\u65f6\u9009\u62e9\uff0c\u4e24\u4e2a\u5206\u652f\u90fd\u8981\u5148\u901a\u8fc7\u7f16\u8bd1\uff08\u7c7b\u578b\u8981\u5408\u6cd5\uff09\uff1bif constexpr \u5728\u7f16\u8bd1\u671f\u88c1\u526a\u65e0\u6548\u5206\u652f\uff0c\u907f\u514d\u786c\u9519\u8bef\u3002 \u4f8b\u5b50\uff1a template < typename T > void print ( T v ) { if constexpr ( std :: is_integral_v < T > ) { std :: cout << \"int-like: \" << v << '\\n' ; } else if constexpr ( std :: is_floating_point_v < T > ) { std :: cout << \"float-like: \" << std :: fixed << v << '\\n' ; } else { std :: cout << \"something else \\n \" ; } } // \u8c03\u7528 print(\"hi\") \u65f6\uff0c\u6574\u6570/\u6d6e\u70b9\u5206\u652f\u88ab\u7f16\u8bd1\u5668\u79fb\u9664\uff0c\u4e0d\u8981\u6c42\u5bf9\u5b57\u7b26\u4e32\u4e5f\u80fd\u505a\u6574\u6570\u64cd\u4f5c\uff0c\u8fd9\u5c31\u662f\u5b83\u7684\u4ef7\u503c","title":"\u4f7f\u7528\u573a\u666f"},{"location":"Program/#ref_2","text":"https://blog.csdn.net/Ethan_Rich/article/details/151958218","title":"ref"},{"location":"Program/#volatile","text":"volatile \u8868\u793a\u6570\u636e\u662f\u53ef\u53d8\u7684\u3001\u6613\u53d8\u7684\uff0c\u76ee\u7684\u662f\u4e0d\u8ba9 CPU \u5c06\u6570\u636e\u7f13\u5b58\u5230\u5bc4\u5b58\u5668\uff0c\u800c\u662f\u4ece\u539f\u59cb\u7684\u5185\u5b58\u4e2d\u8bfb\u53d6\u3002","title":"volatile"},{"location":"Program/#mutable","text":"","title":"mutable"},{"location":"Program/#assert","text":"\u662fc\u5199\u7684 C++ \u2022 \u4e8c\u8005\u529f\u80fd\u4e0a\u57fa\u672c\u4e00\u6837\uff0c\u90fd\u63d0\u4f9b assert \u5b8f\uff1b\u5dee\u522b\u5728\u4e8e\u98ce\u683c\u548c\u53ef\u79fb\u690d\u6027\uff1a \u662f C \u5934\u6587\u4ef6\uff1b\u5728 C++ \u4e2d\u4e5f\u80fd\u7528\uff0c\u4f46\u5c5e\u4e8e\u65e7\u5f0f\u63a5\u53e3\u3002 \u662f C++ \u7248\u672c\u7684\u5934\u6587\u4ef6\uff1b\u6309\u6807\u51c6\u5e93\u98ce\u683c\u5f15\u5165 C \u5934\uff0c\u63a8\u8350\u5728 C++ \u4e2d\u4f7f\u7528\u5b83\u3002 \u5373\u4fbf\u7528 \uff0cassert \u4ecd\u7136\u662f==\u5b8f==\uff0c\u4e0d\u5728 std \u547d\u540d\u7a7a\u95f4\uff08\u6807\u51c6\u6ca1\u6709 std::assert\uff09\u3002 \u884c\u4e3a\uff08NDEBUG \u5173\u95ed\u65ad\u8a00\u7b49\uff09\u5b8c\u5168\u4e00\u81f4\u3002 \u5728 C++ \u4ee3\u7801\u91cc\u7528 \uff0c\u5728\u7eaf C \u4ee3\u7801\u91cc\u7528 \u5373\u53ef\u3002","title":"assert"},{"location":"Program/#static_assert","text":"#include <cassert> assert ( condition ) static_assert ( sizeof ( void * ) == 4 , \"64\u4f4d\u7cfb\u7edf\u4e0a\u4e0d\u652f\u6301\uff01\" , \"ERROR Condition!\" ); //\u8be5static_assert\u7528\u6765\u786e\u4fdd\u7f16\u8bd1\u4ec5\u572832\u4f4d\u7684\u5e73\u53f0\u4e0a\u8fdb\u884c\uff0c\u4e0d\u652f\u630164\u4f4d\u7684\u5e73\u53f0\uff0c\u8be5\u8bed\u53e5\u53ef\u4ee5\u653e\u5728\u6587\u4ef6\u7684\u5f00\u5934\u5904\uff0c\u8fd9\u6837\u53ef\u4ee5\u5c3d\u65e9\u68c0\u67e5\uff0c\u4ee5\u8282\u7701\u5931\u8d25\u60c5\u51b5\u4e0b\u7684\u7f16\u8bd1\u65f6\u95f4\u3002 static_assert ==\u7f16\u8bd1\u671f\u95f4==\u65ad\u8a00\uff0c\u4e0d\u751f\u6210\u76ee\u6807\u4ee3\u7801","title":"static_assert"},{"location":"Program/#_48","text":"c++11\uff1astatic_assert \u4e0eassert_c++assert\u548cstatic assert-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#try-catch-throw","text":"\u7a0b\u5e8f\u7684\u9519\u8bef\u5927\u81f4\u53ef\u4ee5\u5206\u4e3a\u4e09\u79cd\uff0c\u5206\u522b\u662f\u8bed\u6cd5\u9519\u8bef\u3001\u903b\u8f91\u9519\u8bef\u548c\u8fd0\u884c\u65f6\u9519\u8bef\uff1a 1) \u8bed\u6cd5\u9519\u8bef\u5728\u7f16\u8bd1\u548c\u94fe\u63a5\u9636\u6bb5\u5c31\u80fd\u53d1\u73b0\uff0c\u53ea\u6709 100% \u7b26\u5408\u8bed\u6cd5\u89c4\u5219\u7684\u4ee3\u7801\u624d\u80fd\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002\u8bed\u6cd5\u9519\u8bef\u662f\u6700\u5bb9\u6613\u53d1\u73b0\u3001\u6700\u5bb9\u6613\u5b9a\u4f4d\u3001\u6700\u5bb9\u6613\u6392\u9664\u7684\u9519\u8bef\uff0c\u7a0b\u5e8f\u5458\u6700\u4e0d\u9700\u8981\u62c5\u5fc3\u7684\u5c31\u662f\u8fd9\u79cd\u9519\u8bef\u3002 2) \u903b\u8f91\u9519\u8bef\u662f\u8bf4\u6211\u4eec\u7f16\u5199\u7684\u4ee3\u7801\u601d\u8def\u6709\u95ee\u9898\uff0c\u4e0d\u80fd\u591f\u8fbe\u5230\u6700\u7ec8\u7684\u76ee\u6807\uff0c\u8fd9\u79cd\u9519\u8bef\u53ef\u4ee5\u901a\u8fc7\u8c03\u8bd5\u6765\u89e3\u51b3\u3002 3) \u8fd0\u884c\u65f6\u9519\u8bef\u662f\u6307\u7a0b\u5e8f\u5728\u8fd0\u884c\u671f\u95f4\u53d1\u751f\u7684\u9519\u8bef\uff0c\u4f8b\u5982\u9664\u6570\u4e3a 0\u3001\u5185\u5b58\u5206\u914d\u5931\u8d25\u3001\u6570\u7ec4\u8d8a\u754c\u3001\u6587\u4ef6\u4e0d\u5b58\u5728\u7b49\u3002C++ \u5f02\u5e38\uff08Exception\uff09\u673a\u5236\u5c31\u662f\u4e3a\u89e3\u51b3\u8fd0\u884c\u65f6\u9519\u8bef\u800c\u5f15\u5165\u7684\u3002 \u8fd0\u884c\u65f6\u9519\u8bef\u5982\u679c\u653e\u4efb\u4e0d\u7ba1\uff0c\u7cfb\u7edf\u5c31\u4f1a\u6267\u884c\u9ed8\u8ba4\u7684\u64cd\u4f5c\uff0c\u7ec8\u6b62\u7a0b\u5e8f\u8fd0\u884c\uff0c\u4e5f\u5c31\u662f\u6211\u4eec\u5e38\u8bf4\u7684\u7a0b\u5e8f\u5d29\u6e83\uff08Crash\uff09\u3002C++ \u63d0\u4f9b\u4e86\u5f02\u5e38\uff08Exception\uff09\u673a\u5236\uff0c\u8ba9\u6211\u4eec\u80fd\u591f\u6355\u83b7\u8fd0\u884c\u65f6\u9519\u8bef\uff0c\u7ed9\u7a0b\u5e8f\u4e00\u6b21\u201c\u8d77\u6b7b\u56de\u751f\u201d\u7684\u673a\u4f1a\uff0c\u6216\u8005\u81f3\u5c11\u544a\u8bc9\u7528\u6237\u53d1\u751f\u4e86\u4ec0\u4e48\u518d\u7ec8\u6b62\u7a0b\u5e8f\u3002 try { // \u53ef\u80fd\u629b\u51fa\u5f02\u5e38\u7684\u8bed\u53e5 ... if (...) throw ... ... } catch ( exceptionType variable ){ // \u5904\u7406\u5f02\u5e38\u7684\u8bed\u53e5 } \u8fd9\u5c31\u597d\u6bd4\uff0ccatch \u544a\u8bc9 try\uff1a\u4f60\u53bb\u68c0\u6d4b\u4e00\u4e0b\u7a0b\u5e8f\u6709\u6ca1\u6709\u9519\u8bef\uff0c\u6709\u9519\u8bef\u7684\u8bdd\u5c31\u544a\u8bc9\u6211\uff0c\u6211\u6765\u5904\u7406\uff0c\u6ca1\u6709\u7684\u8bdd\u5c31\u4e0d\u8981\u7406\u6211\uff01 #include <iostream> #include <string> #include <exception> using namespace std ; int main (){ string str = \"http://c.biancheng.net\" ; try { char ch1 = str [ 100 ]; cout << ch1 << endl ; } catch ( exception e ){ cout << \"[1]out of bound!\" << endl ; } try { char ch2 = str . at ( 100 ); cout << ch2 << endl ; } catch ( exception & e ){ //exception\u7c7b\u4f4d\u4e8e<exception>\u5934\u6587\u4ef6\u4e2d cout << \"[2]out of bound!\" << endl ; } return 0 ; } output: [2]out of bound! [1]\u4e0d\u4f1athrow [2]\u4f1athrow string.at()\u6e90\u7801\uff1a at ( size_type __n ) { if ( __n >= size ()) __throw_out_of_range_fmt ( __N ( \"basic_string::at: __n \" \"(which is %zu) >= this->size() \" \"(which is %zu)\" ), __n , this -> size ()); return _M_data ()[ __n ]; }","title":"try-catch-throw"},{"location":"Program/#_49","text":"#include <iostream> #include <string> #include <exception> using namespace std ; int main (){ try { throw \"Unknown Exception\" ; //\u629b\u51fa\u5f02\u5e38 cout << \"This statement will not be executed.\" << endl ; } catch ( const char * & e ){ cout << e << endl ; } return 0 ; } \u81ea\u5b9a\u4e49 exception","title":"\u573a\u666f"},{"location":"Program/#ref_3","text":"https://c.biancheng.net/view/2330.html","title":"ref"},{"location":"Program/#_50","text":"","title":"\u5806\u6808\u5185\u5b58\u7ba1\u7406"},{"location":"Program/#_51","text":"\u6808\uff1a\u662f\u7531\u7f16\u8bd1\u5668\u5728\u9700\u8981\u65f6\u81ea\u52a8\u5206\u914d\uff0c\u4e0d\u9700\u8981\u65f6\u81ea\u52a8\u6e05\u9664\u7684\u53d8\u91cf\u5b58\u50a8\u533a\u3002\u901a\u5e38\u5b58\u653e\u5c40\u90e8\u53d8\u91cf\u3001\u51fd\u6570\u53c2\u6570\u7b49\u3002 \u5806\uff1a\u662f\u7531 new/malloc \uff08 new \u5e95\u5c42\u5b9e\u73b0\u4ee3\u7801\u4e2d\u8c03\u7528\u4e86 malloc \uff0c new \u53ef\u4ee5\u770b\u6210\u662f malloc \u667a\u80fd\u5316\u7684\u9ad8\u7ea7\u7248\u672c\uff09\u5206\u914d\u7684\u5185\u5b58\u5757\uff0c\u7531\u7a0b\u5e8f\u5458\u91ca\u653e\uff08 \u7f16\u8bd1\u5668\u4e0d\u7ba1 , \u4f46\u662f STL \u9075\u5faa RAII \u539f\u5219\uff0c\u4f1a\u81ea\u884c\u7ba1\u7406\u5185\u5b58\uff09\u3002\u4e00\u822c\u4e00\u4e2anew\u4e0e\u4e00\u4e2adelete\u5bf9\u5e94\uff0c\u4e00\u4e2anew[]\u4e0e\u4e00\u4e2adelete[]\u5bf9\u5e94\u3002\u5982\u679c\u7a0b\u5e8f\u5458\u6ca1\u6709\u91ca\u653e\u6389\uff0c \u8d44\u6e90\u5c06\u7531\u64cd\u4f5c\u7cfb\u7edf\u5728\u7a0b\u5e8f\u7ed3\u675f\u540e\u81ea\u52a8\u56de\u6536\u3002 \u5168\u5c40/\u9759\u6001\u5b58\u50a8\u533a\uff1a\u5168\u5c40\u53d8\u91cf\u548c\u9759\u6001\u53d8\u91cf\u88ab\u5206\u914d\u5230\u540c\u4e00\u5757\u5185\u5b58\u4e2d\u3002 \u5728C\u8bed\u8a00\u4e2d\uff0c\u5168\u5c40\u53d8\u91cf\u53c8\u5206\u4e3a\u521d\u59cb\u5316\u7684\u548c\u672a\u521d\u59cb\u5316\u7684\uff0cC++\u4e2d\u6ca1\u6709\u8fd9\u4e00\u533a \u5e38\u91cf\u5b58\u50a8\u533a\uff1a\u8fd9\u662f\u4e00\u5757\u7279\u6b8a\u5b58\u50a8\u533a\uff0c\u91cc\u8fb9\u5b58\u653e\u5e38\u91cf(\u548c\u4ee3\u7801\uff1f\uff09\uff0c\u4e0d\u5141\u8bb8\u4fee\u6539 \u7a0b\u5e8f\u7684==\u5185\u5b58\u5e03\u5c40\u548c\u7ec4\u7ec7\u53ef\u80fd\u4f1a\u6839\u636e\u6240\u4f7f\u7528\u7684\u64cd\u4f5c\u7cfb\u7edf\u548c\u4f53\u7cfb\u7ed3\u6784\u800c\u6709\u6240\u4e0d\u540c==\u3002\u7136\u800c\uff0c\u4e00\u822c\u6765\u8bf4\uff0c\u5185\u5b58\u53ef\u4ee5\u5206\u4e3a\u4ee5\u4e0b\u51e0\u4e2a\u90e8\u5206: \u5168\u5c40\u6bb5 \uff08 Global segment \uff09\uff1a\u8d1f\u8d23\u5b58\u50a8\u5168\u5c40\u53d8\u91cf\u548c\u9759\u6001\u53d8\u91cf\uff0c\u8fd9\u4e9b\u53d8\u91cf\u7684\u751f\u547d\u5468\u671f\u7b49\u4e8e\u7a0b\u5e8f\u6267\u884c\u7684\u6574\u4e2a\u6301\u7eed\u65f6\u95f4\u3002 \u4ee3\u7801\u6bb5 \uff08 Code segment \uff09\uff1a\u4e5f\u79f0\u4e3a\u6587\u672c\u6bb5\uff0c\u5305\u542b\u7ec4\u6210\u6211\u4eec\u7a0b\u5e8f\u7684\u5b9e\u9645\u673a\u5668\u4ee3\u7801\u6216\u6307\u4ee4\uff0c\u5305\u62ec\u51fd\u6570\u548c\u65b9\u6cd5\u3002 \u5806\u6808 \uff08 Stack \uff09\uff1a\u7528\u4e8e\u7ba1\u7406==\u5c40\u90e8\u53d8\u91cf\u3001\u51fd\u6570\u53c2\u6570\u548c\u63a7\u5236\u4fe1\u606f==\uff08\u4f8b\u5982\u8fd4\u56de\u5730\u5740\uff09 \u5806 \uff08 Heap \uff09\uff1a\u63d0\u4f9b\u4e86\u4e00\u4e2a\u7075\u6d3b\u7684\u533a\u57df\u6765\u5b58\u50a8==\u5927\u578b\u6570\u636e\u7ed3\u6784==\u548c\u5177\u6709==\u52a8\u6001\u751f\u547d\u5468\u671f==\u7684\u5bf9\u8c61\u3002\u5806\u5185\u5b58\u53ef\u4ee5\u5728\u7a0b\u5e8f\u6267\u884c\u671f\u95f4==\u5206\u914d\u6216\u91ca\u653e== [!NOTE]\u503c\u5f97\u6ce8\u610f\u7684\u662f\uff0c \u5185\u5b58\u5206\u914d \u4e0a\u4e0b\u6587\u4e2d\u7684\u5806\u6808\u548c\u5806\u4e0d\u5e94\u4e0e \u6570\u636e\u7ed3\u6784 \u5806\u6808\u548c\u5806\u6df7\u6dc6\u3002","title":"\u7a0b\u5e8f\u5185\u5b58\u5206\u533a"},{"location":"Program/#stack","text":"\u5806\u6808\u7b80\u79f0\u4e3a\u5806\u6808 \u3002","title":"\u6808(Stack)"},{"location":"Program/#_52","text":"\u56fa\u5b9a\u5927\u5c0f \uff1a \u5f53\u6d89\u53ca\u5230\u5806\u6808\u5185\u5b58\u65f6\uff0c\u5176\u5927\u5c0f\u4fdd\u6301\u56fa\u5b9a\uff0c\u5e76\u5728\u7a0b\u5e8f\u6267\u884c\u5f00\u59cb\u65f6\u786e\u5b9a\u3002 \u901f\u5ea6\u4f18\u52bf\uff1a \u5806\u6808\u5185\u5b58\u5e27\u662f==\u8fde\u7eed==\u7684\u3002\u56e0\u6b64\uff0c\u5728==\u5806\u6808\u5185\u5b58\u4e2d\u5206\u914d\u548c\u91ca\u653e\u5185\u5b58\u7684\u901f\u5ea6\u975e\u5e38\u5feb==\u3002\u8fd9\u662f\u901a\u8fc7\u64cd\u4f5c\u7cfb\u7edf\u7ba1\u7406\u7684\u5806\u6808\u6307\u9488\u5bf9\u5f15\u7528\u8fdb\u884c\u7b80\u5355\u8c03\u6574\u6765\u5b8c\u6210\u7684\u3002 \u63a7\u5236\u4fe1\u606f\u548c\u53d8\u91cf\u7684\u5b58\u50a8\uff1a \u5806\u6808\u5185\u5b58\u8d1f\u8d23\u5bb9\u7eb3\u63a7\u5236\u4fe1\u606f\u3001\u5c40\u90e8\u53d8\u91cf\u548c\u51fd\u6570\u53c2\u6570\uff0c\u5305\u62ec\u8fd4\u56de\u5730\u5740\u3002 \u6709\u9650\u7684\u53ef\u8bbf\u95ee\u6027\uff1a \u8bf7\u52a1\u5fc5\u8bb0\u4f4f\uff0c\u5b58\u50a8\u5728\u5806\u6808\u5185\u5b58\u4e2d\u7684\u6570\u636e==\u53ea\u80fd\u5728\u6d3b\u52a8\u51fd\u6570\u8c03\u7528\u671f\u95f4\u8bbf\u95ee==\u3002 \u81ea\u52a8\u7ba1\u7406\uff1a \u5806\u6808\u5185\u5b58\u7684\u9ad8\u6548\u7ba1\u7406\u7531\u7cfb\u7edf==\u672c\u8eab\u5b8c\u6210==\uff0c\u4e0d\u9700\u8981\u6211\u4eec\u989d\u5916\u7684\u5de5\u4f5c(\u4e0d\u9700\u8981free)\u3002","title":"\u7279\u70b9"},{"location":"Program/#_53","text":"\u521d\u59cb\u5806\u6808\u6bb5\u4e3a\u7a7a \u4e3a\u4e3b\u51fd\u6570\u521b\u5efa\u4e00\u4e2a\u65b0\u7684\u5806\u6808\u5e27 \u5728 main \u51fd\u6570\u7684\u5806\u6808\u5e27\u4e2d\uff0c\u5c40\u90e8\u53d8\u91cf x \u73b0\u5728\u7684\u503c\u4e3a 5 \u8c03\u7528 add \u51fd\u6570\uff0c\u5b9e\u9645\u53c2\u6570\u4e3a (5, 10) \u63a7\u5236\u6743\u8f6c\u79fb\u5230 add \u51fd\u6570\uff0c\u4e3a add \u51fd\u6570\u521b\u5efa\u4e00\u4e2a==\u65b0\u7684\u5806\u6808\u5e27==\uff0c\u5176\u4e2d\u5305\u542b\u5c40\u90e8\u53d8\u91cf a\u3001b \u548c sum add \u51fd\u6570\u7684\u5806\u6808\u5e27\u4e0a\u7684 sum \u53d8\u91cf\u88ab\u5206\u914d a + b \u7684\u7ed3\u679c 6\u5171 9 \u4e2a add \u51fd\u6570\u5b8c\u6210\u5176\u4efb\u52a1\u5e76\u4e14==\u5176\u5806\u6808\u5e27\u88ab\u9500\u6bc1== \u5177\u6709\u53ef\u53d8\u7ed3\u679c\u7684\u4e3b\u51fd\u6570\u7684\u5806\u6808\u5e27\u5b58\u50a8\u4ece add \u51fd\u6570\u8fd4\u56de\u7684\u503c \u5728\u663e\u793a\u7ed3\u679c\u503c\uff08\u6b64\u5904\u672a\u663e\u793a\uff09\u540e\uff0c \u4e3b\u529f\u80fd\u5757\u4e5f\u88ab\u9500\u6bc1 \uff0c\u5e76\u4e14\u5806\u6808\u6bb5\u518d\u6b21\u4e3a\u7a7a","title":"\u4e3e\u4f8b"},{"location":"Program/#heap","text":"\u4e5f\u79f0\u4e3a \u52a8\u6001\u5185\u5b58","title":"\u5806(Heap)"},{"location":"Program/#_54","text":"\u5927\u5c0f\u7684\u7075\u6d3b\u6027\uff1a \u5806\u5185\u5b58\u5927\u5c0f\u53ef\u4ee5\u5728\u7a0b\u5e8f\u6267\u884c\u8fc7\u7a0b\u4e2d\u53d1\u751f\u53d8\u5316\u3002 \u901f\u5ea6\u6743\u8861\uff1a \u5728\u5806\u4e2d==\u5206\u914d\u548c\u91ca\u653e\u5185\u5b58\u901f\u5ea6\u8f83\u6162==(\u7d22\u5f15\u901f\u5ea6\u5462\uff1f)\uff0c\u56e0\u4e3a\u5b83==\u6d89\u53ca\u5bfb\u627e\u5408\u9002\u7684\u5185\u5b58\u5e27\u548c\u5904\u7406\u788e\u7247==\u3002 \u6301\u4e45\u6570\u636e\uff1a \u5b58\u50a8\u5728\u5806\u5185\u5b58\u4e2d\u7684\u6570\u636e\u5c06==\u4e00\u76f4\u4fdd\u7559==\u5728\u90a3\u91cc\uff0c\u76f4\u5230\u6211\u4eec==\u624b\u52a8\u91ca\u653e\u5b83\u6216\u7a0b\u5e8f\u7ed3\u675f==\u3002 \u624b\u52a8\u7ba1\u7406\uff1a \u5728\u67d0\u4e9b\u7f16\u7a0b\u8bed\u8a00\uff08\u4f8b\u5982C\u548cC++\uff09\u4e2d\uff0c\u5fc5\u987b\u624b\u52a8\u7ba1\u7406\u5806\u5185\u5b58\u3002\u5982\u679c\u5904\u7406\u4e0d\u5f53\uff0c\u53ef\u80fd\u4f1a\u5bfc\u81f4==\u5185\u5b58\u6cc4\u6f0f\u6216\u8d44\u6e90\u4f7f\u7528\u6548\u7387\u4f4e\u4e0b==\u3002","title":"\u7279\u70b9"},{"location":"Program/#_55","text":"\u6808\u6bb5\u548c\u5806\u6bb5\u4e3a\u7a7a \u4e3a\u4e3b\u51fd\u6570\u521b\u5efa\u4e00\u4e2a\u65b0\u7684\u5806\u6808\u5e27 2\u5171 7 \u4e2a \u5c40\u90e8\u53d8\u91cf\u503c\u88ab\u8d4b\u4e88\u503c 42 \u5728\u5806\u4e0a\u5206\u914d\u4e86\u4e00\u4e2a\u6307\u9488\u53d8\u91cf ptr \uff0c\u6307\u9488 ptr \u4e2d\u5b58\u653e\u7684\u662f\u5206\u914d\u7684\u5806\u5185\u5b58\u7684\u5730\u5740\uff08\u53730x1000\uff09\uff01 value \u53d8\u91cf\u4e2d\u5b58\u50a8\u7684\u503c\uff08\u537342\uff09\u88ab\u8d4b\u503c\u7ed9 ptr \u6307\u5411\u7684\u5185\u5b58\u4f4d\u7f6e\uff08\u5806\u5730\u57400x1000\uff09 \u5806\u4e0a\u5730\u5740 0x1000 \u5904\u5206\u914d\u7684\u5185\u5b58\u88ab\u91ca\u653e\uff0cptr \u6210\u4e3a\u60ac\u7a7a\u6307\u9488 main\u51fd\u6570\u7684\u6808\u5e27\u4ece\u6808\u4e2d\u5f39\u51fa\uff08\u663e\u793aresult\u7684\u503c\u540e\uff09\uff0c\u6808\u6bb5\u548c\u5806\u6bb5\u518d\u6b21\u6e05\u7a7a \u6ce8\u610f\uff1aC++ \u6807\u51c6\u5e93\u8fd8\u63d0\u4f9b\u4e86\u4e00\u7cfb\u5217\u667a\u80fd\u6307\u9488\uff0c\u53ef\u4ee5\u5e2e\u52a9\u81ea\u52a8\u5316\u5806\u4e2d\u5185\u5b58\u5206\u914d\u548c\u91ca\u653e\u7684\u8fc7\u7a0b\u3002","title":"\u4e3e\u4f8b"},{"location":"Program/#_56","text":"","title":"\u7533\u8bf7\u540e\u7cfb\u7edf\u7684\u54cd\u5e94"},{"location":"Program/#_57","text":"\u53ea\u8981\u6808\u7684\u5269\u4f59\u7a7a\u95f4\u5927\u4e8e\u6240\u7533\u8bf7\u7a7a\u95f4\uff0c\u7cfb\u7edf\u5c06\u4e3a\u7a0b\u5e8f\u63d0\u4f9b\u5185\u5b58\uff0c\u5426\u5219\u5c06\u62a5\u5f02\u5e38\u63d0\u793a\u6808\u6ea2\u51fa\u3002","title":"\u6808"},{"location":"Program/#_58","text":"\u9996\u5148\u5e94\u8be5\u77e5\u9053==\u64cd\u4f5c\u7cfb\u7edf\u6709\u4e00\u4e2a\u8bb0\u5f55\u7a7a\u95f2\u5185\u5b58\u5730\u5740\u7684\u94fe\u8868==\uff0c\u5f53\u7cfb\u7edf\u6536\u5230\u7a0b\u5e8f\u7684\u7533\u8bf7\u65f6\uff0c\u4f1a==\u904d\u5386\u8be5\u94fe\u8868==\uff0c\u5bfb\u627e\u7b2c\u4e00\u4e2a\u7a7a\u95f4==\u5927\u4e8e==\u6240\u7533\u8bf7\u7a7a\u95f4\u7684\u5806\u7ed3\u70b9\uff0c\u7136\u540e\u5c06\u8be5\u7ed3\u70b9\u4ece\u7a7a\u95f2\u7ed3\u70b9\u94fe\u8868\u4e2d\u5220\u9664\uff0c\u5e76\u5c06\u8be5\u7ed3\u70b9\u7684\u7a7a\u95f4\u5206\u914d\u7ed9\u7a0b\u5e8f \u7531\u4e8e\u627e\u5230\u7684\u5806\u7ed3\u70b9\u7684\u5927\u5c0f\u4e0d\u4e00\u5b9a\u6b63\u597d\u7b49\u4e8e\u7533\u8bf7\u7684\u5927\u5c0f\uff0c\u7cfb\u7edf\u4f1a\u81ea\u52a8\u7684\u5c06\u591a\u4f59\u7684\u90a3\u90e8\u5206\u91cd\u65b0\u653e\u5165\u7a7a\u95f2\u94fe\u8868\u4e2d \u5bf9\u4e8e\u5927\u591a\u6570\u7cfb\u7edf\uff0c\u4f1a\u5728\u8fd9\u5757\u5185\u5b58\u7a7a\u95f4\u4e2d\u7684\u9996\u5730\u5740\u5904\u8bb0\u5f55\u672c\u6b21\u5206\u914d\u7684\u5927\u5c0f\uff0c\u8fd9\u6837\uff0c\u4ee3\u7801\u4e2d\u7684delete\u8bed\u53e5\u624d\u80fd\u6b63\u786e\u7684\u91ca\u653e\u672c\u5185\u5b58\u7a7a\u95f4","title":"\u5806"},{"location":"Program/#_59","text":"","title":"\u7533\u8bf7\u5927\u5c0f\u7684\u9650\u5236"},{"location":"Program/#_60","text":"\u5728 Windows \u4e0b,\u6808\u662f==\u5411\u4f4e\u5730\u5740\u6269\u5c55==\u7684\u6570\u636e\u7ed3\u6784\uff0c\u662f\u4e00\u5757==\u8fde\u7eed\u7684\u5185\u5b58\u7684\u533a\u57df==\u3002\u8fd9\u53e5\u8bdd\u7684\u610f\u601d\u662f\u6808\u9876\u7684\u5730\u5740\u548c\u6808\u7684\u6700\u5927\u5bb9\u91cf\u662f\u7cfb\u7edf\u9884\u5148\u89c4\u5b9a\u597d\u7684\uff0c\u5728 Windows \u4e0b\uff0c\u6808\u7684\u5927\u5c0f\u662f2M\uff08\u4e5f\u6709\u7684\u8bf4\u662f1M\uff0c\u603b\u4e4b\u662f\u4e00\u4e2a==\u7f16\u8bd1\u65f6\u5c31\u786e\u5b9a\u7684\u5e38\u6570==\uff09\uff0c\u5982\u679c\u7533\u8bf7\u7684\u7a7a\u95f4\u8d85\u8fc7\u6808\u7684\u5269\u4f59\u7a7a\u95f4\u65f6\uff0c\u5c06\u63d0\u793a overflow \u3002\u56e0\u6b64\uff0c\u80fd\u4ece\u6808\u83b7\u5f97\u7684==\u7a7a\u95f4\u8f83\u5c0f==\u3002","title":"\u6808"},{"location":"Program/#_61","text":"\u5806\u662f==\u5411\u9ad8\u5730\u5740\u6269\u5c55==\u7684\u6570\u636e\u7ed3\u6784\uff0c\u662f==\u4e0d\u8fde\u7eed==\u7684\u5185\u5b58\u533a\u57df\u3002\u8fd9\u662f\u7531\u4e8e\u7cfb\u7edf\u662f\u7528==\u94fe\u8868==\u6765\u5b58\u50a8\u7684\u7a7a\u95f2\u5185\u5b58\u5730\u5740\u7684\uff0c\u81ea\u7136\u662f\u4e0d\u8fde\u7eed\u7684\uff0c\u800c\u94fe\u8868\u7684\u904d\u5386\u65b9\u5411\u662f\u7531\u4f4e\u5730\u5740\u5411\u9ad8\u5730\u5740\u3002\u5806\u7684\u5927\u5c0f==\u53d7\u9650\u4e8e\u8ba1\u7b97\u673a\u7cfb\u7edf\u4e2d\u6709\u6548\u7684\u865a\u62df\u5185\u5b58==\u3002\u7531\u6b64\u53ef\u89c1\uff0c\u5806\u83b7\u5f97\u7684\u7a7a\u95f4==\u6bd4\u8f83\u7075\u6d3b\uff0c\u4e5f\u6bd4\u8f83\u5927==\u3002","title":"\u5806"},{"location":"Program/#_62","text":"","title":"\u7533\u8bf7\u548c\u91ca\u653e\u6548\u7387\u7684\u6bd4\u8f83"},{"location":"Program/#_63","text":"\u7531\u7cfb\u7edf\u81ea\u52a8\u5206\u914d\uff0c\u901f\u5ea6\u8f83\u5feb\u3002\u4f46\u7a0b\u5e8f\u5458\u662f\u65e0\u6cd5\u63a7\u5236\u7684\u3002 \u65e0\u9700\u64cd\u4f5c\u7cfb\u7edf\u63a5\u5165 \u5206\u914d\u548c\u91ca\u653e\u987a\u5e8f\u8fdb\u884c\uff0c\u4e0d\u4f1a\u4ea7\u751f\u5185\u5b58\u788e\u7247\u3002 \u5206\u914d\u8fde\u7eed\uff0c\u5177\u6709\u826f\u597d\u7684\u7f13\u5b58\u5c40\u90e8\u6027\uff0cCPU\u7f13\u5b58\u53ef\u9ad8\u6548\u9884\u53d6\u6570\u636e\uff0c\u63d0\u9ad8\u8bbf\u95ee\u901f\u5ea6\u3002","title":"\u6808"},{"location":"Program/#_64","text":"\u7531new\u5206\u914d\u7684\u5185\u5b58\uff0c\u4e00\u822c\u901f\u5ea6\u6bd4\u8f83\u6162\uff0c\u800c\u4e14\u5bb9\u6613\u4ea7\u751f\u5185\u5b58\u788e\u7247,\u4e0d\u8fc7\u7528\u8d77\u6765\u6700\u65b9\u4fbf \u5206\u914d\u548c\u91ca\u653e\u53ef\u80fd\u6d89\u53ca\u64cd\u4f5c\u7cfb\u7edf\u4ecb\u5165(\u5982\u901a\u8fc7 brk \u6216 mmap \u7cfb\u7edf\u8c03\u7528\u6269\u5c55\u5806\u7a7a\u95f4) \u53ef\u80fd\u8bbe\u8ba1\u7528\u6237\u6001\u548c\u5185\u6838\u6001\u7684\u5207\u6362\uff0c\u589e\u52a0\u989d\u5916\u5f00\u9500\u3002 \u5206\u914d\u548c\u91ca\u653e\u968f\u673a\u8fdb\u884c\uff0c\u53ef\u80fd\u5bfc\u81f4\u5185\u5b58\u788e\u7247\uff0c\u964d\u4f4e\u5185\u5b58\u5206\u914d\u5668\u6548\u7387\uff0c\u589e\u52a0\u5206\u914d\u548c\u91ca\u653e\u65f6\u95f4\u3002 \u5206\u914d\u5206\u6563\uff0c\u7f13\u5b58\u5c40\u90e8\u6027\u8f83\u5dee\uff0cCPU\u7f13\u5b58\u53ef\u80fd\u65e0\u6cd5\u9ad8\u6548\u9884\u53d6\u6570\u636e\uff0c\u5bfc\u81f4\u8bbf\u95ee\u901f\u5ea6\u8f83\u6162\u3002","title":"\u5806"},{"location":"Program/#_65","text":"","title":"\u7ebf\u7a0b\u5b89\u5168\u6027"},{"location":"Program/#_66","text":"\u6bcf\u4e2a\u7ebf\u7a0b\u6709\u72ec\u7acb\u6808\uff0c\u5206\u914d\u548c\u91ca\u653e\u7ebf\u7a0b\u79c1\u6709\uff0c \u65e0\u9700\u8003\u8651\u7ebf\u7a0b\u540c\u6b65 \u3002","title":"\u6808"},{"location":"Program/#_67","text":"\u5168\u5c40\u5171\u4eab \uff0c\u5206\u914d\u548c\u91ca\u653e\u53ef\u80fd\u6d89\u53ca==\u7ebf\u7a0b\u540c\u6b65==(\u5982\u9501\u673a\u5236)\uff0c\u589e\u52a0\u989d\u5916\u5f00\u9500\u3002","title":"\u5806"},{"location":"Program/#_68","text":"\u5806\u6808\u4e0e\u5806\uff08Stack vs Heap\uff09\uff1a\u6709\u4ec0\u4e48\u533a\u522b\uff1f\u56fe\u6587\u5e76\u8302\u62c6\u89e3\u4ee3\u7801\u89e3\u6790\uff01_\u5185\u5b58_\u5b58\u50a8_\u51fd\u6570 (sohu.com) \u3010\u7b14\u8bb0\u3011C++\u7684\u5185\u5b58\u7ba1\u7406:\u5806\u548c\u6808 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#_69","text":"","title":"\u6807\u51c6\u5e93"},{"location":"Program/#_70","text":"1 . ` /usr/include/c++/7 ` : The standard C++ library ( like <vector>, <iostream> ) . 2 . ` /usr/include/x86_64-linux-gnu/c++/7 ` : Architecture-specific C++ headers. 3 . ` /usr/include/c++/7/backward ` : Backward compatibility headers. 4 . ` /usr/lib/gcc/x86_64-linux-gnu/7/include ` : GCC-specific headers. 5 . ` /usr/local/include ` : Third-party libraries you installed manually ( often empty by default ) . 6 . ` /usr/include/x86_64-linux-gnu ` : System architecture specific headers. 7 . ` /usr/include ` : The standard Linux system headers ( like <stdlib.h>, <unistd.h> ) .","title":"\u7cfb\u7edf\u5e93"},{"location":"Program/#include","text":"#include \"filename\" (Quoted form): Priority: Checks the current directory (where the source file is located) first. Fallback: If not found, it searches the standard system/include paths (same as <>). Usage: Best for your own project's local header files (e.g., #include \"my_class.h\"). #include <filename> (Angle-bracket form): Priority: Searches only the standard system directories and include paths specified by the compiler (e.g., via -I flags). Usage: Best for standard libraries (e.g., #include , #include ) or third-party libraries installed system-wide.","title":"include \"\" \u548c \\&lt;&gt; \u7684\u533a\u522b"},{"location":"Program/#gnu-c-library","text":"GNU \u662f\u7531 Richard Stallman\uff08\u7406\u67e5\u5fb7\u00b7\u65af\u6258\u66fc\uff09\u5728 1983 \u5e74\u53d1\u8d77\u7684\uff0c\u5176\u6838\u5fc3\u601d\u60f3\u662f \u81ea\u7531\uff08Freedom\uff09 Linux \u5176\u5b9e\u53ea\u662f\u4e00\u4e2a\u5185\u6838\uff08\u7cfb\u7edf\u7684\u6838\u5fc3\u5f15\u64ce\uff0c\u8d1f\u8d23\u7ba1\u7406\u786c\u4ef6\uff09\u3002GNU \u63d0\u4f9b\u4e86\u8fd0\u884c\u5728\u8fd9\u4e2a\u5185\u6838\u4e4b\u4e0a\u7684\u6240\u6709\u5916\u58f3\uff08\u7f16\u8bd1\u5668\u3001\u56fe\u5f62\u754c\u9762\u3001\u547d\u4ee4\u884c\u5de5\u5177\u3001\u5e93\u6587\u4ef6\u7b49\uff09\u3002 GNU C Library\uff08\u901a\u5e38\u7b80\u79f0\u4e3aglibc\uff09\u662f\u4e00\u4e2a\u6309\u7167GNU\u901a\u7528\u516c\u5171\u8bb8\u53ef\u8bc1\uff08GPL\uff09\u53d1\u5e03\u7684\u81ea\u7531\u8f6f\u4ef6\uff0c\u5b83\u662fC\u8bed\u8a00\u7684\u6807\u51c6\u5e93\u5728GNU\u7cfb\u7edf\u548c\u5176\u4ed6\u7c7bUnix\u7cfb\u7edf\u4e2d\u7684\u5b9e\u73b0\u3002\u5b83\u662fLinux\u64cd\u4f5c\u7cfb\u7edf\u4e2d\u6700\u5e7f\u6cdb\u4f7f\u7528\u7684C\u5e93\u4e4b\u4e00\uff0c\u63d0\u4f9b\u4e86\u7a0b\u5e8f\u4e0e\u7cfb\u7edf\u63a5\u53e3\u4e4b\u95f4\u7684\u63a5\u53e3\u3002 \u7279\u70b9\uff1a \u517c\u5bb9\u6027\uff1aglibc\u9075\u5faaISO C\u548cPOSIX\u6807\u51c6\uff0c\u786e\u4fdd\u7f16\u5199\u7684C\u7a0b\u5e8f\u53ef\u4ee5\u5728\u591a\u79cd\u7cfb\u7edf\u4e0a\u8fd0\u884c\u3002 \u6027\u80fd\uff1aglibc\u7ecf\u8fc7\u4f18\u5316\uff0c\u63d0\u4f9b\u4e86\u9ad8\u6548\u7684\u7cfb\u7edf\u8c03\u7528\u548c\u5e93\u51fd\u6570\u3002 \u7a33\u5b9a\u6027\uff1a\u4f5c\u4e3a\u4e00\u4e2a\u957f\u671f\u7ef4\u62a4\u7684\u9879\u76ee\uff0cglibc\u5f3a\u8c03\u7a33\u5b9a\u6027\u548c\u5b89\u5168\u6027\u3002 \u6269\u5c55\u6027\uff1a\u652f\u6301\u591a\u79cd\u67b6\u6784\u548c\u5e73\u53f0\uff0c\u4e14\u5141\u8bb8\u5f00\u53d1\u8005\u901a\u8fc7\u6dfb\u52a0\u81ea\u5df1\u7684\u4ee3\u7801\u6765\u6269\u5c55\u5e93\u3002 \u81ea\u7531\u8f6f\u4ef6\uff1a\u9075\u5faaGPL\u8bb8\u53ef\uff0c\u5141\u8bb8\u7528\u6237\u81ea\u7531\u4f7f\u7528\u3001\u4fee\u6539\u548c\u5206\u53d1\u3002 \u5e94\u7528\u573a\u666f\uff1a \u7cfb\u7edf\u7f16\u7a0b\uff1aglibc\u63d0\u4f9b\u4e86\u6587\u4ef6I/O\u3001\u8fdb\u7a0b\u63a7\u5236\u3001\u4fe1\u53f7\u5904\u7406\u7b49\u7cfb\u7edf\u7ea7\u64cd\u4f5c\u7684\u529f\u80fd\u3002 \u5e94\u7528\u5f00\u53d1\uff1a\u4efb\u4f55\u4f7f\u7528C\u8bed\u8a00\u7684\u8f6f\u4ef6\u5f00\u53d1\u9879\u76ee\u90fd\u53ef\u4ee5\u4f7f\u7528glibc\u4f5c\u4e3a\u5176\u57fa\u7840\u5e93\u3002 \u6559\u80b2\u548c\u79d1\u7814\uff1a\u4f5c\u4e3a\u81ea\u7531\u8f6f\u4ef6\uff0cglibc\u5e38\u7528\u4e8e\u6559\u80b2\u548c\u79d1\u7814\u9886\u57df\uff0c\u4ee5\u4fbf\u5b66\u4e60\u548c\u7814\u7a76\u64cd\u4f5c\u7cfb\u7edf\u548c\u7f16\u7a0b\u8bed\u8a00\u3002 \u5d4c\u5165\u5f0f\u7cfb\u7edf\uff1a\u867d\u7136glibc\u76f8\u5bf9\u8f83\u5927\uff0c\u4f46\u5b83\u7684\u67d0\u4e9b\u90e8\u5206\u4e5f\u53ef\u4ee5\u7528\u4e8e\u5d4c\u5165\u5f0f\u7cfb\u7edf\uff0c\u5c24\u5176\u662f\u9700\u8981\u6807\u51c6\u5316\u548c\u517c\u5bb9\u6027\u7684\u573a\u5408","title":"GNU C Library"},{"location":"Program/#algorithm","text":"","title":"algorithm\u5e93"},{"location":"Program/#1","text":"sort (container.begin(), container.end(), compare_function); std::partial_sort : \u5bf9\u90e8\u5206\u533a\u95f4\u6392\u5e8f\uff0c\u524d n \u4e2a\u5143\u7d20\u4e3a\u6709\u5e8f\u3002 std::stable_sort : \u7a33\u5b9a\u6392\u5e8f\uff0c\u4fdd\u7559\u76f8\u7b49\u5143\u7d20\u7684\u76f8\u5bf9\u987a\u5e8f\u3002","title":"1. \u6392\u5e8f\u7b97\u6cd5"},{"location":"Program/#2","text":"auto it = find (container.begin(), container.end(), value); \u5982\u679c\u627e\u5230\uff0cit \u5c06\u6307\u5411\u5339\u914d\u7684\u5143\u7d20\uff1b\u5982\u679c\u6ca1\u6709\u627e\u5230\uff0cit \u5c06\u7b49\u4e8e container.end()\u3002 std::binary_search : \u5bf9\u6709\u5e8f\u533a\u95f4\u8fdb\u884c\u4e8c\u5206\u67e5\u627e\u3002 std::find_if : \u67e5\u627e\u7b2c\u4e00\u4e2a\u6ee1\u8db3\u7279\u5b9a\u6761\u4ef6\u7684\u5143\u7d20\u3002","title":"2. \u641c\u7d22\u7b97\u6cd5"},{"location":"Program/#3","text":"copy (source_begin, source_end, destination_begin);","title":"3. \u590d\u5236\u7b97\u6cd5"},{"location":"Program/#4","text":"bool result = equal (first1, last1, first2, compare_function);","title":"4. \u6bd4\u8f83\u7b97\u6cd5"},{"location":"Program/#5","text":"std::reverse : \u53cd\u8f6c\u533a\u95f4\u5185\u7684\u5143\u7d20\u987a\u5e8f\u3002 std::reverse(vec.begin(), vec.end()); std::fill : \u5c06\u6307\u5b9a\u533a\u95f4\u5185\u7684\u6240\u6709\u5143\u7d20\u8d4b\u503c\u4e3a\u67d0\u4e2a\u503c\u3002 std::fill(vec.begin(), vec.end(), 0); // \u6240\u6709\u5143\u7d20\u8bbe\u4e3a 0 std::replace : \u5c06\u533a\u95f4\u5185\u7684\u67d0\u4e2a\u503c\u66ff\u6362\u4e3a\u53e6\u4e00\u4e2a\u503c\u3002 std::replace(vec.begin(), vec.end(), 1, 99); // \u5c06\u6240\u6709 1 \u66ff\u6362\u4e3a 99 std::copy : \u5c06\u533a\u95f4\u5185\u7684\u5143\u7d20\u590d\u5236\u5230\u53e6\u4e00\u4e2a\u533a\u95f4\u3002 std::vector<int> vec2(6); std::copy(vec.begin(), vec.end(), vec2.begin());","title":"5. \u4fee\u6539\u7b97\u6cd5"},{"location":"Program/#6","text":"std::next_permutation : \u751f\u6210\u5b57\u5178\u5e8f\u7684\u4e0b\u4e00\u4e2a\u6392\u5217\uff0c\u5982\u679c\u6ca1\u6709\u4e0b\u4e00\u4e2a\u6392\u5217\u5219\u8fd4\u56de false\u3002 std::vector<int> vec = {1, 2, 3}; do { for (int n : vec) std::cout << n << \" \"; std::cout << std::endl; } while (std::next_permutation(vec.begin(), vec.end())); std::prev_permutation : \u751f\u6210\u5b57\u5178\u5e8f\u7684\u4e0a\u4e00\u4e2a\u6392\u5217\u3002 std::prev_permutation(vec.begin(), vec.end());","title":"6. \u6392\u5217\u7b97\u6cd5"},{"location":"Program/#7","text":"std::merge : \u5c06\u4e24\u4e2a\u6709\u5e8f\u533a\u95f4\u5408\u5e76\u5230\u4e00\u4e2a\u6709\u5e8f\u533a\u95f4\u3002 std::vector<int> vec1 = {1, 3, 5}; std::vector<int> vec2 = {2, 4, 6}; std::vector<int> result(6); std::merge(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); std::inplace_merge : \u5728\u5355\u4e2a\u533a\u95f4\u4e2d\u5408\u5e76\u4e24\u4e2a\u6709\u5e8f\u5b50\u533a\u95f4\u3002 std::inplace_merge(vec.begin(), middle, vec.end());","title":"7. \u5f52\u5e76\u7b97\u6cd5"},{"location":"Program/#8","text":"std::set_union : \u8ba1\u7b97\u4e24\u4e2a\u6709\u5e8f\u96c6\u5408\u7684\u5e76\u96c6\u3002 std::vector<int> result(10); auto it = std::set_union(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin()); std::set_intersection : \u8ba1\u7b97\u4e24\u4e2a\u6709\u5e8f\u96c6\u5408\u7684\u4ea4\u96c6\u3002 auto it = std::set_intersection(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin()); std::set_difference : \u8ba1\u7b97\u96c6\u5408\u7684\u5dee\u96c6\u3002 auto it = std::set_difference(vec1.begin(), vec1.end(), vec2.begin(), vec2.end(), result.begin()); result.resize(it - result.begin());","title":"8. \u96c6\u5408\u7b97\u6cd5"},{"location":"Program/#9","text":"std::accumulate \uff08\u9700\u8981 \u5e93\uff09**\uff1a\u8ba1\u7b97\u8303\u56f4\u5185\u5143\u7d20\u7684\u7d2f\u8ba1\u548c\u3002 #include <numeric> int sum = std::accumulate(vec.begin(), vec.end(), 0); std::for_each : \u5bf9\u533a\u95f4\u5185\u7684\u6bcf\u4e2a\u5143\u7d20\u6267\u884c\u64cd\u4f5c\u3002 std::for_each(vec.begin(), vec.end(), [](int& x) { x += 1; }); std::min_element \u548c std::max_element : \u67e5\u627e\u533a\u95f4\u5185\u7684\u6700\u5c0f\u503c\u548c\u6700\u5927\u503c\u3002 auto min_it = std::min_element(vec.begin(), vec.end()); auto max_it = std::max_element(vec.begin(), vec.end());","title":"9. \u5176\u4ed6\u6709\u7528\u7b97\u6cd5"},{"location":"Program/#numeric","text":"C++ \u6807\u51c6\u5e93\u4e2d\u7684 <numeric> \u5934\u6587\u4ef6\u63d0\u4f9b\u4e86\u4e00\u7ec4\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u51fd\u6570==\u6a21\u677f==\uff0c\u8fd9\u4e9b\u51fd\u6570\u53ef\u4ee5\u5bf9\u5bb9\u5668\u4e2d\u7684\u5143\u7d20\u8fdb\u884c\u5404\u79cd\u6570\u503c\u64cd\u4f5c\uff0c\u5982==\u6c42\u548c\u3001\u4e58\u79ef\u3001\u6700\u5c0f\u503c\u3001\u6700\u5927\u503c==\u7b49\u3002\u8fd9\u4e9b\u51fd\u6570\u6a21\u677f\u975e\u5e38\u5f3a\u5927\uff0c\u53ef\u4ee5\u5e94\u7528\u4e8e==\u4efb\u4f55\u7c7b\u578b\u7684\u5bb9\u5668==\uff0c\u5305\u62ec\u6570\u7ec4\u3001\u5411\u91cf\u3001\u5217\u8868\u7b49\u3002","title":"numeric\u5e93"},{"location":"Program/#1-accumulate","text":"accumulate \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u6240\u6709\u5143\u7d20\u7684\u603b\u548c\u3002\u5b83\u63a5\u53d7\u4e09\u4e2a\u53c2\u6570\uff1a\u5bb9\u5668\u7684\u5f00\u59cb\u8fed\u4ee3\u5668\u3001\u7ed3\u675f\u8fed\u4ee3\u5668\u548c\u521d\u59cb\u503c\u3002","title":"1. accumulate"},{"location":"Program/#2-inner_product","text":"inner_product \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u4e24\u4e2a\u5bb9\u5668\u4e2d\u5bf9\u5e94\u5143\u7d20\u4e58\u79ef\u7684\u603b\u548c\u3002","title":"2. inner_product"},{"location":"Program/#3-partial_sum","text":"partial_sum \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u5143\u7d20\u7684\u90e8\u5206\u548c\uff0c\u5e76\u5c06\u7ed3\u679c\u5b58\u50a8\u5728\u53e6\u4e00\u4e2a\u5bb9\u5668\u4e2d\u3002","title":"3. partial_sum"},{"location":"Program/#4-adjacent_difference","text":"adjacent_difference \u51fd\u6570\u7528\u4e8e\u8ba1\u7b97\u5bb9\u5668\u4e2d\u76f8\u90bb\u5143\u7d20\u7684\u5dee\u503c\uff0c\u5e76\u5c06\u7ed3\u679c\u5b58\u50a8\u5728\u53e6\u4e00\u4e2a\u5bb9\u5668\u4e2d\u3002","title":"4. adjacent_difference"},{"location":"Program/#5-stdgcd","text":"\u4f7f\u7528 std::gcd \u8ba1\u7b97\u4e24\u4e2a\u6574\u6570\u7684\u6700\u5927\u516c\u7ea6\u6570","title":"5. std::gcd"},{"location":"Program/#6-stdlcm","text":"\u4f7f\u7528 std::lcm \u8ba1\u7b97\u4e24\u4e2a\u6574\u6570\u7684\u6700\u5c0f\u516c\u500d\u6570","title":"6. std::lcm"},{"location":"Program/#7-stdiota","text":"\u4f7f\u7528 std::iota \u586b\u5145\u8303\u56f4\u5185\u7684\u5e8f\u5217\u503c\u3002","title":"7. std::iota"},{"location":"Program/#8_1","text":"min_element \u548c max_element \u51fd\u6570\u7528\u4e8e\u627e\u5230\u5bb9\u5668\u4e2d\u7684\u6700\u5927\u503c\u548c\u6700\u5c0f\u503c\u3002","title":"8.\u67e5\u627e\u6700\u5927\u503c\u4e0e\u6700\u5c0f\u503c"},{"location":"Program/#limit","text":"numeric_limits \u6a21\u677f\u7c7b \u5982\u679c\u4f60\u60f3\u83b7\u53d6 int \u7c7b\u578b\u7684\u6700\u5927/\u5c0f\u503c std::numeric_limits<int>::max() std::numeric_limits<int>::min()","title":"limit"},{"location":"Program/#_71","text":"","title":"\u6587\u4ef6/\u6587\u672c\u5904\u7406"},{"location":"Program/#stdiofstream","text":"file_obj . open ( \"file_path\" , ios :: xxx ) file_obj . close () << >> // \u5b9a\u4f4d\u5230 fileObject \u7684\u7b2c n \u4e2a\u5b57\u8282\uff08\u5047\u8bbe\u662f ios::beg\uff09 fileObject . seekg ( n ); // \u628a\u6587\u4ef6\u7684\u8bfb\u6307\u9488\u4ece fileObject \u5f53\u524d\u4f4d\u7f6e\u5411\u540e\u79fb n \u4e2a\u5b57\u8282 fileObject . seekg ( n , ios :: cur ); // \u628a\u6587\u4ef6\u7684\u8bfb\u6307\u9488\u4ece fileObject \u672b\u5c3e\u5f80\u56de\u79fb n \u4e2a\u5b57\u8282 fileObject . seekg ( n , ios :: end ); // \u5b9a\u4f4d\u5230 fileObject \u7684\u672b\u5c3e fileObject . seekg ( 0 , ios :: end ); \u6a21\u5f0f\u6807\u5fd7 \u63cf\u8ff0 ios::app \u8ffd\u52a0\u6a21\u5f0f\u3002\u6240\u6709\u5199\u5165\u90fd\u8ffd\u52a0\u5230\u6587\u4ef6\u672b\u5c3e\u3002 ios::ate \u6587\u4ef6\u6253\u5f00\u540e\u5b9a\u4f4d\u5230\u6587\u4ef6\u672b\u5c3e\u3002 ios::in \u6253\u5f00\u6587\u4ef6\u7528\u4e8e\u8bfb\u53d6\u3002 ios::out \u6253\u5f00\u6587\u4ef6\u7528\u4e8e\u5199\u5165\u3002 ios::trunc \u5982\u679c\u8be5\u6587\u4ef6\u5df2\u7ecf\u5b58\u5728\uff0c\u5176\u5185\u5bb9\u5c06\u5728\u6253\u5f00\u6587\u4ef6\u4e4b\u524d\u88ab\u622a\u65ad\uff0c\u5373\u628a\u6587\u4ef6\u957f\u5ea6\u8bbe\u4e3a 0\u3002","title":"std::i/ofstream"},{"location":"Program/#_72","text":"C++ \u6587\u4ef6\u548c\u6d41 | \u83dc\u9e1f\u6559\u7a0b","title":"\u53c2\u8003"},{"location":"Program/#stdfilesystem","text":"[!CAUTION] \u5728g++ 15.1 \u7684cmake\u4e2d\u8981 target_link_libraries(${binary} stdc++fs) filesystem \u6e90\u81eaboost.filesystem\u5e93\uff0c\u5728C++17\u5408\u5e76\u8fdbC++\u6807\u51c6\u5e93\u4e2d\uff0cfilesystem\u4e2d\u7684\u6240\u6709\u64cd\u4f5c\u662f==\u7ebf\u7a0b\u4e0d\u5b89\u5168==\u7684\u3002 namespace fs = std :: filesystem ; fs :: path p1 = \"/usr/lib/sendmail.cf\" ; // portable format path += \u548c / \u64cd\u4f5c p1 . has_extension () p . extension () fs :: exists ( p1 ) \u904d\u5386\u6307\u5b9a\u76ee\u5f55\u6240\u6709\u5185\u5bb9 : https : //zhuanlan.zhihu.com/p/703768306 \u6587\u4ef6\u7c7b\u578b\u5224\u65ad :: file_type\u679a\u4e3e\u7c7b \u7406\u89e3C++17 filesystem \u5e93\u7684\u4f7f\u7528 - \u77e5\u4e4e","title":"std::filesystem"},{"location":"Program/#_73","text":"","title":"\u5e76\u884c\u76f8\u5173"},{"location":"Program/#_74","text":"","title":"\u7ebf\u7a0b"},{"location":"Program/#thread","text":"","title":"thread"},{"location":"Program/#mutexshared_mutexlock_guardunique_lock","text":"unique_lock\u662f\u4e2a\u7c7b\u6a21\u677f\uff0c\u5de5\u4f5c\u4e2d\uff0c\u4e00\u822clock_guard(\u63a8\u8350\u4f7f\u7528)\uff1block_guard\u53d6\u4ee3\u4e86mutex\u7684lock()\u548cunlock(); unique_lock\u6bd4lock_guard\u7075\u6d3b\u5f88\u591a\uff0c\u6548\u7387\u4e0a\u5dee\u4e00\u70b9\uff0c\u5185\u5b58\u5360\u7528\u591a\u4e00\u70b9\u3002","title":"mutex/shared_mutex/lock_guard/unique_lock"},{"location":"Program/#atomic","text":"","title":"atomic"},{"location":"Program/#asnycfuture","text":"","title":"asnyc/future"},{"location":"Program/#_75","text":"C++20 \u534f\u7a0b==\u662f\u4e00\u4e2a\u51fd\u6570==\uff0c\u5b83\u53ef\u4ee5\u6682\u505c\u4ee5\u53ca\u6062\u590d\u6267\u884c\u3002 \u666e\u901a\u51fd\u6570\u662f\u7ebf\u7a0b\u76f8\u5173\u7684\uff0c\u51fd\u6570\u7684\u72b6\u6001\u8ddf\u7ebf\u7a0b\u7d27\u5bc6\u5173\u8054\uff1b\u800c==\u534f\u7a0b\u662f\u7ebf\u7a0b\u65e0\u5173\u7684==\uff0c\u5b83\u7684\u72b6\u6001\u4e0e\u4efb\u4f55\u7ebf\u7a0b\u90fd\u6ca1\u6709\u5173\u7cfb\u3002","title":"\u534f\u7a0b"},{"location":"Program/#_76","text":"\u51fd\u6570 Foo() \u8c03\u7528\u666e\u901a\u51fd\u6570 Bar() \u7684\u8fc7\u7a0b\u5982\u4e0b\u6240\u793a \u666e\u901a\u51fd\u6570\u72b6\u6001\u7684\u7ef4\u62a4\u5b8c\u5168\u4f9d\u8d56\u4e8e\u7ebf\u7a0b\u6808\uff0c\u8131\u79bb\u4e86\u7ebf\u7a0b\uff0c\u51fd\u6570\u5c31\u4e0d\u590d\u5b58\u5728\uff0c\u6240\u4ee5\u8bf4\u666e\u901a\u51fd\u6570\u662f\u7ebf\u7a0b\u76f8\u5173\u7684\u3002 \u5047\u8bbe Bar() \u662f\u4e00\u4e2a\u534f\u7a0b\uff0c\u90a3\u4e48\u8c03\u7528\u5b83\u7684\u8fc7\u7a0b\u5982\u4e0b\u6240\u793a \u9996\u5148\uff0c Bar() \u7684 \u72b6\u6001 \u6240\u9700\u7684\u5185\u5b58\u4f1a==\u5728\u5806\u4e0a\u5206\u914d\uff0c\u72ec\u7acb\u4e8e\u7ebf\u7a0b\u6808\u800c\u5b58\u5728==\u3002\u4f20\u9012\u7ed9\u5b83\u7684\u53c2\u6570\u90fd\u4f1a\u590d\u5236\u5230\u8fd9\u4e2a\u72b6\u6001\u4e2d\uff0c\u800c\u5c40\u90e8\u53d8\u91cf\u4f1a\u76f4\u63a5\u5728\u8fd9\u4e2a\u72b6\u6001\u4e2d\u521b\u5efa\u3002\u8c03\u7528 Bar() \u7684\u65f6\u5019\uff0c\u7531\u4e8e\u672c\u8d28\u4e0a\u8fd8\u662f\u4e00\u4e2a\u51fd\u6570\u8c03\u7528\uff0c\u6240\u4ee5\u6808\u9876\u6307\u9488\u4e5f\u4f1a\u5f80\u4e0b\u79fb\u52a8\uff0c\u5728\u6808\u4e0a\u7ed9\u6267\u884c Bar() \u6240\u9700\u7684\u72b6\u6001\u5206\u914d\u7a7a\u95f4\uff0c\u5176\u4e2d\u4f1a\u6709==\u4e00\u4e2a\u5f15\u7528\u6307\u5411\u5728\u5806\u4e0a\u7684\u72b6\u6001==\uff0c\u8fd9\u6837\u4e00\u6765\uff0c Bar() \u5c31\u53ef\u4ee5\u50cf\u4e00\u4e2a\u666e\u901a\u51fd\u6570\u90a3\u6837\u6267\u884c\u4e86\uff0c\u7ebf\u7a0b\u4e5f\u53ef\u4ee5\u8bbf\u95ee\u5230\u4f4d\u4e8e\u5806\u4e0a\u7684\u72b6\u6001\u3002 \u5982\u679c\u534f\u7a0b\u9700\u8981\u6682\u505c\uff0c\u90a3\u4e48\u5f53\u524d\u6267\u884c\u5230\u7684\u4ee3\u7801\u4f4d\u7f6e\u4f1a\u8bb0\u5f55\u5230\u5806\u7684\u72b6\u6001\u4e2d\u3002\u7136\u540e\u6808\u4e0a\u7684\u6267\u884c\u65f6\u72b6\u6001\u88ab\u9500\u6bc1\uff0c\u6808\u9876\u6307\u9488\u79fb\u52a8\u4ee5\u56de\u6536\u7a7a\u95f4\uff0c\u5c31\u50cf\u666e\u901a\u51fd\u6570\u7ed3\u675f\u65f6\u90a3\u6837\u3002\u5728\u4e0b\u4e00\u6b21\u6062\u590d\u6267\u884c\u65f6\uff0c\u5806\u72b6\u6001\u4e2d\u8bb0\u5f55\u7684\u6682\u505c\u4f4d\u7f6e\u4f1a\u8bfb\u53d6\u51fa\u6765\uff0c\u4ece\u8fd9\u4e2a\u4f4d\u7f6e\u63a5\u7740\u6267\u884c\u3002\u8fd9\u6837\u5c31\u5b9e\u73b0\u4e86\u4e00\u4e2a\u53ef\u6682\u505c\u548c\u6062\u590d\u6267\u884c\u7684\u51fd\u6570\u3002 \u7531\u6b64\u53ef\u89c1\uff0c\u5f53\u534f\u7a0b\u6267\u884c\u7684\u65f6\u5019\uff0c\u5b83\u8ddf\u666e\u901a\u51fd\u6570\u4e00\u6837\uff0c\u4e5f\u662f\u9700\u8981\u4f9d\u8d56\u7ebf\u7a0b\u6808\uff1b\u4f46\u662f\uff0c \u4e00\u65e6\u5b83\u6682\u505c\u4e86\uff0c\u5b83\u7684\u72b6\u6001\u5c31\u4f1a\u72ec\u7acb\u4fdd\u5b58\u5728\u5806\u4e2d\uff0c\u6b64\u65f6\u5b83\u8ddf\u4efb\u4f55\u7ebf\u7a0b\u90fd\u6ca1\u6709\u5173\u7cfb \uff0c\u8c03\u7528\u5b83\u7684\u7ebf\u7a0b\u53ef\u4ee5\u7ee7\u7eed\u53bb\u505a\u5176\u5b83\u4e8b\u60c5\u800c\u4e0d\u4f1a\u505c\u6b62\u3002\u5728\u4e0b\u4e00\u6b21\u6062\u590d\u6267\u884c\u65f6\uff0c\u534f\u7a0b\u53ef\u4ee5\u7531\u4e0a\u6b21\u6267\u884c\u7684\u7ebf\u7a0b\u6765\u6267\u884c\uff0c \u4e5f\u53ef\u4ee5\u7531\u53e6\u5916\u4e00\u4e2a\u5b8c\u5168\u4e0d\u540c\u7684\u7ebf\u7a0b\u6765\u6267\u884c\u3002\u6240\u4ee5\u8bf4\u534f\u7a0b\u662f\u7ebf\u7a0b\u65e0\u5173\u7684 \u3002","title":"\u534f\u7a0b\u548c\u666e\u901a\u51fd\u6570\uff08\u7ebf\u7a0b\uff09\u7684\u533a\u522b"},{"location":"Program/#_77","text":"C++ \u591a\u7ebf\u7a0b\u5e93 | \u83dc\u9e1f\u6559\u7a0b C++\u591a\u7ebf\u7a0b\u7f16\u7a0b\u5165\u95e8\u6559\u7a0b | \u73b0\u4ee3C++\u5e76\u53d1\u7f16\u7a0b\u6307\u5357 | C++ \u7f16\u7a0b\u6307\u5357","title":"\u53c2\u8003"},{"location":"Program/#random","text":"","title":"random"},{"location":"Program/#_78","text":"\u65b9\u6cd51\uff1a\u4f7f\u7528std::random_device #include <chrono> #include <random> #include <iostream> int main () { std :: random_device rd ; // \u521b\u5efa\u4e00\u4e2astd::random_device\u5bf9\u8c61 unsigned int seed = rd (); // \u751f\u6210\u4e00\u4e2a\u968f\u673a\u7684\u79cd\u5b50\u503c std :: mt19937 engine ( seed ); // \u4f7f\u7528\u968f\u673a\u7684\u79cd\u5b50\u503c\u521b\u5efa\u4e00\u4e2a\u4f2a\u968f\u673a\u6570\u751f\u6210\u5668 std :: cout << engine (); return 0 ; } \u65b9\u6cd52\uff1a\u4f7f\u7528\u65f6\u95f4\u6233 #include <chrono> #include <random> #include <iostream> unsigned int generateSeedFromTimestamp () { auto now = std :: chrono :: system_clock :: now (); // \u83b7\u53d6\u5f53\u524d\u65f6\u95f4\u70b9 auto timestamp = std :: chrono :: duration_cast < std :: chrono :: milliseconds > ( now . time_since_epoch ()); // \u8f6c\u6362\u4e3a\u6beb\u79d2\u7ea7\u7684\u65f6\u95f4\u6233 return static_cast < unsigned int > ( timestamp . count ()); // \u5c06\u65f6\u95f4\u6233\u8f6c\u6362\u4e3a\u6574\u6570\u79cd\u5b50\u503c } int main () { unsigned int seed = generateSeedFromTimestamp (); // \u751f\u6210\u79cd\u5b50\u503c std :: mt19937 engine ( seed ); // \u4f7f\u7528\u79cd\u5b50\u503c\u521d\u59cb\u5316\u4f2a\u968f\u673a\u6570\u751f\u6210\u5668 std :: cout << engine (); return 0 ; }","title":"\u751f\u6210\u79cd\u5b50\u503c"},{"location":"Program/#stdshuffle","text":"\u2022 std::shuffle \u7684\u7ed3\u679c\u53ea\u7531\u201c \u5f15\u64ce\u7c7b\u578b + \u5f15\u64ce\u5f53\u524d\u72b6\u6001 + \u5e8f\u5217\u957f\u5ea6 \u201d\u51b3\u5b9a\uff1b\u540c\u6837\u7684\u521d\u59cb\u72b6\u6001 \u2192 \u4e00\u6837\u7684\u6392 \u5217\uff0c\u4e0d\u540c\u72b6\u6001 \u2192 \u901a\u5e38\u4e0d\u4e00\u6837\uff08\u4f46\u6709\u6781\u5c0f\u6982\u7387\u78b0\u5de7\u4e00\u6837\uff09\u3002 \u7ed3\u679c\u4e00\u6837\u7684\u60c5\u51b5 \u4e24\u6b21 shuffle \u7528\u7684\u662f\u201c\u76f8\u540c\u79cd\u5b50\u3001\u76f8\u540c\u5f15\u64ce\u7c7b\u578b\u3001\u4e14\u5f15\u64ce\u5728\u8c03\u7528\u524d\u7684\u72b6\u6001\u5b8c\u5168\u4e00\u81f4\u201d\uff0c\u6bd4\u5982\uff1a std::mt19937 gen(123); \u7136\u540e auto gen2 = gen;\uff0c\u5206\u522b\u7528 gen \u548c gen2 shuffle \u4e24\u4e2a\u5411\u91cf\u3002 \u6bcf\u6b21 shuffle \u524d\u90fd gen.seed(123); \u91cd\u7f6e\u5230\u540c\u4e00\u72b6\u6001\u3002 \u540c\u4e00\u7a0b\u5e8f/\u540c\u4e00\u6807\u51c6\u5e93\u5b9e\u73b0\u91cc\u3001\u5f15\u64ce\u72b6\u6001\u4e00\u81f4\uff0c\u7ed3\u679c\u5c31\u662f\u786e\u5b9a\u6027\u7684\u3002 \u7ed3\u679c\u4e0d\u4e00\u6837\u7684\u60c5\u51b5 \u7528\u540c\u4e00\u4e2a\u5f15\u64ce\u8fde\u7eed shuffle \u4e24\u6b21 \uff08\u4e0d\u91cd\u7f6e\uff09\uff1a\u7b2c\u4e00\u6b21\u4f1a\u6d88\u8017\u968f\u673a\u6570\u3001\u63a8\u8fdb\u72b6\u6001\uff0c\u7b2c\u4e8c\u6b21\u72b6\u6001\u5df2\u4e0d\u540c\u3002 \u4e0d\u540c\u79cd\u5b50\u6216\u7528 std::random_device \u4f5c\u4e3a\u79cd\u5b50\u6765\u6e90\uff08\u6bcf\u6b21\u4e0d\u540c\u6982\u7387\u5f88\u9ad8\uff09\u3002 \u4e2d\u95f4\u8c03\u7528\u4e86\u5176\u4ed6\u968f\u673a\u64cd\u4f5c\uff08\u5f15\u64ce\u72b6\u6001\u88ab\u63d0\u524d\u6d88\u8017\uff09\u3002 \u4e0d\u540c\u7684\u5f15\u64ce\u7c7b\u578b/\u53c2\u6570\uff08\u4f8b\u5982 mt19937 vs mt19937_64\uff09\u3002 \u8de8\u6807\u51c6\u5e93/\u5e73\u53f0\u5b9e\u73b0\u65f6\uff0c\u53ef\u80fd\u5b58\u5728\u5b9e\u73b0\u5dee\u5f02\uff08\u867d\u7136\u540c\u4e00\u5b9e\u73b0\u91cc\u662f\u786e\u5b9a\u7684\uff09\u3002 \u8865\u5145\uff1a\u5373\u4f7f\u72b6\u6001\u4e0d\u540c\uff0c\u4e5f\u6709\u6781\u5c0f\u6982\u7387\u201c\u78b0\u5de7\u201d\u6d17\u724c\u540e\u5b8c\u5168\u4e00\u81f4\u3002","title":"std::shuffle"},{"location":"Program/#ref_4","text":"https://blog.csdn.net/m0_61629312/article/details/132327242","title":"Ref"},{"location":"Program/#_79","text":"C++ \u6807\u51c6\u5e93\u4e2d\u7684 <complex> \u5934\u6587\u4ef6\u63d0\u4f9b\u4e86\u5bf9\u590d\u6570\u7684\u652f\u6301\u3002 C++ \u7684 <valarray> \u5e93\u662f\u4e00\u4e2a\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u5e93 <cstdint> \u662f C++11 \u5f15\u5165\u7684\u4e00\u4e2a\u5934\u6587\u4ef6\uff0c\u5b83\u5b9a\u4e49\u4e86\u4e00\u7ec4\u56fa\u5b9a\u5bbd\u5ea6\u7684\u6574\u6570\u7c7b\u578b\uff0c\u8fd9\u4e9b\u7c7b\u578b\u5728\u4e0d\u540c\u7684\u5e73\u53f0\u4e0a\u5177\u6709\u76f8\u540c\u7684\u5927\u5c0f\u548c\u8868\u793a\u8303\u56f4\u3002","title":"\u5176\u4ed6"},{"location":"Program/#_80","text":"","title":"\u5176\u4ed6\u5e93"},{"location":"Program/#boost","text":"Boost","title":"Boost\u5e93"},{"location":"Program/#_81","text":"","title":"\u5b89\u88c5"},{"location":"Program/#_82","text":"Boost\u662f\u4e00\u4e2a\u6d41\u884c\u7684\u3001\u5f00\u6e90\u7684 C++\u5e93\u96c6\u5408 \uff0c\u63d0\u4f9b\u4e86\u5404\u79cd\u529f\u80fd\u5f3a\u5927\u7684\u5e93\u548c\u5de5\u5177\uff0c\u6269\u5c55\u4e86C++\u8bed\u8a00\u7684\u80fd\u529b\uff0c\u5e76\u4e3a\u5f00\u53d1\u8005\u63d0\u4f9b\u4e86\u66f4\u9ad8\u7ea7\u522b\u7684\u62bd\u8c61\u548c\u5de5\u5177\u3002Boost\u5e93\u7ecf\u8fc7\u5e7f\u6cdb\u7684\u4f7f\u7528\u548c\u6d4b\u8bd5\uff0c\u88ab\u8ba4\u4e3a\u662fC++\u793e\u533a\u7684\u4e8b\u5b9e\u6807\u51c6\u4e4b\u4e00 Boost\u5e93\u5305\u542b\u4e86\u591a\u4e2a\u6a21\u5757\uff0c\u6bcf\u4e2a\u6a21\u5757\u90fd\u63d0\u4f9b\u4e86\u4e0d\u540c\u9886\u57df\u7684\u529f\u80fd\u548c\u5de5\u5177\uff0c\u8986\u76d6\u4e86\u8bf8\u5982\u5b57\u7b26\u4e32\u64cd\u4f5c\u3001\u6570\u636e\u7ed3\u6784\u3001\u7b97\u6cd5\u3001\u65e5\u671f\u65f6\u95f4\u5904\u7406\u3001\u6587\u4ef6\u7cfb\u7edf\u3001\u7ebf\u7a0b\u3001\u7f51\u7edc\u3001\u6b63\u5219\u8868\u8fbe\u5f0f\u7b49\u5404\u4e2a\u65b9\u9762\u3002\u4ee5\u4e0b\u662f\u4e00\u4e9b\u5e38\u7528\u7684Boost\u5e93\uff1a 1.Boost.Asio\uff1a\u63d0\u4f9b\u4e86\u5f02\u6b65I/O\u64cd\u4f5c\u7684\u7f51\u7edc\u7f16\u7a0b\u5e93\uff0c\u652f\u6301TCP\u3001UDP\u3001\u4e32\u53e3\u7b49\u7f51\u7edc\u534f\u8bae\u3002 2.Boost.Smart_Ptr\uff1a\u63d0\u4f9b\u4e86 \u667a\u80fd\u6307\u9488\u7c7b \uff0c\u5982shared_ptr\u548cweak_ptr\uff0c\u7528\u4e8e\u65b9\u4fbf\u5730\u8fdb\u884c\u5185\u5b58\u7ba1\u7406\u3002 3.Boost.Filesystem\uff1a\u63d0\u4f9b\u4e86\u5bf9 \u6587\u4ef6\u7cfb\u7edf \u7684\u8bbf\u95ee\u548c\u64cd\u4f5c\uff0c\u5305\u62ec\u6587\u4ef6\u548c\u76ee\u5f55\u7684\u521b\u5efa\u3001\u5220\u9664\u3001\u904d\u5386\u7b49\u3002 4.Boost.Regex\uff1a\u63d0\u4f9b\u4e86 \u6b63\u5219\u8868\u8fbe\u5f0f \u7684\u529f\u80fd\uff0c\u7528\u4e8e\u8fdb\u884c\u6587\u672c\u5339\u914d\u548c\u641c\u7d22\u64cd\u4f5c\u3002 5.Boost.Thread\uff1a\u63d0\u4f9b\u4e86 \u8de8\u5e73\u53f0\u7684\u591a\u7ebf\u7a0b\u7f16\u7a0b\u63a5\u53e3 \uff0c\u7b80\u5316\u4e86\u7ebf\u7a0b\u7684\u521b\u5efa\u3001\u540c\u6b65\u548c\u901a\u4fe1\u7b49\u64cd\u4f5c\u3002 6.Boost.Serialization\uff1a\u63d0\u4f9b\u4e86\u5bf9\u8c61\u7684\u5e8f\u5217\u5316\u548c\u53cd\u5e8f\u5217\u5316\u529f\u80fd\uff0c\u53ef\u4ee5\u5c06\u5bf9\u8c61\u4ee5\u4e8c\u8fdb\u5236\u6216XML\u683c\u5f0f\u8fdb\u884c\u5b58\u50a8\u548c\u4f20\u8f93\u3002 7.Boost.Math\u7528\u4e8e\u6570\u5b66\u8ba1\u7b97 8.Boost.Graph\u7528\u4e8e \u56fe\u8bba\u7b97\u6cd5 Chapter 31. Boost.Graph 9.Boost.Algorithm - \u63d0\u4f9b\u4e86\u5305\u62ec\u6392\u5e8f\u3001\u641c\u7d22\u7b49\u5728\u5185\u7684 \u5404\u79cd\u7b97\u6cd5 \u3002 10.Boost.Numeric - \u63d0\u4f9b\u4e86\u7528\u4e8e\u6570\u503c\u8ba1\u7b97\u7684\u5e93\uff0c\u5982\u7528\u4e8e\u7ebf\u6027\u4ee3\u6570\u3001\u968f\u673a\u6570\u751f\u6210\u7b49 [!TIP] \u5c1d\u8bd5\u8fc7\u5355\u72ecbuild boost::graph \u5e93\uff0c\u4f46\u662f\u4e0d\u884c\uff0c\u8fd8\u662f\u8981\u6574\u4f53build\u3002","title":"\u7b80\u4ecb"},{"location":"Program/#graph","text":"","title":"graph"},{"location":"Program/#bitmap","text":"","title":"bitmap"},{"location":"Program/#_83","text":"\u3010C++\u3011\u5f00\u6e90\uff1aBoost\u5e93\u5e38\u7528\u7ec4\u4ef6\u914d\u7f6e\u4f7f\u7528-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91 \u9879\u76eeGithub\u5730\u5740\uff1a https://github.com/boostorg/boost Boost\u5e93\u5728\u7ebf\u4e66\u7c4d\uff1a https://wizardforcel.gitbooks.io/the-boost-cpp-libraries/content/0.html \u5b98\u65b9\u6587\u6863\uff1aThe Boost C++ Libraries","title":"\u53c2\u8003"},{"location":"Program/#openaccess22","text":"\u4e00\u4e2aEDA\u7684C++\u5e95\u5c42api\u5e93 \u6c49\u64cepdk\u5bf9\u6807 cadence \u7684 tutorial OpenAccess 2.2 API hierarchy OpenAccess 2.2 API classes_sel OpenAccess 2.2 API guide eda/OpenAccess\u2122 Release 2.2 Standard API Tutorial by David Mallis (z-lib.org).pdf at main \u00b7 liletian/eda","title":"OpenAccess2.2"},{"location":"Program/#lemon","text":"LEMON LEMON stands for L ibrary for E fficient M odeling and O ptimization in N etworks. It is a C++ template library providing efficient implementations of common data structures and algorithms with focus on combinatorial optimization tasks connected mainly with graphs and networks.","title":"Lemon"},{"location":"Program/#eigen","text":"a C++ template library for linear algebra: matrices, vectors, numerical solvers, and related algorithms.","title":"Eigen"},{"location":"Program/#lp_solver","text":"","title":"lp_solver"},{"location":"Program/#install_1","text":"pip install lpsolve55 lp_solver -h","title":"install"},{"location":"Program/#gurobi","text":"Gurobi \u662f\u4e00\u6b3e\u5f3a\u5927\u7684==\u5546\u4e1a==\u4f18\u5316\u6c42\u89e3\u5668\uff0c\u80fd\u591f\u9ad8\u6548\u5730\u89e3\u51b3\u7ebf\u6027\u89c4\u5212\uff08LP\uff09\u3001\u4e8c\u6b21\u89c4\u5212\uff08QP\uff09\u3001\u6df7\u5408\u6574\u6570\u89c4\u5212\uff08MIP\uff09\u7b49\u591a\u79cd\u4f18\u5316\u95ee\u9898\u3002 \u9002\u7528C++\u3001Python","title":"Gurobi"},{"location":"Program/#pybind","text":"","title":"pybind"},{"location":"Program/#_84","text":"pybind11\u53ef\u4ee5\u4f7f\u7528==CMake==\u4f5c\u4e3a\u6784\u5efa\u7cfb\u7edf\u3002\u5728\u4f60\u7684CMakeLists.txt\u6587\u4ef6\u4e2d\uff0c\u9700\u8981\u6dfb\u52a0\u5bf9Python\u548cpybind11\u7684\u67e5\u627e\u548c\u94fe\u63a5 # \u8fd9\u4e2a\u914d\u7f6e\u544a\u8bc9CMake\u67e5\u627ePython3\u89e3\u91ca\u5668\u548c\u5f00\u53d1\u5305\uff0c\u4ee5\u53capybind11\u5e93\u3002`pybind11::embed`\u662fpybind11\u63d0\u4f9b\u7684\u5d4c\u5165\u6a21\u5f0f\u76ee\u6807\uff0c\u5305\u542b\u4e86\u6240\u6709\u5fc5\u8981\u7684\u94fe\u63a5\u4fe1\u606f\u3002 # \u67e5\u627ePython\u548cpybind11 find_package ( Python3 COMPONENTS Interpreter Development REQUIRED ) find_package ( pybind11 REQUIRED ) # \u94fe\u63a5\u5e93 target_link_libraries ( YourTarget pybind11::embed ) build\u4ee5\u540e\u751f\u6210\u4e00\u4e2a name.cpython-311-x86_64-linux-gnu.so \uff0c \u7136\u540epython\u5c31\u53ef\u4ee5\u76f4\u63a5 import name \u4e5f\u53ef\u4ee5\u4f7f\u7528setuptool, \u901a\u8fc7 pip install . \u6765\u5206\u88c5\u4e3a\u4e00\u4e2apython\u5e93 TODO","title":"\u914d\u7f6e"},{"location":"Program/#_85","text":"1\u3001Python\u89e3\u91ca\u5668\u7ba1\u7406 \u5728\u4f7f\u7528pybind11\u65f6\uff0c\u9996\u5148\u9700\u8981\u7406\u89e3Python\u89e3\u91ca\u5668\u7684\u7ba1\u7406\u673a\u5236\u3002pybind11\u63d0\u4f9b\u4e86Python\u89e3\u91ca\u5668\u521d\u59cb\u5316\u529f\u80fd\uff0c\u5f53\u4f60\u7684\u7a0b\u5e8f\u542f\u52a8\u65f6\uff0c\u9700\u8981\u5148\u521d\u59cb\u5316Python\u89e3\u91ca\u5668\uff0c\u5728\u7a0b\u5e8f\u7ed3\u675f\u65f6\uff0c\u9700\u8981\u6b63\u786e\u6e05\u7406Python\u89e3\u91ca\u5668\uff0c\u8fd9\u786e\u4fdd\u6240\u6709Python\u5bf9\u8c61\u88ab\u6b63\u786e\u91ca\u653e\uff0c\u907f\u514d\u5185\u5b58\u6cc4\u6f0f\u548c\u8d44\u6e90\u672a\u6e05\u7406\u7684\u95ee\u9898\u3002 GIL \uff08Global Interpreter Lock\uff09\u662fPython\u89e3\u91ca\u5668\u7684\u4e00\u4e2a\u91cd\u8981\u6982\u5ff5\u3002\u5b83\u786e\u4fdd\u5728\u540c\u4e00\u65f6\u95f4\u53ea\u6709\u4e00\u4e2a\u7ebf\u7a0b\u80fd\u591f\u6267\u884cPython\u4ee3\u7801\uff0c\u8fd9\u662fPython\u89e3\u91ca\u5668\u7684\u8bbe\u8ba1\u7279\u6027\u3002pybind11\u4f7f\u7528 RAII \uff08Resource Acquisition Is Initialization\uff09\u6a21\u5f0f\u6765\u7ba1\u7406GIL\u9501\uff0c\u8fd9\u610f\u5473\u7740\u5f53\u4f60\u521b\u5efa\u4e00\u4e2aGIL\u9501\u5bf9\u8c61\u65f6\uff0c\u5b83\u4f1a\u81ea\u52a8\u83b7\u53d6\u9501\uff0c\u5f53\u5bf9\u8c61\u79bb\u5f00\u4f5c\u7528\u57df\u65f6\u4f1a\u81ea\u52a8\u91ca\u653e\u9501\u3002\u8fd9\u79cd\u65b9\u5f0f\u65e2\u5b89\u5168\u53c8\u65b9\u4fbf\uff0c\u907f\u514d\u4e86\u624b\u52a8\u7ba1\u7406\u9501\u7684\u590d\u6742\u6027\u3002 2\u3001\u6570\u636e\u8f6c\u6362\u673a\u5236 \u6570\u636e\u8f6c\u6362\u662fC++\u4e0ePython\u4ea4\u4e92\u7684\u6838\u5fc3\u3002pybind11\u63d0\u4f9b\u4e86\u5f3a\u5927\u7684\u7c7b\u578b\u7cfb\u7edf\uff0c\u80fd\u591f\u81ea\u52a8\u5904\u7406\u5927\u591a\u6570\u5e38\u89c1\u6570\u636e\u7c7b\u578b\u7684\u8f6c\u6362\u3002\u4f60\u53ef\u4ee5\u5728C++\u548cPython\u4e4b\u95f4\u4f20\u9012\u57fa\u672c\u7c7b\u578b\uff08\u5982\u6574\u6570\u3001\u6d6e\u70b9\u6570\u3001\u5b57\u7b26\u4e32\uff09\u3001\u5bb9\u5668\u7c7b\u578b\uff08\u5982\u5411\u91cf\u3001\u5217\u8868\u3001\u5b57\u5178\uff09\u4ee5\u53ca\u81ea\u5b9a\u4e49\u7c7b\u578b\u3002 pybind11\u7684\u7c7b\u578b\u8f6c\u6362\u662f\u7c7b\u578b\u5b89\u5168\u7684\uff0c\u8fd9\u610f\u5473\u7740\u5b83\u4f1a\u5728\u7f16\u8bd1\u65f6\u68c0\u67e5\u7c7b\u578b\u5339\u914d\uff0c\u5e76\u5728\u8fd0\u884c\u65f6\u8fdb\u884c\u5fc5\u8981\u7684\u8f6c\u6362\u3002\u8fd9\u79cd\u673a\u5236\u5927\u5927\u51cf\u5c11\u4e86\u624b\u52a8\u5185\u5b58\u7ba1\u7406\u7684\u9700\u6c42\uff0c\u964d\u4f4e\u4e86\u51fa\u9519\u7684\u53ef\u80fd\u6027\u3002","title":"\u6838\u5fc3\u6982\u5ff5"},{"location":"Program/#instll","text":"apt-get install pybind11","title":"instll"},{"location":"Program/#debug","text":"VSCode\u8c03\u8bd5\u4f7f\u7528pybind11\u7684Python\u548cC++\u4ee3\u7801 - \u77e5\u4e4e","title":"debug"},{"location":"Program/#odb","text":"ODB\uff08Object-Relational Mapping\uff09\u662f\u4e00\u4e2aC++\u5e93\uff0c\u7528\u4e8e\u5c06C++\u5bf9\u8c61\u6620\u5c04\u5230\u5173\u7cfb\u6570\u636e\u5e93\u4e2d\u3002","title":"ODB"},{"location":"Program/#logger","text":"","title":"Logger"},{"location":"Program/#spdlog","text":"\u251c\u2500\u2500 build \u2502 \u251c\u2500\u2500 CMakeCache.txt \u2502 \u251c\u2500\u2500 CMakeFiles \u2502 \u2502 \u251c\u2500\u2500 4.2.0 \u2502 \u2502 \u251c\u2500\u2500 cmake.check_cache \u2502 \u2502 \u251c\u2500\u2500 CMakeConfigureLog.yaml \u2502 \u2502 \u251c\u2500\u2500 CMakeDirectoryInformation.cmake \u2502 \u2502 \u251c\u2500\u2500 InstallScripts.json \u2502 \u2502 \u251c\u2500\u2500 Makefile2 \u2502 \u2502 \u251c\u2500\u2500 Makefile.cmake \u2502 \u2502 \u251c\u2500\u2500 pkgRedirects \u2502 \u2502 \u251c\u2500\u2500 progress.marks \u2502 \u2502 \u251c\u2500\u2500 spdlog_demo.dir \u2502 \u2502 \u2514\u2500\u2500 TargetDirectories.txt \u2502 \u251c\u2500\u2500 cmake_install.cmake \u2502 \u251c\u2500\u2500 Makefile \u2502 \u2514\u2500\u2500 spdlog_demo \u251c\u2500\u2500 CMakeLists.txt \u251c\u2500\u2500 main.cpp \u2514\u2500\u2500 src \u251c\u2500\u2500 CMakeLists.txt #(clone from repo) \u2514\u2500\u2500 thirdparty \u2514\u2500\u2500 spdlog #(headers clone from repo) cmake_minimum_required ( VERSION 3.20 ) project ( spdlog_demo LANGUAGES CXX ) set ( CMAKE_CXX_STANDARD 20 ) set ( CMAKE_CXX_STANDARD_REQUIRED ON ) set ( CMAKE_CXX_EXTENSIONS OFF ) add_library ( spdlog_header_only INTERFACE ) target_include_directories ( spdlog_header_only INTERFACE ${ CMAKE_CURRENT_SOURCE_DIR } /src/third_party ) add_executable ( spdlog_demo main.cpp ) target_link_libraries ( spdlog_demo PRIVATE spdlog_header_only ) target_compile_features ( spdlog_demo PRIVATE cxx_std_20 )","title":"spdlog"},{"location":"Program/#cairo","text":"","title":"cairo"},{"location":"Program/#install_2","text":"conda install cairo","title":"install"},{"location":"Program/#raylib","text":"","title":"Raylib"},{"location":"Program/#dear-imgui","text":"","title":"Dear ImGui"},{"location":"Program/#_86","text":"C++\u77e5\u8bc6\u5e93 | \u6536\u5f55\u5404\u79cd\u5404\u6837\u7684 C++ \u4f18\u8d28\u5185\u5bb9 \u7a0b\u5e8f\u55b5/cpp-learning","title":"\u53c2\u8003"},{"location":"Program/#_87","text":"","title":"\u591a\u7ebf\u7a0b"},{"location":"Program/#_88","text":"\u8fdb\u7a0b\u662f\u6b63\u5728\u8fd0\u884c\u7684\u7a0b\u5e8f\u7684\u5b9e\u4f8b\uff0c\u662f\u53ef\u4ee5\u6267\u884c\u7684\u7a0b\u5e8f\u6216\u6587\u4ef6(\u4f8b\u5982: exe)\uff1b\u800c\u7ebf\u7a0b\u662f\u662f\u8fdb\u7a0b\u4e2d\u7684\u5b9e\u9645\u8fd0\u4f5c\u5355\u4f4d\uff0c\u6307\u7684\u662f\u8fdb\u7a0b\u7684\u6307\u5b9a\u5355\u5143,\u4e5f\u53eb\u6267\u884c\u8def\u5f84 \u4e00\u4e2a\u7a0b\u5e8f\u6709\u4e14\u53ea\u6709\u4e00\u4e2a\u8fdb\u7a0b\uff0c\u4f46\u53ef\u4ee5\u62e5\u6709\u81f3\u5c11\u4e00\u4e2a\u7684\u7ebf\u7a0b \u4e0d\u540c\u8fdb\u7a0b\u62e5\u6709\u4e0d\u540c\u7684 \u5730\u5740\u7a7a\u95f4 \uff0c\u4e92\u4e0d\u76f8\u5173;\u800c\u4e0d\u540c\u7ebf\u7a0b\u5171\u540c\u62e5\u6709\u76f8\u540c\u8fdb\u7a0b\u7684\u5730\u5740\u7a7a\u95f4 \u7ebf\u7a0b\u662f CPU \u8c03\u5ea6\u548c\u5206\u914d\u7684\u57fa\u672c\u5355\u4f4d\uff0c\u53ef\u4ee5\u7406\u89e3\u4e3aCPU\u53ea\u770b\u5f97\u5230\u7ebf\u7a0b\uff1b\u8fdb\u7a0b\u662f \u64cd\u4f5c\u7cfb\u7edf \u8fdb\u884c\u8d44\u6e90\u5206\u914d\u7684\u6700\u5c0f\u5355\u4f4d \u5f53\u4f60\u6267\u884c\u8fd9\u4e2a\u7a0b\u5e8f\u65f6\uff0cCPU\u54cd\u5e94\u4e3a\u8be5\u8fdb\u7a0b\u5206\u914d\u8d44\u6e90\u5bf9\u5176\u8fdb\u884c\u5904\u7406\uff0c\u4f46\u662fCPU\u770b\u4e0d\u5230\"\u8fdb\u7a0b\"\uff0c \u770b\u5230\u7684\u662f\u7531\u5f88\u591a\u4e2a\u7ebf\u7a0b\u7ec4\u6210\u7684\u4e00\u4e2a\u7f51\u7edc\uff08\u5c31\u662f\u4e00\u4e2a\u8fdb\u7a0b\uff09\uff0c\u4e8e\u662fCPU\u5f00\u59cb\u4e3a\u8fd9\u4e9b\u7ebf\u7a0b\u5229\u7528 \u65f6\u95f4\u5206\u914d\u7b97\u6cd5 \u6765\u5faa\u73af\u6267\u884c\u4efb\u52a1\u3002","title":"\u8fdb\u7a0b\u4e0e\u7ebf\u7a0b\u7684\u533a\u522b"},{"location":"Program/#_89","text":"\u5e76\u53d1 \uff1a \u6307\u7684\u662f\u4e24\u4e2a(\u6216\u4ee5\u4e0a)\u7684\u7ebf\u7a0b\u540c\u65f6\u8bf7\u6c42\u6267\u884c\uff0c\u4f46\u662f\u540c\u4e00\u77ac\u95f4CPU\u53ea\u80fd\u6267\u884c\u4e00\u4e2a\uff0c\u4e8e\u662fCPU\u5c31\u5b89\u6392\u4ed6\u4eec \u4ea4\u66ff \u6267\u884c\uff0c\u6211\u4eec\u770b\u8d77\u6765\u597d\u50cf\u662f\u540c\u65f6\u6267\u884c\u7684\uff0c\u5176\u5b9e\u4e0d\u662f\u3002\u5e76\u53d1\u53ef\u8ba4\u4e3a\u662f\u4e00\u79cd\u903b\u8f91\u7ed3\u6784\u7684\u8bbe\u8ba1\u6a21\u5f0f\u3002\u4f60\u53ef\u4ee5\u7528\u5e76\u53d1\u7684\u8bbe\u8ba1\u65b9\u5f0f\u53bb\u8bbe\u8ba1\u6a21\u578b\uff0c\u7136\u540e\u8fd0\u884c\u5728\u4e00\u4e2a\u5355\u6838\u7cfb\u7edf\u4e0a\uff0c\u901a\u8fc7\u7cfb\u7edf\u52a8\u6001\u5730\u903b\u8f91\u5207\u6362\u5236\u9020\u51fa\u5e76\u884c\u7684\u5047\u8c61\u3002 \u5e76\u53d1\u5728\u751f\u6d3b\u4e2d\u968f\u5904\u53ef\u89c1\uff0c\u5355\u6838CPU\u8fb9\u542c\u6b4c\u8fb9\u5199\u4ee3\u7801 \u5e76\u884c \uff1a \u6307\u7684\u662f\u4e24\u4e2a(\u6216\u4ee5\u4e0a)\u7684\u7ebf\u7a0b \u540c\u65f6 \u6267\u884c\u3002","title":"\u5e76\u53d1\u548c\u5e76\u884c"},{"location":"Program/#deadlock","text":"\u6b7b\u9501\uff08Deadlock\uff09 \u662f\u6700\u5371\u9669\u7684\u5e76\u53d1\u95ee\u9898\u4e4b\u4e00\uff0c\u6307\u4e24\u4e2a\u6216\u591a\u4e2a\u7ebf\u7a0b\u56e0\u4e92\u76f8\u7b49\u5f85\u5bf9\u65b9\u91ca\u653e\u8d44\u6e90\u800c\u6c38\u4e45\u963b\u585e\u3002\u4ee5\u4e0b\u662f\u5173\u4e8e\u6b7b\u9501\u7684\u5b8c\u6574\u89e3\u6790\u3001\u5178\u578b\u573a\u666f\u53ca\u89e3\u51b3\u65b9\u6848\uff1a","title":"Deadlock\u95ee\u9898\u4e0e\u89e3\u51b3\u65b9\u6cd5"},{"location":"Program/#_90","text":"\u6b7b\u9501\u53d1\u751f\u5fc5\u987b\u540c\u65f6\u6ee1\u8db3\u4ee5\u4e0b\u56db\u4e2a\u6761\u4ef6\uff1a \u4e92\u65a5\uff08Mutual Exclusion\uff09 \uff1a\u8d44\u6e90\u88ab\u72ec\u5360\uff0c\u4e00\u6b21\u53ea\u80fd\u88ab\u4e00\u4e2a\u7ebf\u7a0b\u6301\u6709\u3002 \u6301\u6709\u5e76\u7b49\u5f85\uff08Hold and Wait\uff09 \uff1a\u7ebf\u7a0b\u6301\u6709\u81f3\u5c11\u4e00\u4e2a\u8d44\u6e90\uff0c\u540c\u65f6\u7b49\u5f85\u83b7\u53d6\u5176\u4ed6\u8d44\u6e90\u3002 \u4e0d\u53ef\u62a2\u5360\uff08No Preemption\uff09 \uff1a\u8d44\u6e90\u53ea\u80fd\u7531\u6301\u6709\u7ebf\u7a0b\u4e3b\u52a8\u91ca\u653e\uff0c\u4e0d\u53ef\u5f3a\u5236\u5265\u593a\u3002 \u5faa\u73af\u7b49\u5f85\uff08Circular Wait\uff09 \uff1a\u591a\u4e2a\u7ebf\u7a0b\u5f62\u6210\u73af\u5f62\u7b49\u5f85\u94fe\uff0c\u5982 A \u7b49 B\uff0cB \u7b49 A\u3002","title":"\u6b7b\u9501\u7684\u56db\u5927\u5fc5\u8981\u6761\u4ef6"},{"location":"Program/#_91","text":"# ubuntu\u4e0b\u67e5\u770b\u7535\u8111CPU\u6838\u6570\uff0cCPU\u4e2a\u6570\uff0c\u6700\u5927\u7ebf\u7a0b\u6570(\u903b\u8f91CPU\u7684\u6570\u91cf) ## CPU\u4e2a\u6570 more /proc/cpuinfo | grep \"physical id\" | uniq | wc -l # 1 ## \u67e5\u770bCPU\u6838\u6570 cat /proc/cpuinfo | grep \"cpu cores\" | uniq # 6 ## \u67e5\u770b\u6700\u5927\u7ebf\u7a0b\u6570(\u903b\u8f91CPU\u7684\u6570\u91cf) more /proc/cpuinfo | grep \"physical id\" | grep \"0\" | wc -l # 12","title":"\u591a\u7ebf\u7a0b\u4e0e\u6838\u5fc3\u6570\u67e5\u770b"},{"location":"Program/#tips_1","text":"","title":"Tips"},{"location":"Program/#_92","text":"\u5728\u4e0d\u540c\u7684\u5e73\u53f0\uff0c\u58f0\u660e\u7279\u5b9a\u5927\u5c0f\u6574\u6570\u7684\u65b9\u6cd5\u4e0d\u540c\uff0c\u6211\u4eec\u53ef\u4ee5\u4f7f\u7528\u6807\u51c6\u5934\u6587\u4ef6 stdint.h \uff0c\u58f0\u660e\u7279\u5b9a\u5927\u5c0f\u7684\u6574\u578b\uff0c\u8be5\u65b9\u6cd5\u8fd8==\u53ef\u4ee5\u8de8\u5e73\u53f0\uff0c\u53ef\u79fb\u690d==\u3002 \u5927\u591a\u6570\u60c5\u51b5\u4e0b\uff0c\u6574\u6570\u8fd0\u7b97\u975e\u5e38\u5feb\uff0c\u4f46\u662f\uff0c\u5982\u679c\u6574\u6570\u5927\u4e8e\u53ef\u7528\u5bc4\u5b58\u5668\u5927\u5c0f\uff0c\u6548\u7387\u5c31\u4f1a\u4f4e\u4e00\u4e9b\u3002\u4f8b\u5982\uff0c\u572832\u4f4d\u7cfb\u7edf\u4e2d\uff0c\u4f7f\u752864\u4f4d\u6574\u6570\u6548\u7387\u4f4e\u4e00\u4e9b\uff0c\u7279\u522b\u662f\u7528\u4e8e\u4e58\u6cd5\u6216\u9664\u6cd5\u65f6\u3002 \u5982\u679c\u58f0\u660e\u4e86int\u7c7b\u578b\uff0c\u4f46\u662f==\u6ca1\u6709\u6307\u5b9a\u5177\u4f53\u5927\u5c0f\uff0c\u7f16\u8bd1\u5668\u5c06\u59cb\u7ec8\u9009\u62e9\u6700\u6709\u6548\u7684\u6574\u6570\u5927\u5c0f==\u3002\u8f83\u5c0f\u5927\u5c0f\u7684\u6574\u6570\u5982char\u3001shortint\u7b49\uff0c\u6548\u7387\u53ef\u80fd\u7a0d\u5fae\u4f4e\u4e00\u4e9b\uff0c\u5728\u5f88\u591a\u60c5\u51b5\u4e0b\uff0c\u7f16\u8bd1\u5668\u5728\u8fdb\u884c\u8ba1\u7b97\u65f6\uff0c\u4f1a\u5c06\u8fd9\u4e9b\u7c7b\u578b\u8f6c\u6362\u4e3a\u9ed8\u8ba4\u5927\u5c0f\u7684\u6574\u6570\uff0c\u7136\u540e\u53ea\u4f7f\u7528\u7ed3\u679c\u4e2d\u7684\u4f4e8\u4f4d\u6216\u8005\u4f4e16\u4f4d\u3002 \u572864\u4f4d\u7cfb\u7edf\u4e2d\uff0c\u53ea\u8981\u6211\u4eec\u4e0d\u505a\u9664\u6cd5\uff0c\u4f7f\u752832\u4f4d\u6574\u6570\u548c64\u4f4d\u6574\u6570\u7684\u6548\u7387\u5176\u5b9e\u6ca1\u591a\u5927\u5dee\u522b\u3002","title":"\u6570\u503c\u7c7b\u578b\u7684\u5dee\u5f02"},{"location":"Program/#void","text":"\u5728 ANSI C \u6807\u51c6\u4e2d\uff0c\u4e0d\u5141\u8bb8\u5bf9 void \u6307\u9488\u8fdb\u884c\u4e00\u4e9b\u7b97\u672f\u8fd0\u7b97\u5982 p++ \u6216 p+=1 \u7b49\uff0c\u56e0\u4e3a\u65e2\u7136 void \u662f\u65e0\u7c7b\u578b\uff0c\u90a3\u4e48\u6bcf\u6b21\u7b97\u672f\u8fd0\u7b97\u6211\u4eec\u5c31\u4e0d\u77e5\u9053\u8be5\u64cd\u4f5c\u51e0\u4e2a\u5b57\u8282\uff0c\u4f8b\u5982 char \u578b\u64cd\u4f5c sizeof(char) \u5b57\u8282\uff0c\u800c int \u5219\u8981\u64cd\u4f5c sizeof(int) \u5b57\u8282\u3002\u800c\u5728 GNU \u4e2d\u5219\u5141\u8bb8\uff0c\u56e0\u4e3a\u5728\u9ed8\u8ba4\u60c5\u51b5\u4e0b\uff0c GNU \u8ba4\u4e3a void * \u548c char * \u4e00\u6837\uff0c\u65e2\u7136\u662f\u786e\u5b9a\u7684\uff0c\u5f53\u7136\u53ef\u4ee5\u8fdb\u884c\u4e00\u4e9b\u7b97\u672f\u64cd\u4f5c\uff0c\u5728\u8fd9\u91cc sizeof(p)==sizeof(char) \u3002 C \u8bed\u8a00\u4e2d void* \u8be6\u89e3\u53ca\u5e94\u7528 | \u83dc\u9e1f\u6559\u7a0b","title":"void\u6307\u9488"},{"location":"Program/#_93","text":"pair/tuple/tie [value1, value2] = function_return_pair/tuple()","title":"\u7ed3\u6784\u5316\u7ed1\u5b9a"},{"location":"Program/#stdoptional","text":"C++ 17 \u5f15\u5165 std::nullopt C++ std::optional \u4f7f\u7528\u6559\u7a0b - \u77e5\u4e4e","title":"std::optional"},{"location":"Program/#stdvariant","text":"std::visit std::get std::monostate std::get_if std::bad_variant_access C++17 std::variant \u8be6\u89e3\uff1a\u6982\u5ff5\u3001\u7528\u6cd5\u548c\u5b9e\u73b0\u7ec6\u8282 - \u975e\u6cd5\u5173\u952e\u5b57 - \u535a\u5ba2\u56ed","title":"std::variant"},{"location":"Program/#stdany","text":"std::any std::any_cast std::any::has_value C++\u8bed\u6cd5\u7cd6(std::any)\u8be6\u89e3\u4ee5\u53ca\u793a\u4f8b\u4ee3\u7801 - \u77e5\u4e4e","title":"std::any"},{"location":"Program/#io-cpu","text":"I/O\u5bc6\u96c6\u578b\uff08I/O-bound\uff09\u548cCPU\u5bc6\u96c6\u578b\uff08CPU-bound\uff09","title":"IO \u5bc6\u96c6\u578b\u4e0e cpu \u5bc6\u96c6\u578b\u4efb\u52a1"},{"location":"Program/#_94","text":"","title":"\u4f20\u5f15\u7528\u548c\u4f20\u6307\u9488\u7684\u533a\u522b"},{"location":"Program/#const","text":"#include <iostream> void takes_nonconst ( int & x ) { x += 1 ; } void takes_const ( const int & x ) { std :: cout << x << \" \\n \" ; } int main () { int a = 10 ; const int ca = 20 ; takes_nonconst ( a ); // OK\uff1a\u975e const \u5b9e\u53c2 -> \u975e const \u5f15\u7528 takes_const ( a ); // OK\uff1a\u975e const \u5b9e\u53c2 -> const \u5f15\u7528 takes_const ( ca ); // OK\uff1aconst \u5b9e\u53c2 -> const \u5f15\u7528 takes_nonconst ( ca ); // \u9519\uff1a\u4e0d\u80fd\u628a const \u7ed1\u5b9a\u5230\u975e\u5e38\u91cf\u5f15\u7528 // error: binding reference of type 'int&' to 'const int' discards qualifiers return 0 ; }","title":"const\u5f62\u53c2\u62a5\u9519"},{"location":"Program/#others","text":"\u4f7f\u7528 #include <bits/stdc++.h> \uff0c\u8fd9\u4e2a\u5e93\u5305\u542b\u4e86\u5e38\u89c1\u7684\u6240\u6709c++\u6807\u51c6\u5e93 \u7528\u6765\u505a\u5feb\u901f\u6d4b\u8bd5\uff0c\u5b9e\u9645\u9879\u76ee\u4e2d\u4e0d\u8981\u7528 \u53ef\u4ee5 using std::cout , \u800c\u4e0d\u9700\u8981\u6bcf\u6b21\u90fd using namespace std \u53ef\u4ee5\u7528using\u91cd\u5b9a\u4e49\u4e00\u4e9b\u6570\u636e\u7c7b\u578b using ll = long long; \u5b9a\u4e49INF: const long long INF = std::numeric_limits<long long>::max() #pragma once static \u7684\u4f5c\u7528\uff1a \u5728\u7c7b\u548c\u7ed3\u6784\u4f53\u4e4b\u5916 : \u58f0\u660e\u4ee5\u540e\u65e0\u6cd5\u88ab\u5916\u90e8\u94fe\u63a5\u6587\u4ef6\u8bbf\u95ee\u3002\u5c40\u90e8\u9759\u6001\uff1a\u5728\u51fd\u6570\u5185 \u8c03\u7528\u4e00\u6b21\u540e\u5c31\u4f1a\u4e00\u76f4\u5b58\u5728 \u5728\u7c7b\u548c\u7ed3\u6784\u4f53\u5185 : \u76f8\u5173\u53d8\u91cf\u53ea\u4f1a\u6709\u4e00\u4e2a\u5b9e\u4f8b\u3002\u540c\u65f6\u4f60\u53ef\u4ee5\u4f7f\u7528 class_name::static_var ; \u540c\u65f6\uff0c\u9759\u6001\u7c7b\u65b9\u6cd5\uff08\u51fd\u6570\uff09\u6ca1\u6709\u7c7b\u5b9e\u4f8b volatile \u6307\u9488\u548c\u5f15\u7528 C++\u51fd\u6570\u4f20\u53c2\u76844\u79cd\u65b9\u5f0f\u8be6\u89e3 \u6309\u503c\u4f20\u9012 void increment ( int value ) { value += 1 ; // \u53ea\u4fee\u6539\u526f\u672c } int main () { int a = 5 ; increment ( a ); // a \u4ecd\u7136\u662f 5 } \u6309\u503c\u4f20\u9012\u7684\u8fd9\u79cd\u65b9\u5f0f\u7b80\u5355\u4e14\u5b89\u5168\uff0c\u7279\u522b\u662f\u5bf9\u4e8e\u57fa\u672c\u6570\u636e\u7c7b\u578b\uff08\u5982 int\u3001char \u7b49\uff09\uff0c\u56e0\u4e3a\u5b83\u907f\u514d\u4e86\u5916\u90e8\u6570\u636e\u7684\u65e0\u610f\u4fee\u6539\u3002 \u4f46\u662f\u4ed6\u4f1a\u8c03\u7528\u590d\u5236\u6784\u9020\u51fd\u6570\uff0c\u6548\u7387\u8f83\u4f4e \u5f15\u7528\u4f20\u9012 void increment ( int & value ) { value += 1 ; // \u76f4\u63a5\u4fee\u6539\u539f\u59cb\u6570\u636e } int main () { int a = 5 ; increment ( a ); // a \u73b0\u5728\u662f 6 } \u4e0d\u540c\u4e8e\u6309\u503c\u4f20\u9012\uff0c\u5f15\u7528\u4f20\u9012\u5141\u8bb8\u51fd\u6570==\u76f4\u63a5\u64cd\u4f5c\u5916\u90e8\u53d8\u91cf==\u3002\u8fd9\u610f\u5473\u7740\u5728\u51fd\u6570\u5185\u90e8\u5bf9\u53c2\u6570\u8fdb\u884c\u7684\u4efb\u4f55\u4fee\u6539\u90fd\u4f1a\u53cd\u6620\u5230\u539f\u59cb\u6570\u636e\u4e0a\u3002 \u5f15\u7528\u4f20\u9012\u5728\u9700\u8981\u4fee\u6539\u4f20\u5165\u6570\u636e\u6216\u4f20\u9012\u5927\u578b\u5bf9\u8c61\u800c\u53c8\u4e0d\u60f3\u4ea7\u751f\u989d\u5916\u62f7\u8d1d\u6210\u672c\u65f6\u975e\u5e38\u6709\u7528 \u6309\u6307\u9488\u4f20\u9012 void increment ( int * value ) { if ( value ) { // \u68c0\u67e5\u6307\u9488\u975e\u7a7a * value += 1 ; // \u4fee\u6539\u6307\u5411\u7684\u503c } } int main () { int a = 5 ; increment ( & a ); // a \u73b0\u5728\u662f 6 } \u53f3\u503c\u5f15\u7528 C++11 \u6807\u51c6\u65b0\u5f15\u5165\u4e86\u4e00\u79cd\u5f15\u7528\u7c7b\u578b\uff0c\u53eb\u505a \u53f3\u503c\u5f15\u7528 \uff0c\u7528\u4e8e\u7ed1\u5b9a==\u5373\u5c06\u9500\u6bc1\u7684\u5bf9\u8c61==\uff08\u5373\u201c\u53f3\u503c\u201d\uff09\uff0c\u4ece\u800c\u5141\u8bb8\u4ece\u539f\u59cb\u5bf9\u8c61\u4e2d\u201c\u79fb\u52a8\u201d\u8d44\u6e90\uff0c\u800c\u975e\u590d\u5236 \u53f3\u503c\u5f15\u7528\u4e5f\u53ef\u4ee5\u4f20\u9012\u53c2\u6570\uff0c\u975e\u5e38\u9002\u5408\u4f20\u9012\u4e34\u65f6\u5bf9\u8c61\u6216\u9700\u8981\u8f6c\u79fb\u6240\u6709\u6743\u7684\u5927\u578b \u6570\u636e\u7ed3\u6784 \uff0c\u56e0\u4e3a\u5b83\u51cf\u5c11\u4e86\u4e0d\u5fc5\u8981\u7684\u6570\u636e\u590d\u5236\uff0c\u63d0\u9ad8\u4e86\u7a0b\u5e8f\u6548\u7387\u3002 C++ std::move\u6df1\u5165\u89e3\u6790 | \u79fb\u52a8\u8bed\u4e49\u4e0e\u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 void process ( std :: vector < int >&& data ) { std :: vector < int > local_data = std :: move ( data ); // \u4ecedata\u79fb\u52a8\u6570\u636e\u5230local_data\uff0cdata \u73b0\u5728\u4e3a\u7a7a } int main () { std :: vector < int > vec = { 1 , 2 , 3 , 4 }; process ( std :: move ( vec )); // vec\u73b0\u5728\u4e3a\u7a7a\uff0c\u5176\u5185\u5bb9\u5df2\u7ecf\u88ab\u79fb\u52a8\u5230process\u4e2d\u7684local_data\uff0cvec\u4e0d\u518d\u542b\u6709\u539f\u6765\u7684\u5143\u7d20 } \u62f7\u8d1d\u6784\u9020\u51fd\u6570\u4e00\u5b9a\u5f97\u4f20\u5f15\u7528 C++\u62f7\u8d1d\u6784\u9020\u51fd\u6570\u4e3a\u4ec0\u4e48\u8981\u7528\u5f15\u7528\u53c2\u6570\uff1f| \u6838\u5fc3\u6982\u5ff5\u8be6\u89e3 | C++ \u7f16\u7a0b\u6307\u5357 explicit \u9690\u5f0f\u8f6c\u6362\u5173\u952e\u5b57\uff0c\u8868\u793a\u8be5\u6784\u9020\u51fd\u6570\u53ea\u80fd\u663e\u5f0f\u8c03\u7528\uff0c\u7981\u6b62\u9690\u5f0f\u8f6c\u6362 \u301040\u3011C++\u9690\u5f0f\u8f6c\u6362\u4e0eexplicit\u5173\u952e\u5b57_\u54d4\u54e9\u54d4\u54e9_bilibili \u7406\u89e3C++\u4e2d\u7684explicit\u5173\u952e\u5b57-CSDN\u535a\u5ba2 \u5165\u95e8\uff1a \u301092\u3011\u81ea\u5df1\u5199C++\u6570\u636e\u7ed3\u6784\uff08Vector\u6570\u7ec4\uff09_\u54d4\u54e9\u54d4\u54e9_bilibili \u5f53\u4f60\u4f7f\u7528 g++ \u7f16\u8bd1\u5668\u65f6\uff0c\u5b83\u4f1a \u81ea\u52a8 \u5c06 C++ \u6807\u51c6\u5e93\uff08\u5982 -lstdc++ \uff09\u4f20\u9012\u7ed9\u94fe\u63a5\u5668\u3002\u8fd9\u662f\u56e0\u4e3a g++ \u88ab\u8bbe\u8ba1\u4e3a\u4e13\u95e8\u7528\u4e8e\u7f16\u8bd1 C++ \u7a0b\u5e8f\uff0c\u5b83\u9884\u8bbe\u4e86\u4f60\u9700\u8981\u8fd9\u4e9b\u6838\u5fc3\u5e93\u7684\u652f\u6301\u3002\u5982\u679c\u4f7f\u7528 gcc \u7f16\u8bd1 C++ \u4ee3\u7801\uff0c\u5219\u9700\u8981\u624b\u52a8\u6dfb\u52a0 -lstdc++ \u53c2\u6570\u3002 c++\u6807\u51c6\u5e93\u7684\u5934\u6587\u4ef6\u5728\u7f16\u8bd1\u5668\u4e2d\uff0clinux\u4e2d\u7684\u9ed8\u8ba4\u8def\u5f84\u4e3a\uff1a /usr/include/c++/${g++ version}/ , libstdc++.so (\u52a8\u6001!)\u5e93\u5728 /usr/lib/gcc/<target-triplet>/<gcc-version>/","title":"others"},{"location":"Program/#bugs","text":"","title":"Bugs"},{"location":"Program/#1_1","text":"vector var1[m][n];//\u4e0d\u884c vector >> var2[m][n]\uff1b//\u53ef\u4ee5 //\u5f53wire_max_level\u548cwire_max_sublevel\u8f83\u5927(1000\uff09\u65f6\uff0c\u521d\u59cb\u5316\u7b2c258\u548c259\u884c\u7684 \u201cIntVec dst[wire_max_level][wire_max_sublevel];IntVec dst_ports[wire_max_level][wire_max_sublevel];\u201d\u4f1a\u62a5\u9519\uff1aSegmentation fault \u5728C++\u4e2d\uff0c\u8fd9\u4e24\u79cd\u58f0\u660e\u65b9\u5f0f\u6d89\u53ca\u5230\u591a\u7ef4\u5411\u91cf\u7684\u521d\u59cb\u5316\u548c\u5b58\u50a8\u65b9\u5f0f\uff0c\u5b83\u4eec\u4e4b\u95f4\u5b58\u5728\u4e00\u4e9b\u5173\u952e\u7684\u5dee\u5f02\uff1a vector var1[m][n]; \u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u8bd5\u56fe\u5728\u6808\u4e0a\u521b\u5efa\u4e00\u4e2a\u4e8c\u7ef4\u6570\u7ec4\uff0c\u5176\u4e2d\u6bcf\u4e2a\u5143\u7d20\u662f\u4e00\u4e2a vector \u3002\u8fd9\u79cd\u58f0\u660e\u662f\u975e\u6cd5\u7684\uff0c\u56e0\u4e3a\u6807\u51c6C++\u4e0d\u652f\u6301\u975e\u9759\u6001\u6570\u7ec4\u5927\u5c0f\u7684\u975e\u56fa\u5b9a\u5927\u5c0f\u6570\u7ec4\uff08non-POD types\uff0c\u5373\u5305\u542b\u6784\u9020\u51fd\u6570\u3001\u6790\u6784\u51fd\u6570\u3001\u865a\u51fd\u6570\u7b49\u7684\u7c7b\u578b\uff09\u4f5c\u4e3a\u6570\u7ec4\u5143\u7d20\u3002std::vector \u662f\u4e00\u4e2a\u975ePOD\u7c7b\u578b\uff0c\u56e0\u4e3a\u5b83\u6709\u52a8\u6001\u5185\u5b58\u7ba1\u7406\u548c\u5176\u4ed6\u8d44\u6e90\u7ba1\u7406\u7684\u9700\u6c42\u3002 \u95ee\u9898\uff1a \u6808\u6ea2\u51fa\uff1a\u5982\u679c m \u548c n \u8f83\u5927\uff0c\u8fd9\u79cd\u58f0\u660e\u53ef\u80fd\u4f1a\u56e0\u4e3a \u6808\u7a7a\u95f4\u4e0d\u8db3\u800c\u5bfc\u81f4\u7f16\u8bd1\u9519\u8bef\u6216\u8fd0\u884c\u65f6\u9519\u8bef \uff08\u5982\u6bb5\u9519\u8bef\uff09\u3002 \u672a\u5b9a\u4e49\u884c\u4e3a\uff1a\u5728C++\u6807\u51c6\u4e2d\uff0c\u8fd9\u79cd\u7528\u6cd5\u662f\u672a\u5b9a\u4e49\u7684\uff0c\u56e0\u4e3a vector \u9700\u8981\u52a8\u6001\u5185\u5b58\u5206\u914d\uff0c\u800c\u6570\u7ec4\u7684\u9759\u6001\u5185\u5b58\u5206\u914d\u65e0\u6cd5\u6ee1\u8db3\u8fd9\u4e00\u9700\u6c42\u3002 vector >> var2[m][n]; \u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u521b\u5efa\u4e86\u4e00\u4e2a\u4e09\u7ef4\u5411\u91cf\uff0c\u5176\u4e2d\u6700\u5916\u5c42\u662f\u4e00\u4e2a\u6570\u7ec4\uff0c\u6bcf\u4e2a\u5143\u7d20\u662f\u4e00\u4e2a\u4e8c\u7ef4 vector \u7684\u5411\u91cf\u3002\u5c3d\u7ba1\u8fd9\u79cd\u58f0\u660e\u5728\u8bed\u6cd5\u4e0a\u662f\u5408\u6cd5\u7684\uff0c\u4f46\u5b83\u4ecd\u7136\u5b58\u5728\u6548\u7387\u548c\u5b89\u5168\u6027\u95ee\u9898\u3002 \u7279\u70b9\uff1a \u5806\u5206\u914d\uff1a\u5c3d\u7ba1 vector \u901a\u5e38\u5728\u5806\u4e0a\u5206\u914d\u5185\u5b58\uff0c\u4f46\u8fd9\u79cd\u58f0\u660e\u65b9\u5f0f\u5b9e\u9645\u4e0a\u5728\u6808\u4e0a\u521b\u5efa\u4e86\u4e00\u4e2a\u6307\u5411 vector \u7684\u6307\u9488\u6570\u7ec4\uff0c\u6bcf\u4e2a\u6307\u9488\u6307\u5411\u4e00\u4e2a\u5728\u5806\u4e0a\u5206\u914d\u7684 vector\u3002 \u5185\u5b58\u7ba1\u7406\uff1a\u8fd9\u79cd\u65b9\u5f0f\u9700\u8981\u624b\u52a8\u7ba1\u7406\u5185\u5b58\uff0c\u56e0\u4e3a\u6570\u7ec4\u4e2d\u7684\u6bcf\u4e2a vector \u6307\u9488\u90fd\u9700\u8981\u9002\u5f53\u5730\u6784\u9020\u548c\u6790\u6784\u3002 \u6027\u80fd\u95ee\u9898\uff1a\u6bcf\u6b21\u8bbf\u95ee var2[i][j] \u65f6\uff0c\u5b9e\u9645\u4e0a\u6d89\u53ca\u5230\u4e24\u6b21\u5185\u5b58\u8bbf\u95ee\uff1a\u4e00\u6b21\u662f\u4ece\u6570\u7ec4\u4e2d\u83b7\u53d6\u6307\u9488\uff0c\u53e6\u4e00\u6b21\u662f\u4ece vector \u4e2d\u8bbf\u95ee\u6570\u636e\u3002","title":"1"},{"location":"Program/#2_1","text":"#include <bits/stdc++.h> class Base { public : bool a ; Base ( bool val ) : a ( val ) {} }; int main () { Base * ptr = nullptr ; if ( ptr -> a || 1 ) { std :: cout << \"ok\" << std :: endl ; std :: cout << ptr -> a << std :: endl ; } } ok Segmentation fault (core dumped) #include <bits/stdc++.h> class Base { public : bool a ; Base ( bool val ) : a ( val ) {} }; int main () { Base * ptr = nullptr ; if ( ptr -> a && 1 ) { std :: cout << \"ok\" << std :: endl ; std :: cout << ptr -> a << std :: endl ; } } Segmentation fault (core dumped) UB(\u672a\u5b9a\u4e49\u884c\u4e3a)\u53ef\u80fd\u4f1acrash\u4e5f\u53ef\u80fd\u4e0d\u4f1a\uff1f\u53cd\u6b63\u4e00\u5b9a\u8981\u907f\u514dUB","title":"2"},{"location":"Program/#_95","text":"C++\u5b66\u4e60\u4e4b\u667a\u80fd\u6307\u9488\u4e2d\u7684unique_ptr\u4e0eshared_ptr_C \u8bed\u8a00_\u811a\u672c\u4e4b\u5bb6 (jb51.net)","title":"\u53c2\u8003"},{"location":"Program/#_96","text":"\u5148\u5b8c\u6210\uff0c\u518d\u5b8c\u7f8e \u8c28\u8bb0 80-20 \u6cd5\u5219","title":"\u4f18\u5316"},{"location":"Program/#_97","text":"x\u80fd\u7528 const , & \u5c31\u7528 c++ bool Compare\uff08string s1, string s2) bool Compare(string *s1, string *s2) bool Compare(string &s1, string &s2) bool Compare(const string &s1, const string &s2) \u5176\u4e2d\u82e5\u4f7f\u7528\u7b2c\u4e00\u4e2a\u51fd\u6570\uff08\u503c\u4f20\u9012\uff09\uff0c\u5219\u5728\u53c2\u6570\u4f20\u9012\u548c\u51fd\u6570\u8fd4\u56de\u65f6\uff0c\u9700\u8981\u8c03\u7528string\u7684\u6784\u9020\u51fd\u6570\u548c\u6790\u6784\u51fd\u6570\u4e24\u6b21\uff08\u5373\u5171\u591a\u8c03\u7528\u4e86\u56db\u4e2a\u51fd\u6570\uff09\uff0c\u800c\u5176\u4ed6\u7684\u4e09\u4e2a\u51fd\u6570\uff08\u6307\u9488\u4f20\u9012\u548c\u5f15\u7528\u4f20\u9012\uff09\u5219\u4e0d\u9700\u8981\u8c03\u7528\u8fd9\u56db\u4e2a\u51fd\u6570\u3002 \u56e0\u4e3a\u6307\u9488\u548c\u5f15\u7528\u90fd\u4e0d\u4f1a\u521b\u5efa\u65b0\u7684\u5bf9\u8c61 \u3002\u5982\u679c\u4e00\u4e2a\u6784\u9020\u4e00\u4e2a\u5bf9\u8c61\u548c\u6790\u6784\u4e00\u4e2a\u5bf9\u8c61\u7684\u5f00\u9500\u662f\u5e9e\u5927\u7684\uff0c\u8fd9\u5c31\u662f\u4f1a\u6548\u7387\u9020\u6210\u4e00\u5b9a\u7684\u5f71\u54cd\u3002 \u540c\u65f6\u52a0\u4e0a\u4e00\u4e2aconst\u8fd8\u6709\u4e00\u4e2a\u597d\u5904\uff0c\u5c31\u662f\u53ef\u4ee5\u5bf9\u5e38\u91cf\u8fdb\u884c\u5f15\u7528\uff0c\u82e5\u4e0d\u52a0\u4e0aconst\u4fee\u9970\u7b26\uff0c\u5f15\u7528\u662f\u4e0d\u80fd\u5f15\u7528\u5e38\u91cf\u7684\u3002 const\u7684\u5404\u79cd\u542b\u4e49\uff1a \u301034\u3011C++\u4e2d\u7684CONST_\u54d4\u54e9\u54d4\u54e9_bilibili \u5c06\u5c0f\u7c92\u5ea6\u51fd\u6570\u58f0\u660e\u4e3a\u5185\u8054\u51fd\u6570\uff08inline\uff09\uff0c\u51cf\u5c11\u51fd\u6570\u8c03\u7528\u6b21\u6570(\u8c8c\u4f3c\u73b0\u5728\u662f\u6ca1\u7528\u4e86\uff1f) \u8c03\u7528\u51fd\u6570\u662f\u9700\u8981\u4fdd\u62a4\u73b0\u573a\uff0c\u4e3a\u5c40\u90e8\u53d8\u91cf\u5206\u914d\u5185\u5b58\uff0c\u51fd\u6570\u7ed3\u675f\u540e\u8fd8\u8981\u6062\u590d\u73b0\u573a\u7b49\u5f00\u9500\uff0c\u800c\u5185\u8054\u51fd\u6570\u5219\u662f\u628a\u5b83\u7684\u4ee3\u7801\u76f4\u63a5\u5199\u5230\u8c03\u7528\u51fd\u6570\u5904\uff0c\u6240\u4ee5\u4e0d\u9700\u8981\u8fd9\u4e9b\u5f00\u9500\uff0c\u4f46\u4f1a\u4f7f\u7a0b\u5e8f\u7684\u6e90\u4ee3\u7801\u957f\u5ea6\u53d8\u5927\u3002\u6240\u4ee5\u82e5\u662f\u5c0f\u7c92\u5ea6\u7684\u51fd\u6570\uff0c\u5982\u4e0b\u9762\u7684Max\u51fd\u6570\uff0c\u7531\u4e8e\u4e0d\u9700\u8981\u8c03\u7528\u666e\u901a\u51fd\u6570\u7684\u5f00\u9500\uff0c\u6240\u4ee5\u53ef\u4ee5\u63d0\u9ad8\u7a0b\u5e8f\u7684\u6548\u7387\u3002 \u548c\u76f4\u63a5\u7528#define\u4e00\u6837\uff1f \u4ec0\u4e48\u662f\u5185\u8054\u51fd\u6570 \u907f\u514d\u9891\u7e41\u7684\u5185\u5b58\u5206\u914d\u548c\u91ca\u653e \u4f7f\u7528 \u5bf9\u8c61\u6c60\u6280\u672f \u9884\u5148\u5206\u914d\u5bf9\u8c61\uff1f \u9884\u5148\u4f7f\u7528 reserve \u4f18\u5316\u5bb9\u5668\uff1a\u51cf\u5c11\u52a8\u6001\u6570\u7ec4\u7c7b\u578b\u7684\u5bb9\u5668\u5728\u8fd0\u884c\u65f6\u7684\u5185\u5b58\u5206\u914d\u6b21\u6570\uff1f \u4f7f\u7528\u5f15\u7528\u4f20\u9012\u800c\u975e\u6307\u9488\u4f20\u9012 \u5728\u67d0\u4e9b\u60c5\u51b5\u4e0b\uff0c\u4f7f\u7528\u5f15\u7528\u53ef\u4ee5\u907f\u514d\u5bf9\u8c61\u7684\u590d\u5236\uff0c\u63d0\u9ad8\u6027\u80fd \u907f\u514d\u5728\u51fd\u6570\u8c03\u7528\u65f6\u590d\u5236\u6574\u4e2a\u5bf9\u8c61\uff0c\u7279\u522b\u662f\u5bf9\u4e8e\u5927\u578b\u5bf9\u8c61 \u4f7f\u7528\u4f4d\u8fd0\u7b97\u66ff\u4ee3\u7b97\u672f\u8fd0\u7b97 \uff1a\u5728\u4f4e\u7ea7\u4ee3\u7801\u4e2d\uff0c\u4f4d\u8fd0\u7b97\u901a\u5e38\u6bd4\u7b97\u672f\u8fd0\u7b97\u66f4\u5feb\uff08\u6216\u8005bitset?\uff09 \u4f7f\u7528\u7f16\u8bd1\u5668\u4f18\u5316\u9009\u9879 \uff1a\u5982 -O2 \u6216 -O3 \uff0c\u8ba9\u7f16\u8bd1\u5668\u8fdb\u884c\u66f4\u591a\u7684\u4f18\u5316 \u9009\u62e9\u5408\u9002\u7684\u6570\u636e\u7ed3\u6784 \uff1a\u4f8b\u5982\uff0c\u4f7f\u7528 std::vector \u800c\u4e0d\u662f std::list \u53ef\u4ee5\u63d0\u9ad8\u5185\u5b58\u5c40\u90e8\u6027\uff0c\u51cf\u5c11\u8bbf\u95ee\u65f6\u95f4 \u4f7f\u7528 std::move \u8fdb\u884c\u5bb9\u5668\u8f6c\u79fb \uff1a\u79fb\u52a8\u8bed\u4e49\u53ef\u4ee5\u907f\u514d\u4e0d\u5fc5\u8981\u7684\u590d\u5236\uff0c\u63d0\u9ad8\u6548\u7387 \u4f7f\u7528\u5c40\u90e8\u9759\u6001\u53d8\u91cf\u548c\u6210\u5458\u53d8\u91cf \u51cf\u5c11\u9664\u6cd5\u8fd0\u7b97 \uff1a\u5c06\u9664\u6cd5\u8fd0\u7b97\u8f6c\u6362\u4e3a\u4e58\u6cd5\u8fd0\u7b97\uff0c\u4ee5\u63d0\u9ad8\u6548\u7387\uff1f(\u8fd9\u4e2a\u7f16\u8bd1\u5668\u4f1a\u5904\u7406\u5427) \u4f7f\u7528\u591a\u7ebf\u7a0b \uff1a\u5bf9\u4e8e\u53ef\u4ee5\u5e76\u884c\u5904\u7406\u7684\u4efb\u52a1\uff0c\u4f7f\u7528\u591a\u7ebf\u7a0b\u53ef\u4ee5\u663e\u8457\u63d0\u9ad8\u6027\u80fd omp parallel \u5bf9\u4e8ecpu\u7aef\u7684\u4ee3\u7801\uff0c\u5982\u679cfor\u5185\u8ba1\u7b97\u91cf\u6bd4\u8f83\u5927\u800c\u4e14\u5faa\u73af\u4f53\u4e2d\u7684\u64cd\u4f5c\u662f\u7ebf\u7a0b\u5b89\u5168\u7684\uff0c \u4e00\u4e2a\u7b80\u5355\u7684\u65b9\u5f0f\u662f\u5f00\u542f OpenMP #include <omp.h> //\u4f7f\u7528 -fopenmp \u7f16\u8bd1\u9009\u9879 //\u4f7f\u7528nvcc\u7f16\u8bd1\u8fd8\u9700\u8981\u6dfb\u52a0 -Xcompiler //\u66fe\u7ecf\u5b9e\u73b0\u4e86\u5c06\u4e00\u4e2a2.11s\u7684\u52a0\u901f\u52300.36s #pragma omp parallel for // #pragma omp parallel for num_threads(32)\uff0c \u4e5f\u53ef\u4ee5\u6307\u5b9a\u7ebf\u7a0b\u6570\uff0c\u4f46\u662f\u4e00\u822c\u8ba9,\u8fd9\u4e00\u53e5\u4f1a\u5bf9\u4e0b\u4e00\u53e5for\u5faa\u73af\u8fdb\u884c\u591a\u7ebf\u7a0b\u64cd\u4f5c for (...) //\u6ce8\u610f\uff0c\u8303\u56f4for(auto obj: objset)\u5728\u8f83\u8001\u7684OpenMP\u7248\u672c\u4e2d\u4e0d\u88ab\u5b8c\u5168\u652f\u6301\u3002\u4e3a\u4e86\u786e\u4fdd\u5e76\u884c\u5316\u6b63\u5e38\u5de5\u4f5c\uff0c\u5efa\u8bae\u6539\u5199\u6210\u4f20\u7edf\u7684\u7d22\u5f15\u5f62\u5f0f\uff1afor(int i=0; i<x; i++) \u907f\u514d\u4e0d\u540c\u6570\u636e\u7c7b\u578b\u76f8\u4e92\u64cd\u4f5c \uff1a\u51cf\u5c11\u6570\u636e\u7c7b\u578b\u8f6c\u6362\uff0c\u4ee5\u63d0\u9ad8\u6548\u7387\uff08\u8fd9\u4e2a\u5e94\u8be5\u6ca1\u4ec0\u4e48\u5f71\u54cd\uff09 \u76f4\u63a5\u4f7f\u7528\u73b0\u6709\u7684\u5c01\u88c5\u51fd\u6570\u5f88\u65b9\u4fbf\uff0c\u4f46\u662f\u6548\u7387\u4e0d\u662f\u6700\u597d\u7684\uff0c\u7b80\u5355\u7684\u529f\u80fd\u5b9e\u73b0\uff0c\u6700\u597d\u8fd8\u662f\u81ea\u5df1\u5199\u6e90\u7801\uff1f \u5bf9\u4e8e\u5bb9\u5668\uff1a\u5bf9\u4e8e\u6027\u80fd\u654f\u611f\u4e14\u80fd\u4fdd\u8bc1\u7d22\u5f15\u5408\u6cd5\u65f6\u7528 [] \uff0c\u5426\u5219\u5efa\u8bae\u7528 .at() \u589e\u52a0\u5b89\u5168\u6027\u3002\u5b9e\u9645\u4e2d\uff0c\u8fd9\u4e24\u8005\u7684\u6027\u80fd\u5dee\u5f02\u5728\u5c0f\u578b\u6570\u7ec4\u8bbf\u95ee\u65f6\u901a\u5e38\u53ef\u4ee5\u5ffd\u7565\uff0c\u4f46\u5728\u9ad8\u9891\u7387\u6216\u5927\u89c4\u6a21\u8bbf\u95ee\u65f6\u53ef\u80fd\u4f1a\u6709\u5f71\u54cd\u3002 \u907f\u514d\u4f7f\u7528\u591a\u91cd\u7ee7\u627f \u5982\u679c\u9700\u8981\u5927\u91cf\u9891\u7e41\u521b\u5efa\u548c\u9500\u6bc1\u77ed\u671f\u5bf9\u8c61\uff0c\u53ef\u8003\u8651\u4f7f\u7528 \u5bf9\u8c61\u6c60 \u3002 \u5e03\u5c14\u64cd\u4f5c \u591a\u6001\u4e0e\u865a\u51fd\u6570 C++\u865a\u51fd\u6570\u6027\u80fd\u5206\u6790\uff1a\u6df1\u5165\u89e3\u6790\u865a\u51fd\u6570\u5f00\u9500 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 RTTI (\u8fd0\u884c\u65f6\u7c7b\u578b\u8bc6\u522b)\uff1a\u4f1a\u5411\u6240\u6709\u7c7b\u5bf9\u8c61\u6dfb\u52a0\u989d\u5916\u7684\u4fe1\u606f\uff0c\u6240\u4ee5\u6548\u7387\u4e0d\u9ad8\uff0c\u53ef\u4ee5\u8003\u8651\u5173\u95ed RTTI \u9009\u9879\u6765\u63d0\u9ad8\u7a0b\u5e8f\u6548\u7387\u3002 \u591a\u7ef4\u6570\u7ec4\u7684 cache missing \u95ee\u9898 \u301064\u3011C++\u591a\u7ef4\u6570\u7ec4_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u5e38\u7528\u5c0f\u6280\u5de7"},{"location":"Program/#cpu-cache","text":"CPU Cache\u4f2a\u5171\u4eab\u95ee\u9898\uff1a\u539f\u7406\u4e0e\u4f18\u5316\u6307\u5357 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357 \u5982\u4f55\u5229\u7528CPU Cache\u5199\u51fa\u9ad8\u6027\u80fd\u4ee3\u7801\uff0c\u770b\u8fd9\u4e9b\u56fe\u5c31\u591f\u4e86\uff01","title":"CPU Cache\u4f2a\u5171\u4eab\u95ee\u9898"},{"location":"Program/#_98","text":"CPU\u5206\u652f\u9884\u6d4b\u539f\u7406\uff1aif-else\u6027\u80fd\u4f18\u5316\u6307\u5357 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357","title":"\u6d41\u6c34\u7ebf\u4e0e\u5206\u652f\u9884\u6d4b"},{"location":"Program/#_99","text":"\u7a0b\u5e8f\u4f53\u79ef\u4f18\u5316\u6307\u5357\uff1a\u5341\u4e2a\u5b9e\u7528\u6280\u5de7 | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357","title":"\u7a0b\u5e8f\u4f53\u79ef\u4f18\u5316"},{"location":"Program/#_100","text":"\u5927\u6570\u7ec4\u548c\u5176\u4ed6\u5927\u5bf9\u8c61\u6392\u5728\u6700\u540e\u6700\u5e38\u7528\u7684\u6570\u636e\u6210\u5458\u6392\u5728\u524d\u9762\u3002\u5982\u679c\u4e0d\u80fd\u5728\u524d128\u4e2a\u5b57\u8282\u5185\u5305\u542b\u6240\u6709\u6570\u636e\u6210\u5458\uff0c\u5219\u5c06\u6700\u5e38\u7528\u7684\u6210\u5458\u653e\u5728\u524d128\u4e2a\u5b57\u8282\u4e2d\u3002 C++\u6027\u80fd\u4f18\u5316\u8bbe\u8ba1\u6307\u5357\uff1a\u4ece\u7c7b\u7ed3\u6784\u5230\u7ee7\u627f\u6a21\u5f0f | \u6027\u80fd\u4f18\u5316 | C++ \u7f16\u7a0b\u6307\u5357","title":"\u7c7b\u7684\u6570\u636e\u6210\u5458"},{"location":"Program/#c-tools","text":"","title":"C++ Tools"},{"location":"Program/#ide","text":"","title":"IDE"},{"location":"Program/#vscode","text":"","title":"VSCode"},{"location":"Program/#install-extension","text":"\u516c\u53f8\u91cc\u9762\u901a\u8fc7 .vsix \u6587\u4ef6\u5b89\u88c5\uff08\u79bb\u7ebf\uff09","title":"install extension"},{"location":"Program/#better-debug-view","text":"\u9ed8\u8ba4\u60c5\u51b5, \u96be\u4ee5\u89c2\u5bdf\uff1a \u5728 launch.json \u4e2d\u8bbe\u7f6e\uff1a \"setupCommands\" : [ { \"description\" : \"Test\" , \"text\" : \"python import sys;sys.path.insert(0, '/home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-12.4.0/python');from libstdcxx.v6.printers import register_libstdcxx_printers;register_libstdcxx_printers(None)\" , \"ignoreFailures\" : false }, { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true } ] \u6ce8\u610f\u628a\u5176\u4e2d\u7684 /home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-12.4.0/python \u8def\u5f84\u6362\u6210\u81ea\u5df1\u73af\u5883\u4e2d\u7684 \u8bbe\u7f6e\u540e\u91cd\u65b0debug","title":"Better debug view"},{"location":"Program/#ref_5","text":"How can i see the value of elements in STL containers or arrays in debug \u00b7 Issue #1414 \u00b7 microsoft/vscode-cpptools","title":"ref"},{"location":"Program/#theme","text":"\u4e4b\u524d\u4e00\u4e9b\u5173\u952e\u5b57\u4e00\u76f4\u6ca1\u6709\u9ad8\u4eae\uff0c\u4ee5\u4e3a\u662finclude_path\u7684\u95ee\u9898\uff0c\u540e\u6765\u53d1\u73b0\u662f\u4e3b\u9898\u6709\u95ee\u9898\u3002\u4e0d\u8fc7\u786e\u5b9e\u53d1\u73b0\u5982\u679c\u628ainclude_path\u53bb\u6389\uff0c\u4f1a\u5bfc\u81f4\u4e00\u4e9b\u5173\u952e\u5b57\u4e0d\u4f1a\u9ad8\u4eae","title":"Theme"},{"location":"Program/#clion","text":"","title":"CLion"},{"location":"Program/#_101","text":"","title":"\u7f16\u8bd1\u5de5\u5177"},{"location":"Program/#g","text":"g++\u662fGNU\u7684c++\u7f16\u8bd1\u5668 gcc\u7684\u5168\u79f0\u662f GNU Compiler Collection\uff0c\u5b83\u662f\u4e00\u4e2a\u80fd\u591f\u7f16\u8bd1==\u591a\u79cd\u8bed\u8a00==\u7684\u7f16\u8bd1\u5668\u3002\u6700\u5f00\u59cbgcc\u662f\u4f5c\u4e3aC\u8bed\u8a00\u7684\u7f16\u8bd1\u5668\uff08GNU C Compiler\uff09\uff0c\u73b0\u5728\u9664\u4e86c\u8bed\u8a00\uff0c\u8fd8\u652f\u6301C++\u3001java\u3001Pascal\u7b49\u8bed\u8a00\u3002gcc\u652f\u6301\u591a\u79cd\u786c\u4ef6\u5e73\u53f0\u3002 \u662f\u4e00\u4e2a\u53ef\u79fb\u690d\u7684\u7f16\u8bd1\u5668\uff0c\u652f\u6301\u591a\u79cd\u786c\u4ef6\u5e73\u53f0\u3002\u4f8b\u5982ARM\u3001X86\u7b49\u7b49\u3002 \u4e0d\u4ec5\u662f\u4e2a\u672c\u5730\u7f16\u8bd1\u5668\uff0c\u5b83\u8fd8\u80fd\u8de8\u5e73\u53f0\u4ea4\u53c9\u7f16\u8bd1\u3002 \u6240\u8c13\u7684\u672c\u5730\u7f16\u8bd1\u5668\uff0c\u662f\u6307\u7f16\u8bd1\u51fa\u6765\u7684\u7a0b\u5e8f\u53ea\u80fd\u591f\u5728\u672c\u5730\u73af\u5883\u8fdb\u884c\u8fd0\u884c\u3002\u800cgcc\u7f16\u8bd1\u51fa\u6765\u7684\u7a0b\u5e8f\u80fd\u591f\u5728\u5176\u4ed6\u5e73\u53f0\u8fdb\u884c\u8fd0\u884c\u3002\u4f8b\u5982\u5d4c\u5165\u5f0f\u7a0b\u5e8f\u53ef\u5728x86\u4e0a\u7f16\u8bd1\uff0c\u7136\u540e\u5728arm\u4e0a\u8fd0\u884c\u3002","title":"g++"},{"location":"Program/#_102","text":"\u9884\u5904\u7406\uff08Preprocessing\uff09\u3002\u7531\u9884\u5904\u7406\u5668cpp\u5b8c\u6210\uff0c\u5c06.cpp\u6e90\u6587\u4ef6\u9884\u5904\u7406\u4e3a .i \u6587\u4ef6\u3002\u9884\u5904\u7406\u5b9e\u9645\u4e0a\u662f\u5c06\u5934\u6587\u4ef6\u3001\u5b8f\u8fdb\u884c\u5c55\u5f00\u3002 g++ -E test.cpp -o test.i //\u751f\u6210\u9884\u5904\u7406\u540e\u7684.i\u6587\u4ef6 \u7f16\u8bd1\uff08Compilation\uff09\u3002\u7531\u7f16\u8bd1\u5668cc1plus\u5b8c\u6210\uff0c\u5c06 .i \u6587\u4ef6\u7f16\u8bd1\u4e3a .s \u7684\u6c47\u7f16\u6587\u4ef6\u3002\u4f7f\u7528-S\u9009\u9879\uff0c\u53ea\u8fdb\u884c\u7f16\u8bd1\u800c\u4e0d\u8fdb\u884c\u6c47\u7f16\uff0c\u751f\u6210\u6c47\u7f16\u4ee3\u7801\u3002 g++ -S test.i -o test.s //\u751f\u6210\u6c47\u7f16.s\u6587\u4ef6 \u6c47\u7f16\uff08Assembly\uff09\u3002\u7531\u6c47\u7f16\u5668as\u5b8c\u6210\uff0c\u5c06 .s \u6587\u4ef6\u6c47\u7f16\u6210 .o \u7684==\u4e8c\u8fdb\u5236\u76ee\u6807\u6587\u4ef6== \u6c47\u7f16\u5668\u751f\u6210\u7684\u662f\u53ef\u91cd\u5b9a\u4f4d\u7684\u76ee\u6807\u6587\u4ef6\uff0c\u5b66\u8fc7\u64cd\u4f5c\u7cfb\u7edf\uff0c\u6211\u4eec\u77e5\u9053\uff0c\u5728\u6e90\u7a0b\u5e8f\u4e2d\u5730\u5740\u662f\u4ece0\u5f00\u59cb\u7684\uff0c\u8fd9\u662f\u4e00\u4e2a\u76f8\u5bf9\u5730\u5740\uff0c\u800c\u7a0b\u5e8f\u771f\u6b63\u5728\u5185\u5b58\u4e2d\u8fd0\u884c\u65f6\u7684\u5730\u5740\u80af\u5b9a\u4e0d\u662f\u4ece0\u5f00\u59cb\u7684\uff0c\u800c\u4e14\u5728\u7f16\u5199\u6e90\u4ee3\u7801\u7684\u65f6\u5019\u4e5f\u4e0d\u80fd\u77e5\u9053\u7a0b\u5e8f\u7684\u7edd\u5bf9\u5730\u5740\uff0c\u6240\u4ee5 \u91cd\u5b9a\u4f4d \u80fd\u591f\u5c06\u6e90\u4ee3\u7801\u7684\u4ee3\u7801\u3001\u53d8\u91cf\u7b49\u5b9a\u4f4d\u4e3a\u5185\u5b58\u5177\u4f53\u5730\u5740\u3002 g++ -c test.s -o test.o //\u751f\u6210\u4e8c\u8fdb\u5236.o\u6587\u4ef6 \u94fe\u63a5\uff08Linking\uff09\u3002\u7531\u94fe\u63a5\u5668 ld \uff0c\u5c06 .o \u6587\u4ef6\u8fde\u63a5\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f","title":"\u7f16\u8bd1\u8fc7\u7a0b"},{"location":"Program/#_103","text":"GCC 7 (2017) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5f00\u59cb\u5927\u89c4\u6a21\u652f\u6301 C++17 \u6838\u5fc3\u8bed\u8a00\u7279\u6027\uff08structured bindings\u3001if constexpr\u3001fold expressions\u3001inline variables \u7b49\uff09\u548c\u4e0d\u5c11\u5e93\u7279\u6027\u3002 \u6539\u8fdb\u8bca\u65ad\u4fe1\u606f\u548c\u4f18\u5316\u751f\u6210\u4ee3\u7801\u3002 GCC 8 (2018) \u4e3b\u8981\u8fdb\u5c55\uff1a\u7ee7\u7eed\u5b8c\u5584 C++17 \u5e93\u5b9e\u73b0\uff1b\u6539\u8fdb\u8bca\u65ad\u4e0e\u672a\u5b9a\u4e49\u884c\u4e3a\u68c0\u6d4b\u3002 \u5bf9\u6a21\u677f/constexpr \u76f8\u5173\u5b9e\u73b0\u8fdb\u884c\u4fee\u6b63\u4e0e\u589e\u5f3a\u3002 GCC 9 (2019) \u4e3b\u8981\u8fdb\u5c55\uff1aC++17 \u5b9e\u73b0\u66f4\u52a0\u5b8c\u5907\uff1b\u5f00\u59cb\u5f15\u5165\u5bf9\u90e8\u5206 C++20 \u8349\u6848\u7279\u6027\u7684\u5b9e\u9a8c\u6027\u652f\u6301\uff08\u7f16\u8bd1\u5668\u7aef\u8bed\u8a00\u6539\u8fdb\u3001constexpr \u6269\u5c55\u7b49\uff09\u3002 \u6807\u51c6\u5e93\u4e2d\u6301\u7eed\u8865\u9f50\u7f3a\u5931\u90e8\u5206\u3002 GCC 10 (2020) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5f00\u59cb\u5927\u91cf\u5b9e\u73b0 C++20 \u7279\u6027\uff08\u5982 Concepts \u7684\u67d0\u4e9b\u90e8\u5206\u3001\u66f4\u591a constexpr \u80fd\u529b\u3001\u5e38\u7528\u5e93\u66f4\u65b0\uff09\uff1b\u540c\u65f6\u5f15\u5165\u82e5\u5e72\u91cd\u8981\u884c\u4e3a/\u517c\u5bb9\u6027\u53d8\u5316\uff08\u4f8b\u5982\u5728\u540e\u7eed\u70b9\u5f15\u5165\u7684\u94fe\u63a5\u884c\u4e3a/\u9ed8\u8ba4\u5f00\u5173\u53d8\u66f4\u5728\u8be5\u7cfb\u5217\u8ba8\u8bba\u4e2d\u51fa\u73b0\uff09\u3002 \u66f4\u4e25\u683c\u7684\u8bca\u65ad\u4e0e\u8b66\u544a\u3002 GCC 11 (2021) \u4e3b\u8981\u8fdb\u5c55\uff1aC++20 \u652f\u6301\u663e\u8457\u589e\u5f3a\uff08ranges\u3001coroutines\u3001modules \u7684\u65e9\u671f/\u5b9e\u9a8c\u5b9e\u73b0\u5728\u6b64\u53ca\u540e\u7eed\u7248\u672c\u9010\u6b65\u5b8c\u5584\uff09\uff1blibstdc++ \u4e2d\u66f4\u591a C++20 \u5e93\u7ec4\u4ef6\u53ef\u7528\u3002 \u5de5\u5177\u94fe\u3001\u4f18\u5316\u4e0e\u8bca\u65ad\u7ee7\u7eed\u6539\u8fdb\u3002 GCC 12 (2022) \u4e3b\u8981\u8fdb\u5c55\uff1a\u5b8c\u6210\u6216\u8fdb\u4e00\u6b65\u5b8c\u5584\u5927\u91cf C++20 \u7279\u6027\uff1b\u5f00\u59cb\u5f15\u5165\u5bf9 C++23\uff08\u8349\u6848\uff09\u82e5\u5e72\u5e93\u7279\u6027\u7684\u5b9e\u73b0\u3002 \u6027\u80fd\u4e0e\u8bca\u65ad\u589e\u5f3a\uff0c\u66f4\u591a\u5e93\u63a5\u53e3\u53ef\u7528\u4f5c\u751f\u4ea7\u3002 GCC 13 (2023) \u4e3b\u8981\u8fdb\u5c55\uff1a\u7ee7\u7eed\u6269\u5c55\u5bf9 C++23 \u7684\u652f\u6301\uff08\u5e93\u4e0e\u8bed\u8a00\u7279\u6027\u9010\u6b65\u843d\u5730\uff09\uff1b\u8fdb\u4e00\u6b65\u7a33\u5b9a modules\u3001coroutines\u3001ranges \u7b49\u957f\u671f\u9879\u76ee\u7684\u5b9e\u73b0\u3002 libstdc++ \u6301\u7eed\u8865\u5168 C++23 \u5e93\u3002 GCC 14 (2024+) \u4e3b\u8981\u8fdb\u5c55\uff1a\u8fdb\u4e00\u6b65\u5b8c\u5584\u5e76\u6269\u5927 C++23 \u7684\u5b9e\u73b0\u8986\u76d6\uff1b\u6301\u7eed\u4fee\u590d\u517c\u5bb9\u6027\u4e0e\u6027\u80fd\u95ee\u9898\uff0c\u6539\u8fdb\u7f16\u8bd1\u5668\u8bca\u65ad\u4e0e\u9759\u6001\u5206\u6790\u80fd\u529b\u3002 \u5411\u540e\u517c\u5bb9\u6027\u4e0e\u6807\u51c6\u8ddf\u8fdb\u7ee7\u7eed\u8fdb\u884c\u3002","title":"\u7248\u672c"},{"location":"Program/#install_3","text":"sudo apt -y install build-essential g++ -v","title":"Install"},{"location":"Program/#_104","text":"","title":"\u5e38\u7528\u547d\u4ee4\u9009\u9879"},{"location":"Program/#_105","text":"-E (\u4ec5\u4f5c\u9884\u5904\u7406\uff0c\u4e0d\u8fdb\u884c\u7f16\u8bd1\u3001\u6c47\u7f16\u548c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406,\u8fd9\u4e2a\u4e0d\u751f\u6210\u6587\u4ef6,\u4f60\u9700\u8981\u628a\u5b83\u91cd\u5b9a\u5411\u5230\u4e00\u4e2a\u8f93\u51fa\u6587\u4ef6\u91cc\u9762\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -E hello.c > pianoapan.txt gcc -E hello.c | more \u6162\u6162\u770b\u5427,\u4e00\u53e5 hello word \u4e5f\u8981\u9884\u5904\u7406\u6210800\u884c\u7684\u4ee3\u7801\u3002 -S (\u4ec5\u7f16\u8bd1\u5230\u6c47\u7f16\u8bed\u8a00\uff0c\u4e0d\u8fdb\u884c\u6c47\u7f16\u548c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406\u548c\u7f16\u8bd1\uff0c\u5c31\u662f\u6307\u628a\u6587\u4ef6\u7f16\u8bd1\u6210\u4e3a\u6c47\u7f16\u4ee3\u7801\u3002\u4f8b\u5b50\u7528\u6cd5\uff1a gcc -S hello.c \u5c06\u751f\u6210.s\u7684\u6c47\u7f16\u4ee3\u7801\uff0c\u53ef\u4ee5\u7528\u6587\u672c\u7f16\u8f91\u5668\u67e5\u770b\u3002 -c (\u7f16\u8bd1\u3001\u6c47\u7f16\u5230\u76ee\u6807\u4ee3\u7801\uff0c\u4e0d\u8fdb\u884c\u94fe\u63a5\uff09 \u53ea\u6fc0\u6d3b\u9884\u5904\u7406,\u7f16\u8bd1,\u548c\u6c47\u7f16,\u4e5f\u5c31\u662f\u4ed6\u53ea\u628a\u7a0b\u5e8f\u505a\u6210obj\u6587\u4ef6\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -c hello.c \u5c06\u751f\u6210.o\u7684\u76ee\u6807\u6587\u4ef6\uff08object file\uff09\u3002 -o (\u8f93\u51fa\u5230\u6307\u5b9a\u7684\u6587\u4ef6\uff09 \u6307\u5b9a\u76ee\u6807\u540d\u79f0\uff0c\u7f3a\u7701\u7684\u65f6\u5019\uff0cgcc/g++\u7f16\u8bd1\u51fa\u6765\u7684\u6587\u4ef6\u662fa.out\u3002\u4f8b\u5b50\u5982\u4e0b\uff1a g++ -o hello.out hello.cpp g++ -o hello.asm -S hello.cpp","title":"\u7f16\u8bd1\u8fc7\u7a0b\u9009\u9879"},{"location":"Program/#_106","text":"-I [dir] \uff08\u628adir\u52a0\u5165\u5230\u641c\u7d22 \u5934\u6587\u4ef6 \u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 g++\u4f18\u5148\u5728\u5f53\u524d\u76ee\u5f55\u67e5\u627e\u5934\u6587\u4ef6\uff0c\u5982\u679c\u6ca1\u6709\u627e\u5230\uff0c\u4f1a\u5230\u7cfb\u7edf\u9ed8\u8ba4\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u627e\u3002\u5982\u679c\u4f7f\u7528 -I \u6307\u5b9a\u4e86\u76ee\u5f55\uff0cg++\u4f1a\u5230 -I \u6307\u5b9a\u7684\u76ee\u5f55\u67e5\u627e\uff0c\u67e5\u627e\u4e0d\u5230\uff0c\u7136\u540e\u518d\u5230\u7cfb\u7edf\u9ed8\u8ba4\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u67e5\u627e \u4f8b\u5b50\u5982\u4e0b: g++ test.c -I ../inc -o test -L [dir] \uff08\u628adir\u52a0\u5165\u5230\u641c\u7d22\u5e93\u6587\u4ef6\u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 \u7f16\u8bd1\u7684\u65f6\u5019\uff0c\u6307\u5b9a\u641c\u7d22\u5e93\u7684\u8def\u5f84\u3002\u6bd4\u5982\u4f60\u81ea\u5df1\u7684\u5e93\uff0c\u53ef\u4ee5\u7528\u5b83\u6307\u5b9a\u76ee\u5f55\uff0c==\u4e0d\u7136\u7f16\u8bd1\u5668\u5c06\u53ea\u5728\u6807\u51c6\u5e93==\u7684\u76ee\u5f55\u627e\u3002\u8fd9\u4e2adir\u5c31\u662f\u76ee\u5f55\u7684\u540d\u79f0\u3002\u4f8b\u5b50\u5982\u4e0b: g++ -I ../inc -L /home/mylib test.c -o test -lmythread -l [library] \uff08\u8fdb\u884c\u94fe\u63a5\u65f6\u641c\u7d22\u540d\u4e3alibrary\u7684\u5e93\uff09 \u6307\u5b9a\u7f16\u8bd1\u7684\u65f6\u4f7f\u7528\u7684\u5e93\uff0c\u4f8b\u5b50\u7528\u6cd5 g++ hello.c -o hello -lpthread \u4f7f\u7528pthread\u5e93\u7f16\u8bd1\u8fde\u63a5\uff0c\u751f\u6210\u7a0b\u5e8f\u3002 \u200b \u4e3a\u4ec0\u4e48\u5f53\u6211\u4eec\u4f7f\u7528C++11\u7684\u65f6\uff0c\u6211\u4eec\u5fc5\u987b\u94fe\u63a5pthread\uff1f-\u817e\u8baf\u4e91\u5f00\u53d1\u8005\u793e\u533a-\u817e\u8baf\u4e91 -include [file] \uff08\u4e00\u822c\u7528\u4e0d\u5230\uff0c\u5934\u6587\u4ef6\u90fd\u662f\u5728\u4ee3\u7801\u4e2d #include\uff09 \u76f8\u5f53\u4e8e\u5728\u4ee3\u7801\u4e2d\u4f7f\u7528#include\uff0c\u7528\u4e8e\u5305\u542b\u67d0\u4e2a\u4ee3\u7801\u3002 \u7b80\u5355\u6765\u8bf4,\u5c31\u662f\u7f16\u8bd1\u67d0\u4e2a\u6587\u4ef6,\u9700\u8981\u53e6\u4e00\u4e2a\u6587\u4ef6\u7684\u65f6\u5019,\u5c31\u53ef\u4ee5\u7528\u5b83\u8bbe\u5b9a\u3002\u4f8b\u5b50\u7528\u6cd5: g++ hello.c -include /root/pianopan.h -Wl,-rpath=[dir] \uff08\u628adir\u52a0\u5165\u5230\u7a0b\u5e8f\u8fd0\u884c\u65f6\u641c\u7d22\u5e93\u6587\u4ef6\u7684\u8def\u5f84\u5217\u8868\u4e2d\uff09 \u7a0b\u5e8f\u8fd0\u884c\u65f6\u67e5\u627e\u81ea\u5df1\u7684\u52a8\u6001\u5e93\u7684\u65f6\u5019\uff0c\u53ef\u4ee5\u7528\u5b83\u6307\u5b9a\u8fd0\u884c\u65f6\u7684\u52a8\u6001\u5e93\u641c\u7d22\u8def\u5f84\u3002\u7528\u6cd5\u5982\u4e0b\uff1a g++ -o hello hello.cpp -L./lib -lmylib -Wl,-rpath=./lib","title":"\u76ee\u5f55\u9009\u9879"},{"location":"Program/#_107","text":"-D macro \u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#define macro \u200b gcc test.c -DDEBUG -o app : \u5728gcc/g++\u547d\u4ee4\u4e2d\u901a\u8fc7\u53c2\u6570 -D\u6307\u5b9a\u51fa\u8981\u5b9a\u4e49\u7684\u5b8f\u7684\u540d\u5b57\uff0c\u8fd9\u6837\u5c31\u76f8\u5f53\u4e8e\u5728\u4ee3\u7801\u4e2d\u5b9a\u4e49\u4e86\u4e00\u4e2a\u5b8f\uff0c\u5176\u540d\u5b57\u4e3a DEBUG \u3002 \u5728CMake\u4e2d\u6211\u4eec\u4e5f\u53ef\u4ee5\u505a\u7c7b\u4f3c\u7684\u4e8b\u60c5\uff0c\u5bf9\u5e94\u7684\u547d\u4ee4\u53eb\u505a add_definitions add_definitions(-D\u5b8f\u540d\u79f0) -D macro=defn \u5b9a\u4e49\u5b8f\uff0c\u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#define macro defn -U macro \u53d6\u6d88\u5b8f\u5b9a\u4e49\uff0c\u76f8\u5f53\u4e8eC\u8bed\u8a00\u4e2d\u7684#undef macro -undef \u53d6\u6d88\u4efb\u4f55\u975e\u6807\u51c6\u5b8f\u7684\u5b9a\u4e49\uff0cC++\u6807\u51c6\u9884\u5b9a\u4e49\u7684\u5b8f\u4ecd\u7136\u6709\u6548","title":"\u9884\u5904\u7406\u9009\u9879"},{"location":"Program/#_108","text":"-static \u4f18\u70b9\uff1a\u7a0b\u5e8f\u8fd0\u884c\u4e0d\u4f9d\u8d56\u4e8e\u5176\u4ed6\u5e93\u3002\u7f3a\u70b9\uff1a\u53ef\u6267\u884c\u6587\u4ef6==\u6bd4\u8f83\u5927==\u3002 -shared \u6b64\u9009\u9879\u5c06==\u5c3d\u91cf\u4f7f\u7528\u52a8\u6001\u5e93==\uff0c\u4e3a\u9ed8\u8ba4\u9009\u9879\u3002\u4f18\u70b9\uff1a\u751f\u6210\u6587\u4ef6\u6bd4\u8f83\u5c0f\u3002\u7f3a\u70b9\uff1a==\u8fd0\u884c\u65f6==\u9700\u8981\u7cfb\u7edf\u63d0\u4f9b\u52a8\u6001\u5e93\u3002 -Wl,-Bstatic \u544a\u8bc9\u94fe\u63a5\u5668ld\u53ea\u94fe\u63a5\u9759\u6001\u5e93\uff0c\u5982\u679c\u53ea\u5b58\u5728\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5219\u94fe\u63a5\u5668\u62a5\u9519\u3002 -Wl,-Bdynamic \u544a\u8bc9\u94fe\u63a5\u5668ld\u4f18\u5148\u4f7f\u7528\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5982\u679c\u53ea\u5b58\u5728\u9759\u6001\u94fe\u63a5\u5e93\uff0c\u5219\u4f7f\u7528\u9759\u6001\u94fe\u63a5\u5e93\u3002","title":"\u94fe\u63a5\u65b9\u5f0f\u9009\u9879"},{"location":"Program/#_109","text":"-Wall \uff08\u6253\u5f00\u4e00\u4e9b\u5f88\u6709\u7528\u7684\u8b66\u544a\u9009\u9879\uff09 \u4e00\u822c\u4f7f\u7528\u8be5\u9009\u9879\uff0c\u5141\u8bb8\u53d1\u51faGCC\u80fd\u591f\u63d0\u4f9b\u7684\u6240\u6709\u6709\u7528\u7684\u8b66\u544a\u3002\u4e5f\u53ef\u4ee5\u7528-W{warning}\u6765\u6807\u8bb0\u6307\u5b9a\u7684\u8b66\u544a -W \uff08\u6253\u5370\u4e00\u4e9b\u989d\u5916\u7684\u8b66\u544a\u4fe1\u606f\uff09 -Werror \uff08\u628a\u8b66\u544a\u5f53\u4f5c\u9519\u8bef\uff0c\u51fa\u73b0\u4efb\u4f55\u8b66\u544a\u5c31\u653e\u5f03\u7f16\u8bd1\uff09 \u8981\u6c42g++\u5c06\u6240\u6709\u7684\u8b66\u544a\u5f53\u6210\u9519\u8bef\u8fdb\u884c\u5904\u7406\uff0c\u5728\u8b66\u544a\u53d1\u751f\u65f6\u4e2d\u6b62\u7f16\u8bd1\u8fc7\u7a0b\u3002 -Werror={warning} \u5c06\u6307\u5b9a\u8b66\u544a\u8bbe\u7f6e\u4e3a\u9519\u8bef\u3002\u4f8b\u5982-Werror=return-type\uff0c\u5982\u679c\u51fd\u6570\u9700\u8981\u8fd4\u56de\u503c\u5374\u6ca1\u6709return\u8bed\u53e5\uff0c\u5219\u7f16\u8bd1\u62a5\u9519 -Wshadow \u5f53\u4e00\u4e2a\u5c40\u90e8\u53d8\u91cf\u906e\u76d6\u4f4f\u4e86\u53e6\u4e00\u4e2a\u5c40\u90e8\u53d8\u91cf\uff0c\u6216\u8005\u5168\u5c40\u53d8\u91cf\u65f6\uff0c\u7ed9\u51fa\u8b66\u544a(\u5f88\u6709\u7528\uff0c\u5efa\u8bae\u6253\u5f00) -w \u5173\u95ed\u6240\u6709\u8b66\u544a(\u5efa\u8bae\u4e0d\u8981\u4f7f\u7528\u6b64\u9879) \u8fd9\u4e00\u7c7b\u9009\u9879\u5176\u5b9e\u8fd8\u6709\u5f88\u591a\uff0c\u5982-Wpointer-arith\u3001-Wcast-qual\u3001-Waggregate-return\u3001-Winline\u7b49\uff0c\u5728\u6b64\u4e0d\u4e00\u4e00\u4ecb\u7ecd\uff0c\u9700\u8981\u7528\u5230\u53ef\u4ee5\u67e5\u624b\u518c\u3002 \u5176\u4ed6 -Wall: \u5f00\u542f\u6240\u6709\u5e38\u89c1\u7684\u7f16\u8bd1\u8b66\u544a\u3002 -Wextra: \u542f\u7528\u989d\u5916\u7684\u8b66\u544a\uff0c\u4e0d\u5305\u62ec\u5728-Wall\u4e2d\u3002 -Wpedantic: \u68c0\u67e5ISO C\u548cISO C++\u6807\u51c6\u7684\u4e25\u683c\u9075\u5b88\u3002 -Wunused: \u68c0\u67e5\u672a\u4f7f\u7528\u7684\u53d8\u91cf\u3001\u51fd\u6570\u548c\u6807\u7b7e\u3002 -Wuninitialized: \u68c0\u67e5\u672a\u521d\u59cb\u5316\u7684\u53d8\u91cf\u3002 -Wshadow: \u68c0\u67e5\u5c40\u90e8\u53d8\u91cf\u906e\u853d\u5168\u5c40\u53d8\u91cf\u7684\u60c5\u51b5\u3002 -Wpointer-arith: \u68c0\u67e5\u65e0\u6548\u7684\u6307\u9488\u8fd0\u7b97\u3002 -Wcast-qual: \u68c0\u67e5\u7c7b\u578b\u8f6c\u6362\u65f6\u4e22\u5931const\u6216volatile\u9650\u5b9a\u7b26\u7684\u60c5\u51b5\u3002 -Wstrict-prototypes: \u8981\u6c42\u51fd\u6570\u539f\u578b\u7684\u4e25\u683c\u58f0\u660e\u3002 -Wmissing-prototypes: \u68c0\u67e5\u672a\u58f0\u660e\u7684\u51fd\u6570\u539f\u578b\u3002 -Wmissing-declarations: \u68c0\u67e5\u672a\u58f0\u660e\u7684\u5168\u5c40\u53d8\u91cf\u3002 -Wredundant-decls: \u68c0\u67e5\u91cd\u590d\u7684\u58f0\u660e\u3002 -Wnested-externs: \u68c0\u67e5\u5d4c\u5957\u7684\u5916\u90e8\u58f0\u660e\u3002 -Winline: \u62a5\u544a\u65e0\u6cd5\u5185\u8054\u7684\u51fd\u6570\u3002 -Wconversion: \u68c0\u67e5\u53ef\u80fd\u5bfc\u81f4\u7c7b\u578b\u8f6c\u6362\u95ee\u9898\u7684\u4ee3\u7801\u3002 -Wfloat-equal: \u68c0\u67e5\u6d6e\u70b9\u6570\u503c\u7684\u76f4\u63a5\u6bd4\u8f83\u3002 -Wunsafe-loop-optimizations: \u68c0\u67e5\u5faa\u73af\u4f18\u5316\u7684\u5b89\u5168\u6027\u3002 -Wstrict-aliasing: \u68c0\u67e5\u4e25\u683c\u7684\u522b\u540d\u89c4\u5219\u3002 -Wstrict-overflow: \u68c0\u67e5\u6ea2\u51fa\u4f18\u5316\u53ef\u80fd\u5bfc\u81f4\u7684\u95ee\u9898\u3002 -Wformat: \u68c0\u67e5printf\u548cscanf\u7cfb\u5217\u51fd\u6570\u7684\u683c\u5f0f\u5b57\u7b26\u4e32\u3002 -Wformat-security: \u68c0\u67e5\u683c\u5f0f\u5b57\u7b26\u4e32\u662f\u5426\u5b58\u5728\u5b89\u5168\u6f0f\u6d1e\u3002 -Wformat-y2k: \u68c0\u67e5\u5e74\u4efd\u662f\u5426\u7b26\u5408Y2K\u95ee\u9898\u7684\u89e3\u51b3\u65b9\u6848\u3002 -Wnonnull: \u68c0\u67e5\u662f\u5426\u5c06\u975e\u7a7a\u6307\u9488\u4f20\u9012\u7ed9\u8981\u6c42\u975e\u7a7a\u53c2\u6570\u7684\u51fd\u6570\u3002","title":"\u9519\u8bef\u4e0e\u8b66\u544a"},{"location":"Program/#_110","text":"-g \u6307\u793a\u7f16\u8bd1\u5668\uff0c\u5728\u7f16\u8bd1\u65f6\uff0c\u4ea7\u751f\u8c03\u8bd5\u4fe1\u606f\u3002 -ggdb \u6b64\u9009\u9879\u5c06\u5c3d\u53ef\u80fd\u7684\u751f\u6210gdb\u53ef\u4ee5\u4f7f\u7528\u7684\u8c03\u8bd5\u4fe1\u606f\u3002 -glevel \u8bf7\u6c42\u751f\u6210\u8c03\u8bd5\u4fe1\u606f\uff0c\u540c\u65f6\u7528level\u6307\u51fa\u9700\u8981\u591a\u5c11\u4fe1\u606f\uff0c\u9ed8\u8ba4\u7684level\u503c\u662f2\u3002","title":"\u8c03\u8bd5\u9009\u9879"},{"location":"Program/#_111","text":"-O0 \uff08\u7981\u6b62\u7f16\u8bd1\u5668\u8fdb\u884c\u4f18\u5316\u3002\u9ed8\u8ba4\u4e3a\u6b64\u9879\uff09 -O1 \uff08\u5c1d\u8bd5\u4f18\u5316\u7f16\u8bd1\u65f6\u95f4\u548c\u53ef\u6267\u884c\u6587\u4ef6\u5927\u5c0f\uff09 -O2 \uff08\u66f4\u591a\u7684\u4f18\u5316\uff0c\u4f1a\u5c1d\u8bd5\u51e0\u4e4e\u5168\u90e8\u7684\u4f18\u5316\u529f\u80fd\uff0c\u4f46\u4e0d\u4f1a\u8fdb\u884c\u201c\u7a7a\u95f4\u6362\u65f6\u95f4\u201d\u7684\u4f18\u5316\u65b9\u6cd5\uff09 -O3 \uff08\u5728 -O2 \u7684\u57fa\u7840\u4e0a\u518d\u6253\u5f00\u4e00\u4e9b\u4f18\u5316\u9009\u9879\uff1a-finline-functions\uff0c -funswitch-loops \u548c -fgcse-after-reload \uff09 -Os \uff08\u5bf9\u751f\u6210\u6587\u4ef6\u5927\u5c0f\u8fdb\u884c\u4f18\u5316\u3002\u5b83\u4f1a\u6253\u5f00 -O2 \u5f00\u7684\u5168\u90e8\u9009\u9879\uff0c\u9664\u4e86\u4f1a\u90a3\u4e9b\u589e\u52a0\u6587\u4ef6\u5927\u5c0f\u7684\u3002\uff09 \u7f16\u8bd1\u5668\u4f18\u5316\u5efa\u8bae\u4f7f\u7528-O2\u3002","title":"\u4f18\u5316\u9009\u9879"},{"location":"Program/#_112","text":"-fpic \u7f16\u8bd1\u5668\u751f\u6210\u4f4d\u7f6e\u65e0\u5173\u76ee\u6807\u7801\uff08PIC\uff0cposition-independent code\uff09\uff0c\u7528\u4e8e\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5373Linux\u4e0b\u7684.so\u6587\u4ef6\u3002 \u901a\u8fc7\u5168\u5c40\u504f\u79fb\u8868\uff08GOT\uff0cGlobal Offset Table\uff09\u8bbf\u95ee\u6240\u6709\u5e38\u91cf\u5730\u5740\u3002 \u7a0b\u5e8f\u542f\u52a8\u65f6\u901a\u8fc7\u52a8\u6001\u52a0\u8f7d\u7a0b\u5e8f\u89e3\u6790GOT\u6761\u76ee\u3002 \u5982\u679c\u94fe\u63a5\u7684so\u6587\u4ef6\u7684GOT\u5927\u5c0f\u8d85\u8fc7\u8ba1\u7b97\u673a\u7279\u5b9a\u7684\u6700\u5927\u5927\u5c0f\uff0c\u5219\u4f1a\u4ece\u94fe\u63a5\u5668\u6536\u5230\u9519\u8bef\u6d88\u606f\uff0c\u6307\u793a-fpic\u4e0d\u8d77\u4f5c\u7528\u3002\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c\u8bf7\u4f7f\u7528-fPIC\u91cd\u65b0\u7f16\u8bd1 -fPIC \u540c-fpic\u529f\u80fd\u4e00\u81f4\uff0c\u751f\u6210\u4f4d\u7f6e\u65e0\u5173\u76ee\u6807\u7801\uff0c\u7528\u4e8e\u751f\u6210\u52a8\u6001\u94fe\u63a5\u5e93\uff0c\u5efa\u8bae\u4f7f\u7528\u8be5\u9009\u9879\uff0c\u800c\u975e-fpic -v \u663e\u793a\u8be6\u7ec6\u7684\u7f16\u8bd1\u3001\u6c47\u7f16\u3001\u8fde\u63a5\u547d\u4ee4 -imacros file \u5c06file\u6587\u4ef6\u7684\u5b8f,\u6269\u5c55\u5230gcc/g++\u7684\u8f93\u5165\u6587\u4ef6,\u5b8f\u5b9a\u4e49\u672c\u8eab\u5e76\u4e0d\u51fa\u73b0\u5728\u8f93\u5165\u6587\u4ef6\u4e2d -nostdinc \u4e0d\u5728\u7cfb\u7edf\u7f3a\u7701\u7684\u5934\u6587\u4ef6\u76ee\u5f55\u91cc\u9762\u627e\u5934\u6587\u4ef6,\u4e00\u822c\u548c-I\u8054\u5408\u4f7f\u7528,\u660e\u786e\u9650\u5b9a\u5934\u6587\u4ef6\u7684\u4f4d\u7f6e\u3002 -nostdin C++ \u4e0d\u5728g++\u6307\u5b9a\u7684\u6807\u51c6\u8def\u7ecf\u4e2d\u641c\u7d22,\u4f46\u4ecd\u5728\u5176\u4ed6\u8def\u5f84\u4e2d\u641c\u7d22,\u6b64\u9009\u9879\u5728\u521b\u5efalibg++\u5e93\u4f7f\u7528\u3002 -C \u5728\u9884\u5904\u7406\u7684\u65f6\u5019,\u4e0d\u5220\u9664\u6ce8\u91ca\u4fe1\u606f,\u4e00\u822c\u548c-E\u4f7f\u7528,\u6709\u65f6\u5019\u5206\u6790\u7a0b\u5e8f\uff0c\u7528\u8fd9\u4e2a\u5f88\u65b9\u4fbf\u7684\u3002 -m \u751f\u6210\u4e0e\u5177\u4f53CPU\u76f8\u5173\u7684\u7a0b\u5e8f\u3002 -m32 \u751f\u621032bits\u7a0b\u5e8f -m64 \u751f\u621064bits\u7a0b\u5e8f -M \u751f\u6210\u6587\u4ef6\u4f9d\u8d56\u7684\u4fe1\u606f\uff0c\u5305\u542b\u76ee\u6807\u6587\u4ef6\u6240\u4f9d\u8d56\u7684\u6240\u6709\u6e90\u6587\u4ef6\u3002\u4f60\u53ef\u4ee5\u7528gcc -M hello.c\u6765\u6d4b\u8bd5\u4e00\u4e0b\uff0c\u5f88\u7b80\u5355\u3002 -MM \u548c\u4e0a\u9762\u7684\u90a3\u4e2a\u4e00\u6837\uff0c\u4f46\u662f\u5b83\u5c06\u5ffd\u7565\u7531#include\u9020\u6210\u7684\u4f9d\u8d56\u5173\u7cfb\u3002 -MD \u548c-M\u76f8\u540c\uff0c\u4f46\u662f\u8f93\u51fa\u5c06\u5bfc\u5165\u5230.d\u7684\u6587\u4ef6\u91cc\u9762\u3002 -MMD \u548c-MM\u76f8\u540c\uff0c\u4f46\u662f\u8f93\u51fa\u5c06\u5bfc\u5165\u5230.d\u7684\u6587\u4ef6\u91cc\u9762\u3002 -x language filename \u8bbe\u5b9a\u6587\u4ef6\u6240\u4f7f\u7528\u7684\u8bed\u8a00,\u4f7f\u540e\u7f00\u540d\u65e0\u6548,\u5bf9\u4ee5\u540e\u7684\u591a\u4e2a\u6709\u6548. \u4e5f\u5c31\u662f\u6839\u636e\u7ea6\u5b9aC\u8bed\u8a00\u7684\u540e\u7f00\u540d\u79f0\u662f.c\u7684\uff0c\u800cC++\u7684\u540e\u7f00\u540d\u662f.C\u6216\u8005.cpp\u3002 \u5982\u679c\u4f60\u5f88\u4e2a\u6027\uff0c\u51b3\u5b9a\u4f60\u7684C\u4ee3\u7801\u6587\u4ef6\u7684\u540e\u7f00\u540d\u662f.pig\uff0c\u90a3\u4f60\u5c31\u8981\u7528\u8fd9\u4e2a\u53c2\u6570 \u8fd9\u4e2a\u53c2\u6570\u5bf9\u4ed6\u540e\u9762\u7684\u6587\u4ef6\u540d\u90fd\u8d77\u4f5c\u7528\uff0c\u9664\u975e\u5230\u4e86\u4e0b\u4e00\u4e2a\u53c2\u6570\u7684\u4f7f\u7528\u3002\u53ef\u4ee5\u4f7f\u7528\u7684\u53c2\u6570\u6709\u4e0b\u9762\u7684\u8fd9\u4e9b\uff1a c,objective-c,c-header,c++,cpp-output,assembler,assembler-with-cpp\u3002 \u770b\u5230\u82f1\u6587\uff0c\u5e94\u8be5\u53ef\u4ee5\u7406\u89e3\u7684\u3002\u4f8b\u5b50\u7528\u6cd5: gcc -x c hello.pig -x none filenss ame \u5173\u6389\u4e0a\u4e00\u4e2a\u9009\u9879\uff0c\u4e5f\u5c31\u662f\u8ba9gcc\u6839\u636e\u6587\u4ef6\u540d\u540e\u7f00\uff0c\u81ea\u52a8\u8bc6\u522b\u6587\u4ef6\u7c7b\u578b\uff0c\u4f8b\u5b50\u7528\u6cd5: gcc -x c hello.pig -x none hello2.c","title":"\u5176\u4ed6\u9009\u9879"},{"location":"Program/#_113","text":"\u9884\u7f16\u8bd1\u5934\u6587\u4ef6\u662f\u5c06\u7ecf\u5e38\u4f7f\u7528\u4e14\u4e0d\u5e38\u66f4\u6539\u7684\u5934\u6587\u4ef6\u9884\u5148\u7f16\u8bd1\u6210\u4e00\u4e2a\u4e2d\u95f4\u6587\u4ef6\uff08\u901a\u5e38\u662f .pch \u6587\u4ef6\uff09\uff0c\u4e4b\u540e\u5728\u9879\u76ee\u7f16\u8bd1\u8fc7\u7a0b\u4e2d\u76f4\u63a5\u4f7f\u7528\u8fd9\u4e2a\u9884\u7f16\u8bd1\u7684\u4e2d\u95f4\u6587\u4ef6\uff0c\u800c\u4e0d\u662f\u6bcf\u6b21\u91cd\u65b0\u7f16\u8bd1\u8fd9\u4e9b\u5934\u6587\u4ef6\u3002\u8fd9\u53ef\u4ee5\u663e\u8457\u51cf\u5c11\u7f16\u8bd1\u65f6\u95f4\uff0c\u7279\u522b\u662f\u5728\u5927\u578b\u9879\u76ee\u4e2d\u3002 \u6ce8\u610f\uff1a \u5728\u9884\u7f16\u8bd1\u5934\u6587\u4ef6\u4e2d\u5305\u542b\u7684\u5185\u5bb9\u5e94\u5c3d\u91cf\u7a33\u5b9a\u4e14\u4e0d\u7ecf\u5e38\u53d8\u5316\u3002 \u6807\u51c6\u5e93\u5934\u6587\u4ef6\uff08\u5982 <vector> \u3001 <string> \u7b49\uff09 \u7b2c\u4e09\u65b9\u5e93\u7684\u5934\u6587\u4ef6\uff08\u5982 Boost \u7b49\uff09 \u9879\u76ee\u4e2d\u5f88\u5c11\u4fee\u6539\u7684\u516c\u5171\u5934\u6587\u4ef6 \u786e\u4fdd\u9884\u7f16\u8bd1\u5934\u548c\u6240\u6709\u5305\u542b\u7684\u5934\u6587\u4ef6\u90fd\u4f7f\u7528\u4e86\u5934\u6587\u4ef6\u4fdd\u62a4\uff08#pragma once \u6216 include guards\uff09\u6765\u9632\u6b62\u91cd\u590d\u5305\u542b\u3002","title":"\u9884\u7f16\u8bd1\u5934\u6587\u4ef6"},{"location":"Program/#_114","text":"g++\u5165\u95e8\u6559\u7a0b - \u65f6\u95f4\u7684\u98ce\u666f - \u535a\u5ba2\u56ed C++\u4e3a\u4e86\u63d0\u5347\u7f16\u8bd1\u901f\u5ea6\u53ef\u4ee5\u8003\u8651\u4f7f\u7528\u9884\u7f16\u8bd1\u5934 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#clangd","text":"https://www.cnblogs.com/newtonltr/p/18867195 \u4e00\u6587\u641e\u61c2C/C++\u5e38\u7528\u7f16\u8bd1\u5668 - \u964c\u5c18(MoChen) - \u535a\u5ba2\u56ed","title":"clangd"},{"location":"Program/#cmake","text":"","title":"CMake"},{"location":"Program/#cmake-build-install","text":"\u914d\u7f6e (cmake -S src -B build): \u8bfb CMakeLists.txt\uff0c\u89e3\u6790\u76ee\u6807/\u4f9d\u8d56/\u9009\u9879\u3002 \u63a2\u6d4b\u7f16\u8bd1\u5668\u3001\u6807\u51c6\u5e93\u3001\u4f9d\u8d56\u8def\u5f84/\u7248\u672c\uff0c\u8ba1\u7b97\u7f16\u8bd1\u9009\u9879\u548c\u5e73\u53f0\u7279\u6027 \u751f\u6210\u5e95\u5c42\u6784\u5efa\u811a\u672c\uff08Makefile/Ninja/MSBuild \u7b49\uff09\u5e76\u5199\u5165 build \u76ee\u5f55\uff1b\u7f13\u5b58\u53d8\u91cf\u5230CMakeCache.txt\u3002 \u4e0d\u7f16\u8bd1\u4ee3\u7801\uff0c\u4e3b\u8981\u662f\u201c\u7b97\u6e05\u695a\u600e\u4e48\u7f16\u201d\u3002 \u7f16\u8bd1 (cmake --build build): \u8c03\u7528\u4e0a\u4e00\u6b65\u751f\u6210\u7684\u6784\u5efa\u811a\u672c\u6267\u884c\u5b9e\u9645\u7f16\u8bd1/\u94fe\u63a5\u3002 \u4ea7\u751f\u76ee\u6807\u6587\u4ef6\u3001\u53ef\u6267\u884c\u6587\u4ef6\u3001\u9759/\u52a8\u6001\u5e93\u7b49\uff0c\u4ea7\u7269\u653e\u5728 build \u76ee\u5f55\u3002 \u53ef\u80fd\u8fd0\u884c\u81ea\u5b9a\u4e49\u751f\u6210\u6b65\u9aa4\uff08\u4ee3\u7801\u751f\u6210\u3001\u8d44\u6e90\u6253\u5305\u7b49\uff09\uff0c\u4f46\u4e0d\u8d1f\u8d23\u628a\u6587\u4ef6\u5b89\u88c5\u5230\u7cfb\u7edf\u4f4d\u7f6e\u3002 \u5b89\u88c5 (cmake --install build [--prefix /path/to/prefix]): \u4f9d\u636e\u9879\u76ee\u91cc\u7684 install(TARGETS|FILES|DIRECTORY ...) \u89c4\u5219\uff0c\u5c06\u5df2\u7f16\u8bd1\u597d\u7684\u53ef\u6267\u884c/\u5e93\u3001\u5934\u6587\u4ef6\u3001 \u8d44\u6e90\u3001pkgconfig/cmake \u5305\u914d\u7f6e\u7b49\u590d\u5236\u5230\u5b89\u88c5\u524d\u7f00\uff08\u9ed8\u8ba4 CMAKE_INSTALL_PREFIX\uff0c\u53ef\u7528 --prefix \u8986\u76d6\uff1b\u652f\u6301 DESTDIR \u91cd\u5b9a\u4f4d\uff09\u3002 \u4e0d\u91cd\u65b0\u7f16\u8bd1\uff0c\u53ea\u505a\u62f7\u8d1d\u3001\u521b\u5efa\u76ee\u5f55\u548c\u5fc5\u8981\u7684 RPATH/\u6743\u9650\u8c03\u6574\u3002 \u4ea7\u7269\u9762\u5411\u201c\u88ab\u7cfb\u7edf\u6216\u5176\u4ed6\u9879\u76ee\u4f7f\u7528\u201d\uff0c\u4e0e\u6784\u5efa\u76ee\u5f55\u5206\u79bb\u3002","title":"cmake-build-install"},{"location":"Program/#_115","text":"cmake\u4f7f\u7528\u8be6\u7ec6\u6559\u7a0b\uff08\u65e5\u5e38\u4f7f\u7528\u8fd9\u4e00\u7bc7\u5c31\u8db3\u591f\u4e86\uff09_cmake\u6559\u7a0b-CSDN\u535a\u5ba2 CMake\u57fa\u7840\uff1a\u5e38\u7528\u5185\u90e8\u53d8\u91cf\u548c\u73af\u5883\u53d8\u91cf\u7684\u5f15\u7528_cmake\u73af\u5883\u53d8\u91cf\u8bbe\u7f6e-CSDN\u535a\u5ba2","title":"\u57fa\u672c\u7528\u6cd5"},{"location":"Program/#cmake-include","text":"","title":"cmake include"},{"location":"Program/#find_package","text":"\u5982\u679c\u7b2c\u4e09\u65b9\u5e93\u5b89\u88c5\u5728==\u7cfb\u7edf\u6807\u51c6\u8def\u5f84==\uff08\u5982 /usr/local \uff09\u6216\u8005\u63d0\u4f9b\u4e86 CMake \u652f\u6301\uff0c\u8fd9\u662f\u6700\u6807\u51c6\u7684\u65b9\u6cd5\u3002 find_package ( fmt REQUIRED ) # 1. \u67e5\u627e\u5e93 target_link_libraries ( my_app PRIVATE fmt::fmt ) # 2. \u94fe\u63a5\u5e93 (Include \u8def\u5f84\u4f1a\u81ea\u52a8\u5e26\u8fc7\u6765\uff01) \u7ed3\u679c\uff1a\u4f60\u53ef\u4ee5\u76f4\u63a5 #include \u3002 \u4f18\u70b9\uff1a\u4e0d\u9700\u8981\u624b\u52a8\u7ba1\u7406\u8def\u5f84\uff0c\u8def\u5f84\u53d8\u5316\u4e5f\u4e0d\u6015\u3002","title":"find_package"},{"location":"Program/#target_include_directories","text":"\u6e90\u7801\u96c6\u6210/\u624b\u52a8\u6307\u5b9a: \u5982\u679c\u5e93\u662f\u6e90\u7801\u5f62\u5f0f\u653e\u5728\u4f60\u7684\u9879\u76ee\u91cc\uff08\u6bd4\u5982 third_party/\u6587\u4ef6\u5939\uff09\uff0c\u6216\u8005\u6ca1\u6709\u5b89\u88c5\u5230\u7cfb\u7edf\u76ee\u5f55 \u5728 CMake \u4e2d\uff0c\u4f60\u53ea\u9700\u8981\u544a\u8bc9\u76ee\u6807\uff08target\uff09\u53bb\u54ea\u91cc\u627e==\u5934\u6587\u4ef6==\uff1a target_include_directories ( my_target PRIVATE /path/to/third_party/lib/include ) \u5373 GCC/Clang \u7684 -I \u53c2\u6570 \u8fd9\u4f1a\u7ed9\u7f16\u8bd1\u5668\u6dfb\u52a0\u4e00\u4e2a -I/path/to/third_party/lib/include \u53c2\u6570\u3002\u56e0\u4e3a <> \u7684\u67e5\u627e\u89c4\u5219\u662f\u201c\u53ea\u5728\u7cfb\u7edf\u76ee\u5f55\u548c\u7531 -I \u6307\u5b9a\u7684\u76ee\u5f55\u4e2d\u67e5\u627e\u201d\uff0c\u6240\u4ee5\u52a0\u4e0a\u8fd9\u53e5\u540e\uff0c\u4f60\u5c31\u53ef\u4ee5\u653e\u5fc3\u5730\u4f7f\u7528 #include <mylib.h> \u4e86\u3002 \u8fdb\u9636\u6280\u5de7\uff1a\u5982\u679c\u4f60\u60f3\u5c4f\u853d\u7b2c\u4e09\u65b9\u5e93\u5934\u6587\u4ef6\u91cc\u7684\u8b66\u544a\uff0c\u53ef\u4ee5\u52a0 SYSTEM \u5173\u952e\u5b57\uff1a target_include_directories(xapr SYSTEM PUBLIC ...)","title":"target_include_directories"},{"location":"Program/#target_link_libraries","text":"\u544a\u8bc9\u94fe\u63a5\u5668\u53bb\u94fe\u63a5\u54ea\u4e9b \u5e93\u6587\u4ef6 ( .so / .a / .dll )\u3002 \u5728 Modern CMake \u4e2d\uff0c\u5b83\u4e0d\u4ec5\u94fe\u63a5\u4e8c\u8fdb\u5236\u6587\u4ef6\uff0c\u8fd8\u4f1a\u81ea\u52a8\u4f20\u9012\u8be5\u5e93\u7684 Usage Requirements \uff08\u5305\u62ec\u5934\u6587\u4ef6\u8def\u5f84\uff01\uff09\u3002 \u76f8\u5f53\u4e8e \uff1a\u628a\u5de5\u5177\u62ff\u8fc7\u6765\u5b9e\u9645\u7ec4\u88c5\u4ea7\u54c1\u3002 \u6838\u5fc3\u7279\u6027 \uff1a \u5982\u679c\u4f60\u94fe\u63a5\u7684\u662f\u4e00\u4e2a Target (\u5982 fmt::fmt )\uff0cCMake ==\u4f1a\u81ea\u52a8\u628a fmt \u7684\u5934\u6587\u4ef6\u8def\u5f84\u52a0\u5230 my_app \u7684 include \u8def\u5f84==\u91cc\u3002 \u4f60\u4e0d\u9700\u8981\u518d\u624b\u52a8\u5199 target_include_directories \u6307\u5411 fmt \u7684\u76ee\u5f55\u4e86\u3002","title":"target_link_libraries"},{"location":"Program/#_116","text":"","title":"\u603b\u7ed3\uff1a\u6807\u51c6\u5de5\u4f5c\u6d41"},{"location":"Program/#modern-cmake-","text":"\u53ea\u9700\u8981\u4e24\u6b65\uff0c\u8def\u5f84\u81ea\u52a8\u7ba1\u7406\uff1a # 1. \u627e find_package ( spdlog REQUIRED ) # 2. \u94fe (\u5934\u6587\u4ef6\u8def\u5f84\u4f1a\u81ea\u52a8\u5e26\u8fc7\u6765) add_executable ( main main.cpp ) target_link_libraries ( main PRIVATE spdlog::spdlog )","title":"\u73b0\u4ee3\u505a\u6cd5 (Modern CMake - \u63a8\u8350)"},{"location":"Program/#legacy","text":"\u5982\u679c\u5e93\u6ca1\u6709\u63d0\u4f9b CMake \u652f\u6301\uff0c\u6216\u8005\u4f60\u662f\u76f4\u63a5\u5f15\u7528\u7684\u6e90\u7801\u6587\u4ef6\u5939\uff1a # 1. \u624b\u52a8\u6307\u5b9a\u5934\u6587\u4ef6\u5728\u54ea\u91cc target_include_directories ( main PRIVATE ${ CMAKE_CURRENT_SOURCE_DIR } /third_party/libfoo/include ) # 2. \u624b\u52a8\u6307\u5b9a\u94fe\u63a5\u54ea\u4e2a .a/.so \u6587\u4ef6 target_link_libraries ( main PRIVATE ${ CMAKE_CURRENT_SOURCE_DIR } /third_party/libfoo/lib/libfoo.a )","title":"\u4f20\u7edf\u505a\u6cd5 (Legacy / \u6e90\u7801\u96c6\u6210)"},{"location":"Program/#build","text":"\u5728Release\u6a21\u5f0f\u4e0b\uff0c\u8ffd\u6c42\u7684\u662f\u7a0b\u5e8f\u7684\u6700\u4f73\u6027\u80fd\u8868\u73b0\uff0c\u5728\u6b64\u60c5\u51b5\u4e0b\uff0c\u7f16\u8bd1\u5668\u4f1a\u5bf9\u7a0b\u5e8f\u505a\u6700\u5927\u7684\u4ee3\u7801\u4f18\u5316\u4ee5\u8fbe\u5230\u6700\u5feb\u8fd0\u884c\u901f\u5ea6\u3002\u53e6\u4e00\u65b9\u9762\uff0c\u7531\u4e8e\u4ee3\u7801\u4f18\u5316\u540e\u4e0d\u4e0e\u6e90\u4ee3\u7801\u4e00\u81f4\uff0c\u6b64\u6a21\u5f0f\u4e0b\u4e00\u822c\u4f1a\u4e22\u5931\u5927\u91cf\u7684\u8c03\u8bd5\u4fe1\u606f\u3002 Debug: -O0 -g \u6709\u65f6\u5019\u9700\u8981\u66f4\u52a0\u4e25\u683c\u7684 set(CMAKE_CXX_FLAGS_DEBUG \"${CMAKE_CXX_FLAGS_DEBUG} -O0 -g3 -fno-omit-frame-pointer -fno-inline-functions\") -O0\uff1a\u7981\u7528\u4f18\u5316\uff0c\u4fbf\u4e8e\u9010\u884c\u8c03\u8bd5\uff08\u9ed8\u8ba4 Debug \u5c31\u662f\u5b83\uff09\u3002 -g3\uff1a\u751f\u6210\u6700\u8be6\u7ec6\u7684\u8c03\u8bd5\u4fe1\u606f\uff08\u5b8f\u7b49\u90fd\u4f1a\u4fdd\u7559\uff0c\u9ed8\u8ba4 -g \u6bd4\u5b83\u5c11\u4e00\u4e9b\uff09\u3002 -fno-omit-frame-pointer\uff1a\u4fdd\u7559\u5e27\u6307\u9488\uff0c\u5806\u6808\u56de\u6eaf\u66f4\u7a33\u5b9a\uff0c\u8c03\u8bd5\u5668\u66f4\u5bb9\u6613\u663e\u793a\u53d8\u91cf\u3002 -fno-inline-functions\uff1a \u7981\u6b62\u51fd\u6570\u5185\u8054 \uff0c\u907f\u514d\u65ad\u70b9/\u5355\u6b65\u88ab\u201c\u6298\u53e0\u201d\u5230\u8c03\u7528\u70b9\u3002 Release: -O3 -DNDEBUG MinSizeRel: -Os -DNDEBUG RelWithDebInfo: -O2 -g -DNDEBUG \u6b64\u5916\u9700\u8981\u6ce8\u610f\uff1a NDEBUG \u5b8f\u4f1a\u4f7f assert \u5b8f\u88ab\u53bb\u9664\u6389\uff08assert\u5b8f\u4e3b\u8981\u662f\u5728\u8c03\u8bd5\u65f6\u4f7f\u7528\uff09\u3002 [!CAUTION] NDEBUG \u4e0b\uff0cassert()\u662f\u751f\u6548\u7684 cmake_minimum_required ( VERSION 3.15 ) project ( hellocmake LANGUAGES CXX ) set ( CMAKE_BUILD_TYPE Release ) add_executable ( main main.cpp ) CMake\u5404\u79cd\u9879\u76ee\u914d\u7f6e\u53d8\u91cf\u7684\u8bbe\u7f6e\u53ca\u4f5c\u7528 - \u77e5\u4e4e","title":"build\u9009\u9879"},{"location":"Program/#_117","text":"\u9759\u6001\u94fe\u63a5\u5141\u8bb8\u66f4\u591a\u7684\u4f18\u5316\u53d1\u751f \u52a8\u6001\u94fe\u63a5\u5728\u8fd0\u884c\u7684\u65f6\u5019\u53bb\u627e \u9759\u6001\u94fe\u63a5 .a \u9759\u6001\u5e93\u4f1a\u5728\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u94fe\u63a5\u9636\u6bb5\u88ab\u6253\u5305\u5230\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\uff0c\u6240\u4ee5\u53ef\u6267\u884c\u7a0b\u5e8f\u542f\u52a8\uff0c\u9759\u6001\u5e93\u5c31\u88ab\u52a0\u8f7d\u5230\u5185\u5b58\u4e2d\u4e86\u3002cmake\u4e2d\u6307\u5b9a\u8981\u94fe\u63a5\u7684\u52a8\u6001\u5e93\u7684\u65f6\u5019\uff0c\u5e94\u8be5\u5c06\u547d\u4ee4\u5199\u5230\u751f\u6210\u4e86\u53ef\u6267\u884c\u6587\u4ef6\u4e4b\u540e add_library(\u5e93\u540d\u79f0 STATIC \u6e90\u6587\u4ef61 [\u6e90\u6587\u4ef62] ...) add_library(calc STATIC ${SRC_LIST}) \u8fd9\u6837\u6700\u7ec8\u5c31\u4f1a\u751f\u6210\u5bf9\u5e94\u7684\u9759\u6001\u5e93\u6587\u4ef6libcalc.a\u3002 \u5c06\u6240\u6709.c/cpp\u6587\u4ef6\u72ec\u7acb\u7f16\u8bd1\u751f\u6210\u7684.o\u8fdb\u884c\u94fe\u63a5\u4ece\u800c\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f \u200b \u6211\u4eec\u77e5\u9053\uff0c\u94fe\u63a5\u5668\u5728\u94fe\u63a5\u9759\u6001\u94fe\u63a5\u5e93\u7684\u65f6\u5019\u662f\u4ee5\u76ee\u6807\u6587\u4ef6\u4e3a\u5355\u4f4d\u7684\u3002\u6bd4\u5982\u6211\u4eec\u5f15\u7528\u4e86\u9759\u6001\u5e93\u4e2d\u7684printf()\u51fd\u6570\uff0c\u90a3\u4e48\u94fe\u63a5\u5668\u5c31\u4f1a\u628a\u5e93\u4e2d\u5305\u542bprintf()\u51fd\u6570\u7684\u90a3\u4e2a\u76ee\u6807\u6587\u4ef6\u94fe\u63a5\u8fdb\u6765\uff0c \u5982\u679c\u5f88\u591a\u51fd\u6570\u90fd\u653e\u5728\u4e00\u4e2a\u76ee\u6807\u6587\u4ef6\u4e2d\uff0c\u5f88\u53ef\u80fd\u5f88\u591a\u6ca1\u7528\u7684\u51fd\u6570\u90fd\u88ab\u4e00\u8d77\u94fe\u63a5\u8fdb\u4e86\u8f93\u51fa\u7ed3\u679c\u4e2d \u3002\u7531\u4e8e\u8fd0\u884c\u5e93\u6709\u6210\u767e\u4e0a\u5343\u4e2a\u51fd\u6570\uff0c\u6570\u91cf\u975e\u5e38\u5e9e\u5927\uff0c\u6bcf\u4e2a\u51fd\u6570\u72ec\u7acb\u5730\u653e\u5728\u4e00\u4e2a\u76ee\u6807\u6587\u4ef6\u4e2d\u53ef\u4ee5\u5c3d\u91cf\u51cf\u5c11\u7a7a\u95f4\u7684\u6d6a\u8d39\uff0c\u90a3\u4e9b\u6ca1\u6709\u88ab\u7528\u5230\u7684\u76ee\u6807\u6587\u4ef6\u5c31\u4e0d\u8981\u94fe\u63a5\u5230\u6700\u7ec8\u7684\u8f93\u51fa\u6587\u4ef6\u4e2d\u3002 \u4f18\u7f3a\u70b9 \u6d6a\u8d39\u7a7a\u95f4 \u53e6\u4e00\u65b9\u9762\u5c31\u662f\u66f4\u65b0\u6bd4\u8f83\u56f0\u96be\uff0c\u56e0\u4e3a\u6bcf\u5f53\u5e93\u51fd\u6570\u7684\u4ee3\u7801\u4fee\u6539\u4e86\uff0c\u8fd9\u4e2a\u65f6\u5019\u5c31\u9700\u8981\u91cd\u65b0\u8fdb\u884c\u7f16\u8bd1\u94fe\u63a5\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002 \u5728\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\u5df2\u7ecf\u5177\u5907\u4e86\u6240\u6709\u6267\u884c\u7a0b\u5e8f\u6240\u9700\u8981\u7684\u4efb\u4f55\u4e1c\u897f\uff0c\u5728\u6267\u884c\u7684\u65f6\u5019\u8fd0\u884c\u901f\u5ea6\u5feb\u3002 \u52a8\u6001\u94fe\u63a5 .so \u52a8\u6001\u5e93\u5728\u751f\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u7684\u94fe\u63a5\u9636\u6bb5\u4e0d\u4f1a\u88ab\u6253\u5305\u5230\u53ef\u6267\u884c\u7a0b\u5e8f\u4e2d\uff0c\u5f53\u53ef\u6267\u884c\u7a0b\u5e8f\u88ab\u542f\u52a8\u5e76\u4e14\u8c03\u7528\u4e86\u52a8\u6001\u5e93\u4e2d\u7684\u51fd\u6570\u7684\u65f6\u5019\uff0c\u52a8\u6001\u5e93\u624d\u4f1a\u88ab\u52a0\u8f7d\u5230\u5185\u5b58 add_library(calc SHARED ${SRC_LIST}) \u8fd9\u6837\u6700\u7ec8\u5c31\u4f1a\u751f\u6210\u5bf9\u5e94\u7684\u52a8\u6001\u5e93\u6587\u4ef6libcalc.so\u3002 \u52a8\u6001\u5e93\u7684\u94fe\u63a5\u5177\u6709\u4f20\u9012\u6027\uff0c\u5982\u679c\u52a8\u6001\u5e93 A \u94fe\u63a5\u4e86\u52a8\u6001\u5e93B\u3001C\uff0c\u52a8\u6001\u5e93D\u94fe\u63a5\u4e86\u52a8\u6001\u5e93A\uff0c\u6b64\u65f6\u52a8\u6001\u5e93D\u76f8\u5f53\u4e8e\u4e5f\u94fe\u63a5\u4e86\u52a8\u6001\u5e93B\u3001C\uff0c\u5e76\u53ef\u4ee5\u4f7f\u7528\u52a8\u6001\u5e93B\u3001C\u4e2d\u5b9a\u4e49\u7684\u65b9\u6cd5 add_library(\u5e93\u540d\u79f0 SHARED \u6e90\u6587\u4ef61 [\u6e90\u6587\u4ef62] ...) target_link_libraries(A B C) target_link_libraries(D A) \u5c06\u7a0b\u5e8f\u6309\u7167\u6a21\u5757\u62c6\u5206\u6210\u5404\u4e2a\u76f8\u5bf9\u72ec\u7acb\u7684\u90e8\u5206\uff0c \u7a0b\u5e8f\u8fd0\u884c\u5230\u65f6\u624d\u94fe\u63a5 \u5047\u8bbe\u73b0\u5728\u6709\u4e24\u4e2a\u7a0b\u5e8fprogram1.o\u548cprogram2.0\uff0c\u8fd9\u4e24\u8005\u5171\u7528\u540c\u4e00\u4e2a\u5e93lib.o,\u5047\u8bbe\u9996\u5148\u8fd0\u884c\u7a0b\u5e8fprogram1\uff0c\u7cfb\u7edf\u9996\u5148\u52a0\u8f7dprogram1.0\uff0c\u5f53\u7cfb\u7edf\u53d1\u73b0program1.o\u4e2d\u7528\u5230\u4e86lib.0\uff0c\u5373program1.o\u4f9d\u8d56\u4e8elib.o\uff0c\u90a3\u4e48\u7cfb\u7edf\u63a5\u7740\u52a0\u8f7dlib.o\uff0c\u5982\u679cprogram1.o\u548clib.o\u8fd8\u4f9d\u8d56\u4e8e\u5176\u4ed6\u76ee\u6807\u6587\u4ef6\uff0c\u5219\u4f9d\u6b21\u5168\u90e8\u52a0\u8f7d\u5230\u5185\u5b58\u4e2d\u3002\u5f53program2\u8fd0\u884c\u65f6\uff0c\u540c\u6837\u7684\u52a0\u8f7dprogram2.0\uff0c\u7136\u540e\u53d1\u73b0program2.o\u4f9d\u8d56\u4e8elib.o\uff0c\u4f46\u662f\u6b64\u65f6lib.o\u5df2\u7ecf\u5b58\u5728\u4e8e\u5185\u5b58\u4e2d\uff0c\u8fd9\u4e2a\u65f6\u5019\u5c31\u4e0d\u518d\u8fdb\u884c\u91cd\u65b0\u52a0\u8f7d\uff0c\u800c\u662f\u5c06\u5185\u5b58\u4e2d\u5df2\u7ecf\u5b58\u5728\u7684lib.o\u6620\u5c04\u5230program2\u7684\u865a\u62df\u5730\u5740\u7a7a\u95f4\u4e2d\uff0c\u4ece\u800c\u8fdb\u884c\u94fe\u63a5(\u8fd9\u4e2a\u94fe\u63a5\u8fc7\u7a0b\u548c\u9759\u6001\u94fe\u63a5\u7c7b\u4f3c)\u5f62\u6210\u53ef\u6267\u884c\u7a0b\u5e8f\u3002 \u52a8\u6001\u94fe\u63a5\u7684\u4f18\u70b9\u663e\u800c\u6613\u89c1\uff0c\u5c31\u662f\u5373\u4f7f\u9700\u8981\u6bcf\u4e2a\u7a0b\u5e8f\u90fd\u4f9d\u8d56\u540c\u4e00\u4e2a\u5e93\uff0c\u4f46\u662f\u8be5\u5e93 \u4e0d\u4f1a\u50cf\u9759\u6001\u94fe\u63a5\u90a3\u6837\u5728\u5185\u5b58\u4e2d\u5b58\u5728\u591a\u5206 \uff0c\u526f\u672c\uff0c\u800c\u662f\u8fd9\u591a\u4e2a\u7a0b\u5e8f\u5728\u6267\u884c\u65f6\u5171\u4eab\u540c\u4e00\u4efd\u526f\u672c\uff1b\u53e6\u4e00\u4e2a\u4f18\u70b9\u662f\uff0c\u66f4\u65b0\u4e5f\u6bd4\u8f83\u65b9\u4fbf\uff0c\u66f4\u65b0\u65f6\u53ea\u9700\u8981\u66ff\u6362\u539f\u6765\u7684\u76ee\u6807\u6587\u4ef6\uff0c\u800c\u65e0\u9700\u5c06\u6240\u6709\u7684\u7a0b\u5e8f\u518d\u91cd\u65b0\u94fe\u63a5\u4e00\u904d\u3002\u5f53\u7a0b\u5e8f\u4e0b\u4e00\u6b21\u8fd0\u884c\u65f6\uff0c\u65b0\u7248\u672c\u7684\u76ee\u6807\u6587\u4ef6\u4f1a\u88ab\u81ea\u52a8\u52a0\u8f7d\u5230\u5185\u5b58\u5e76\u4e14\u94fe\u63a5\u8d77\u6765\uff0c\u7a0b\u5e8f\u5c31\u5b8c\u6210\u4e86\u5347\u7ea7\u7684\u76ee\u6807\u3002\u4f46\u662f\u52a8\u6001\u94fe\u63a5\u4e5f\u662f\u6709\u7f3a\u70b9\u7684\uff0c\u56e0\u4e3a\u628a\u94fe\u63a5\u63a8\u8fdf\u5230\u4e86\u7a0b\u5e8f\u8fd0\u884c\u65f6\uff0c\u6240\u4ee5\u6bcf\u6b21\u6267\u884c\u7a0b\u5e8f\u90fd\u9700\u8981\u8fdb\u884c\u94fe\u63a5\uff0c\u6240\u4ee5\u6027\u80fd\u4f1a\u6709\u4e00\u5b9a\u635f\u5931\u3002 \u200b \u636e\u4f30\u7b97\uff0c\u52a8\u6001\u94fe\u63a5\u548c\u9759\u6001\u94fe\u63a5\u76f8\u6bd4\uff0c\u6027\u80fd\u635f\u5931\u5927\u7ea6\u57285%\u4ee5\u4e0b\u3002\u7ecf\u8fc7\u5b9e\u8df5\u8bc1\u660e\uff0c\u8fd9\u70b9\u6027\u80fd\u635f\u5931\u7528\u6765\u6362\u533a\u7a0b\u5e8f\u5728\u7a7a\u95f4\u4e0a\u7684\u8282\u7701\u548c\u7a0b\u5e8f\u6784\u5efa\u548c\u5347\u7ea7\u65f6\u7684\u7075\u6d3b\u6027\u662f\u503c\u5f97\u7684\u3002","title":"\u9759\u6001\u548c\u52a8\u6001\u94fe\u63a5"},{"location":"Program/#_118","text":"PROJECT_SOURCE_DIR \u4f7f\u7528cmake\u547d\u4ee4\u540e\u7d27\u8ddf\u7684\u76ee\u5f55\uff0c\u4e00\u822c\u662f\u5de5\u7a0b\u7684\u6839\u76ee\u5f55 PROJECT_BINARY_DIR \u6267\u884ccmake\u547d\u4ee4\u7684\u76ee\u5f55 CMAKE_CURRENT_SOURCE_DIR \u5f53\u524d\u5904\u7406\u7684CMakeLists.txt\u6240\u5728\u7684\u8def\u5f84 CMAKE_CURRENT_BINARY_DIR target \u7f16\u8bd1\u76ee\u5f55 EXECUTABLE_OUTPUT_PATH \u91cd\u65b0\u5b9a\u4e49\u76ee\u6807\u4e8c\u8fdb\u5236\u53ef\u6267\u884c\u6587\u4ef6\u7684\u5b58\u653e\u4f4d\u7f6e LIBRARY_OUTPUT_PATH \u91cd\u65b0\u5b9a\u4e49\u76ee\u6807\u94fe\u63a5\u5e93\u6587\u4ef6\u7684\u5b58\u653e\u4f4d\u7f6e PROJECT_NAME \u8fd4\u56de\u901a\u8fc7PROJECT\u6307\u4ee4\u5b9a\u4e49\u7684\u9879\u76ee\u540d\u79f0 CMAKE_BINARY_DIR \u9879\u76ee\u5b9e\u9645\u6784\u5efa\u8def\u5f84\uff0c\u5047\u8bbe\u5728build\u76ee\u5f55\u8fdb\u884c\u7684\u6784\u5efa\uff0c\u90a3\u4e48\u5f97\u5230\u7684\u5c31\u662f\u8fd9\u4e2a\u76ee\u5f55\u7684\u8def\u5f84","title":"\u57fa\u672c\u5185\u7f6e\u5b8f\u53d8\u91cf"},{"location":"Program/#cmakepresets","text":"","title":"CMakePresets"},{"location":"Program/#_119","text":"CMake\u4ece\u5165\u95e8\u5230\u5b9e\u6218\u7cfb\u5217\uff08\u56db\uff09\u2014\u2014CMake\u94fe\u63a5\u9759\u6001\u5e93\u548c\u52a8\u6001\u5e93_cmake \u94fe\u63a5\u9759\u6001\u5e93-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#debug_1","text":"","title":"Debug \u5de5\u5177"},{"location":"Program/#gdb","text":"GDB \u662f\u7531 GUN \u8f6f\u4ef6\u7cfb\u7edf\u793e\u533a\u63d0\u4f9b\u7684\u8c03\u8bd5\u5de5\u5177\uff0c\u540c ==GCC \u914d\u5957==\u7ec4\u6210\u4e86\u4e00\u5957\u5b8c\u6574\u7684\u5f00\u53d1\u73af\u5883\uff0c GDB \u662f ==Linux \u548c\u8bb8\u591a\u7c7bUnix\u7cfb\u7edf==\u7684\u6807\u51c6\u5f00\u53d1\u73af\u5883\u3002","title":"GDB"},{"location":"Program/#cmd","text":"\u542f\u52a8\uff1a gdb {binary} l \u884c\u53f7/\u51fd\u6570\u540d #\u8981\u770b\u4e0b\u9762\u7684\uff0c\u53ea\u9700\u8981\u591aEnter\u51e0\u6b21\u5c31\u53ef\u4ee5\u4e86\uff0cgdb\u4f1a\u81ea\u52a8\u8bb0\u5fc6\u4f60\u4e0a\u6b21\u6572\u5165\u7684\u6307\u4ee4 b + \u884c\u53f7 # insert break point b + \u51fd\u6570\u540d tbreak ... # \u8bbe\u7f6e\u4e34\u65f6\u65ad\u70b9\uff1a\u53ea\u4f1a\u89e6\u53d1\u4e00\u6b21 ignore { BP_num } { hit_num } # \u5047\u8bbe\u9700\u8981\u5728\u7ecf\u5386\u591a\u6b21\u4ee5\u540e\u624d\u7528\u5230\u7684\u65ad\u70b9,\u53ef\u4ee5\u4f7f\u7528ignore,\u5ffd\u7565\u524dN\u6b21 watch { var } # \u8bbe\u7f6e\u4e00\u4e2a\u4e00\u65e6\u503c\u53d1\u751f\u53d8\u5316\u5c31\u505c\u6b62\u7684\u65ad\u70b9. info b # get break point info condition { BP_num } { condition } #\u6761\u4ef6\u65ad\u70b9 d + \u5f53\u524d\u8981\u5220\u9664\u65ad\u70b9\u7684\u7f16\u53f7 # delete BP d + breakpoints # \u5220\u9664\u6240\u6709\u7684\u65ad\u70b9 disable b ( breakpoints ) # \u4f7f\u6240\u6709\u65ad\u70b9\u65e0\u6548 disable b ( breakpoint ) + \u7f16\u53f7 enable b ( breakpoints ) # \u4f7f\u6240\u6709\u65ad\u70b9\u6709\u6548 enable b ( breakpoint ) + \u7f16\u53f7 r ( run ) \u2014\u2014 F5\u3010\u65e0\u65ad\u70b9\u76f4\u63a5\u8fd0\u884c\u3001\u6709\u65ad\u70b9\u4ece\u7b2c\u4e00\u4e2a\u65ad\u70b9\u5904\u5f00\u59cb\u8fd0\u884c\u3011 n ( next ) \u2014\u2014 \u9010\u8fc7\u7a0b\u3010\u76f8\u5f53\u4e8eF10\uff0c\u4e3a\u4e86\u67e5\u627e\u662f\u54ea\u4e2a\u51fd\u6570\u51fa\u9519\u4e86\u3011 s ( step ) \u2014\u2014 \u9010\u8bed\u53e5\u3010\u76f8\u5f53\u4e8eF11\uff0c\u4e00\u6b21\u8d70\u4e00\u6761\u4ee3\u7801\uff0c\u53ef\u8fdb\u5165\u51fd\u6570\uff0c\u540c\u6837\u7684\u5e93\u51fd\u6570\u4e5f\u4f1a\u8fdb\u5165\u3011 p ( print ) \u53d8\u91cf\u540d display \u2014\u2014 \u8ddf\u8e2a\u67e5\u770b\u4e00\u4e2a\u53d8\u91cf\uff0c\u6bcf\u6b21\u505c\u4e0b\u6765\u90fd\u663e\u793a\u5b83\u7684\u503c\u3010\u53d8\u91cf/\u7ed3\u6784\u4f53\u2026\u3011 undisplay + \u53d8\u91cf\u540d\u7f16\u53f7 bt \u2014\u2014 \u770b\u5230\u5e95\u5c42\u51fd\u6570\u8c03\u7528\u7684\u8fc7\u7a0b\u3010\u51fd\u6570\u538b\u6808\u3011 set var \u2014\u2014 \u4fee\u6539\u53d8\u91cf\u7684\u503c until + \u884c\u53f7 \u2014\u2014 \u8fdb\u884c\u6307\u5b9a\u4f4d\u7f6e\u8df3\u8f6c\uff0c\u6267\u884c\u5b8c\u533a\u95f4\u4ee3\u7801 finish \u2014\u2014 \u5728\u4e00\u4e2a\u51fd\u6570\u5185\u90e8\uff0c\u6267\u884c\u5230\u5f53\u524d\u51fd\u6570\u8fd4\u56de\uff0c\u7136\u540e\u505c\u4e0b\u6765\u7b49\u5f85\u547d\u4ee4 c ( continue ) \u2014\u2014 \u4ece\u4e00\u4e2a\u65ad\u70b9\u5904\uff0c\u76f4\u63a5\u8fd0\u884c\u81f3\u4e0b\u4e00\u4e2a\u65ad\u70b9\u5904\u3010VS\u4e0b\u4e0d\u65ad\u6309F5\u3011 [!TIP] \u611f\u89c9\u8fd8\u662f\u592a\u9ebb\u70e6\u4e86\uff0c\u53d8\u91cf\u6570\u636e\u4e5f\u4e0d\u597d\u770b","title":"cmd"},{"location":"Program/#reverse-debug","text":"[!CAUTION] \u597d\u50cf\u662f\u6709\u8fd9\u79cd\u4e1c\u897f\uff0c\u542c\u8bf4\u4e0d\u597d\u7528\uff0c\u4e0d\u77e5\u9053\u6709\u6ca1\u6709\uff0c\u611f\u89c9\u5728\u5927\u9879\u76ee\u5e94\u8be5\u5f88\u6709\u7528\u3002","title":"reverse debug"},{"location":"Program/#gdb-in-vscode","text":"","title":"GDB in VSCode"},{"location":"Program/#_120","text":"debug\u811a\u672c json.json { \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"Debug test\" , \"type\" : \"cppdbg\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/test\" , \"args\" : [], \"stopAtEntry\" : false , \"cwd\" : \"${workspaceFolder}/\" , \"environment\" : [], \"externalConsole\" : false , \"MIMode\" : \"gdb\" , \"setupCommands\" : [ { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true }, { \"description\" : \"Enable pretty-printing for vector\" , \"text\" : \"python import sys;sys.path.insert(0, '/home/pengxuan/Software/miniconda3/envs/cenv/share/gcc-9.4.0/python');from libstdcxx.v6.printers import register_libstdcxx_printers;register_libstdcxx_printers(None)\" , \"ignoreFailures\" : false }, ], } ] } [!TIP] \u7f16\u8bd1\u7684\u65f6\u5019\u8bb0\u5f97\u52a0\u4e0a -g setupCommands \u4e2d\u7684 Enable pretty-printing for vector \u662f\u4e3a\u4e86debug\u7684\u65f6\u5019\u8ba9vector\u7b49\u4fe1\u606f\u66f4\u52a0\u53ef\u8bfb\u4e00\u4e9b: vscode\u4e2d\u8ba9 C++\u4e00\u7ef4\u3001\u4e8c\u7ef4\u5411\u91cf\u76f4\u63a5\u5728\u8c03\u8bd5\u7a97\u53e3\u89c2\u5bdf\u5143\u7d20_c++ vscode \u53ef\u89c6\u5316\u4e8c\u7ef4 vector-CSDN\u535a\u5ba2","title":"\u811a\u672c\u914d\u7f6e\u793a\u4f8b"},{"location":"Program/#_121","text":"\u9664\u4e86\u76f4\u63a5\u7684Hit Breakpoint, \u8fd8\u53ef\u4ee5\u53f3\u952e\u8bbe\u7f6e\u5176\u4ed6\u7684\u65b9\u5f0f\u89e6\u53d1\uff0c\u6216\u8005\u53ea\u662f\u8f93\u51faLog Message [!WARNING] \u5173\u4e8eHit Count \u7528\u4e0d\u4e86\u7684\u95ee\u9898 The Hit Count feature is NOT supported by the GDB C++ debugger. WebFreak001/code-debug: Native debugging for VSCode [!CAUTION] vscode c++\u63d2\u4ef6debug\u6709\u4e2a\u5f88\u6076\u5fc3\u7684\u662fwatch\u7a97\u53e3\u53d8\u91cf\u4e0d\u6e05\u7684\u8bdd\uff0c\u53ef\u80fd\u4f1a\u5bfc\u81f4\u6709\u65f6\u5019\u4f1a\u770b\u4e0d\u5230\u65ad\u70b9\u89e6\u53d1\u7684\u5730\u65b9 [!CAUTION] condition break point \u8fd8\u662f\u602a\u602a\u7684\uff0c\u800c\u4e14\u611f\u89c9\u5927\u9879\u76ee\u5f88\u6162","title":"\u65ad\u70b9\u8bbe\u7f6e"},{"location":"Program/#_122","text":"[!TIP] \u627e\u4e86\u4e00\u4e0b\u8c8c\u4f3c\u662f\u6ca1\u6709\u597d\u7528\u7684GUI\u5de5\u5177\uff0c\u53ea\u80fd\u7528gdb\u6307\u4ee4 int jjj = 0x81ffeecc ; int * ptr = & jjj ; cout << hex << * ptr << endl ; cout << hex << ptr << endl ; \u5728watch\u7a97\u53e3\u8f93\u51fa -exec x/{num}x {ptr} \u5176\u4e2d{num}\u4e3a\u8f93\u51fa\u6307\u9488(\u5730\u5740){ptr}\u540e\u9762\u7684\u663e\u793a\u4e2a\u6570","title":"\u5185\u5b58\u67e5\u770b"},{"location":"Program/#_123","text":"\u301081\u3011C++\u7684\u53ef\u89c6\u5316\u57fa\u51c6\u6d4b\u8bd5_\u54d4\u54e9\u54d4\u54e9_bilibili [!TIP] \u611f\u89c9\u8fd8\u662f\u4e0d\u591f\u597d\u7528","title":"\u8fd0\u884c\u65f6\u95f4\u53ef\u89c6\u5316"},{"location":"Program/#_124","text":"\u3010Linux\u3011GDB\u4fdd\u59c6\u7ea7\u8c03\u8bd5\u6307\u5357\uff08\u4ec0\u4e48\u662fGDB\uff1fGDB\u5982\u4f55\u4f7f\u7528\uff1f\uff09_gdb\u6559\u7a0b-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#_125","text":"","title":"\u6d4b\u8bd5\u5de5\u5177"},{"location":"Program/#ctest","text":"","title":"CTest"},{"location":"Program/#google-test","text":"Quickstart: Building with CMake | GoogleTest \u2022 \u5e38\u7528 EXPECT_* \u4e00\u822c\u6309\u7528\u9014\u5206\u7ec4\uff1a \u76f8\u7b49/\u6bd4\u8f83\uff1aEXPECT_EQ/NE/LT/LE/GT/GE\u3002 EXPECT_NE(a, b): \u65ad\u8a00 a \u548c b \u4e0d\u76f8\u7b49\uff08not equal\uff09\u3002 EXPECT_LT(a, b): \u65ad\u8a00 a < b\uff08less than\uff09\u3002 EXPECT_LE(a, b): \u65ad\u8a00 a <= b\uff08less or equal\uff09\u3002 EXPECT_GT(a, b): \u65ad\u8a00 a > b\uff08greater than\uff09\u3002 EXPECT_GE(a, b): \u65ad\u8a00 a >= b\uff08greater or equal\uff09\u3002 \u5e03\u5c14/\u771f\u503c\uff1aEXPECT_TRUE/FALSE\u3002 \u8fd1\u4f3c\uff1aEXPECT_FLOAT_EQ/DOUBLE_EQ\uff0c\u5bbd\u5bb9\u7248 EXPECT_NEAR. \u6307\u9488\uff1aEXPECT_NE(nullptr, p) \u7b49\uff08\u65e0\u4e13\u7528\u5b8f\uff09\u3002 \u5b57\u7b26\u4e32\uff1aEXPECT_STREQ/STRNE\uff0c\u5927\u5c0f\u5199\u4e0d\u654f\u611f EXPECT_STRCASEEQ/STRCASENE\uff0cC++ \u5b57\u7b26\u4e32\u53ef\u7528 EXPECT_EQ\u3002 \u65ad\u8a00\u72b6\u6001\u7801\uff1aEXPECT_NO_FATAL_FAILURE\uff0cEXPECT_FATAL_FAILURE\uff0c\u4ee5\u53ca death test EXPECT_DEATH/EXPECT_DEATH_IF_SUPPORTED\u3002 EXPECT_NO_FATAL_FAILURE(expr): \u6267\u884c expr\uff0c\u82e5\u671f\u95f4\u89e6\u53d1\u4efb\u4f55 ASSERT_*\uff08\u81f4\u547d\u5931\u8d25\uff09\u5219\u672c\u65ad\u8a00\u5931\u8d25\uff1b\u5426\u5219\u901a\u8fc7\u3002\u7528\u4e8e\u5305\u88c5\u201c\u53ef\u80fd\u5728\u5185\u90e8\u7528 ASSERT \u4fdd\u62a4\u201d\u7684\u4ee3\u7801\uff0c\u786e\u8ba4\u5b83\u4e0d\u4f1a\u63d0\u524d\u7ec8\u6b62\u6d4b\u8bd5\u3002_ EXPECT_FATAL_FAILURE(expr, substring): \u671f\u671b expr \u89e6\u53d1\u4e00\u6b21\u81f4\u547d\u5931\u8d25\uff08ASSERT * \u6216ADD_FAILURE_AT \u6807\u8bb0\u4e3a\u81f4\u547d\uff09\uff0c\u4e14\u9519\u8bef\u6d88\u606f\u5305\u542b\u7ed9\u5b9a\u5b50\u4e32\uff1b\u82e5\u672a\u53d1\u751f\u6216\u6d88\u606f\u4e0d\u5339\u914d\u5219\u6b64\u65ad\u8a00\u5931\u8d25\u3002\u5e38\u7528\u6765\u9a8c\u8bc1\u9632\u536b\u6027\u68c0\u67e5\u3002 EXPECT_DEATH(expr, regex): \u671f\u671b expr \u4ee5\u5f02\u5e38/abort/\u4fe1\u53f7\u7b49\u201c\u6b7b\u4ea1\u201d\u7ed3\u675f\uff0c\u5e76\u4e14 stderr \u8f93\u51fa\u5339\u914dregex\uff1b\u5426\u5219\u5931\u8d25\u3002\u901a\u5e38\u7528\u4e8e\u68c0\u67e5\u524d\u7f6e\u6761\u4ef6\u88ab\u8fdd\u80cc\u65f6\u7a0b\u5e8f\u4f1a\u7ec8\u6b62\u3002 EXPECT_DEATH_IF_SUPPORTED(expr, regex): \u540c\u4e0a\uff0c\u4f46\u82e5\u5f53\u524d\u5e73\u53f0/\u914d\u7f6e\u4e0d\u652f\u6301 death test\uff0c\u5219\u6b64\u65ad\u8a00\u88ab\u6807\u8bb0\u4e3a\u201c\u4ec5\u8b66\u544a\u6216\u8df3\u8fc7\u201d\uff0c\u6d4b\u8bd5\u4e0d\u7b97\u5931\u8d25\uff0c\u7528\u4e8e\u8de8\u5e73\u53f0\u517c\u5bb9\u3002 \u5f02\u5e38\uff08typed tests\u9700\u542f\u7528\uff09\uff1aEXPECT_THROW(expr, Type) / EXPECT_ANY_THROW / EXPECT_NO_THROW\u3002 \u9884\u6d4b/\u81ea\u5b9a\u4e49\u8c13\u8bcd\uff1aEXPECT_PRED1..5\uff0cEXPECT_PRED_FORMAT1..5\u3002 \u5bb9\u5668/\u8303\u56f4\uff08gMock \u6269\u5c55\uff09\uff1aEXPECT_THAT(value, matcher) \u914d\u5408 ::testing matchers\u3002 \u8bf4\u660e\uff1aASSERT_* \u662f\u5bf9\u5e94\u7684\u81f4\u547d\u7248\u672c\uff1bEXPECT \u53ea\u62a5\u544a\u5931\u8d25\u4e0d\u4e2d\u65ad\u5f53\u524d\u6d4b\u8bd5\u3002","title":"Google Test"},{"location":"Program/#test_f","text":"","title":"TEST_F"},{"location":"Program/#test_p","text":"","title":"TEST_P"},{"location":"Program/#tip","text":"\u77ed\u7b54\uff08\u539f\u56e0\uff09\uff1a\u56e0\u4e3a Google Test \u628a\u7c7b\u578b\u653e\u5728\u5168\u5c40\u547d\u540d\u7a7a\u95f4\u4e0b\u7684 testing \u547d\u540d\u7a7a\u95f4\uff0c\u6240\u4ee5\u4ee3\u7801\u91cc\u7528 ::testing::Test\uff08\u524d\u5bfc ::\uff09\u663e\u5f0f\u6307\u5411\u5168\u5c40\u547d\u540d\u7a7a\u95f4\uff0c\u907f\u514d\u4e0e\u5f53\u524d\u4f5c\u7528\u57df\u4e2d\u53ef\u80fd\u5b58\u5728\u7684\u540c\u540d\u547d\u540d\u7a7a\u95f4\u51b2\u7a81\u3002\u82e5\u5f53\u524d\u6ca1\u6709\u5d4c\u5957\u540c\u540d\u547d\u540d\u7a7a\u95f4\uff0c\u7701\u7565\u524d\u5bfc ::\uff08\u5199\u6210 testing::Test\uff09\u901a\u5e38\u4e5f\u80fd\u6b63\u5e38\u5de5\u4f5c\u3002 \u8981\u70b9\u548c\u5bb9\u6613\u8e29\u7684\u5751\uff1a ::testing::Test \u7684\u524d\u5bfc :: \u5f3a\u5236\u4ece\u5168\u5c40\u547d\u540d\u7a7a\u95f4\u67e5\u627e testing\u3002 \u5982\u679c\u4f60\u7684\u4ee3\u7801\u4f4d\u4e8e\u67d0\u4e2a\u547d\u540d\u7a7a\u95f4\u5185\uff08\u4f8b\u5982 namespace foo { ... }\uff09\uff0c\u5199 testing::Test \u53ef\u80fd\u4f1a\u88ab\u89e3\u6790\u4e3a foo::testing\uff08\u5982\u679c\u5b58\u5728\uff09\uff0c\u8fd9\u4f1a\u5bfc\u81f4\u7f16\u8bd1\u9519\u8bef\u6216\u6b67\u4e49\uff1b\u4f7f\u7528 ::testing \u5219\u5b89\u5168\u3002","title":"tip"},{"location":"Program/#c_2","text":"Valgrind \u5f00\u6e90\u7684\u5185\u5b58\u8c03\u8bd5\u5de5\u5177 \u53ef\u7528\u4e8e\u68c0\u6d4b\u5185\u5b58\u6cc4\u6f0f\u3001\u4f7f\u7528\u672a\u521d\u59cb\u5316\u7684\u5185\u5b58\u7b49\u95ee\u9898\u3002\u5b83\u8fd8\u53ef\u4ee5\u8fdb\u884c\u6027\u80fd\u5206\u6790\u548c\u68c0\u6d4b\u591a\u7ebf\u7a0b\u95ee\u9898\u3002","title":"C++\u9879\u76ee\u6027\u80fd\u5206\u6790\u5de5\u5177"},{"location":"Program/#format","text":"","title":"Format"},{"location":"Program/#clang-format","text":"clang-format \u662f\u4e00\u6b3e\u5907\u53d7\u8d5e\u8a89\u7684==\u5f00\u6e90==\u4ee3\u7801\u683c\u5f0f\u5316\u5229\u5668\uff0c\u4e13\u4e3a\u7a0b\u5e8f\u5458\u91cf\u8eab\u6253\u9020\u3002\u5b83\u80fd\u591f\u667a\u80fd\u5730\u81ea\u52a8\u8c03\u6574\u6e90\u4ee3\u7801\u683c\u5f0f\uff0c\u786e\u4fdd\u4ee3\u7801\u9075\u5faa\u7279\u5b9a\u7684\u7f16\u7801\u98ce\u683c\u89c4\u8303\u3002\u501f\u52a9\u76f4\u89c2\u6613\u61c2\u7684\u914d\u7f6e\u9009\u9879\uff0c clang-format \u80fd\u5728\u4e0d\u6539\u53d8\u4ee3\u7801\u903b\u8f91\u7684\u524d\u63d0\u4e0b\uff0c\u7cbe\u51c6\u5904\u7406\u7f29\u8fdb\u3001\u7a7a\u683c\u3001\u62ec\u53f7\u3001\u9017\u53f7\u7b49\u7ec6\u5fae\u4e4b\u5904\uff0c\u4ece\u800c\u663e\u8457\u63d0\u5347\u4ee3\u7801\u7684\u53ef\u8bfb\u6027\u548c\u7edf\u4e00\u6027\u3002\u65e0\u8bba\u662f\u5728\u4e2a\u4eba\u9879\u76ee\u4e2d\u8ffd\u6c42\u4ee3\u7801\u7684\u6574\u6d01\uff0c\u8fd8\u662f\u5728\u56e2\u961f\u534f\u4f5c\u4e2d\u8ffd\u6c42\u4ee3\u7801\u98ce\u683c\u7684\u7edf\u4e00\uff0c clang-format \u90fd\u626e\u6f14\u7740\u4e0d\u53ef\u6216\u7f3a\u7684\u89d2\u8272\u3002\u5b83\u6781\u5927\u5730\u51cf\u8f7b\u4e86\u4ee3\u7801\u5ba1\u67e5\u548c\u683c\u5f0f\u5316\u7684\u8d1f\u62c5\uff0c\u4f7f\u4ee3\u7801\u7ef4\u62a4\u5de5\u4f5c\u53d8\u5f97\u66f4\u52a0\u9ad8\u6548\u3001\u8f7b\u677e\u3002","title":"clang-format"},{"location":"Program/#ref_6","text":"vscode\u7684c/c++ \u73af\u5883\u914d\u7f6e(\u5305\u542bclang-format\u914d\u7f6e)_breakbeforebraces-CSDN\u535a\u5ba2 https://zhuanlan.zhihu.com/p/704205474 https://www.cnblogs.com/laoshen-address-enshi/articles/18927445","title":"ref"},{"location":"Program/#doxygen","text":"\u6ce8\u91ca\u89c4\u8303 \u9f20\u6807\u79fb\u52a8\u5230\u51fd\u6570\u5c31\u80fd\u591f\u663e\u793a\u5bf9\u5e94\u7684\u4fe1\u606f \u4e5f\u53ef\u4ee5\u6839\u636eDoxyen\u6ce8\u91ca\u751f\u6210\u76f8\u5173\u6587\u6863","title":"Doxygen"},{"location":"Program/#python","text":"","title":"Python"},{"location":"Program/#basic","text":"","title":"basic"},{"location":"Program/#_126","text":"Python \u76f4\u63a5\u8d4b\u503c\u3001\u6d45\u62f7\u8d1d\u548c\u6df1\u5ea6\u62f7\u8d1d\u89e3\u6790 | \u83dc\u9e1f\u6559\u7a0b","title":"\u76f4\u63a5\u8d4b\u503c\u3001\u6d45\u62f7\u8d1d\u548c\u6df1\u5ea6\u62f7\u8d1d"},{"location":"Program/#python_1","text":"Python\u662f\u5982\u4f55\u8fdb\u884c\u5185\u5b58\u7ba1\u7406\u7684\uff1f\uff08\u56fe\u6587\u8bb2\u89e3\uff09_python\u5185\u5b58\u7ba1\u7406-CSDN\u535a\u5ba2 [!TIP] \u5f53\u7528python\u8981\u8003\u8651\u5185\u5b58\u7ba1\u7406\u7684\u65f6\u5019\uff0c\u5c31\u8be5\u8003\u8651\u662f\u5426\u8be5\u7528python\u4e86\ud83d\ude2d","title":"Python\u5185\u5b58\u7ba1\u7406"},{"location":"Program/#__init__py","text":"\u5305\u521d\u59cb\u5316 \uff1a\u5f53\u4e00\u4e2a\u76ee\u5f55\u5305\u542b __init__.py \u6587\u4ef6\u65f6\uff0cPython \u89e3\u91ca\u5668\u4f1a\u5c06\u5176\u89c6\u4e3a\u4e00\u4e2a\u5305\uff0c\u5141\u8bb8\u4f60\u4f7f\u7528 import \u8bed\u53e5\u5bfc\u5165\u8be5\u76ee\u5f55\u4e0b\u7684\u6a21\u5757\u3002 \u521d\u59cb\u5316\u4ee3\u7801 \uff1a __init__.py \u6587\u4ef6\u53ef\u4ee5\u5305\u542b\u5305\u7684\u521d\u59cb\u5316\u4ee3\u7801\u3002\u8fd9\u4e9b\u4ee3\u7801\u5728\u5305\u88ab\u5bfc\u5165\u65f6\u6267\u884c\uff0c\u53ef\u4ee5\u7528\u6765\u6267\u884c\u4e00\u4e9b\u521d\u59cb\u5316\u64cd\u4f5c\uff0c\u6bd4\u5982\u8bbe\u7f6e\u5305\u7684\u5c5e\u6027\u3001\u5b9a\u4e49\u51fd\u6570\u6216\u7c7b\u7b49\u3002 \u547d\u540d\u7a7a\u95f4\u7ba1\u7406 \uff1a __init__.py \u6587\u4ef6\u5141\u8bb8\u4f60\u63a7\u5236\u5305\u7684\u547d\u540d\u7a7a\u95f4\u3002\u4f60\u53ef\u4ee5\u901a\u8fc7\u8fd9\u4e2a\u6587\u4ef6\u6765\u5b9a\u4e49\u54ea\u4e9b\u6a21\u5757\u6216\u5bf9\u8c61\u5e94\u8be5\u88ab\u66b4\u9732\u7ed9\u5305\u7684\u4f7f\u7528\u8005\u3002 \u907f\u514d\u547d\u540d\u51b2\u7a81 \uff1a\u5982\u679c\u4f60\u7684\u5305\u4e2d\u5305\u542b\u7684\u6a21\u5757\u540d\u4e0e\u6807\u51c6\u5e93\u6216\u5176\u4ed6\u7b2c\u4e09\u65b9\u5e93\u7684\u6a21\u5757\u540d\u76f8\u540c\uff0c\u901a\u8fc7\u5728 __init__.py \u4e2d\u660e\u786e\u5bfc\u5165\u548c\u5bfc\u51fa\u7279\u5b9a\u7684\u6a21\u5757\u6216\u5bf9\u8c61\uff0c\u53ef\u4ee5\u907f\u514d\u547d\u540d\u51b2\u7a81\u3002 \u5411\u540e\u517c\u5bb9\u6027 \uff1a\u5728 Python 3.3 \u4e4b\u524d\uff0c __init__.py \u6587\u4ef6\u662f\u5fc5\u987b\u7684\uff0c\u4ee5\u5c06\u76ee\u5f55\u6807\u8bb0\u4e3a\u5305\u3002\u4ece Python 3.3 \u5f00\u59cb\uff0cPEP 420 \u5141\u8bb8\u9690\u5f0f\u547d\u540d\u7a7a\u95f4\u5305\uff0c\u8fd9\u610f\u5473\u7740\u5373\u4f7f\u6ca1\u6709 __init__.py \u6587\u4ef6\uff0c\u4e5f\u53ef\u4ee5\u5c06\u76ee\u5f55\u4f5c\u4e3a\u5305\u4f7f\u7528\u3002\u4f46\u662f\uff0c\u4f7f\u7528 __init__.py \u4ecd\u7136\u662f\u4e00\u79cd\u826f\u597d\u7684\u5b9e\u8df5\uff0c\u56e0\u4e3a\u5b83\u63d0\u4f9b\u4e86\u4e0a\u8ff0\u7684\u597d\u5904\u3002 \u8fd0\u884c\u5305 \uff1a\u5982\u679c __init__.py \u6587\u4ef6\u4e2d\u5305\u542b if __name__ == \"__main__\": \u5757\uff0c\u90a3\u4e48\u5f53\u5305\u4f5c\u4e3a\u811a\u672c\u76f4\u63a5\u8fd0\u884c\u65f6\uff0c\u8be5\u5757\u4e2d\u7684\u4ee3\u7801\u5c06\u88ab\u6267\u884c\u3002 mypackage / \u2502 \u251c\u2500\u2500 __init__ . py \u251c\u2500\u2500 module1 . py \u2514\u2500\u2500 module2 . py # mypackage/__init__.py from .module1 import my_function from .module2 import MyClass import mypackage mypackage . my_function () mypackage . MyClass ()","title":"__init__.py"},{"location":"Program/#args-kwds","text":"def func ( * args , ** kwds ): for arg in args : print ( arg ) for key , value in kwds . items (): print ( f \" { key } = { value } \" ) func ( 1 , 2 , 3 , a = 4 , b = 5 ) # \u8f93\u51fa: # 1 # 2 # 3 # a = 4 # b = 5","title":"*args \u548c **kwds"},{"location":"Program/#collections","text":"","title":"collections"},{"location":"Program/#defaultdict","text":"from collections import defaultdict # \u521b\u5efa\u4e00\u4e2a\u9ed8\u8ba4\u503c\u4e3aint\u7684defaultdict\uff0cint\u7c7b\u578b\u7684\u9ed8\u8ba4\u503c\u4e3a0 dd = defaultdict ( int ) # \u8bbf\u95ee\u4e00\u4e2a\u4e0d\u5b58\u5728\u7684\u952e\uff0c\u4f1a\u81ea\u52a8\u521b\u5efa\u8be5\u952e\uff0c\u5e76\u5c06\u503c\u8bbe\u7f6e\u4e3a\u9ed8\u8ba4\u503c0 print ( dd [ 'foo' ]) # \u8f93\u51fa: 0 # \u624b\u52a8\u8bbe\u7f6e\u4e00\u4e2a\u952e\u7684\u503c dd [ 'foo' ] = 1 # \u518d\u6b21\u8bbf\u95ee\u8be5\u952e\uff0c\u8fd4\u56de\u8bbe\u7f6e\u540e\u7684\u503c print ( dd [ 'foo' ]) # \u8f93\u51fa: 1","title":"defaultdict"},{"location":"Program/#nametuple","text":"\u5143\u7ec4 tuple \u4e00\u6837\uff0cNamedTuple \u4e5f\u662f \u4e0d\u53ef\u53d8\u6570\u636e\u7c7b\u578b \uff0c\u521b\u5efa\u4e4b\u540e\u5c31\u4e0d\u80fd\u6539\u53d8\u5185\u5bb9 NamedTuple \u4e0d\u50cf\u6570\u7ec4\u90a3\u6837\u4f7f\u7528\u4e0b\u6807\u8bfb\u5199\uff0c\u53cd\u800c\u548c\u7c7b\u76f8\u4f3c\uff0c\u4f7f\u7528 . \u6765\u8bfb\u5199\u3002 collections . namedtuple ( typename , field_names , * , rename = False , defaults = None , module = None ) # \u5bfc\u5305 from collections import namedtuple # \u521b\u5efa\u666e\u901a\u5143\u7ec4 point = ( 22 , 33 ) print ( point ) # \u8f93\u51fa\uff1a(22, 33) # \u521b\u5efa\u547d\u540d\u5143\u7ec4 Point = namedtuple ( 'Point' , 'x y' ) #\u6211\u4eec\u5148\u7528 namedtuple \u521b\u5efa\u4e86\u4e00\u4e2a\u540d\u4e3a Point\uff0c\u6709\u4e24\u4e2a\u5b57\u6bb5 x\u3001y \u7684\u5b50\u7c7b\uff0c\u7136\u540e\u5c06\u8fd9\u4e2a\u7c7b\u8d4b\u7ed9 Point \u53d8\u91cf\u3002 point_A = Point ( 22 , 33 ) #\u76f8\u5f53\u4e8e new print ( point_A ) # \u8f93\u51fa\uff1aPoint(x=22, y=33) #\u4e09\u79cd\u98ce\u683c Point = namedtuple ( 'Point' , 'x y' ) Point = namedtuple ( 'Point' , 'x,y' ) Point = namedtuple ( 'Point' , [ 'x' , 'y' ]) #\u53d6\u503c print ( point_A [ 0 ]) print ( point_A [ 1 ]) print ( point_A . x ) print ( point_A . y ) #\u521b\u9020\u4e00\u4e2a\u5bf9\u8c61 point1 = Point ( x = 1 , y = 2 ) \u3010Python \u9ad8\u7ea7\u7279\u6027\u3011\u6df1\u5165 NamedTuple \u547d\u540d\u5143\u7ec4-CSDN\u535a\u5ba2","title":"NameTuple"},{"location":"Program/#map","text":"map()\u4f20\u5165\u7684\u7b2c\u4e00\u4e2a\u53c2\u6570\u662ff\uff0c\u5373\u51fd\u6570\u5bf9\u8c61\u672c\u8eab\u3002\u7531\u4e8e\u7ed3\u679cr\u662f\u4e00\u4e2a Iterator \uff0cIterator\u662f\u60f0\u6027\u5e8f\u5217\uff0c\u56e0\u6b64\u901a\u8fc7list()\u51fd\u6570\u8ba9\u5b83\u628a\u6574\u4e2a\u5e8f\u5217\u90fd\u8ba1\u7b97\u51fa\u6765\u5e76\u8fd4\u56de\u4e00\u4e2alist\u3002\u4f60\u53ef\u80fd\u4f1a\u60f3\uff0c\u4e0d\u9700\u8981map()\u51fd\u6570\uff0c\u5199\u4e00\u4e2a\u5faa\u73af\uff0c\u4e5f\u53ef\u4ee5\u8ba1\u7b97\u51fa\u7ed3\u679c\u3002\u4f46\u662f\uff0cmap\u8981\u6bd4\u5faa\u73af\u66f4\u5feb\uff0c\u66f4\u7a33\u5065\u3002 def Fun ( x ) : # \u8ba1\u7b97\u5e73\u65b9\u6570 return x + 2 data = [ 1 , 4 , 9 , 16 , 25 ] outdata = list ( map ( Fun , data )) #\u7ed3\u679c\uff1aoutdata=[3, 4, 6, 7, 10, 12] #lambda rewards = list ( map ( lambda s : s . reward , batch )) #get reward from batch","title":"map"},{"location":"Program/#pipvenv","text":"","title":"pip/venv \u5305\u7ba1\u7406"},{"location":"Program/#_127","text":"\u4e34\u65f6\u4f7f\u7528\uff1a pip install -i https://pypi.tuna.tsinghua.edu.cn/simple some-package \u6c38\u4e45\u914d\u7f6e\uff1a pip config set global.index-url https://pypi.tuna.tsinghua.edu.cn/simple \u5e38\u7528\u56fd\u5185\u955c\u50cf\u6e90\uff1a \u6e05\u534e\u5927\u5b66\u6e90 https://pypi.tuna.tsinghua.edu.cn/simple \u8c46\u74e3\u6e90 https://pypi.douban.com/simple/ \u4e2d\u56fd\u79d1\u5b66\u6280\u672f\u5927\u5b66 https://pypi.mirrors.ustc.edu.cn/simple \u963f\u91cc\u4e91 http://mirrors.aliyun.com/pypi/simple/ \u4e2d\u56fd\u79d1\u6280\u5927\u5b66 https://pypi.mirrors.ustc.edu.cn/simple/","title":"\u914d\u7f6e\u56fd\u5185\u955c\u50cf\u6e90"},{"location":"Program/#_128","text":"","title":"\u5305\u5b89\u88c5\u4e0e\u7ba1\u7406"},{"location":"Program/#_129","text":"python -m pip show package_name python -m pip install package_name.whl # you can find **.whl in https://pypi.org/","title":"\u79bb\u7ebf\u5b89\u88c5"},{"location":"Program/#_130","text":"\u4ece Python 3.3 \u5f00\u59cb\uff0c venv \u6a21\u5757\u6210\u4e3a\u521b\u5efa\u865a\u62df\u73af\u5883\u7684\u6807\u51c6\u5de5\u5177\u3002 1. \u521b\u5efa\u865a\u62df\u73af\u5883 : \u5728\u4f60\u7684\u9879\u76ee\u6839\u76ee\u5f55\u4e0b\uff0c\u8fd0\u884c\u4ee5\u4e0b\u547d\u4ee4\u3002 venv \u662f\u4f60\u7ed9\u8fd9\u4e2a\u73af\u5883\u8d77\u7684\u540d\u5b57\uff0c\u8fd9\u662f\u4e00\u4e2a\u901a\u7528\u60ef\u4f8b\u3002 # \u5728 my_project/ \u76ee\u5f55\u4e0b python -m venv venv \u6267\u884c\u540e\uff0c\u4f1a\u521b\u5efa\u4e00\u4e2a venv \u76ee\u5f55\uff0c\u91cc\u9762\u5305\u542b\u4e86\u72ec\u7acb\u7684 Python \u89e3\u91ca\u5668\u548c\u5305\u5b89\u88c5\u76ee\u5f55\u3002 2. \u6fc0\u6d3b\u865a\u62df\u73af\u5883 : \u5728\u4f7f\u7528\u524d\uff0c\u4f60\u5fc5\u987b\u201c\u6fc0\u6d3b\u201d\u5b83\u3002 Windows: . \\v env \\S cripts \\a ctivate macOS / Linux: source venv/bin/activate \u6fc0\u6d3b\u540e\uff0c\u4f60\u4f1a\u53d1\u73b0\u4f60\u7684\u547d\u4ee4\u884c\u63d0\u793a\u7b26\u524d\u9762\u591a\u4e86 (venv) \u7684\u5b57\u6837\uff0c\u8868\u793a\u4f60\u6b63\u5904\u4e8e\u8fd9\u4e2a\u865a\u62df\u73af\u5883\u4e2d\u3002 3. \u5728\u865a\u62df\u73af\u5883\u4e2d\u5de5\u4f5c : \u6fc0\u6d3b\u540e\uff0c\u4f60\u4f7f\u7528\u7684 python \u548c pip \u547d\u4ee4\u90fd\u5c06\u662f\u8be5\u73af\u5883\u5185\u7684\u7248\u672c\u3002 # (venv) D:\\path\\to\\my_project> pip install requests pip freeze > requirements.txt \u73b0\u5728 requests \u88ab\u5b89\u88c5\u5230\u4e86 my_project/venv/Lib/site-packages \u76ee\u5f55\u4e0b\uff0c\u800c\u4e0d\u662f\u5168\u5c40\u3002 4. \u505c\u7528\u865a\u62df\u73af\u5883 : \u5f53\u4f60\u5de5\u4f5c\u5b8c\u6210\uff0c\u60f3\u56de\u5230\u5168\u5c40\u73af\u5883\u65f6\uff0c\u53ea\u9700\u8fd0\u884c\uff1a deactivate","title":"\u865a\u62df\u73af\u5883"},{"location":"Program/#_131","text":"Python\u5305\u7ba1\u7406\uff1apip\u5b8c\u5168\u6307\u5357-CSDN\u535a\u5ba2 Python \u5305\u7ba1\u7406\u4e0e\u5bfc\u5165\u5168\u65b9\u4f4d\u6559\u7a0b | \u9010\u68a6","title":"\u53c2\u8003"},{"location":"Program/#_132","text":"\u57fa\u4e8e\u7ebf\u7a0b\u6c60 from concurrent.futures import ThreadPoolExecutor import requests # \u5b9a\u4e49\u4e00\u4e2a\u4e0b\u8f7d\u4efb\u52a1 def download ( url ): response = requests . get ( url ) return response . content # \u521b\u5efa\u7ebf\u7a0b\u6c60 with ThreadPoolExecutor ( max_workers = 4 ) as executor : # \u63d0\u4ea4\u4efb\u52a1\u7ed9\u7ebf\u7a0b\u6c60 future1 = executor . submit ( download , 'http://example.com/image1.jpg' ) future2 = executor . submit ( download , 'http://example.com/image2.jpg' ) future3 = executor . submit ( download , 'http://example.com/image3.jpg' ) # \u83b7\u53d6\u4efb\u52a1\u6267\u884c\u7ed3\u679c data1 = future1 . result () data2 = future2 . result () data3 = future3 . result () # \u5904\u7406\u4efb\u52a1\u7ed3\u679c # ... \u57fa\u4e8e\u8fdb\u7a0b\u6c60 from concurrent.futures import ProcessPoolExecutor # \u5b9a\u4e49\u4e00\u4e2a\u8ba1\u7b97\u4efb\u52a1 def compute ( n ): result = n * n return result # \u521b\u5efa\u8fdb\u7a0b\u6c60 with ProcessPoolExecutor ( max_workers = 4 ) as executor : # \u63d0\u4ea4\u4efb\u52a1\u7ed9\u8fdb\u7a0b\u6c60 future1 = executor . submit ( compute , 2 ) future2 = executor . submit ( compute , 3 ) future3 = executor . submit ( compute , 4 ) # \u83b7\u53d6\u4efb\u52a1\u6267\u884c\u7ed3\u679c print ( future1 . result ()) # \u8f93\u51fa\uff1a4 print ( future2 . result ()) # \u8f93\u51fa\uff1a9 print ( future3 . result ()) # \u8f93\u51fa\uff1a16 Python \u8fdb\u7a0b\u6c60\u548c\u7ebf\u7a0b\u6c60\u7684\u533a\u522b|\u6781\u5ba2\u6559\u7a0b","title":"\u591a\u7ebf\u7a0b"},{"location":"Program/#pytorch","text":"","title":"Pytorch"},{"location":"Program/#version","text":"","title":"Version"},{"location":"Program/#dataset","text":"","title":"Dataset"},{"location":"Program/#_133","text":"from torch.utils.data import Dataset , DataLoader class MyDataset ( Dataset ): def __init__ ( self , data ): self . data = data def __len__ ( self ): return len ( self . data ) def __getitem__ ( self , idx ): return self . data [ idx ] # \u521b\u5efa\u81ea\u5b9a\u4e49\u6570\u636e\u96c6\u5b9e\u4f8b my_data = [ 1 , 2 , 3 , 4 , 5 , 6 , 7 ] my_dataset = MyDataset ( my_data ) # \u4f7f\u7528DataLoader\u52a0\u8f7d\u81ea\u5b9a\u4e49\u6570\u636e\u96c6my_dataset dataloader = DataLoader ( dataset = my_dataset )","title":"\u6700\u7b80\u6848\u4f8b"},{"location":"Program/#dataloader","text":"\u901a\u8fc7\ud83d\udee0\ufe0f\u7075\u6d3b\u914d\u7f6eDataLoader\u7684\u5404\u79cd\u53c2\u6570\uff0c\u6211\u4eec\u53ef\u4ee5\ud83d\udd04\u4f18\u5316\u6570\u636e\u52a0\u8f7d\u901f\u5ea6\uff0c\ud83d\udccf\u8c03\u6574\u6570\u636e\u6279\u6b21\u5927\u5c0f\uff0c\u751a\u81f3\u5b9e\u73b0\ud83c\udfad\u81ea\u5b9a\u4e49\u7684\u6570\u636e\u5904\u7406\u548c\u62bd\u6837\u7b56\u7565\u3002","title":"DataLoader"},{"location":"Program/#_134","text":"dataset (\u5fc5\u9700): \u7528\u4e8e\u52a0\u8f7d\u6570\u636e\u7684\u6570\u636e\u96c6\uff0c\u901a\u5e38\u662ftorch.utils.data.Dataset\u7684\u5b50\u7c7b\u5b9e\u4f8b\u3002 batch_size (\u53ef\u9009): \u6bcf\u4e2a\u6279\u6b21\u7684\u6570\u636e\u6837\u672c\u6570\u3002\u9ed8\u8ba4\u503c\u4e3a1\u3002 shuffle (\u53ef\u9009): \u662f\u5426\u5728\u6bcf\u4e2a\u5468\u671f\u5f00\u59cb\u65f6\u6253\u4e71\u6570\u636e\u3002\u9ed8\u8ba4\u4e3aFalse\u3002 sampler (\u53ef\u9009): \u5b9a\u4e49\u4ece\u6570\u636e\u96c6\u4e2d\u62bd\u53d6\u6837\u672c\u7684\u7b56\u7565\u3002\u5982\u679c\u6307\u5b9a\uff0c\u5219\u5ffd\u7565shuffle\u53c2\u6570\u3002 batch_sampler (\u53ef\u9009): \u4e0esampler\u7c7b\u4f3c\uff0c\u4f46\u4e00\u6b21\u8fd4\u56de\u4e00\u4e2a\u6279\u6b21\u7684\u7d22\u5f15\u3002\u4e0d\u80fd\u4e0ebatch_size\u3001shuffle\u548csampler\u540c\u65f6\u4f7f\u7528\u3002 num_workers (\u53ef\u9009): \u7528\u4e8e\u6570\u636e\u52a0\u8f7d\u7684\u5b50\u8fdb\u7a0b\u6570\u91cf\u3002\u9ed8\u8ba4\u4e3a0\uff0c\u610f\u5473\u7740\u6570\u636e\u5c06\u5728\u4e3b\u8fdb\u7a0b\u4e2d\u52a0\u8f7d\u3002 collate_fn (\u53ef\u9009): \u5982\u4f55\u5c06\u591a\u4e2a\u6570\u636e\u6837\u672c\u6574\u5408\u6210\u4e00\u4e2a\u6279\u6b21\u3002\u901a\u5e38\u4e0d\u9700\u8981\u6307\u5b9a\u3002 drop_last (\u53ef\u9009): \u5982\u679c\u6570\u636e\u96c6\u5927\u5c0f\u4e0d\u80fd\u88ab\u6279\u6b21\u5927\u5c0f\u6574\u9664\uff0c\u662f\u5426\u4e22\u5f03\u6700\u540e\u4e00\u4e2a\u4e0d\u5b8c\u6574\u7684\u6279\u6b21\u3002\u9ed8\u8ba4\u4e3aFalse\u3002","title":"\u53c2\u6570\u8bf4\u660e"},{"location":"Program/#_135","text":"import torch from torch.utils.data import Dataset , DataLoader import torch.nn as nn import torch.nn.functional as F import os class Mlp ( nn . Module ): \"\"\" Multilayer perceptron.\"\"\" def __init__ ( self , in_features , hidden_features = None , out_features = None , act_layer = nn . LeakyReLU , drop = 0. ): super () . __init__ () out_features = out_features or in_features hidden_features = hidden_features or in_features self . fc1 = nn . Linear ( in_features , hidden_features ) self . act = act_layer () self . fc2 = nn . Linear ( hidden_features , out_features ) self . drop = nn . Dropout ( drop ) def forward ( self , x ): x = self . fc1 ( x ) x = self . act ( x ) x = self . drop ( x ) x = self . fc2 ( x ) x = self . drop ( x ) return x # \u81ea\u5b9a\u4e49\u6570\u636e\u96c6\u7c7b class MyDataset ( Dataset ): def __init__ ( self , data , labels ): self . data = data self . labels = labels def __getitem__ ( self , index ): return self . data [ index ], self . labels [ index ] def __len__ ( self ): return len ( self . data ) device = torch . device ( 'cuda' if torch . cuda . is_available () else 'cpu' ) data = torch . randn ( 1000 , 10 , dtype = torch . float32 ) # \u793a\u4f8b\u6570\u636e\uff08float32\uff09 labels = torch . randint ( 0 , 2 , ( 1000 , 1 ), dtype = torch . int64 ) . to ( torch . float32 ) # \u793a\u4f8b\u6807\u7b7e\uff08float32\uff09 dataset = MyDataset ( data , labels ) model = Mlp ( in_features = 10 , hidden_features = 20 , out_features = 1 ) . to ( device ) #262 # \u521b\u5efaDataLoader dataloader = DataLoader ( dataset = dataset , # \u6570\u636e\u96c6 batch_size = 25 , # \u6279\u6b21\u5927\u5c0f shuffle = True , # \u662f\u5426\u6253\u4e71\u6570\u636e num_workers = 0 , # \u591a\u8fdb\u7a0b\u52a0\u8f7d\u6570\u636e\u7684\u7ebf\u7a0b\u6570 drop_last = True # \u5f53\u6837\u672c\u6570\u4e0d\u80fd\u88abbatch_size\u6574\u9664\u65f6\uff0c\u662f\u5426\u4e22\u5f03\u6700\u540e\u4e00\u4e2a\u4e0d\u5b8c\u6574\u7684batch ) # \u8bad\u7ec350\u4e2aepoch criterion = torch . nn . BCEWithLogitsLoss () optimizer = torch . optim . Adam ( model . parameters (), lr = 1e-3 ) device = next ( model . parameters ()) . device scaler = torch . cuda . amp . GradScaler ( enabled = ( device . type == 'cuda' )) for epoch in range ( 50 ): model . train () running_loss = 0.0 for batch_idx , ( batch_data , batch_labels ) in enumerate ( dataloader ): batch_data , batch_labels = batch_data . to ( device ), batch_labels . to ( device ) #306 optimizer . zero_grad ( set_to_none = True ) with torch . cuda . amp . autocast ( enabled = ( device . type == 'cuda' )): logits = model ( batch_data ) #342 loss = criterion ( logits , batch_labels ) scaler . scale ( loss ) . backward () #350 scaler . step ( optimizer ) scaler . update () running_loss += loss . item () * batch_data . size ( 0 ) epoch_loss = running_loss / ( len ( dataloader ) * dataloader . batch_size ) print ( f \"Epoch { epoch + 1 } /50 - Loss: { epoch_loss : .4f } \" )","title":"\u7b80\u5355\u6848\u4f8b"},{"location":"Program/#_136","text":"PyTorch\u5165\u95e8\u5fc5\u5b66\uff1aDataLoader\uff08\u6570\u636e\u8fed\u4ee3\u5668\uff09\u53c2\u6570\u89e3\u6790\u4e0e\u7528\u6cd5\u5408\u96c6_python dataloader-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#torchnnfunctional","text":"","title":"torch.nn.functional"},{"location":"Program/#finterpolate","text":"","title":"F.interpolate"},{"location":"Program/#nnsequential-nnmodulelist","text":"nn.Sequential \uff1a\u5141\u8bb8\u5c06\u591a\u4e2a\u5c42\u6309\u987a\u5e8f\u7ec4\u5408\u8d77\u6765\uff0c\u5f62\u6210\u7b80\u5355\u7684\u7ebf\u6027\u5806\u53e0\u7f51\u7edc\u3002 nn.ModuleList \u548c nn.ModuleDict \uff1a\u53ef\u4ee5\u52a8\u6001\u5730\u5b58\u50a8\u548c\u8bbf\u95ee\u5b50\u6a21\u5757\uff0c\u652f\u6301\u53ef\u53d8\u957f\u5ea6\u6216\u547d\u540d\u7684\u6a21\u5757\u96c6\u5408\u3002","title":"nn.Sequential &amp; nn.ModuleList"},{"location":"Program/#nnmodule","text":"nn.Module \u662f\u6240\u6709\u81ea\u5b9a\u4e49\u795e\u7ecf\u7f51\u7edc\u6a21\u578b\u7684\u57fa\u7c7b method: nn.Module.apply(fn)","title":"nn.Module"},{"location":"Program/#ddp","text":"","title":"DDP"},{"location":"Program/#_137","text":"Single Machine Multi-GPU Minibatch Node Classification \u2014 DGL 2.4.0 documentation pytorch\u5355\u673a\u591a\u5361\u8bad\u7ec3--\u5b8c\u6574\u793a\u4f8b\u4ee3\u7801_torchrun \u5355\u673a\u591a\u5361-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Program/#dgl","text":"","title":"DGL"},{"location":"Program/#api","text":"with g.local_scope(): #","title":"api"},{"location":"Program/#dglnnpytorch-as-dglnn","text":"","title":"dgl.nn.pytorch as dglnn"},{"location":"Program/#embedding","text":"layer = HeteroEmbedding ({ 'user' : 2 , ( 'user' , 'follows' , 'user' ): 3 }, 4 ) # Get the heterogeneous embedding table embeds = layer . weight print ( embeds [ 'user' ] . shape ) #torch.Size([2, 4]) print ( embeds [( 'user' , 'follows' , 'user' )] . shape ) #torch.Size([3, 4]) # Get the embeddings for a subset input_ids = { 'user' : torch . LongTensor ([ 0 ]), ( 'user' , 'follows' , 'user' ): torch . LongTensor ([ 0 , 2 ])} embeds = layer ( input_ids ) print ( embeds [ 'user' ] . shape ) #torch.Size([1, 4]) print ( embeds [( 'user' , 'follows' , 'user' )] . shape ) #torch.Size([2, 4])","title":"\u5f02\u6784Embedding"},{"location":"Program/#_138","text":"layer = HeteroLinear ({ 'user' : 1 , ( 'user' , 'follows' , 'user' ): 2 }, 3 ) in_feats = { 'user' : torch . randn ( 2 , 1 ), ( 'user' , 'follows' , 'user' ): torch . randn ( 3 , 2 )} out_feats = layer ( in_feats ) print ( out_feats [ 'user' ] . shape ) print ( out_feats [( 'user' , 'follows' , 'user' )] . shape )","title":"\u5f02\u6784\u7ebf\u6027\u5c42"},{"location":"Program/#_139","text":"","title":"\u5f02\u6784\u5377\u79ef\u5c42"},{"location":"Program/#dglbatch","text":"\u539f\u6587\u94fe\u63a5\uff1ahttps://blog.csdn.net/qq_52785473/article/details/124837249","title":"dgl.batch"},{"location":"Program/#_140","text":"Single Machine Multi-GPU Minibatch Graph Classification \u2014 DGL 2.5 documentation","title":"\u5355\u673a\u591a\u5361\u5b9e\u73b0"},{"location":"Program/#install_4","text":"Deep Graph Library dgl\u4e0etorch\u7248\u672c\u4e0d\u517c\u5bb9\u4ee5\u53ca\u89e3\u51b3\u65b9\u6cd5_dgl torch-CSDN\u535a\u5ba2","title":"install"},{"location":"Program/#tensorflow","text":"","title":"Tensorflow"},{"location":"Program/#_141","text":"pytorch\u51fd\u6570mm() mul() matmul()\u533a\u522b_torch.mm matmul\u533a\u522b-CSDN\u535a\u5ba2 tf.Variable(initial_value=1.) tf.constant([[1., 2.], [3., 4.]]) tf.zero tf.square() \u64cd\u4f5c\u4ee3\u8868\u5bf9\u8f93\u5165\u5f20\u91cf\u7684\u6bcf\u4e00\u4e2a\u5143\u7d20\u6c42\u5e73\u65b9 tf.reduce_sum() \u64cd\u4f5c\u4ee3\u8868\u5bf9\u8f93\u5165\u5f20\u91cf\u7684\u6240\u6709\u5143\u7d20\u6c42\u548c tf.random.uniform print(A.shape) # \u8f93\u51fa(2, 2)\uff0c\u5373\u77e9\u9635\u7684\u957f\u548c\u5bbd\u5747\u4e3a2 print(A.dtype) # \u8f93\u51fa<dtype: 'float32'> print(A.numpy())","title":"\u57fa\u672c\u64cd\u4f5c"},{"location":"Program/#_142","text":"import tensorflow as tf x = tf . Variable ( initial_value = 3. ) with tf . GradientTape () as tape : # \u5728 tf.GradientTape() \u7684\u4e0a\u4e0b\u6587\u5185\uff0c\u6240\u6709\u8ba1\u7b97\u6b65\u9aa4\u90fd\u4f1a\u88ab\u8bb0\u5f55\u4ee5\u7528\u4e8e\u6c42\u5bfc y = tf . square ( x ) y_grad = tape . gradient ( y , x ) # \u8ba1\u7b97y\u5173\u4e8ex\u7684\u5bfc\u6570 print ( y , y_grad ) tf . GradientTape () \u662f\u4e00\u4e2a\u81ea\u52a8\u6c42\u5bfc\u7684\u8bb0\u5f55\u5668 \u3002 \u53ea\u8981\u8fdb\u5165\u4e86 with tf . GradientTape () as tape \u7684\u4e0a\u4e0b\u6587\u73af\u5883 \uff0c \u5219\u5728\u8be5\u73af\u5883\u4e2d\u8ba1\u7b97\u6b65\u9aa4\u90fd\u4f1a\u88ab\u81ea\u52a8\u8bb0\u5f55 \u3002 \u6bd4\u5982\u5728\u4e0a\u9762\u7684\u793a\u4f8b\u4e2d \uff0c \u8ba1\u7b97\u6b65\u9aa4 y = tf . square ( x ) \u5373\u88ab\u81ea\u52a8\u8bb0\u5f55 \u3002 \u79bb\u5f00\u4e0a\u4e0b\u6587\u73af\u5883\u540e \uff0c \u8bb0\u5f55\u5c06\u505c\u6b62 \uff0c \u4f46\u8bb0\u5f55\u5668 tape \u4f9d\u7136\u53ef\u7528 \uff0c \u56e0\u6b64\u53ef\u4ee5\u901a\u8fc7 y_grad = tape . gradient ( y , x ) \u6c42\u5f20\u91cf y \u5bf9\u53d8\u91cf x \u7684\u5bfc\u6570 \u3002 X = tf . constant ([[ 1. , 2. ], [ 3. , 4. ]]) y = tf . constant ([[ 1. ], [ 2. ]]) w = tf . Variable ( initial_value = [[ 1. ], [ 2. ]]) b = tf . Variable ( initial_value = 1. ) with tf . GradientTape () as tape : L = tf . reduce_sum ( tf . square ( tf . matmul ( X , w ) + b - y )) w_grad , b_grad = tape . gradient ( L , [ w , b ]) # \u8ba1\u7b97L(w, b)\u5173\u4e8ew, b\u7684\u504f\u5bfc\u6570 print ( L , w_grad , b_grad )","title":"\u81ea\u52a8\u6c42\u5bfc"},{"location":"Program/#_143","text":"\u7b80\u5355\u7c97\u66b4 TensorFlow 2 | A Concise Handbook of TensorFlow 2 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) Keras \u5728 tf.keras.layers \u4e0b\u5185\u7f6e\u4e86\u6df1\u5ea6\u5b66\u4e60\u4e2d\u5927\u91cf\u5e38\u7528\u7684\u7684\u9884\u5b9a\u4e49\u5c42\uff0c\u540c\u65f6\u4e5f\u5141\u8bb8\u6211\u4eec\u81ea\u5b9a\u4e49\u5c42 keras.layers.Dense units \uff1a\u8f93\u51fa\u5f20\u91cf\u7684\u7ef4\u5ea6\uff1b activation \uff1a\u6fc0\u6d3b\u51fd\u6570\uff0c\u5bf9\u5e94\u4e8e \u4e2d\u7684 \uff0c\u9ed8\u8ba4\u4e3a\u65e0\u6fc0\u6d3b\u51fd\u6570\uff08 a(x) = x \uff09\u3002\u5e38\u7528\u7684\u6fc0\u6d3b\u51fd\u6570\u5305\u62ec tf.nn.relu \u3001 tf.nn.tanh \u548c tf.nn.sigmoid \uff1b use_bias \uff1a\u662f\u5426\u52a0\u5165\u504f\u7f6e\u5411\u91cf bias \uff0c\u5373 \u4e2d\u7684 \u3002\u9ed8\u8ba4\u4e3a True \uff1b kernel_initializer \u3001 bias_initializer \uff1a\u6743\u91cd\u77e9\u9635 kernel \u548c\u504f\u7f6e\u5411\u91cf bias \u4e24\u4e2a\u53d8\u91cf\u7684\u521d\u59cb\u5316\u5668\u3002\u9ed8\u8ba4\u4e3a tf.glorot_uniform_initializer 1 \u3002\u8bbe\u7f6e\u4e3a tf.zeros_initializer \u8868\u793a\u5c06\u4e24\u4e2a\u53d8\u91cf\u5747\u521d\u59cb\u5316\u4e3a\u5168 0\uff1b \u8be5\u5c42\u5305\u542b\u6743\u91cd\u77e9\u9635 kernel = [input_dim, units] \u548c\u504f\u7f6e\u5411\u91cf bias = [units] 2 \u4e24\u4e2a\u53ef\u8bad\u7ec3\u53d8\u91cf tf.keras.layers.Conv2D tf.keras.layers.MaxPool2D tf.keras.layers.Reshape tf.keras.layers.LSTMCell \u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u7ee7\u627f tf.keras.Model \u8fd9\u4e2a Python \u7c7b\u6765\u5b9a\u4e49\u81ea\u5df1\u7684\u6a21\u578b \u5728\u7ee7\u627f\u7c7b\u4e2d\uff0c\u6211\u4eec\u9700\u8981\u91cd\u5199 __init__() \uff08\u6784\u9020\u51fd\u6570\uff0c\u521d\u59cb\u5316\uff09\u548c call(input) \uff08\u6a21\u578b\u8c03\u7528\uff09\u4e24\u4e2a\u65b9\u6cd5\uff0c\u540c\u65f6\u4e5f\u53ef\u4ee5\u6839\u636e\u9700\u8981\u589e\u52a0\u81ea\u5b9a\u4e49\u7684\u65b9\u6cd5\u3002 \u5b9e\u4f8b\u5316\u7c7b model = Model() \u540e\uff0c\u53ef\u4ee5\u901a\u8fc7 model.variables \u8fd9\u4e00\u5c5e\u6027\u76f4\u63a5\u83b7\u5f97\u6a21\u578b\u4e2d\u7684\u6240\u6709\u53d8\u91cf","title":"\u6a21\u578b\u4e0e\u5c42"},{"location":"Program/#_144","text":"tf.keras.models.Sequential() \u63d0\u4f9b\u4e00\u4e2a\u5c42\u7684\u5217\u8868\uff0c\u5c31\u80fd\u5feb\u901f\u5730\u5efa\u7acb\u4e00\u4e2a tf.keras.Model \u6a21\u578b\u5e76\u8fd4\u56de model = tf . keras . models . Sequential ([ tf . keras . layers . Flatten (), tf . keras . layers . Dense ( 100 , activation = tf . nn . relu ), tf . keras . layers . Dense ( 10 ), tf . keras . layers . Softmax () ])","title":"\u81ea\u5b9a\u4e49\u5c42"},{"location":"Program/#_145","text":"TensorFlow\u5e38\u7528\u6a21\u5757 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki)","title":"\u53d8\u91cf\u7684\u6062\u590d\u548c\u4fdd\u5b58"},{"location":"Program/#_146","text":"","title":"\u8bad\u7ec3\u8fc7\u7a0b\u53ef\u89c6\u5316"},{"location":"Program/#gpu","text":"","title":"GPU\u4f7f\u7528"},{"location":"Program/#_147","text":"","title":"\u5206\u5e03\u5f0f\u8bad\u7ec3"},{"location":"Program/#tpu","text":"","title":"TPU\u8bad\u7ec3"},{"location":"Program/#install_5","text":"\u4f7f\u7528 pip \u5b89\u88c5 TensorFlow (google.cn) TensorFlow\u5b89\u88c5\u4e0e\u73af\u5883\u914d\u7f6e \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki) #\u9700\u8981\u4f7f\u7528 Python 3.6-3.9 \u548c pip 19.0 \u53ca\u66f4\u9ad8\u7248\u672c sudo apt update sudo apt install python3-dev python3-pip python3-venv python3 --version pip3 --version #enter vir env #\u4ece TensorFlow 2.1 \u5f00\u59cb\uff0cpip \u5305 tensorflow \u5373\u540c\u65f6\u5305\u542b GPU \u652f\u6301\uff0c\u65e0\u9700\u901a\u8fc7\u7279\u5b9a\u7684 pip \u5305 tensorflow-gpu \u5b89\u88c5 GPU \u7248\u672c pip install --upgrade tensorflow#install #\u6307\u5b9a\u7248\u672c\u53f7 pip install tensorflow == 2 .6.0","title":"install"},{"location":"Program/#reference","text":"\u7b80\u5355\u7c97\u66b4 TensorFlow 2 | A Concise Handbook of TensorFlow 2 \u2014 \u7b80\u5355\u7c97\u66b4 TensorFlow 2 0.4 beta \u6587\u6863 (tf.wiki)","title":"reference"},{"location":"Program/#_148","text":"","title":"\u5176\u4ed6\u7b2c\u4e09\u65b9\u5e93"},{"location":"Program/#open-mmlabmmcv","text":"OpenMMLab \u662f\u4e00\u4e2a\u7528\u4e8e\u5b66\u672f\u7814\u7a76\u548c\u5de5\u4e1a\u5e94\u7528\u7684\u5f00\u6e90\u7b97\u6cd5\u4f53\u7cfb\uff0c\u4e8e2018\u5e74\u5e74\u4e2d\u5f00\u59cb\uff0c\u7531 MMLab\uff08\u9999\u6e2f\u4e2d\u6587\u5927\u5b66\u591a\u5a92\u4f53\u5b9e\u9a8c\u5ba4\uff09\u548c\u5546\u6c64\u79d1\u6280\u8054\u5408\u542f\u52a8\u3002OpenMMLab \u81f4\u529b\u4e8e\u4e3a\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u7684\u91cd\u8981\u65b9\u5411\u521b\u5efa\u7edf\u4e00\u4e14\u5f00\u6e90\u7684\u4ee3\u7801\u5e93\uff0c\u63a8\u8fdb\u53ef\u590d\u73b0\u7b97\u6cd5\u751f\u6001\u7684\u5efa\u7acb\uff1b\u76ee\u524d\u4e3a\u6b62 OpenMMLab \u5df2\u7ecf\u9646\u7eed\u5f00\u6e90 30\u591a\u4e2a \u89c6\u89c9\u7b97\u6cd5\u5e93\uff0c\u5b9e\u73b0\u4e86 300\u591a\u79cd \u7b97\u6cd5\uff0c\u5e76\u5305\u542b 2000+ \u9884\u8bad\u7ec3\u6a21\u578b\uff0c\u6db5\u76d6 2D/3D\u76ee\u6807\u68c0\u6d4b \u3001 \u8bed\u4e49\u5206\u5272 \u3001 \u89c6\u9891\u7406\u89e3 \u3001 \u59ff\u6001\u5206\u6790 \u7b49\u591a\u4e2a\u65b9\u5411 timm timm\u5e93\uff0c\u5168\u79f0pytorch-image-models\uff0c\u662f\u6700\u524d\u6cbf\u7684PyTorch\u56fe\u50cf\u6a21\u578b\u3001\u9884\u8bad\u7ec3\u6743\u91cd\u548c\u5b9e\u7528\u811a\u672c\u7684\u5f00\u6e90\u96c6\u5408\u5e93\uff0c\u5176\u4e2d\u7684\u6a21\u578b\u53ef\u7528\u4e8e\u8bad\u7ec3\u3001\u63a8\u7406\u548c\u9a8c\u8bc1\u3002","title":"open-mmlab/mmcv"},{"location":"Program/#_149","text":"","title":"\u6a21\u578b"},{"location":"Program/#cnn","text":"","title":"CNN \u9884\u8bad\u7ec3"},{"location":"Program/#restnet50","text":"# restnet50\u4e00\u5171\u67095\u4e2astage, \u8fd9\u91cc\u63d0\u53d6\u524d4\u4e2astage\u3002 # \u53ef\u4ee5print(restnet_model)\u770b\u770b\u6a21\u578b\u5177\u4f53\u7684\u7ed3\u6784 import torch import torch.nn as nn from torchvision.models import resnet50 , ResNet50_Weights class PartialResNet ( nn . Module ): def __init__ ( self , pretrained = True , freeze = False , return_intermediate = False ): super () . __init__ () weights = ResNet50_Weights . IMAGENET1K_V1 if pretrained else None base = resnet50 ( weights = weights ) self . stem = nn . Sequential ( base . conv1 , base . bn1 , base . relu , base . maxpool , ) self . layer1 = base . layer1 self . layer2 = base . layer2 self . layer3 = base . layer3 self . return_intermediate = return_intermediate if freeze : for p in self . parameters (): p . requires_grad = False def forward ( self , x ): x = self . stem ( x ) # /4 \u7a7a\u95f4 f1 = self . layer1 ( x ) # /4 , C=256 f2 = self . layer2 ( f1 ) # /8 , C=512 f3 = self . layer3 ( f2 ) # /16, C=1024 if self . return_intermediate : return { 'layer1' : f1 , 'layer2' : f2 , 'layer3' : f3 } return f3 # \u9ed8\u8ba4\u53ea\u8fd4\u56de\u6700\u540e\u4e00\u4e2a model = PartialResNet () img = torch . randn ( 1 , 3 , 256 , 256 ) # \u751f\u6210\u4e00\u4e2a\u968f\u673a 3x256x256 \u56fe\u7247\u5e76\u6d4b\u8bd5\u6a21\u578b output = model ( img ) print ( \"Output shape:\" , output . shape ) # \u671f\u671b: (1, 1000)","title":"restnet50"},{"location":"Program/#nnlinearnnembedding","text":"\u7279\u6027 nn.Embedding nn.Linear \u672c\u8d28 \u67e5\u627e\u8868 (Look-up Table) \u7ebf\u6027\u53d8\u6362 (Affine Transformation) \u8f93\u5165 \u6574\u6570\u7d22\u5f15 (LongTensor)\uff0c\u4f8b\u5982 [0, 2, 1] \u6d6e\u70b9\u6570\u5f20\u91cf (FloatTensor)\uff0c\u4f8b\u5982 [[1.0, 2.0], [3.0, 4.0]] \u64cd\u4f5c output[i] = weight[input[i]] output = input @ weight.T + bias \u53ef\u5b66\u4e60\u53c2\u6570 \u4e00\u4e2a\u6743\u91cd\u77e9\u9635 (num_embeddings, embedding_dim) \u6743\u91cd (out_features, in_features) \u548c\u504f\u7f6e (out_features) \u4e3b\u8981\u7528\u9014 \u5c06\u79bb\u6563\u7684\u7c7b\u522bID\u3001\u5355\u8bcdID\u7b49\u6620\u5c04\u4e3a\u7a20\u5bc6\u7684\u3001\u53ef\u5b66\u4e60\u7684\u5411\u91cf\u8868\u793a\u3002 \u5bf9\u7279\u5f81\u8fdb\u884c\u7ebf\u6027\u7ec4\u5408\u3001\u53d8\u6362\u7ef4\u5ea6\uff08\u4e5f\u79f0\u4e3a\u201c\u5168\u8fde\u63a5\u5c42\u201d\uff09\u3002 \u68af\u5ea6\u66f4\u65b0 \u53ea\u66f4\u65b0\u88ab\u67e5\u8be2\u5230\u7684\u7d22\u5f15\u5bf9\u5e94\u7684\u884c\uff08\u5411\u91cf\uff09\u3002 \u66f4\u65b0\u6574\u4e2a\u6743\u91cd\u77e9\u9635\u548c\u6240\u6709\u8f93\u5165\u7279\u5f81\u76f8\u5173\u3002 \u4e00\u4e2a\u5173\u952e\u8054\u7cfb \u4e00\u4e2a nn.Embedding \u5c42\u5728\u6570\u5b66\u4e0a \u7b49\u4ef7\u4e8e \u4e00\u4e2a\u5c06 one-hot \u8f93\u5165 \u8f93\u5165\u5230\u4e00\u4e2a \u6ca1\u6709\u504f\u7f6e \u7684 nn.Linear \u5c42\u3002","title":"nn.Linear\u548cnn.Embedding\u7684\u533a\u522b"},{"location":"Program/#_150","text":"\u573a\u666f \u5e94\u8be5\u4f7f\u7528\u7684\u5c42 \u81ea\u7136\u8bed\u8a00\u5904\u7406 (NLP) \uff1a\u5c06\u5355\u8bcdID\u3001\u5b57\u7b26ID\u8f6c\u6362\u4e3a\u8bcd\u5411\u91cf\u3002 nn.Embedding \u63a8\u8350\u7cfb\u7edf \uff1a\u5c06\u7528\u6237ID\u3001\u7269\u54c1ID\u8f6c\u6362\u4e3a\u5d4c\u5165\u5411\u91cf\u3002 nn.Embedding \u5904\u7406\u4efb\u4f55\u79bb\u6563\u7684\u7c7b\u522b\u7279\u5f81 \u3002 nn.Embedding \u5728\u5d4c\u5165\u5411\u91cf\u4e4b\u540e \uff0c\u6216\u8005\u4ece\u5176\u4ed6\u5c42\uff08\u5982CNN\u3001GCN\uff09\u63a5\u4e00\u4e2a\u5c42\u8fdb\u884c\u7279\u5f81\u53d8\u6362/\u964d\u7ef4\u3002 nn.Linear \u591a\u5c42\u611f\u77e5\u673a (MLP) \u7684\u6784\u5efa\u5757\u3002 nn.Linear","title":"\u603b\u7ed3\u4e0e\u5982\u4f55\u9009\u62e9"},{"location":"Program/#norm_layer","text":"Layer Norm \u63d0\u5347\u8bad\u7ec3\u7a33\u5b9a\u6027\u7684\u539f\u7406:\u89e3\u51b3\u6743\u91cd\u521d\u59cb\u503c\u654f\u611f\u6027\u95ee\u9898\uff08\u4e2d\u82f1\u53cc\u8bed\uff09_nn.layernorm\u521d\u59cb\u5316\u8fc7\u5927-CSDN\u535a\u5ba2 \u4ec0\u4e48\u65f6\u5019\u5e94\u8be5\u7528:","title":"norm_layer"},{"location":"Program/#attention","text":"","title":"Attention"},{"location":"Program/#_151","text":"\u4e3e\u4e00\u4e2a\u7b80\u5355\u7684\u673a\u5668\u7ffb\u8bd1\u7684\u4f8b\u5b50 \u8fd9\u5c31\u9700\u8981\"\u6211\"\u548c\"me\"\u4e4b\u95f4\u7684\u6ce8\u610f\u529b\u5206\u6570\u76f8\u5bf9\u4e8e\"\u6211\"\u548c\u5176\u4ed6\u82f1\u6587\u5355\u8bcd\u7684\u8981\u9ad8 Query\uff1a \u6211\u4eec\u5c31\u53ef\u4ee5\u5c06 \"\u6211\" \u770b\u4f5c\u6210 Query \uff0c\u56e0\u4e3a\u8fd9\u5c31\u662f\u6211\u4eec\u5f53\u524d\u9700\u8981\u67e5\u8be2\u7684\u76ee\u6807\uff0c\u5373\u5f53\u524d\u8f93\u5165\u7684\u7279\u5f81\u8868\u793a\u3002 Key\uff1a \u53ef\u4ee5\u5c06\u6bcf\u4e2a\u5355\u8bcd \u7684\u91cd\u8981\u7279\u5f81\u8868\u793a \u770b\u4f5c\u6210 Key\u3002 Value\uff1a \u6bcf\u4e2a\u5355\u8bcd\u672c\u8eab\u7684\u7279\u5f81\u5411\u91cf\u770b\u4f5c\u4e3a Value\uff0c\u4e00\u822c\u548c Key\u6210\u5bf9\u51fa\u73b0\uff0c\u4e5f\u5c31\u662f\u6211\u4eec\u5e38\u8bf4\u7684\"\u952e-\u503c\"\u5bf9\u3002","title":"\u7efc\u8ff0"},{"location":"Program/#sa","text":"Embedding \u4f4d\u7f6e\u7f16\u7801 \u83b7\u53d6\u76f8\u5173\u6027 \u4f7f\u7528 softmax \u51fd\u6570\u662f\u4e3a\u4e86\u4f7f\u5f97\u6240\u6709\u7684\u6ce8\u610f\u529b\u5206\u6570\u5728 [0,1] \u4e4b\u95f4\uff0c\u5e76\u4e14\u548c\u4e3a1 \u9664\u4ee5\u221ad\u662f\u4e3a\u4e86\u7a33\u5b9a\u8bad\u7ec3 [!WARNING] \u5728NLP\u4e2d\uff0c\u9700\u8981\u8fdb\u884c\u63a9\u7801\u64cd\u4f5c\u3002\u5e94\u4e3a\u4e0d\u77e5\u9053\u540e\u9762\u7684\u5355\u8bcd\u3002\u5c06\u540e\u9762\u7684query\u5bf9\u5e94\u7684\u76f8\u5173\u6027\u7f6e\u4e3a0\u3002\u8fd8\u662f\u8981\u50cfRNN\u4e00\u6837\u3002 \u8ba1\u7b97v","title":"SA\u6b65\u9aa4"},{"location":"Program/#msa","text":"q,k\u8ba1\u7b97\u8ddd\u79bb","title":"MSA"},{"location":"Program/#_152","text":"\u3010\u5b98\u65b9\u53cc\u8bed\u3011\u76f4\u89c2\u89e3\u91ca\u6ce8\u610f\u529b\u673a\u5236\uff0cTransformer\u7684\u6838\u5fc3 | \u3010\u6df1\u5ea6\u5b66\u4e60\u7b2c6\u7ae0\u3011_\u54d4\u54e9\u54d4\u54e9_bilibili (51 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u6ce8\u610f\u529b\u673a\u5236\u7efc\u8ff0\uff08\u56fe\u89e3\u5b8c\u6574\u7248\u9644\u4ee3\u7801\uff09 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#sa-msa","text":"","title":"\u81ea\u6ce8\u610f\u529b\u673a\u5236\uff08SA, MSA\uff09"},{"location":"Program/#cam","text":"\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u662f\u901a\u8fc7\u8ba1\u7b97\u6bcf\u4e2a\u901a\u9053channel\u7684\u91cd\u8981\u6027\u7a0b\u5ea6\uff1b\u56e0\u6b64\uff0c\u5e38\u5e38\u88ab\u7528\u5728\u5377\u79ef\u795e\u7ecf\u7f51\u7edc\u91cc\u9762\u3002 SENet CVPR_2018: Squeeze-and-Excitation Networks \u538b\u7f29\u548c\u6fc0\u52b1\u7f51\u7edc\uff08Squeeze-and-Excitation Networks\uff0cSENet\uff09\u662f\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u4ee3\u8868\u6a21\u578b\u3002 (ICCV 2021) MSCA (2023) OCA \u8bba\u6587\u9996\u5148\u5206\u6790\u4e86\u73b0\u6709 \u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027 \uff1aSENet \u4f7f\u7528\u5168\u5c40\u5e73\u5747\u6c60\u5316 (GAP) \u4f5c\u4e3a\u538b\u7f29\u65b9\u6cd5\uff0c\u4f46\u4e22\u5f03\u4e86\u4f4e\u9891\u4fe1\u606f\u3002\u800c FcaNet \u5219\u4f7f\u7528\u79bb\u6563\u4f59\u5f26\u53d8\u6362 (DCT) \u6765\u538b\u7f29\u7279\u5f81\uff0c\u4f46\u9700\u8981\u624b\u52a8\u9009\u62e9\u9891\u7387\uff0c\u4e14\u8ba1\u7b97\u6210\u672c\u9ad8\u3002\u6b64\u5916\uff0c\u5bf9\u4e8e \u6b63\u4ea4\u6ee4\u6ce2\u5668 \uff1a\u6b63\u4ea4\u6ee4\u6ce2\u5668\u80fd\u591f\u4ece\u7279\u5f81\u7a7a\u95f4\u7684\u4e0d\u540c\u5b50\u7a7a\u95f4\u4e2d\u63d0\u53d6\u4fe1\u606f\uff0c\u4ece\u800c\u63d0\u4f9b\u66f4\u4e30\u5bcc\u7684\u7279\u5f81\u8868\u793a\u3002\u6b63\u4ea4\u6ee4\u6ce2\u5668\u5141\u8bb8\u7f51\u7edc\u4e3a\u6bcf\u4e2a\u901a\u9053\u8d4b\u4e88\u610f\u4e49\uff0c\u4ece\u800c\u63d0\u9ad8\u6ce8\u610f\u529b\u538b\u7f29\u7684\u6709\u6548\u6027\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u6b63\u4ea4\u901a\u9053\u6ce8\u610f\u529b\uff08Orthogonal Channel Attention\uff09 \uff0cOCA \u662f\u4e00\u79cd==\u7528\u4e8e\u63d0\u9ad8\u6df1\u5ea6\u5377\u79ef\u795e\u7ecf\u7f51\u7edc (DCNN) \u6027\u80fd\u7684\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236==\u3002\u5176\u65e8\u5728\u901a\u8fc7\u7a81\u51fa\u76f8\u5173\u7279\u5f81\u5e76\u6291\u5236\u4e0d\u76f8\u5173\u7279\u5f81\u6765\u6539\u8fdb\u7f51\u7edc\u7684\u7279\u5f81\u8868\u793a\uff0c\u4ece\u800c\u63d0\u9ad8\u7f51\u7edc\u7684\u51c6\u786e\u6027\u548c\u6548\u7387\u3002","title":"\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236(CAM)"},{"location":"Program/#sam","text":"\u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236\u548c\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u5177\u6709\u5f02\u66f2\u540c\u5de5\u4e4b\u5999\uff0c\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u65e8\u5728\u6355\u6349\u901a\u9053\u7684\u91cd\u8981\u6027\u7684\u7a0b\u5ea6\uff0c\u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236\u65e8\u5728\u901a\u8fc7\u5f15\u5165\u6ce8\u610f\u529b\u6a21\u5757\uff0c\u4f7f\u6a21\u578b\u80fd\u591f\u81ea\u9002\u5e94\u5730\u5b66\u4e60\u4e0d\u540c\u533a\u57df\u7684\u6ce8\u610f\u529b\u6743\u91cd\u3002\u8fd9\u6837\uff0c\u6a21\u578b\u53ef\u4ee5\u66f4\u52a0\u5173\u6ce8\u91cd\u8981\u7684\u56fe\u50cf\u533a\u57df\uff0c\u800c\u5ffd\u7565\u4e0d\u91cd\u8981\u7684\u533a\u57df spatial-transformer-network: A Tensorflow implementation of Spatial Transformer Networks. Spatial Transformer Networks (STN) is a differentiable module that can be inserted anywhere in ConvNet architecture to increase its geometric invariance. It effectively gives the network the ability to spatially transform feature maps at no extra data or supervision cost. CoordAttention: Code for our CVPR2021 paper coordinate attention ICLR 2021 Deformable DETR: \u57fa\u4e8e\u7a00\u758f\u7a7a\u95f4\u91c7\u6837\u7684\u6ce8\u610f\u529b\u673a\u5236\uff0c\u8ba9DCN\u4e0eTransformer\u4e00\u8d77\u73a9\uff01 - \u77e5\u4e4e Efficient Multi-Scale Attention\uff08ICASSP 2023\uff09 (WACV 2020) ULSA \u5728\u73b0\u6709\u7684\u7814\u7a76\u5f53\u4e2d\uff0cCNN\u548c\u4f20\u7edf\u6ce8\u610f\u529b\u673a\u5236\u90fd\u5b58\u5728\u7740\u4e00\u5b9a\u7684\u5c40\u9650\u6027\uff1a \u5373\u867d\u7136CNN \u5728\u56fe\u50cf\u8bc6\u522b\u7b49\u9886\u57df\u53d6\u5f97\u4e86\u663e\u8457\u6210\u679c\uff0c\u4f46\u5176\u8ba1\u7b97\u590d\u6742\u5ea6\u548c\u53c2\u6570\u6570\u91cf\u4ecd\u7136\u5f88\u9ad8\uff0c\u9650\u5236\u4e86\u5176\u5728\u8d44\u6e90\u53d7\u9650\u8bbe\u5907\u4e0a\u7684\u5e94\u7528\uff0c\u73b0\u6709\u7684\u6ce8\u610f\u529b\u673a\u5236\uff08\u5982 SE-Net, CBAM \u7b49\uff09\u867d\u7136\u80fd\u591f\u6709\u6548\u63d0\u5347\u7279\u5f81\u8868\u8fbe\u80fd\u529b\uff0c\u4f46\u5176\u8ba1\u7b97\u590d\u6742\u5ea6\u548c\u53c2\u6570\u6570\u91cf\u4e5f\u76f8\u5bf9\u8f83\u9ad8\uff0c\u4e0d\u9002\u5408\u8f7b\u91cf\u7ea7 CNN\u3002\u800c\u5b50\u7a7a\u95f4\u5b66\u4e60\u5374\u6709\u7740\u4ee5\u4e0b\u4f18\u52bf\uff1a \u5b50\u7a7a\u95f4\u5b66\u4e60\u901a\u8fc7\u5c06\u7279\u5f81\u56fe\u5212\u5206\u4e3a\u591a\u4e2a\u5b50\u7a7a\u95f4\uff0c\u53ef\u4ee5\u5206\u522b\u5b66\u4e60\u6bcf\u4e2a\u5b50\u7a7a\u95f4\u7684\u6ce8\u610f\u529b\u56fe\uff0c\u53ef\u4ee5\u6709\u6548\u5730\u6355\u6349\u4e0d\u540c\u5c3a\u5ea6\u548c\u4e0d\u540c\u9891\u7387\u7684\u7279\u5f81\u4fe1\u606f\uff0c\u4ece\u800c\u63d0\u5347\u7279\u5f81\u8868\u8fbe\u80fd\u529b\u3002\u57fa\u4e8e\u6b64\uff0c\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u8d85\u8f7b\u91cf\u5b50\u7a7a\u95f4\u6ce8\u610f\u529b\uff08Ultra-Lightweight Subspace Attention\uff09 \uff0cULSA \u662f\u4e00\u79cd\u9488\u5bf9\u8f7b\u91cf\u7ea7 CNN \u8bbe\u8ba1\u7684\u65b0\u578b\u6ce8\u610f\u529b\u6a21\u5757\uff0c\u65e8\u5728\u63d0\u9ad8\u8ba1\u7b97\u6548\u7387\u5e76\u589e\u5f3a\u7279\u5f81\u8868\u8fbe\u80fd\u529b\u3002","title":"\u7a7a\u95f4\u6ce8\u610f\u529b\u673a\u5236(SAM)"},{"location":"Program/#camsam","text":"DANet: Dual Attention Network for Scene Segmentation (CVPR2019) BAM and CBAM: Official PyTorch code for \"BAM: Bottleneck Attention Module (BMVC2018)\" and \"CBAM: Convolutional Block Attention Module (ECCV2018)\" triplet-attention WACV 2021 Plug-and-Play SA-Net (2023) TabAttention \u5728\u5904\u7406\u4e34\u5e8a\u6570\u636e\u65f6\uff0c\u7531\u4e8e\u4e34\u5e8a\u6570\u636e\u901a\u5e38\u5305\u542b\u56fe\u50cf\u548c\u8868\u683c\u6570\u636e\uff0c\u4f46\u73b0\u6709\u7684\u65b9\u6cd5\u901a\u5e38\u5c06\u5b83\u4eec\u5206\u5f00\u5904\u7406\uff0c\u9650\u5236\u4e86\u4fe1\u606f\u4ea4\u4e92\u548c\u77e5\u8bc6\u8f6c\u79fb\u3002\u540c\u65f6\uff0c\u6ce8\u610f\u529b\u673a\u5236\u5df2\u88ab\u8bc1\u660e\u53ef\u4ee5\u663e\u8457\u63d0\u9ad8\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b\u7684\u6027\u80fd\uff0c\u4f46\u5f88\u5c11\u6709\u7814\u7a76\u5c06\u6ce8\u610f\u529b\u6a21\u5757\u4e0e\u8868\u683c\u6570\u636e\u76f8\u7ed3\u5408\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd TabAttention \u3002\u65e8\u5728\u901a\u8fc7\u5f15\u5165\u8868\u683c\u6570\u636e\u6765\u589e\u5f3a\u5377\u79ef\u795e\u7ecf\u7f51\u7edc (CNN) \u7684\u6027\u80fd\u3002 TabAttention \u7684\u6838\u5fc3\u601d\u60f3\u662f\u5ef6\u5c55\u5377\u79ef\u5757\u6ce8\u610f\u529b\u6a21\u5757 (CBAM) \u5230\u65f6\u95f4\u7ef4\u5ea6\uff0c\u901a\u8fc7\u6dfb\u52a0\u4e86\u4e00\u4e2a\u65f6\u95f4\u6ce8\u610f\u529b\u6a21\u5757 (TAM) \u6765\u5b66\u4e60\u6ce8\u610f\u529b\u56fe\u3002\u6b64\u5916\uff0c\u8be5\u6a21\u5757\u5229\u7528\u6765\u81ea\u56fe\u50cf\u7279\u5f81\u56fe\u548c\u8868\u683c\u6570\u636e\u5d4c\u5165\u7684\u6c60\u5316\u4fe1\u606f\u6765\u751f\u6210\u6ce8\u610f\u529b\u56fe\uff0c\u5305\u62ec\u901a\u9053\u6ce8\u610f\u529b\u56fe\u3001\u7a7a\u95f4\u6ce8\u610f\u529b\u56fe\u548c\u65f6\u95f4\u6ce8\u610f\u529b\u56fe\u3002","title":"\u6df7\u5408\u6ce8\u610f\u529b(CAM+SAM)"},{"location":"Program/#_153","text":"\u7ebf\u6027\u6ce8\u610f\u529b\u673a\u5236 (CVPR 2023) Super Token Attention \u73b0\u6709\u7684\u4f20\u7edf\u89c6\u89c9 ViTs \u5728\u6d45\u5c42\u7f51\u7edc\u4e2d\u503e\u5411\u4e8e\u6355\u83b7\u5c40\u90e8\u7279\u5f81\uff0c\u4f1a\u5bfc\u81f4\u5927\u91cf\u5197\u4f59\u8ba1\u7b97\u3002\u540c\u65f6\uff0c \u4e3a\u4e86\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\uff0c\u73b0\u6709\u7684\u8bb8\u591a\u65b9\u6cd5\u91c7\u7528\u5c40\u90e8\u6ce8\u610f\u529b\u6216\u65e9\u671f\u5377\u79ef\uff0c\u4f46\u727a\u7272\u4e86\u5168\u5c40\u5efa\u6a21\u80fd\u529b\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u4ece\u8d85\u50cf\u7d20\u5206\u5272\u4e2d\u5f97\u5230\u542f\u53d1\uff0c \u5728\u540e\u7eed\u5904\u7406\u4e2d\u51cf\u5c11\u4e86\u56fe\u50cf\u57fa\u5143\u7684\u6570\u91cf \uff0c\u5e76\u5728\u89c6\u89c9Transformer\u4e2d\u5f15\u5165\u4e86\u4e00\u79cd Super Token Attention \u3002Super Token Attention\u8bd5\u56fe\u63d0\u4f9b\u4e00\u4e2a\u8bed\u4e49\u4e0a\u6709\u610f\u4e49\u7684\u89c6\u89c9\u5185\u5bb9\u7684\u9576\u5d4c\uff0c\u4ece\u800c==\u51cf\u5c11\u5728\u81ea\u6211\u6ce8\u610f\u529b\u7684token==\uff0c\u4ee5\u53ca\u4fdd\u7559\u5168\u5c40\u5efa\u6a21\u3002STA \u901a\u8fc7\u5c06\u89c6\u89c9\u5185\u5bb9\u5212\u5206\u4e3a\u8d85 token\uff0c\u5728\u8d85 token \u7a7a\u95f4\u8fdb\u884c\u81ea\u6ce8\u610f\u529b\u64cd\u4f5c\uff0c\u4ece\u800c\u6709\u6548\u5730\u5b66\u4e60\u5168\u5c40\u8868\u793a\uff0c\u540c\u65f6\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\u3002 \u4e5f\u8bb8\u7528\u5f97\u4e0a (TMM 2023) MSDA \u4e3a\u4e86\u89e3\u51b3 Vision Transformers (ViTs) \u4e2d\u6d45\u5c42==\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u5197\u4f59\u8ba1\u7b97\u7684\u95ee\u9898==\u3002\u8bba\u6587\u4e2d\u5206\u6790\u5230\u5728\u6d45\u5c42\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u4e2d\uff0c\u6ce8\u610f\u529b\u77e9\u9635\u5448\u73b0\u51fa\u5c40\u90e8\u6027\u548c\u7a00\u758f\u6027\u7684\u7279\u70b9\uff0c\u8fd9\u610f\u5473\u7740\u6d45\u5c42\u7f51\u7edc\u4e2d\u5927\u90e8\u5206\u8fdc\u8ddd\u79bb patch \u4e4b\u95f4\u5728\u8bed\u4e49\u5efa\u6a21\u4e0a\u662f\u65e0\u5173\u7684\uff0c\u56e0\u6b64\u5168\u5c40\u6ce8\u610f\u529b\u673a\u5236\u5b58\u5728==\u5927\u91cf\u5197\u4f59\u8ba1\u7b97==\u3002\u6240\u4ee5\uff0c\u57fa\u4e8e\u8fd9\u4e9b\u5b58\u5728\u7684\u77ed\u5904\uff0c\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u591a\u5c3a\u5ea6\u81a8\u80c0\u6ce8\u610f\u529b ( Multi-Scale Dilated Attention ) \u3002 (ICCV 2023) MSLA \u73b0\u6709\u6a21\u578b\u7684\u5c40\u9650\u6027\u5b58\u5728\u4ee5\u4e0b\u77ed\u5904\uff1a \u8ba1\u7b97\u6210\u672c\u9ad8 \uff1a \u73b0\u6709\u7684\u9ad8\u5206\u8fa8\u7387\u5bc6\u96c6\u9884\u6d4b\u6a21\u578b\u5f80\u5f80\u4f9d\u8d56\u4e8e\u590d\u6742\u7684\u6a21\u578b\u7ed3\u6784\uff0c\u4f8b\u5982 softmax \u6ce8\u610f\u529b\u673a\u5236\u3001\u5927\u5377\u79ef\u6838\u7b49\uff0c\u8fd9\u4f1a\u5bfc\u81f4\u8ba1\u7b97\u6210\u672c\u9ad8\u6602\uff0c \u96be\u4ee5\u5728\u786c\u4ef6\u8bbe\u5907\u4e0a\u90e8\u7f72\u3002 \u6027\u80fd\u63d0\u5347\u6709\u9650 \uff1a \u4e00\u4e9b\u8f7b\u91cf\u7ea7\u7684\u6a21\u578b\u867d\u7136\u8ba1\u7b97\u6210\u672c\u8f83\u4f4e\uff0c\u4f46\u6027\u80fd\u63d0\u5347\u6709\u9650\uff0c\u96be\u4ee5\u6ee1\u8db3\u5b9e\u9645\u5e94\u7528\u7684\u9700\u6c42\u3002\u4e3a\u4e86\u89e3\u51b3\u73b0\u6709\u9ad8\u5206\u8fa8\u7387\u5bc6\u96c6\u9884\u6d4b\u6a21\u578b\u5728\u6548\u7387\u548c\u6027\u80fd\u4e4b\u95f4\u7684\u6743\u8861\u95ee\u9898\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd\u65b0\u7684 \u591a\u5c3a\u5ea6\u7ebf\u6027\u6ce8\u610f\u529b\uff08Multi-Scale Linear Attention\uff09 \u3002\u4e0e\u4ee5\u5f80\u7684\u9ad8\u5206\u8fa8\u7387\u7a20\u5bc6\u9884\u6d4b\u6a21\u578b\u4f9d\u8d56\u4e8e\u7e41\u91cd\u7684softmax\u6ce8\u610f\u529b\u3001\u786c\u4ef6\u6548\u7387\u4f4e\u7684\u5927\u6838\u5377\u79ef\u6216\u590d\u6742\u7684\u62d3\u6251\u7ed3\u6784\u6765\u83b7\u5f97\u826f\u597d\u6027\u80fd\u4e0d\u540c\uff0c\u591a\u5c3a\u5ea6\u7ebf\u6027\u6ce8\u610f\u529b\u4ec5\u9700\u8f7b\u91cf\u7ea7\u548c\u786c\u4ef6\u6548\u7387\u9ad8\u7684\u64cd\u4f5c\u5373\u53ef\u5b9e\u73b0\u5168\u5c40\u611f\u53d7\u91ce\u548c\u591a\u5c3a\u5ea6\u5b66\u4e60\u3002 (ICCV 2023) EAA \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\uff0c\u4f20\u7edf\u7684 Multi-Head Self-Attention (MHSA) \u8ba1\u7b97 \u590d\u6742\u5ea6\u9ad8\uff0c\u96be\u4ee5\u5728\u79fb\u52a8\u8bbe\u5907\u4e0a\u5b9e\u65f6\u8fd0\u884c \u3002\u800c\u73b0\u6709\u7684 Additive Attention \u5219\u9700\u8981\u8ba1\u7b97 key \u548c value \u4e4b\u95f4\u7684\u663e\u5f0f\u4ea4\u4e92\uff0c\u8fd9\u9650\u5236\u4e86\u5176\u6548\u7387\u548c\u7075\u6d3b\u6027\u3002\u6240\u4ee5\uff0c\u8fd9\u7bc7\u8bba\u6587\u8fdb\u4e00\u6b65\u63d0\u51fa\u4e00\u79cd \u6709\u6548\u9644\u52a0\u6ce8\u610f\u529b\uff08Efficient Additive Attention\uff09 \u3002\u65e8\u5728\u89e3\u51b3 Transformer \u6a21\u578b\u5728\u79fb\u52a8\u8bbe\u5907\u4e0a\u90e8\u7f72\u65f6\u9047\u5230\u7684\u6548\u7387\u95ee\u9898\u3002 (2023) MLCA \u73b0\u6709\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027\uff1a \u5927\u591a\u6570\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u53ea\u5173\u6ce8\u901a\u9053\u7279\u5f81\u4fe1\u606f\uff0c\u5ffd\u7565\u4e86\u7a7a\u95f4\u7279\u5f81\u4fe1\u606f\uff0c\u5bfc\u81f4\u6a21\u578b\u7684\u8868\u8fbe\u80fd\u529b\u6216\u76ee\u6807\u68c0\u6d4b\u6027\u80fd\u8f83\u5dee\u3002\u7a7a\u95f4\u6ce8\u610f\u529b\u6a21\u5757\u7684\u590d\u6742\u6027\uff1a \u73b0\u6709\u7684\u7a7a\u95f4\u6ce8\u610f\u529b\u6a21\u5757\u5f80\u5f80\u7ed3\u6784\u590d\u6742\uff0c\u8ba1\u7b97\u91cf\u5927\uff0c\u96be\u4ee5\u76f4\u63a5\u5e94\u7528\u4e8e\u8f7b\u91cf\u7ea7\u7f51\u7edc\u6a21\u578b\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u6df7\u5408\u5c40\u90e8\u901a\u9053\u6ce8\u610f\u529b\uff08Mixed Local Channel Attention\uff09 \uff0cMLCA \u7684\u63d0\u51fa\u4fbf\u662f\u4e3a\u4e86\u89e3\u51b3\u73b0\u6709\u901a\u9053\u6ce8\u610f\u529b\u673a\u5236\u7684\u5c40\u9650\u6027\uff0c\u5e76\u63d0\u9ad8\u76ee\u6807\u68c0\u6d4b\u7f51\u7edc\u7684\u6027\u80fd\u3002 (TIM 2023) LSGA \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\u5b58\u5728\u4ee5\u4e0b\u4e24\u4e2a\u95ee\u9898\uff0c\u5373 Transformer \u8ba1\u7b97\u6210\u672c\u9ad8 : \u4f20\u7edf Transformer \u4f7f\u7528 QKV (Query-Key-Value) \u7ed3\u6784\u8fdb\u884c\u81ea\u6ce8\u610f\u529b\u8ba1\u7b97\uff0c\u9700\u8981\u5927\u91cf\u53c2\u6570\u548c\u8ba1\u7b97\u91cf\uff0c\u5bfc\u81f4\u6a21\u578b\u590d\u6742\u5ea6\u9ad8\uff0c\u8fd0\u884c\u6548\u7387\u4f4e\u3002 \u4f4d\u7f6e\u4fe1\u606f\u7f3a\u5931 : Transformer \u65e0\u6cd5\u76f4\u63a5\u83b7\u53d6 token \u7684\u4f4d\u7f6e\u4fe1\u606f\uff0c\u8fd9\u53ef\u80fd\u5bfc\u81f4\u6a21\u578b\u5728\u5904\u7406\u56fe\u50cf\u65f6\u65e0\u6cd5\u533a\u5206\u4e2d\u5fc3\u50cf\u7d20\u548c\u5468\u56f4\u50cf\u7d20\u7684\u7279\u5f81\uff0c\u5f71\u54cd\u5206\u7c7b\u7cbe\u5ea6\u3002\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u8f7b\u91cf\u81ea\u9ad8\u65af\u6ce8\u610f\u529b\uff08Light Self-Gaussian-Attention\uff09 \uff0c\u5176\u662f\u4e00\u79cd\u8f7b\u91cf\u7ea7\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\uff0c\u7528\u4e8e\u6539\u8fdb Transformer \u5728\u56fe\u50cf\u5904\u7406\u4efb\u52a1\u4e2d\u7684\u6027\u80fd\u3002 (TPAMI 2022) EA \u8bba\u6587\u9996\u5148\u6307\u51fa\u4e86\u73b0\u6709\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\u7f3a\u9677\uff1a \u8ba1\u7b97\u590d\u6742\u5ea6\u9ad8 \uff1a \u81ea\u6ce8\u610f\u529b\u673a\u5236\u7684\u8ba1\u7b97\u590d\u6742\u5ea6\u4e3a O(N^2)\uff0c\u96be\u4ee5\u76f4\u63a5\u5e94\u7528\u4e8e\u56fe\u50cf\u7b49\u5927\u89c4\u6a21\u8f93\u5165\u3002 \u5ffd\u7565\u6837\u672c\u95f4\u5173\u7cfb \uff1a \u81ea\u6ce8\u610f\u529b\u673a\u5236\u4ec5\u5173\u6ce8\u5355\u4e2a\u6837\u672c\u5185\u90e8\u5143\u7d20\u4e4b\u95f4\u7684\u5173\u7cfb\uff0c\u5ffd\u7565\u4e86\u4e0d\u540c\u6837\u672c\u4e4b\u95f4\u7684\u6f5c\u5728\u5173\u8054\uff0c\u9650\u5236\u4e86\u5176\u80fd\u529b\u548c\u7075\u6d3b\u6027\u3002\u6240\u4ee5\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u5916\u90e8\u6ce8\u610f\u529b\uff08External Attention\uff09 \uff0c\u5e0c\u671b\u901a\u8fc7\u5916\u90e8\u6ce8\u610f\u529b\u673a\u5236\u5b66\u4e60\u66f4\u5177\u4ee3\u8868\u6027\u7684\u7279\u5f81\uff0c\u540c\u65f6\u964d\u4f4e\u8ba1\u7b97\u6210\u672c\u3002 (CVPR 2023) TKSA Top-K\u7a00\u758f\u6ce8\u610f\u529b \u6807\u51c6 Transformer \u4e2d\u7684\u81ea\u6ce8\u610f\u529b\u673a\u5236\u5728\u56fe\u50cf\u53bb\u96e8\u4efb\u52a1\u4e2d\u5b58\u5728\u4e00\u4e9b\u5c40\u9650\u6027\uff1a \u5168\u5c40\u4fe1\u606f\u4ea4\u4e92 \uff1a\u6807\u51c6\u81ea\u6ce8\u610f\u529b\u5bf9\u6240\u6709\u67e5\u8be2-\u952e\u5bf9\u8fdb\u884c\u8ba1\u7b97\uff0c\u5bb9\u6613\u5f15\u5165\u65e0\u5173\u4fe1\u606f\uff0c\u5e72\u6270\u7279\u5f81\u805a\u5408\uff0c\u5f71\u54cd\u56fe\u50cf\u7ec6\u8282\u6062\u590d\u3002 \u5197\u4f59\u7279\u5f81 \uff1a\u5168\u8fde\u63a5\u8ba1\u7b97\u6a21\u5f0f\u653e\u5927\u4e86\u8f83\u5c0f\u7684\u76f8\u4f3c\u5ea6\u6743\u91cd\uff0c\u5bfc\u81f4\u7279\u5f81\u4ea4\u4e92\u548c\u805a\u5408\u8fc7\u7a0b\u6613\u53d7\u566a\u58f0\u5f71\u54cd\uff0c\u4ea7\u751f\u5197\u4f59\u6216\u4e0d\u76f8\u5173\u7684\u7279\u5f81\u8868\u793a\u3002\u4e3a\u4e86\u89e3\u51b3\u8fd9\u4e9b\u95ee\u9898\uff0c\u8fd9\u7bc7\u8bba\u6587\u63d0\u51fa\u4e00\u79cd Top-k\u7a00\u758f\u6ce8\u610f\u529b\uff08Top-K Sparse Attention\uff09 \u3002 \u611f\u89c9\u7528\u5f97\u4e0a (2023) ESRA \u9ad8\u6548\u7a7a\u95f4\u538b\u7f29\u6ce8\u610f\u529b \u5728\u73b0\u6709\u7684\u7814\u7a76\u4e2d\uff0c \u867d\u7136Transformer\u5728\u6355\u6349\u957f\u8ddd\u79bb\u4f9d\u8d56\u5173\u7cfb\u65b9\u9762\u8868\u73b0\u51fa\u8272\uff0c\u4f46\u5176\u6a21\u578b\u53c2\u6570\u91cf\u5927\u3001\u8ba1\u7b97\u590d\u6742\u5ea6\u9ad8\uff0c\u5bb9\u6613\u8fc7\u62df\u5408\uff0c\u9650\u5236\u4e86\u5176\u5728\u8ba1\u7b97\u8d44\u6e90\u6709\u9650\u7684\u573a\u666f\u4e0b\u7684\u5e94\u7528\u3002\u800c\u73b0\u6709\u6539\u8fdb\u65b9\u6cd5\u7684\u4e0d\u8db3\uff1a\u5982Swin Transformer\uff0c\u4e3b\u8981\u901a\u8fc7\u51cf\u5c11\u6a21\u578b\u5c42\u6570\u6216\u6ce8\u610f\u529b\u5934\u6570\u91cf\u6765\u964d\u4f4e\u53c2\u6570\u91cf\u548c\u8ba1\u7b97\u590d\u6742\u5ea6\uff0c\u4f46\u8fd9\u79cd\u65b9\u6cd5\u4f1a\u727a\u7272\u6a21\u578b\u7684\u6027\u80fd\u3002\u4e3a\u6b64\uff0c\u8bba\u6587\u63d0\u51fa\u4e00\u79cd \u9ad8\u6548\u7a7a\u95f4\u538b\u7f29\u6ce8\u610f\u529b\uff08Efficient Spatial Reduction Attention\uff09 \uff0cESRA \u901a\u8fc7\u4f7f\u7528\u5377\u79ef\u64cd\u4f5c\u538b\u7f29\u591a\u5934\u81ea\u6ce8\u610f\u529b\uff08MHSA\uff09\u4e2d\u7684\u952e\u548c\u503c\uff0c\u4ece\u800c\u964d\u4f4e\u6a21\u578b\u53c2\u6570\u91cf\u548c\u8ba1\u7b97\u590d\u6742\u5ea6\uff0c\u540c\u65f6\u7f13\u89e3\u8fc7\u62df\u5408\u95ee\u9898\u3002 \u611f\u89c9\u7528\u5f97\u4e0a Agent Attention \u4ee3\u7406\u6ce8\u610f\u529b \u81eaVision Transformer\u95ee\u4e16\u4ee5\u6765\uff0c\u81ea\u6ce8\u610f\u529b\u5728\u8ba1\u7b97\u673a\u89c6\u89c9\u9886\u57df\u53d6\u5f97\u4e86\u663e\u8457\u7684\u8fdb\u6b65\u3002\u7136\u800c\uff0c\u4e4b\u540e\u7684\u5bf9\u4e8e\u81ea\u6ce8\u610f\u529b\u7684\u7814\u7a76\u90fd\u4e0d\u53ef\u907f\u514d\u5730\u9650\u5236\u4e86\u81ea\u6ce8\u610f\u529b\u7684\u5168\u5c40\u63a5\u53d7\u57df\uff0c\u963b\u788d\u4e86\u6a21\u578b\u5bf9\u8fdc\u7a0b\u5173\u7cfb\u8fdb\u884c\u5efa\u6a21\u7684\u80fd\u529b\u3002 \u800c\u5bf9\u4e8e\u7ebf\u6027\u6ce8\u610f\u529b\uff0c\u5176\u4e0e\u9650\u5236\u611f\u53d7\u91ce\u7684\u601d\u60f3\u76f8\u53cd\uff0c\u662f\u901a\u8fc7\u964d\u4f4e\u8ba1\u7b97\u590d\u6742\u5ea6\u76f4\u63a5\u89e3\u51b3\u4e86\u8ba1\u7b97\u6311\u6218\u3002\u5728\u5148\u524d\u7684\u7ebf\u6027\u6ce8\u610f\u529b\u7684\u7814\u7a76\u4e2d\uff0c\u50cf\u662f\u91c7\u7528\u6df1\u5ea6\u5377\u79ef\u6765\u4fdd\u6301\u7279\u5f81\u591a\u6837\u6027\u7684\u65b9\u6cd5\u867d\u7136\u662f\u6709\u6548\u7684\uff0c\u4f46\u5b83\u4eec\u4ecd\u5b58\u5728\u7ebf\u6027\u6ce8\u610f\u529b\u6709\u9650\u7684\u8868\u8fbe\u80fd\u529b\u95ee\u9898\u3002 \u57fa\u4e8e\u6b64\uff0c\u8bba\u6587\u63d0\u51fa\u4e86\u4e00\u79cd\u65b0\u7684\u6ce8\u610f\u529b Agent Attention \u3002\u5176\u521b\u65b0\u6027\u5730\u5f15\u5165\u4e86\u4e00\u7ec4\u989d\u5916\u7684\u4ee4\u724cA\u7684\u6ce8\u610f\u4e09\u5143\u7ec4\uff08Q\uff0cK\uff0cV\uff09\uff0c\u5e76\u4ea7\u751f\u4e00\u79cd\u8868\u793a\u4e3a\u56db\u5143\u7ec4\uff08Q\uff0cA\uff0cK\uff0cV\uff09\u7684\u4ee3\u7406\u6ce8\u610f\u529b\u5c06\u4ee3\u7406\u4ee4\u724cA\u7684\u9644\u52a0\u96c6\u5408\u5f15\u5165\u5230\u4f20\u7edf\u6ce8\u610f\u529b\u6a21\u5757\u4e2d\u3002\u4ee3\u7406\u4ee4\u724c\u9996\u5148\u5145\u5f53\u67e5\u8be2\u4ee4\u724cQ\u7684\u4ee3\u7406\uff0c\u4ee5\u805a\u96c6\u6765\u81eaK\u548cV\u7684\u4fe1\u606f\uff0c\u7136\u540e\u5c06\u8be5\u4fe1\u606f\u5e7f\u64ad\u56deQ\u3002\u5047\u8bbe\u4ee3\u7406\u4ee4\u724c\u7684\u6570\u91cf\u53ef\u4ee5\u8bbe\u8ba1\u4e3a\u8fdc\u5c0f\u4e8e\u67e5\u8be2\u4ee4\u724c\u7684\u6570\u91cf\uff0c\u5219\u4ee3\u7406\u6ce8\u610f\u529b\u6bd4\u5e7f\u6cdb\u91c7\u7528\u7684Softmax\u6ce8\u610f\u529b\u660e\u663e\u66f4\u6709\u6548\uff0c\u540c\u65f6\u8fd8\u80fd\u4fdd\u6301\u5168\u5c40\u4e0a\u4e0b\u6587\u5efa\u6a21\u80fd\u529b\u3002\u6b64\u5916\uff0c\u8bba\u6587\u8fd8\u8bba\u8bc1\u4e86\u6240\u63d0\u51fa\u7684 Agent Attention \u7b49\u4ef7\u4e8e\u7ebf\u6027\u6ce8\u610f\u7684\u4e00\u79cd\u63a8\u5e7f\u5f62\u5f0f\u3002","title":"\u8f7b\u91cf\u7ea7\u7f51\u7edc\u6a21\u578b"},{"location":"Program/#other","text":"EPSANet ACCV 2021 CSRA OutLook Attention \u8bba\u6587\u6307\u51fa ViTs \u5728\u6700\u8fd1\u7684\u5206\u7c7b\u7b49\u4efb\u52a1\u4e2d\u663e\u793a\u51fa\u57fa\u4e8e\u81ea\u6ce8\u610f\u529b\u7684\u5de8\u5927\u6f5c\u529b\uff0c\u4f46\u5982\u679c\u6ca1\u6709\u63d0\u4f9b\u989d\u5916\u7684\u6570\u636e\uff0c\u5176\u6027\u80fd\u4ecd\u7136\u4e0d\u5982 CNN\u3002==\u5728\u8fd9\u9879\u5de5\u4f5c\u4e2d\uff0c\u8bba\u6587\u6307\u51fa\u9650\u5236 ViTs \u6027\u80fd\u7684\u4e00\u4e2a\u4e3b\u8981\u56e0\u7d20\u662f ViTs \u5728\u5c06\u7cbe\u7ec6\u7ea7\u522b\u7684\u7279\u5f81\u7f16\u7801\u5230\u4ee4\u724c\u8868\u793a\u4e2d\u65f6\u7684\u6548\u7387\u8f83\u4f4e\u3002\u800c\u4e3a\u4e86\u89e3\u51b3\u8fd9\u4e2a\u95ee\u9898\uff0c\u8bba\u6587\u5f15\u5165\u4e86\u4e00\u79cd\u65b0\u7684\u6ce8\u610f\u529b\uff0c\u5373 OutLook Attention\u3002OutLook Attention \u4e0e\u5173\u6ce8\u5168\u5c40\u4f9d\u8d56\u6a21\u578b\u7684\u81ea\u6ce8\u610f\u529b\u4e0d\u540c\uff0c==OutLook Attention \u53ef\u4ee5\u6709\u6548\u5730\u5c06\u66f4\u7cbe\u7ec6\u7684\u7279\u5f81\u548c\u4e0a\u4e0b\u6587\u7f16\u7801\u4e3a\u4ee4\u724c \uff0c\u4ece\u800c\u5229\u7528\u7cbe\u7ec6\u5c42\u6b21\u7684\u4fe1\u606f\u6765\u4e30\u5bcc\u8868\u5f81\u3002 (CVPR 2022) Deformable Attention \u53ef\u53d8\u5f62\u6ce8\u610f\u529b (CVPR 2023) BRA \u53cc\u5c42\u8def\u7531\u6ce8\u610f\u529b","title":"other"},{"location":"Program/#_154","text":"10\u79cd\u6da8\u70b9\u5373\u63d2\u5373\u7528\u6a21\u5757 \u6ce8\u610f\u529b \u5408\u96c6\u7bc7\u6765\u5566\uff08\u4e00\uff09\uff01\uff01\uff01(\u9644\u539f\u6587\u5730\u5740+\u8bba\u6587+\u4ee3\u7801) - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#tips_2","text":"torch.backends.cudnn.benchmark = True","title":"Tips"},{"location":"Program/#_155","text":"","title":"\u6570\u636e"},{"location":"Program/#_156","text":"","title":"\u65b9\u6cd5"},{"location":"Program/#_157","text":"","title":"\u8fc1\u79fb\u5b66\u4e60"},{"location":"Program/#_158","text":"","title":"\u5b9e\u9a8c"},{"location":"Program/#_159","text":"\u6d88\u8d39\u7ea7\u663e\u5361\u5bf9\u5355\u7cbe\u5ea6\u8ba1\u7b97\u6709\u4f18\u5316\uff0c\u670d\u52a1\u5668\u7ea7\u663e\u5361\u5bf9\u53cc\u7cbe\u5ea6\u8ba1\u7b97\u6709\u4f18\u5316","title":"\u8bad\u7ec3\u901f\u5ea6"},{"location":"Program/#_160","text":"","title":"\u663e\u5b58\u5360\u7528"},{"location":"Program/#_161","text":"\u7f51\u7edc\u6a21\u578b\u5360\u7528 \u7f51\u7edc\u6a21\u578b\u5360\u7528\uff1a \u4e3b\u8981\u6307\u7f51\u7edc\u4e2d\u6709\u53c2\u6570\u7684\u5c42\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u6709\u53c2\u6570\u7684\u5c42\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u6a21\u578b\u8f93\u5165\u53ca\u8f93\u51fa\uff1a \u8bad\u7ec3\u8fc7\u7a0b\u4e2d\u7684\u4e2d\u95f4\u53d8\u91cf\u6307\u8bad\u7ec3\u8fc7\u7a0b\u9700\u8981\u4fdd\u5b58\u6bcf\u4e00\u5c42\u8f93\u5165\u8f93\u51fa\u7684\u4e2d\u95f4\u53d8\u91cf\uff0c\u4e00\u822c\u540e\u7eed\u53cd\u5411\u4f20\u5bfc\uff0c\u66f4\u65b0\u68af\u5ea6 \u4f18\u5316\u5668\u7684\u53c2\u6570\uff1a \u9664\u4e86\u4fdd\u5b58\u6743\u91cd\u4e4b\u5916\uff0c\u8fd8\u8981\u4fdd\u5b58\u5bf9\u5e94\u7684\u68af\u5ea6\uff0c\u7528\u4e8e\u68af\u5ea6\u66f4\u65b0\uff0c\u5c24\u5176\u5bf9\u54ea\u4e9b\u9700\u8981\u8bb0\u5f55\u5386\u53f2\u68af\u5ea6\u3001\u81ea\u9002\u5e94\u5b66\u4e60\u7387\u7684\u4f18\u5316\u5668\u6765\u8bf4 \u6846\u67b6\u81ea\u8eab\u7684\u663e\u5b58\u5f00\u9500","title":"\u8bad\u7ec3"},{"location":"Program/#_162","text":"\u4e0d\u53ef\u63a7\u5236\u7a7a\u95f4 : \u6307\u7cfb\u7edf\u5206\u914d\u7684\u7a7a\u95f4\uff0c\u5982\u6bcf\u4e2a\u8fdb\u7a0b CUDA Context \u6240\u5360\u7528\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u4e00\u822c\u5728 100-300MB \u5de6\u53f3\uff1b \u8f93\u5165\u8f93\u51fa :\u6307\u7528\u6237\u81ea\u884c\u5206\u914d\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u5982\u6a21\u578b\u8f93\u5165\u8f93\u51fa Tensor \u5360\u7528\u7684\u7a7a\u95f4\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u8f93\u5165\u4e0e\u8f93\u51fa\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u6a21\u578b\u53c2\u6570 \u6307\u8bad\u7ec3\u7684\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b\u7684\u53c2\u6570\u6240\u5360\u7528\u7684\u663e\u5b58\u7a7a\u95f4\uff0c\u6211\u4eec\u9700\u8981\u5c06\u6a21\u578b\u53c2\u6570\u52a0\u8f7d\u5230\u663e\u5b58\u4e2d\uff0c\u624d\u80fd\u8fdb\u884c\u8ba1\u7b97\uff0c\u5373\u795e\u7ecf\u7f51\u7edc\u4e2d\u201c\u6709\u53c2\u6570\u7684\u5c42\u201d\u5982\u4f55\u5360\u7528\u663e\u5b58\uff1f \u201c\u8fd0\u884c\u65f6\u7a7a\u95f4\u201d \u662f\u6307\u6a21\u578b\u7684\u7b97\u5b50\u5728\u8ba1\u7b97\u7684\u65f6\u5019\uff0c\u9700\u8981\u7684\u663e\u5b58\u7a7a\u95f4","title":"\u63a8\u7406"},{"location":"Program/#_163","text":"\u6539\u7cbe\u5ea6\uff0c\u4f7f\u7528\u6df7\u5408\u7cbe\u5ea6 Relu() \u6709\u4e00\u4e2a\u9ed8\u8ba4\u53c2\u6570 inplace \uff0c\u9ed8\u8ba4\u8bbe\u7f6e\u4e3aFalse\u3002\u5f53\u8bbe\u7f6e\u4e3aTrue\u65f6\uff0c\u6211\u4eec\u5728\u901a\u8fc7relu()\u8ba1\u7b97\u5f97\u5230\u7684\u65b0\u503c\u4e0d\u4f1a\u5360\u7528\u65b0\u7684\u7a7a\u95f4\uff0c\u800c\u662f\u76f4\u63a5\u8986\u76d6\u539f\u6765\u7684\u503c\uff0c\u8fd9\u4e5f\u5c31\u662f\u4e3a\u4ec0\u4e48\u5f53inplace\u53c2\u6570\u8bbe\u7f6e\u4e3aTrue\u65f6\u53ef\u4ee5\u8282\u7701\u4e00\u90e8\u5206\u5185\u5b58\u7684\u7f18\u6545\u3002 \u51cf\u5c11batch \u727a\u7272\u8ba1\u7b97\u901f\u5ea6\u51cf\u5c11\u663e\u5b58\u4f7f\u7528\u91cf: PyTorch\u4e2d\uff0c\u5982\u679c\u4e00\u4e2a\u6a21\u578b\u5360\u7528\u7684\u663e\u5b58\u592a\u5927\u4e86\uff0c\u53ef\u4ee5\u5c06\u4e00\u4e2a\u8ba1\u7b97\u8fc7\u7a0b\u5206\u6210\u4e24\u534a\uff0c\u5148\u8ba1\u7b97\u524d\u4e00\u534a\uff0c\u4fdd\u5b58\u540e\u4e00\u534a\u9700\u8981\u7684\u4e2d\u95f4\u7ed3\u679c\uff0c\u7136\u540e\u518d\u8ba1\u7b97\u540e\u4e00\u534a","title":"\u964d\u4f4e\u6a21\u578b\u8bad\u7ec3\u663e\u5b58"},{"location":"Program/#loss","text":"","title":"Loss\u9009\u62e9"},{"location":"Program/#_164","text":"\u5206\u7c7b\u548c\u56de\u5f52\u4efb\u52a1\u7684\u5e38\u7528\u635f\u5931\u51fd\u6570","title":"\u53c2\u8003"},{"location":"Program/#_165","text":"\u3010\u5c0f\u840c\u4e94\u5206\u949f\u3011\u673a\u5668\u5b66\u4e60 | \u4ea4\u53c9\u9a8c\u8bc1 Cross-Validation_\u54d4\u54e9\u54d4\u54e9_bilibili","title":"\u4ea4\u53c9\u9a8c\u8bc1"},{"location":"Program/#tips_3","text":"CPython CPython \u662f Python \u5b98\u65b9\u7684\u6807\u51c6\u5b9e\u73b0\uff0c\u7531 C \u8bed\u8a00\u7f16\u5199\u3002\u5b83\u8d1f\u8d23\u5c06 Python \u4ee3\u7801\u89e3\u6790\u3001\u7f16\u8bd1\u4e3a\u5b57\u8282\u7801\uff0c\u5e76\u5728\u865a\u62df\u673a\u4e2d\u6267\u884c\u3002 \u7edd\u5927\u591a\u6570 Python \u7528\u6237\u7528\u7684\u90fd\u662f CPython\u3002\u5b83\u652f\u6301 C/C++ \u6269\u5c55\u6a21\u5757\uff08\u5982 .so \u6587\u4ef6\uff09\uff0c\u4e5f\u662f\u6240\u6709\u7b2c\u4e09\u65b9\u5e93\u517c\u5bb9\u7684\u4e3b\u6d41 Python \u89e3\u91ca\u5668\u3002 \u5176\u4ed6\u5b9e\u73b0\u8fd8\u6709 PyPy\uff08JIT\uff09\u3001Jython\uff08Java\uff09\u3001IronPython\uff08.NET\uff09\u7b49\uff0c\u4f46 CPython \u662f\u6700\u5e38\u7528\u548c\u6700\u517c\u5bb9\u7684\u7248\u672c","title":"Tips"},{"location":"Program/#tcl","text":"","title":"TCL"},{"location":"Program/#_166","text":"","title":"\u57fa\u672c\u77e5\u8bc6"},{"location":"Program/#list","text":"\u4e00\u7ec4\u5355\u8bcd\u6216\u8005\u4f7f\u7528\u53cc\u5f15\u53f7\u6216\u5927\u62ec\u53f7\u53ef\u4ee5\u7528\u6765\u8868\u793a\u4e00\u4e2a\u7b80\u5355\u7684\u5217\u8868 #!/usr/bin/tclsh set myVariable { red green blue } puts [ lindex $myVariable 2 ] set myVariable \"red green blue\" puts [ lindex $myVariable 1 ] blue green","title":"list"},{"location":"Program/#_167","text":"#!/usr/bin/tclsh set marks ( english ) 80 puts $marks ( english ) set marks ( mathematics ) 90 puts $marks ( mathematics ) 80 90","title":"\u5173\u8054\u6570\u7ec4"},{"location":"Program/#_168","text":"TCL\u6570\u636e\u7c7b\u578b - Tcl\u6559\u7a0b (yiibai.com)","title":"\u53c2\u8003"},{"location":"Program/#cuda","text":"","title":"CUDA"},{"location":"Program/#_169","text":"","title":"\u7b80\u4ecb"},{"location":"Program/#cuda_1","text":"CUDA\u5efa\u7acb\u5728NVIDIA\u7684GPU\u4e0a\u7684\u4e00\u4e2a\u901a\u7528\u5e76\u884c\u8ba1\u7b97\u5e73\u53f0\u548c\u7f16\u7a0b\u6a21\u578b","title":"\u4ec0\u4e48\u662fCUDA"},{"location":"Program/#gpu_1","text":"\u6838\u5fc3\u6570\uff1a\u4e3aGPU\u63d0\u4f9b\u8ba1\u7b97\u80fd\u529b\u7684\u786c\u4ef6\u5355\u5143\uff0c\u6838\u5fc3\u6570\u91cf\u8d8a\u591a\uff0c\u53ef\u5e76\u884c\u8fd0\u7b97\u7684\u7ebf\u7a0b\u6570\u91cf\u4e5f\u5c31\u8d8a\u591a GPU\u663e\u5b58\u5bb9\u91cf GPU\u8ba1\u7b97\u5cf0\u503c\uff1a\u4ee3\u8868GPU\u7684\u6700\u5927\u8ba1\u7b97\u80fd\u529b \u663e\u5b58\u5e26\u5bbd\uff1a\u8fd0\u7b97\u5355\u5143\u4e0e\u663e\u5b58\u4e4b\u95f4\u7684\u901a\u4fe1\u901f\u7387 \u4e0b\u56fe\u7531GPT\u751f\u6210\uff1a","title":"GPU\u6027\u80fd\u6307\u6807"},{"location":"Program/#_170","text":"\u63a7\u5236\u5668\uff1a \u7b97\u6570\u903b\u8f91\u5355\u5143 \u7f13\u5b58\u5668 \u52a8\u6001\u968f\u673a\u5b58\u53d6\u50a8\u5b58\u5668","title":"\u67b6\u6784"},{"location":"Program/#_171","text":"\u53ef\u4ee5\u7528C++\u6216python","title":"\u5f00\u53d1\u73af\u5883"},{"location":"Program/#basic_1","text":"","title":"basic"},{"location":"Program/#kernel-function","text":"\u4e3b\u673a\u5bf9\u8bbe\u5907\u7684\u8c03\u7528\u662f\u901a\u8fc7\u6838\u51fd\u6570\u8fdb\u884c\u7684 __global__\u548cvoid\u7684\u4e66\u5199\u548c\u51fd\u6570\u662f\u4e24\u4e2a\u91cd\u8981\u7684\u89c4\u5219 \u6838\u51fd\u6570 \u53ea\u80fd\u8bbf\u95eeGPU\u5185\u5b58 CPU\u4e0eGPU\u662f\u65e0\u6cd5\u76f8\u4e92\u76f4\u63a5\u8bbf\u95ee\u5404\u81ea\u5185\u5b58\u7684 \u901a\u8fc7PCIE\u8fdb\u884c\u76f8\u4e92\u8bbf\u95ee \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528\u53d8 \u957f\u53c2\u6570 \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528 \u9759\u6001\u53d8\u91cf \u6838\u51fd\u6570\u4e0d\u80fd\u4f7f\u7528 \u51fd\u6570\u6307\u9488 \u6838\u51fd\u6570\u5177\u6709 \u5f02\u6b65\u6027 CPU\u4e3b\u673a\u65e0\u6cd5\u63a7\u5236GPU\u8bbe\u5907\u7684\u6267\u884c CPU\u4e3b\u673a\u4e0d\u4f1a\u7b49\u5f85\u6838\u51fd\u6570\u6267\u884c\u5b8c\u6bd5 \u6240\u4ee5\u6211\u4eec\u9700\u8981\u663e\u793a\u7684\u8c03\u7528\u540c\u6b65\u51fd\u6570\u540c\u6b65\u4e3b\u673aCPU \u6838\u51fd\u6570\u4e0d\u652f\u6301C++\u7684iostream, \u8981\u4f7f\u7528printf\u6765\u663e\u793a \u4e3a\u4ec0\u4e48\u53ef\u4ee5\u4f7f\u7528printf? \u4e00\u4e2ahelloworld\u6838\u51fd\u6570 //\u58f0\u660e __global__ void hello_from_gpu () { printf ( \"Hello World from the the GPU \\n \" ); } //\u8c03\u7528 hello_from_gpu <<< 1 , 1 >>> (); //<<<grid_size, block_size>>>\u6307\u5b9a\u7ebf\u7a0b\u5757\u548c\u7ebf\u7a0b\u6570\u91cf","title":"\u6838\u51fd\u6570(Kernel function)"},{"location":"Program/#_172","text":"\u4f7f\u7528\u539f\u56e0\uff1aCPU\u4e3b\u673a\u4e0d\u4f1a\u7b49\u5f85\u6838\u51fd\u6570\u6267\u884c\u5b8c\u6bd5 cudaDeviceSynchronize()","title":"\u540c\u6b65"},{"location":"Program/#_173","text":"","title":"\u6a21\u578b"},{"location":"Program/#gridblockthread","text":"\u6b63\u5e38 \u7a0b\u5e8f\u6267\u884c \u5728host\uff08CPU\uff09\u7aef\uff0c\u5f53\u9700\u8981\u5230device\uff08GPU\uff09\u6267\u884c\u65f6\uff0c\u542f\u52a8kernel\uff08\u6838\u51fd\u6570\uff0c\u4e00\u4e2akernel\u5bf9\u5e94\u4e00\u4e2a\u7ebf\u7a0b\uff09\u8c03\u7528 GPU \u3002\uff08K-G-B-T\uff09\uff0c\u4e00\u4e2akernel\u5bf9\u5e94\u4e00\u4e2agrid\uff0c\u542f\u52a8\u4e00\u4e2akernel\u7684\u65f6\u5019\u9700\u8981\u5236\u5b9agrid\u548cblock\u7684\u7ef4\u5ea6 \u7ebf\u7a0b(Thread)\uff1a \u4e00\u822c\u901a\u8fc7GPU\u7684\u4e00\u4e2a\u6838\u8fdb\u884c\u5904\u7406; \u53d7wrap\u5f71\u54cd\uff0c\u4e00\u822c\u8bbe\u7f6e\u4e3a32\u7684\u6574\u6570\u500d \u7ebf\u7a0b\u5757 (Block)\uff1a \u7531\u591a\u4e2a\u7ebf\u7a0b\u7ec4\u6210\uff1b \u5404block\u662f\u5e76\u884c\u6267\u884c\u7684\uff0cblock\u95f4\u65e0\u6cd5\u901a\u4fe1\uff0c\u4e5f\u6ca1\u6709\u6267\u884c\u987a\u5e8f \u3002 \u7ebf\u7a0b\u683c (Grid)\uff1a \u7531\u591a\u4e2a\u7ebf\u7a0b\u5757\u7ec4\u6210\u3002 \u7ebf\u7a0b\u5206\u5757\u662f\u903b\u8f91\u4e0a\u7684\u5212\u5206\uff0c \u7269\u7406\u4e0a\u7ebf\u7a0b\u4e0d\u5206\u5757 \u6700\u5927\u5141\u8bb8\u7ebf\u7a0b\u5757\u5927\u5c0f\uff1a 1024 \u6700\u5927\u5141\u8bb8\u7f51\u683c\u5927\u5c0f\uff1a 231 - 1 \uff08\u9488\u5bf9\u4e00\u7ef4\u7f51\u683c\uff09 dim, idx \u6574\u4e2a\u59273*3*3\u5927\u84dd\u8272\u662fgrid\u5757\uff0c \u5927\u7eff\u8272$4 \\times 4 \\times 4$\u662fblock\u5757\uff0c\u5c0f\u7eff\u8272\u65b9\u5757\u662f\u7ebf\u7a0b gridDim.x=3 gridDim.y=3 gridDim.z=3 blockDim.x=4 blockDim.y=4 blockDim.z=4 #\u6ce8\u610f\u6ca1\u6709threadDim, \u611f\u89c9\u7528\u4e24\u4e2a\u5b9a\u4e49\u5c31\u597d\u4e860.0 \u603b\u7684\u7ebf\u7a0b\u4e2a\u6570 N = gridDim.x * gridDim.y * gridDim.z * blockDim.x * blockDim.y * blockDim.z \u627e\u7ebf\u7a0bidx 1.\u5148\u627e\u5230\u5f53\u524d\u7ebf\u7a0b\u4f4d\u4e8e\u7ebf\u7a0b\u683c\u4e2d\u7684\u54ea\u4e00\u4e2a\u7ebf\u7a0b\u5757blockId\uff0c \u7c7b\u4f3c\u4e00\u4e2a\u642d\u79ef\u6728\u7684\u65b9\u5f0f blockId = blockIdx.x + blockIdx.y*gridDim.x + blockIdx.z*gridDim.x*gridDim.y; 2.\u63a5\u7740\u627e\u5230\u5f53\u524d\u7ebf\u7a0b\u4f4d\u4e8e\u7ebf\u7a0b\u5757\u4e2d\u7684\u54ea\u4e00\u4e2a\u7ebf\u7a0bthreadId threadId = threadIdx.x + threadIdx.y*blockDim.x + threadIdx.z*blockDim.x*blockDim.y; 3.\u8ba1\u7b97\u4e00\u4e2a\u7ebf\u7a0b\u5757\u4e2d\u4e00\u5171\u6709\u591a\u5c11\u4e2a\u7ebf\u7a0bM M = blockDim.x*blockDim.y*blockDim.z 4.\u6c42\u5f97\u5f53\u524d\u7684\u7ebf\u7a0b\u5e8f\u5217\u53f7idx idx = threadId + M*blockId; \uff0c \u8fd9\u91cc\u5b9e\u73b0\u7684\u529f\u80fd\u662f\u4e24\u4e2a\u957f\u5ea6\u4e3an\u7684tensor\u76f8\u52a0 \uff0c \u6bcf\u4e2ablock\u67091024\u4e2a\u7ebf\u7a0b \uff0c \u4e00\u5171\u6709n / 1024 \u4e2ablock \u3002 __global__ void add2_kernel ( float * c , const float * a , const float * b , int n ) { for ( int i = blockIdx . x * blockDim . x + threadIdx . x ; \\ i < n ; i += gridDim . x * blockDim . x ) { c [ i ] = a [ i ] + b [ i ]; } } void launch_add2 ( float * c , const float * a , const float * b , int n ) { dim3 grid (( n + 1023 ) / 1024 ); # + 1023 \u662f\u4e3a\u4e86\u5411\u4e0a\u53d6\u6574 dim3 block ( 1024 ); add2_kernel <<< grid , block >>> ( c , a , b , n ); } //\u77e9\u9635\u4e58\u6cd5 #include <stdio.h> #include <cuda_runtime.h> // Matrix multiplication kernel - basic version __global__ void matrixMulBasic ( float * A , float * B , float * C , int M , int N , int K ) { // Calculate global row and column for this thread int row = blockIdx . y * blockDim . y + threadIdx . y ; int col = blockIdx . x * blockDim . x + threadIdx . x ; // Check if this thread should compute if ( row < M && col < N ) { float sum = 0.0f ; // Each thread computes one element of C for ( int k = 0 ; k < K ; k ++ ) { sum += A [ row * K + k ] * B [ k * N + col ]; } C [ row * N + col ] = sum ; } } int main () { // Matrix dimensions const int M = 16 ; // A rows const int K = 16 ; // A cols, B rows const int N = 16 ; // B cols // Step 1: Allocate host memory size_t bytes_A = M * K * sizeof ( float ); size_t bytes_B = K * N * sizeof ( float ); size_t bytes_C = M * N * sizeof ( float ); float * h_A = new float [ M * K ]; float * h_B = new float [ K * N ]; float * h_C = new float [ M * N ]; // Step 2: Initialize host matrices for ( int i = 0 ; i < M ; i ++ ) { for ( int j = 0 ; j < K ; j ++ ) { h_A [ i * K + j ] = 1.0f ; // Simple initialization } } for ( int i = 0 ; i < K ; i ++ ) { for ( int j = 0 ; j < N ; j ++ ) { h_B [ i * N + j ] = 2.0f ; // Simple initialization } } // Step 3: Allocate device memory float * d_A , * d_B , * d_C ; cudaMalloc ( & d_A , bytes_A ); cudaMalloc ( & d_B , bytes_B ); cudaMalloc ( & d_C , bytes_C ); // Step 4: Copy data to device cudaMemcpy ( d_A , h_A , bytes_A , cudaMemcpyHostToDevice ); cudaMemcpy ( d_B , h_B , bytes_B , cudaMemcpyHostToDevice ); // Step 5: Set up grid and block dimensions dim3 threadsPerBlock ( 16 , 16 ); dim3 blocksPerGrid (( N + threadsPerBlock . x - 1 ) / threadsPerBlock . x , ( M + threadsPerBlock . y - 1 ) / threadsPerBlock . y ); // Step 6: Launch kernel matrixMulBasic <<< blocksPerGrid , threadsPerBlock >>> ( d_A , d_B , d_C , M , N , K ); }","title":"grid\uff0cblock\uff0cthread"},{"location":"Program/#memory","text":"\u6bcf\u4e2athread\u6709\u72ec\u7acb\u7684 Register (\u7a0b\u5e8f\u8ba1\u6570\u5668\u548c\u72b6\u6001\u5bc4\u5b58\u5668)\u548c Local Memory \uff0c \u6bcf\u4e2ablock\u6709\u72ec\u7acb\u7684 share memory , block\u4e2d\u7684\u6240\u6709thread\u5171\u4eabshare memory \u6bcf\u4e2agrid \u6709\u72ec\u7acb\u7684 global \u3001 constant \u3001 texture memory \u5171\u4eab\u5185\u5b58\u4f4d\u4e8e\u82af\u7247\u4e0a(on-chip)\uff0c\u8bbf\u95ee\u5ef6\u8fdf\u6bd4\u5168\u5c40\u5185\u5b58\u4f4e\u7ea6100\u500d\u3002 \u8bbf\u95eeglobal memory\u7684\u5ef6\u8fdf\u6700\u5927\uff0c\u63d0\u5347\u6027\u80fd\u7684\u91cd\u8981\u65b9\u6cd5\u4e4b\u4e00\u53ef\u80fd\u662f\u51cf\u5c11\u5bf9global memory\u7684\u8bbf\u5b58\u6b21\u6570 \u8bbf\u95eeglobal memory\u7684\u7ebf\u7a0b\u6570\u6ca1\u6709\u9650\u5236\uff0c\u4efb\u4f55block\u4e0a\u7684\u4efb\u4f55\u7ebf\u7a0b\u90fd\u53ef\u4ee5\u8bfb\u5199global memory\uff0c \u4f46\u662f\u5927\u91cf\u5e76\u53d1\u8bfb\u5199\u4f1a\u5bfc\u81f4\u5ef6\u8fdf\u5f88\u5927 global memory\u5c31\u662f\u4e00\u5757\u5f88\u5927\u7684on-board memory\uff0c\u5e76\u4e14\u6709\u5f88\u9ad8\u7684latency\u3002\u800cshared memory\u6b63\u597d\u76f8\u53cd\uff0c\u662f\u4e00\u5757\u5f88\u5c0f\uff0c\u4f4e\u5ef6\u8fdf\u7684on-chip memory\uff0c\u6bd4global memory\u62e5\u6709\u9ad8\u5f97\u591a\u7684\u5e26\u5bbd \u7531\u4e8eshared memory\u548cL1\u8981\u6bd4L2\u548cglobal memory\u66f4\u63a5\u8fd1SM\uff0cshared memory\u7684\u5ef6\u8fdf\u6bd4global memory\u4f4e20\u523030\u500d\uff0c\u5e26\u5bbd\u5927\u7ea6\u9ad810\u500d\u3002 \u63d0\u73b0shared memory\u4e8eglobal memor\u6027\u80fd\u5dee\u8ddd\u7684\u6848\u4f8b\uff1a\u77e9\u9635\u4e58\u6cd5","title":"memory"},{"location":"Program/#cuda_2","text":"CUDA\u4e4b\u9759\u6001\u3001\u52a8\u6001\u5171\u4eab\u5185\u5b58\u5206\u914d\u8be6\u89e3_cuda \u52a8\u6001\u5185\u5b58\u5206\u914d-CSDN\u535a\u5ba2","title":"CUDA\u4e4b\u9759\u6001\u3001\u52a8\u6001\u5171\u4eab\u5185\u5b58\u5206\u914d\u8be6\u89e3"},{"location":"Program/#_174","text":"__global__ void staticReverse ( int * d , int n ) { __shared__ int s [ 64 ]; int t = threadIdx . x ; int tr = n - t -1 ; s [ t ] = d [ t ]; __syncthreads (); d [ t ] = s [ tr ]; } \u5728\u8fd9\u4e2a\u6838\u51fd\u6570\u4e2d\uff0c t \u548c tr \u5206\u522b\u4ee3\u8868\u4e86\u539f\u59cb\u548c\u5012\u5e8f\u4e4b\u540e\u6570\u7ec4\u7684\u4e0b\u6807\u7d22\u5f15\u3002\u6bcf\u4e2a\u7ebf\u7a0b\u4f7f\u7528\u8bed\u53e5 s[t] = d[t] \u5c06\u5168\u5c40\u5185\u5b58\u7684\u6570\u636e\u62f7\u8d1d\u5230\u5171\u4eab\u5185\u5b58\uff0c\u53cd\u5411\u5de5\u4f5c\u662f\u901a\u8fc7\u8bed\u53e5 d[t] = s[tr] \u6765\u5b8c\u6210\u7684\u3002\u4f46\u662f\u5728\u6267\u884c\u7ebf\u7a0b\u8bbf\u95ee\u5171\u4eab\u5185\u5b58\u4e2d\u88ab\u7ebf\u7a0b\u5199\u5165\u7684\u6570\u636e\u524d\uff0c \u8bb0\u4f4f\u8981\u4f7f\u7528 __syncthreads() \u6765\u786e\u4fdd\u6240\u6709\u7684\u7ebf\u7a0b\u90fd\u5df2\u7ecf\u5b8c\u5168\u5c06\u6570\u636e\u52a0\u8f7d\u5230\u5171\u4eab\u5185\u5b58\u3002","title":"\u9759\u6001\u7684\u5171\u4eab\u5185\u5b58"},{"location":"Program/#_175","text":"\u8fd9\u4e3b\u8981\u7528\u4e8e==\u5171\u4eab\u5185\u5b58\u7684\u5927\u5c0f\u5728\u7f16\u8bd1\u65f6\u4e0d\u80fd\u786e\u5b9a==\u7684\u60c5\u51b5\u3002\u5728\u8fd9\u79cd\u60c5\u51b5\u4e0b\uff0c\u6bcf\u4e2a\u7ebf\u7a0b\u5757\u4e2d\u5171\u4eab\u5185\u5b58\u7684\u5927\u5c0f\u5fc5\u987b\u5728\u6838\u51fd\u6570\u7b2c\u4e09\u4e2a\u6267\u884c\u914d\u7f6e\u53c2\u6570\u4e2d\u6307\u5b9a( \u4ee5\u5b57\u8282\u4e3a\u5355\u4f4d ): dynamicReverse<<<1, n, n*sizeof(int)>>>(d_d, n); //\u8be5\u52a8\u6001\u5171\u4eab\u5185\u5b58\u7684\u6838\u51fd\u6570dynamicReverse()\u4f7f\u7528\u4e86\u672a\u6307\u5b9a\u5927\u5c0f\u7684extern\u6570\u7ec4\u8bed\u6cd5(extern __shared__ int s[])\u6765\u58f0\u660e\u5171\u4eab\u5185\u5b58\u6570\u7ec4\u3002 __global__ void dynamicReverse ( int * d , int n ) { extern __shared__ int s []; int t = threadIdx . x ; int tr = n - t -1 ; s [ t ] = d [ t ]; __syncthreads (); d [ t ] = s [ tr ]; }","title":"\u52a8\u6001\u7684\u5171\u4eab\u5185\u5b58"},{"location":"Program/#cuda-bank-conflict","text":"\u53c2\u8003\uff1a \u3010CUDA\u7f16\u7a0b\u6982\u5ff5\u3011\u4e00\u3001\u4ec0\u4e48\u662fbank conflict\uff1f - \u77e5\u4e4e \u4ec0\u4e48\u662f Bank : shared_memory \u6620\u5c04\u5230\u5927\u5c0f\u76f8\u7b49\u768432\u4e2aBank\u4e0a\uff0cBank\u7684\u6570\u636e\u8bfb\u53d6\u5e26\u5bbd\u4e3a32bit / cycle\uff1b \u4ec0\u4e48\u662f Bank Conflict \uff1a \u5728\u8bbf\u95ee shared memory \u65f6\uff0c\u56e0==\u591a\u4e2a\u7ebf\u7a0b\u8bfb\u5199\u540c\u4e00\u4e2aBank\u4e2d\u7684\u4e0d\u540c\u6570\u636e\u5730\u5740==\u65f6\uff0c\u5bfc\u81f4shared memory \u5e76\u53d1\u8bfb\u5199 \u9000\u5316 \u6210\u987a\u5e8f\u8bfb\u5199\u7684\u73b0\u8c61\u53eb\u505a Bank Conflict \uff1b","title":"cuda bank conflict"},{"location":"Program/#wrap","text":"\u6307\u7684\u662f\u4e00\u7ec4\u540c\u65f6\u6267\u884c\u76f8\u540c\u6307\u4ee4\u7684\u7ebf\u7a0b\u96c6\u5408\u3002","title":"wrap"},{"location":"Program/#_176","text":"\u5927\u5c0f \uff1a\u5728\u5f53\u524d\u6240\u6709 NVIDIA GPU \u67b6\u6784\u4e2d\uff0c\u4e00\u4e2a warp \u56fa\u5b9a\u5305==\u542b 32 \u4e2a\u7ebf\u7a0b==\u3002 \u6267\u884c\u6a21\u5f0f \uff1aWarp \u4e2d\u7684\u6240\u6709\u7ebf\u7a0b\u4ee5 SIMT\uff08Single Instruction, Multiple Threads\uff09\u6a21\u5f0f\u6267\u884c\uff0c\u5373\u540c\u4e00\u65f6\u523b\u6267\u884c\u76f8\u540c\u7684\u6307\u4ee4\uff0c\u4f46\u53ef\u4ee5\u64cd\u4f5c\u4e0d\u540c\u7684\u6570\u636e\u3002 Warp \u5206\u6b67 \uff1a\u5f53 warp \u4e2d\u7684\u7ebf\u7a0b\u56e0\u6761\u4ef6\u5206\u652f\uff08\u5982 if-else \u8bed\u53e5\uff09\u800c\u6267\u884c\u4e0d\u540c\u4ee3\u7801\u8def\u5f84\u65f6\uff0c\u4f1a\u53d1\u751f warp \u5206\u6b67\uff08warp divergence\uff09\u3002\u8fd9\u4f1a\u5bfc\u81f4\u6027\u80fd\u4e0b\u964d \uff0c\u56e0\u4e3a GPU \u5fc5\u987b\u4e32\u884c\u6267\u884c\u4e0d\u540c\u7684\u4ee3\u7801\u8def\u5f84\u3002 \u8c03\u5ea6\u5355\u4f4d \uff1a Warp \u662f GPU \u8c03\u5ea6\u5668\u7684\u57fa\u672c\u5355\u4f4d\uff0c\u800c\u4e0d\u662f\u5355\u4e2a\u7ebf\u7a0b \u3002","title":"\u7279\u6027\uff1a"},{"location":"Program/#bank-conflicts","text":"","title":"bank conflicts"},{"location":"Program/#tile","text":"Tile \u662f\u4e00\u79cd\u6570\u636e\u5206\u5757\u7684\u7b56\u7565\uff0c\u800c\u4e0d\u662f CUDA \u786c\u4ef6\u67b6\u6784\u7684\u4e00\u90e8\u5206\u3002\u5b83\u662f\u4e00\u79cd\u8f6f\u4ef6\u4f18\u5316\u6280\u672f\uff0c\u7279\u522b\u9002\u7528\u4e8e\u77e9\u9635\u64cd\u4f5c\u3002","title":"Tile\uff08\u74e6\u7247\uff09"},{"location":"Program/#tile_1","text":"\u5b9a\u4e49 \uff1a\u5c06\u5927\u578b\u6570\u636e\u96c6\uff08\u5982\u77e9\u9635\uff09\u5206\u89e3\u6210\u66f4\u5c0f\u7684\u5757\uff0c\u6bcf\u4e2a\u5757\u79f0\u4e3a\"\u74e6\u7247\"\uff08tile\uff09\u3002 \u76ee\u7684 \uff1a\u51cf\u5c11\u5168\u5c40\u5185\u5b58\u8bbf\u95ee\uff0c\u63d0\u9ad8\u6570\u636e\u5c40\u90e8\u6027\u548c\u91cd\u7528\u6027\u3002 \u5b9e\u73b0\u65b9\u5f0f \uff1a\u901a\u5e38\u4f7f\u7528\u5171\u4eab\u5185\u5b58\u6765\u5b58\u50a8\u8fd9\u4e9b\u74e6\u7247\uff0c\u4f7f\u5f97\u7ebf\u7a0b\u5757\u5185\u7684\u6240\u6709\u7ebf\u7a0b\u90fd\u53ef\u4ee5\u9ad8\u6548\u8bbf\u95ee\u3002 \u4e00\u4e2a\u5f88\u597d\u7684\u4f8b\u5b50\u662f\u5728\u77e9\u9635\u4e58\u6cd5\u4e2d","title":"Tile \u7684\u5173\u952e\u7279\u6027\uff1a"},{"location":"Program/#_177","text":"kernel<< >>(param list); Dg\uff1a int\u578b\u6216\u8005dim3\u7c7b\u578b(x,y,z)\u3002 \u7528\u4e8e\u5b9a\u4e49\u4e00\u4e2agrid\u4e2d\u7684block\u662f\u5982\u4f55\u7ec4\u7ec7\u7684\u3002 int\u578b\u5219\u76f4\u63a5\u8868\u793a\u4e3a1\u7ef4\u7ec4\u7ec7\u7ed3\u6784\u3002 Db\uff1a int\u578b\u6216\u8005dim3\u7c7b\u578b(x,y,z)\u3002 \u7528\u4e8e\u5b9a\u4e49\u4e00\u4e2ablock\u4e2d\u7684thread\u662f\u5982\u4f55\u7ec4\u7ec7\u7684\u3002 int\u578b\u5219\u76f4\u63a5\u8868\u793a\u4e3a1\u7ef4\u7ec4\u7ec7\u7ed3\u6784\u3002 Ns\uff1a size_t\u7c7b\u578b\uff0c\u53ef\u7f3a\u7701\uff0c\u9ed8\u8ba4\u4e3a0\u3002 \u7528\u4e8e\u8bbe\u7f6e\u6bcf\u4e2ablock\u9664\u4e86\u9759\u6001\u5206\u914d\u7684==\u5171\u4eab\u5185\u5b58==\u5916\uff0c\u6700\u591a\u80fd\u52a8\u6001\u5206\u914d\u7684\u5171\u4eab\u5185\u5b58\u5927\u5c0f\uff0c \u5355\u4f4d\u4e3abyte \u3002 0\u8868\u793a\u4e0d\u9700\u8981\u52a8\u6001\u5206\u914d\u3002 S\uff1a cudaStream_t\u7c7b\u578b\uff0c\u53ef\u7f3a\u7701\uff0c\u9ed8\u8ba4\u4e3a0\u3002 \u8868\u793a\u8be5\u6838\u51fd\u6570\u4f4d\u4e8e\u54ea\u4e2a\u6d41\u3002","title":"\u6838\u51fd\u6570"},{"location":"Program/#nvcc","text":"","title":"nvcc"},{"location":"Program/#_178","text":"\u7c7b\u4f3cgcc, \u7528\u4e8e\u7f16\u8bd1.cu\u6587\u4ef6","title":"\u7b80\u4ecb"},{"location":"Program/#_179","text":"nvcc\u5206\u79bb\u5168\u90e8\u6e90\u4ee3\u7801\u4e3a\uff1a \uff081\uff09 \u4e3b\u673a\u4ee3\u7801 \uff082\uff09 \u8bbe\u5907\u4ee3\u7801 nvcc\u5148\u5c06\u8bbe\u5907\u4ee3\u7801\u7f16\u8bd1\u4e3a PTX\uff08Parallel Thread Execution\uff09 \u4f2a\u6c47\u7f16\u4ee3\u7801\uff0c \u518d\u5c06PTX\u4ee3\u7801\u7f16\u8bd1\u4e3a\u4e8c\u8fdb\u5236\u7684 cubin \u76ee\u6807\u4ee3\u7801 \u5728\u5c06\u6e90\u4ee3\u7801\u7f16\u8bd1\u4e3a PTX \u4ee3\u7801\u65f6\uff0c \u9700\u8981\u7528\u9009\u9879 -arch=compute_XY \u6307\u5b9a\u4e00\u4e2a \u865a\u62df\u67b6\u6784 \u7684\u8ba1\u7b97\u80fd\u529b\uff0c\u7528\u4ee5\u786e\u5b9a\u4ee3\u7801\u4e2d\u80fd\u591f\u4f7f\u7528\u7684CUDA\u529f\u80fd\u3002 \u5728\u5c06PTX\u4ee3\u7801\u7f16\u8bd1\u4e3acubin\u4ee3\u7801\u65f6\uff0c \u9700\u8981\u7528\u9009\u9879 -code=sm_XY \u6307\u5b9a\u4e00\u4e2a \u771f\u5b9e\u67b6\u6784 \u7684\u8ba1\u7b97\u80fd\u529b\uff0c \u7528\u4ee5\u786e\u5b9a\u53ef\u6267\u884c\u6587\u4ef6\u80fd\u591f\u4f7f\u7528\u7684GPU\u3002","title":"\u539f\u7406"},{"location":"Program/#ptx","text":"PTX\uff08 Parallel Thread Execution\uff09 \u662fCUDA\u5e73\u53f0\u4e3a\u57fa\u4e8eGPU\u7684\u901a\u7528\u8ba1\u7b97\u800c\u5b9a\u4e49\u7684\u865a\u62df\u673a\u548c\u6307\u4ee4\u96c6 \u53ef\u4ee5\u9002\u914d\u66f4\u591a\u7684GPU\uff0cC/C++\u6e90\u7801\u8f6c\u5316\u4e3aPTX\u8fd9\u4e00\u6b65\u9aa4\u4e0eGPU \u786c\u4ef6\u65e0\u5173","title":"PTX"},{"location":"Program/#flow","text":"","title":"flow"},{"location":"Program/#command","text":"nvidia-smi \u663e\u5b58\u5b58\u6ee1\u4e86GPU\u4e0d\u4e00\u5b9a\u5728\u9ad8\u901f\u5de5\u4f5c nvidia-smi -q : \u663e\u793a\u663e\u5361\u7684\u8be6\u7ec6\u4fe1\u606f nvidia-smi -q -i 0 :\u591a\u5361\u4e0b\uff0c\u770b\u5177\u4f53\u662f\u54ea\u4e00\u5757\u663e\u5361 nvidia-smi -q -i 0 -d MEMORY :\u5177\u4f53\u770bMEMORY\u7684\u4fe1\u606f nvcc -arch=compute_x1 -code=sm_x2 file.cu -o file_binary -run -o \u8f93\u51fabinary -arch=compute_XY XY\uff1a \u7b2c\u4e00\u4e2a\u6570\u5b57X\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u4e3b\u7248\u672c\u53f7\uff0c \u7b2c\u4e8c\u4e2a\u6570\u5b57Y\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u6b21\u7248\u672c\u53f7 \u53ef\u4ee5\u7406\u89e3\u4e3a\u5bf9\u663e\u5361\u7248\u672c\u7684\u6700\u4f4e\u8981\u6c42 -code=sm_XY XY\uff1a \u7b2c\u4e00\u4e2a\u6570\u5b57X\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u4e3b\u7248\u672c\u53f7\uff0c \u7b2c\u4e8c\u4e2a\u6570\u5b57Y\u4ee3\u8868\u8ba1\u7b97\u80fd\u529b\u7684\u6b21\u7248\u672c\u53f7 \u4e8c\u8fdb\u5236cubin\u4ee3\u7801\uff0c \u5927\u7248\u672c\u4e4b\u95f4\u4e0d\u517c\u5bb9 \uff0c\u5fc5\u987b\u5bf9\u5e94\u81ea\u5df1\u7684GPU \u6307\u5b9a\u771f\u5b9e\u67b6\u6784\u8ba1\u7b97\u80fd\u529b\u7684\u65f6\u5019\u5fc5\u987b\u6307\u5b9a\u865a\u62df\u67b6\u6784\u8ba1\u7b97\u80fd\u529b \u5b9a\u7684\u771f\u5b9e\u67b6\u6784\u80fd\u529b\u5fc5\u987b\u5927\u4e8e\u6216\u7b49\u4e8e\u865a\u62df\u67b6\u6784\u80fd\u529b \u771f\u5b9e\u67b6\u6784\u5c0f\u7248\u672c\u4e4b\u95f4\u662f\u517c\u5bb9\u7684 -gencode arch=compute_XY \u2013code=sm_XY \u4f7f\u5f97\u7f16\u8bd1\u51fa\u6765\u7684\u53ef\u6267\u884c\u6587\u4ef6\u53ef\u4ee5\u5728\u591aGPU\u4e2d\u6267\u884c \u6267\u884c\u4e0a\u8ff0\u6307\u4ee4\u5fc5\u987bCUDA\u7248\u672c\u652f\u6301 7.0 \u8ba1\u7b97\u80fd\u529b\uff0c \u5426\u5219\u4f1a\u62a5\u9519 -arch=sm_XY","title":"command"},{"location":"Program/#_180","text":"\u4e0d\u540c\u7248\u672cCUDA\u7f16\u8bd1\u5668\u5728\u7f16\u8bd1CUDA\u4ee3\u7801\u65f6\uff0c \u90fd\u6709\u4e00\u4e2a\u9ed8\u8ba4\u8ba1\u7b97\u80fd\u529b","title":"\u8ba1\u7b97\u80fd\u529b"},{"location":"Program/#gpu_2","text":"\u4e0d\u540c\u7684GPU\u67b6\u6784\u4e4b\u95f4, GPU\u6307\u4ee4\u96c6\u4f1a\u6709\u8f83\u5927\u7684\u5dee\u5f02\uff0c\u56e0\u6b64\u7f16\u8bd1\u51fa\u7684 \u4e8c\u8fdb\u5236\u53ef\u6267\u884c\u6587\u4ef6\u5728\u4e0d\u540c\u7684\u67b6\u6784\u4e4b\u95f4\u662f\u4e0d\u53ef\u4ee5\u6df7\u7528\u7684 \u4f8b\u5982\u4e3a\u5e15\u65af\u5361GPU\u7f16\u8bd1\u7684\u6269\u5927\u5e94\u7528\u7a0b\u5e8f\uff0c\u5f88\u53ef\u80fd\u65e0\u6cd5\u5728\u798f\u7279GPU\u4e0a\u8fd0\u884c","title":"GPU\u67b6\u6784"},{"location":"Program/#imbalanced-workload","text":"\u6307\u7684\u662f\u4e0d\u540c GPU \u7ebf\u7a0b\u4e4b\u95f4\u7684\u4efb\u52a1\u5206\u914d\u4e0d\u5747\u5300\uff0c\u5bfc\u81f4\u67d0\u4e9b\u7ebf\u7a0b\u9700\u8981\u5904\u7406\u6bd4\u53e6\u4e00\u4e9b\u7ebf\u7a0b\u66f4\u590d\u6742\u6216\u66f4\u8017\u65f6\u7684\u4efb\u52a1\u3002\u8fd9\u79cd\u4e0d\u5747\u8861\u4f1a\u4e25\u91cd\u964d\u4f4e GPU \u7684\u5e76\u884c\u6548\u7387","title":"Imbalanced Workload\u95ee\u9898"},{"location":"Program/#imbalanced-workload_1","text":"\u7ebf\u7a0b\u53d1\u6563\uff08Thread Divergence\uff09 \uff1a\u540c\u4e00\u7ebf\u7a0b\u675f\uff08Warp\uff0c\u901a\u5e38\u5305\u542b 32 \u4e2a\u7ebf\u7a0b\uff09\u4e2d\u7684\u7ebf\u7a0b\u6267\u884c\u4e0d\u540c\u5206\u652f\u7684\u4ee3\u7801\uff0c\u5bfc\u81f4\u90e8\u5206\u7ebf\u7a0b\u7a7a\u95f2\u3002 \u4efb\u52a1\u7c92\u5ea6\u4e0d\u5747 \uff1a\u67d0\u4e9b\u7ebf\u7a0b\u9700\u8981\u5904\u7406\u5927\u91cf\u8ba1\u7b97\u6216\u5185\u5b58\u8bbf\u95ee\uff0c\u800c\u5176\u4ed6\u7ebf\u7a0b\u5f88\u5feb\u5b8c\u6210\u5de5\u4f5c\u540e\u95f2\u7f6e\u3002 \u8d44\u6e90\u4e89\u7528 \uff1a\u90e8\u5206\u7ebf\u7a0b\u56e0\u4efb\u52a1\u8fc7\u91cd\u800c\u957f\u671f\u5360\u7528\u663e\u5b58\u5e26\u5bbd\u6216\u8ba1\u7b97\u5355\u5143\uff0c\u5176\u4ed6\u7ebf\u7a0b\u65e0\u6cd5\u5145\u5206\u5229\u7528\u8d44\u6e90\u3002","title":"Imbalanced Workload \u7684\u5178\u578b\u8868\u73b0"},{"location":"Program/#gpu_3","text":"\u8d44\u6e90\u5229\u7528\u7387\u4e0b\u964d \u90e8\u5206\u7ebf\u7a0b\u56e0\u7b49\u5f85\u5176\u4ed6\u7ebf\u7a0b\u800c\u95f2\u7f6e\uff0c\u5bfc\u81f4 SM\uff08Streaming Multiprocessor\uff09\u7684\u8ba1\u7b97\u5355\u5143\u548c\u663e\u5b58\u5e26\u5bbd\u672a\u88ab\u5145\u5206\u5229\u7528\u3002 \u4f8b\u5982\uff1a\u82e5 80% \u7684\u7ebf\u7a0b\u5728\u7b49\u5f85 20% \u7684\u6162\u7ebf\u7a0b\uff0c\u6574\u4f53 GPU \u5229\u7528\u7387\u53ef\u80fd\u4f4e\u4e8e 50%\u3002 \u603b\u6267\u884c\u65f6\u95f4\u589e\u52a0 GPU \u7684\u540c\u6b65\u673a\u5236\u8981\u6c42\u540c\u4e00\u7ebf\u7a0b\u5757\u5185\u7684\u7ebf\u7a0b\u5fc5\u987b\u540c\u6b65\u5b8c\u6210\uff0c\u8d1f\u8f7d\u4e0d\u5747\u4f1a\u5bfc\u81f4\u6574\u4f53\u5ef6\u8fdf\u7531\u6700\u6162\u7ebf\u7a0b\u51b3\u5b9a\u3002 \u4f8b\u5982\uff1a1000 \u4e2a\u7ebf\u7a0b\u4e2d\uff0c\u524d 900 \u4e2a\u7ebf\u7a0b\u5728 1ms \u5185\u5b8c\u6210\uff0c\u5269\u4f59 100 \u4e2a\u9700\u8981 10ms\uff0c\u5219\u603b\u8017\u65f6\u4e3a 10ms\u3002 \u80fd\u8017\u6548\u7387\u964d\u4f4e \u95f2\u7f6e\u7ebf\u7a0b\u4ecd\u5360\u7528\u529f\u8017\uff0c\u4f46\u672a\u8d21\u732e\u6709\u6548\u8ba1\u7b97\uff0c\u5bfc\u81f4\u5355\u4f4d\u80fd\u8017\u7684\u6027\u80fd\uff08Performance per Watt\uff09\u4e0b\u964d","title":"\u5bf9 GPU \u6027\u80fd\u7684\u5f71\u54cd"},{"location":"Program/#tutorial","text":"","title":"tutorial"},{"location":"Program/#1-introduction","text":"While the CPU is designed to excel at executing a sequence of operations, called a thread , as fast as possible and can execute a few tens of these threads in parallel, the GPU is designed to excel at executing thousands of them in parallel (amortizing the slower single-thread performance to achieve greater throughput). GPU\u4e13\u95e8\u7528\u4e8e\u9ad8\u5ea6\u5e76\u884c\u8ba1\u7b97\uff0c\u56e0\u6b64\u8bbe\u8ba1\u4e86 \u66f4\u591a\u7684\u6676\u4f53\u7ba1\u7528\u4e8e\u6570\u636e\u5904\u7406\uff0c\u800c\u4e0d\u662f\u6570\u636e\u7f13\u5b58\u548c\u6d41\u91cf\u63a7\u5236 \u3002 \u6574\u4f53\u67b6\u6784\u8fd8\u662f\u4e00\u6837\u7684\uff0c\u53ea\u662f\u5404\u4e2a\u6a21\u5757\u7684\u91cf\u4e0d\u4e00\u6837\uff1f GPU\u7f13\u5b58\u8f83\u5c11\uff0c\u6d6e\u70b9\u8ba1\u7b97\u5355\u5143\u8f83\u591a Applications with a high degree of parallelism can exploit this massively parallel nature of the GPU to achieve higher performance than on the CPU.","title":"1. Introduction"},{"location":"Program/#a-scalable-programming-mode","text":"At its core are three key abstractions \u2014 a hierarchy of thread groups, shared memories, and barrier synchronization \u2014 that are simply exposed to the programmer as a minimal set of language extensions.","title":"A Scalable Programming Mode"},{"location":"Program/#2-memory-management-thread-hierarchies","text":"","title":"2. Memory Management &amp; Thread Hierarchies"},{"location":"Program/#_181","text":"","title":"\u5e38\u7528\u7b97\u6cd5"},{"location":"Program/#_182","text":"","title":"\u77e9\u9635\u4e58\u6cd5"},{"location":"Program/#_183","text":"","title":"\u89c4\u7ea6"},{"location":"Program/#_184","text":"CUDA\u7ec3\u624b\u5c0f\u9879\u76ee\u2014\u2014Parallel Prefix Sum (Scan) - \u77e5\u4e4e","title":"\u5e76\u884c\u524d\u7f00\u548c"},{"location":"Program/#_185","text":"Will Zhang - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#vscode-debug","text":"Press F5 to build and debug Press Ctrl+Shift+B ( Cmd+Shift+B on Mac ) to build without debugging { \"version\" : \"0.2.0\" , \"configurations\" : [ { \"name\" : \"run\" , \"type\" : \"cppdbg\" , \"request\" : \"launch\" , \"program\" : \"${workspaceFolder}/build/${fileBasenameNoExtension}\" , \"args\" : [], \"stopAtEntry\" : false , \"cwd\" : \"${workspaceFolder}\" , \"environment\" : [], \"externalConsole\" : false , \"MIMode\" : \"gdb\" , \"miDebuggerPath\" : \"/usr/local/cuda-12.1/bin/cuda-gdb\" , \"setupCommands\" : [ { \"description\" : \"Enable pretty-printing for gdb\" , \"text\" : \"-enable-pretty-printing\" , \"ignoreFailures\" : true } ], \"preLaunchTask\" : \"CUDA Build\" } ] } { \"version\" : \"2.0.0\" , \"tasks\" : [ { \"label\" : \"CUDA Build\" , \"type\" : \"shell\" , \"command\" : \"/usr/local/cuda-12.1/bin/nvcc\" , \"args\" : [ \"${file}\" , \"-g\" , \"-G\" , \"-o\" , \"${workspaceFolder}/build/${fileBasenameNoExtension}\" , \"-I${workspaceFolder}/include\" ], \"group\" : { \"kind\" : \"build\" , \"isDefault\" : true }, \"problemMatcher\" : { \"owner\" : \"cuda-cpp\" , \"fileLocation\" : [ \"relative\" , \"${workspaceFolder}\" ], \"pattern\" : { \"regexp\" : \"^(.*):(\\\\d+):(\\\\d+):\\\\s+(warning|error):\\\\s+(.*)$\" , \"file\" : 1 , \"line\" : 2 , \"column\" : 3 , \"severity\" : 4 , \"message\" : 5 } } } ] }","title":"vscode debug\u914d\u7f6e"},{"location":"Program/#install_6","text":"wsl\u4e0b\u7684\u5b89\u88c5 CUDA C++ Programming Guide CUDA \u6240\u6709\u76f8\u5173\u5b98\u65b9\u6587\u6863 An extensive description of CUDA C++ is given in Programming Interface .","title":"install"},{"location":"Program/#debug_2","text":"","title":"debug"},{"location":"Program/#_186","text":"sangyc10/CUDA-code cuda\u4e2dthreadIdx\u3001blockIdx\u3001blockDim\u548cgridDim\u7684\u4f7f\u7528 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"Program/#triton","text":"","title":"Triton"},{"location":"Program/#pytorch-triton","text":"PyTorch \u548c Triton \u662f\u4e24\u4e2a\u4e0d\u540c\u5c42\u6b21\u7684\u5de5\u5177\uff0c\u5b83\u4eec\u5728GPU\u7f16\u7a0b\u751f\u6001\u7cfb\u7edf\u4e2d\u626e\u6f14\u4e0d\u540c\u7684\u89d2\u8272\uff1a","title":"PyTorch \u4e0e Triton \u7684\u533a\u522b"},{"location":"Program/#pytorch_1","text":"\u9ad8\u7ea7\u6df1\u5ea6\u5b66\u4e60\u6846\u67b6 \uff1aPyTorch\u662f\u4e00\u4e2a\u5b8c\u6574\u7684\u6df1\u5ea6\u5b66\u4e60\u6846\u67b6\uff0c\u63d0\u4f9b\u4e86\u6784\u5efa\u3001\u8bad\u7ec3\u548c\u90e8\u7f72\u795e\u7ecf\u7f51\u7edc\u7684\u5168\u5957\u5de5\u5177\u3002 \u62bd\u8c61\u7ea7\u522b \uff1aPyTorch\u63d0\u4f9b\u9ad8\u7ea7API\uff0c\u9690\u85cf\u4e86\u5927\u90e8\u5206\u5e95\u5c42GPU\u7f16\u7a0b\u7ec6\u8282\u3002 \u5185\u7f6e\u64cd\u4f5c \uff1a\u5305\u542b\u5927\u91cf\u9884\u5b9a\u4e49\u7684\u3001\u9ad8\u5ea6\u4f18\u5316\u7684\u64cd\u4f5c\uff08\u5982\u5377\u79ef\u3001\u77e9\u9635\u4e58\u6cd5\u7b49\uff09\u3002 \u81ea\u52a8\u5fae\u5206 \uff1a\u63d0\u4f9b\u81ea\u52a8\u5fae\u5206\u5f15\u64ce\uff0c\u7528\u4e8e\u8ba1\u7b97\u68af\u5ea6\u3002 \u751f\u6001\u7cfb\u7edf \uff1a\u62e5\u6709\u5e9e\u5927\u7684\u751f\u6001\u7cfb\u7edf\uff0c\u5305\u62ec\u9884\u8bad\u7ec3\u6a21\u578b\u3001\u5de5\u5177\u548c\u5e93\u3002 \u7528\u6237\u7fa4\u4f53 \uff1a\u4e3b\u8981\u9762\u5411\u673a\u5668\u5b66\u4e60\u7814\u7a76\u4eba\u5458\u548c\u5de5\u7a0b\u5e08\u3002","title":"PyTorch"},{"location":"Program/#triton_1","text":"\u4e2d\u5c42\u7f16\u7a0b\u8bed\u8a00 \uff1aTriton\u662f\u4e00\u79cd\u4e13\u95e8\u7528\u4e8e\u7f16\u5199GPU\u5185\u6838\u7684\u8bed\u8a00\uff0c\u4ecb\u4e8e\u9ad8\u7ea7\u6846\u67b6\uff08\u5982PyTorch\uff09\u548c\u5e95\u5c42CUDA\u4e4b\u95f4\u3002 \u62bd\u8c61\u7ea7\u522b \uff1a\u6bd4CUDA\u66f4\u9ad8\u7ea7\uff0c\u4f46\u6bd4PyTorch\u66f4\u5e95\u5c42\uff0c\u5141\u8bb8\u66f4\u7ec6\u7c92\u5ea6\u7684\u63a7\u5236\u3002 \u81ea\u52a8\u4f18\u5316 \uff1a\u63d0\u4f9b\u81ea\u52a8\u4f18\u5316\u529f\u80fd\uff0c\u5982\u81ea\u52a8\u5757\u5927\u5c0f\u9009\u62e9\u3001\u81ea\u52a8\u5185\u5b58\u7ba1\u7406\u7b49\u3002 \u4e0ePyTorch\u96c6\u6210 \uff1a\u8bbe\u8ba1\u4e3a\u4e0ePyTorch\u65e0\u7f1d\u96c6\u6210\uff0c\u53ef\u4ee5\u5728PyTorch\u4e2d\u8c03\u7528Triton\u5185\u6838\u3002 \u7f16\u7a0b\u6a21\u578b \uff1a\u57fa\u4e8ePython\u8bed\u6cd5\uff0c\u4f46\u7f16\u8bd1\u4e3aGPU\u4ee3\u7801\u3002\u4f7f\u7528\u7279\u6b8a\u7684\u8bed\u8a00\u6784\u9020\uff08\u5982tl.program_id, tl.load, tl.store\u7b49\uff09\u3002 \u7528\u6237\u7fa4\u4f53 \uff1a\u9762\u5411\u9700\u8981\u81ea\u5b9a\u4e49\u9ad8\u6027\u80fdGPU\u64cd\u4f5c\u7684\u5f00\u53d1\u8005\u3002","title":"Triton"},{"location":"Program/#_187","text":"\u76ee\u7684 \uff1a PyTorch\uff1a\u6784\u5efa\u548c\u8bad\u7ec3\u5b8c\u6574\u7684\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b Triton\uff1a\u7f16\u5199\u9ad8\u6548\u7684\u81ea\u5b9a\u4e49GPU\u5185\u6838 \u63a7\u5236\u7c92\u5ea6 \uff1a PyTorch\uff1a\u9ad8\u7ea7\u62bd\u8c61\uff0c\u9690\u85cf\u786c\u4ef6\u7ec6\u8282 Triton\uff1a\u4e2d\u7b49\u7c92\u5ea6\u63a7\u5236\uff0c\u4ecb\u4e8ePyTorch\u548cCUDA\u4e4b\u95f4 \u4f18\u5316\u8303\u56f4 \uff1a PyTorch\uff1a\u4f18\u5316\u6574\u4e2a\u6a21\u578b\u548c\u6807\u51c6\u64cd\u4f5c Triton\uff1a\u4f18\u5316\u7279\u5b9a\u5185\u6838\u548c\u81ea\u5b9a\u4e49\u64cd\u4f5c \u7f16\u7a0b\u590d\u6742\u6027 \uff1a PyTorch\uff1a\u76f8\u5bf9\u7b80\u5355\uff0c\u4e13\u6ce8\u4e8e\u6a21\u578b\u67b6\u6784 Triton\uff1a\u9700\u8981\u66f4\u591aGPU\u7f16\u7a0b\u77e5\u8bc6\uff0c\u4f46\u6bd4CUDA\u7b80\u5355 \u4f7f\u7528\u573a\u666f \uff1a PyTorch\uff1a\u5f53\u6807\u51c6\u64cd\u4f5c\u8db3\u591f\u6ee1\u8db3\u9700\u6c42\u65f6 Triton\uff1a\u5f53\u9700\u8981\u81ea\u5b9a\u4e49\u64cd\u4f5c\u6216\u4f18\u5316\u7279\u5b9a\u8ba1\u7b97\u6a21\u5f0f\u65f6","title":"\u5173\u952e\u533a\u522b"},{"location":"Program/#systemc","text":"","title":"SystemC"},{"location":"Program/#_188","text":"","title":"\u73af\u5883\u914d\u7f6e"},{"location":"Program/#eda-playground","text":"","title":"EDA Playground"},{"location":"Program/#local","text":"SystemC \u5b66\u4e60\u4e4b Linux \u5b89\u88c5 SystemC\uff08\u4e00\uff09_systemc\u5982\u4f55\u5b89\u88c5-CSDN\u535a\u5ba2","title":"Local"},{"location":"Program/#other_1","text":"Sign Up - Stack Overflow","title":"other"},{"location":"Tools/","text":"Tools \u00b6 vscode \u00b6 \u901a\u8fc7ssh\u8fde\u63a5\u670d\u52a1\u5668 \u00b6 \u4e0b\u8f7d vscode \u5b89\u88c5\u63d2\u4ef6 Remote - SSH \u70b9\u51fb vscode \u5de6\u4e0b\u89d2\u7eff\u8272\u6807\u8bb0 \u70b9\u51fb Connect to Host \u8f93\u5165\u5bf9\u5e94\u7684\u670d\u52a1\u5668 ip \u548c \u5bc6\u7801 \u7b2c\u4e00\u6b21\u767b\u9646\u540e\uff0c\u4f1a\u6709\u4e00\u4e2aconfig \u6587\u4ef6\u5728 C:\\Users\\your_user_name\\.ssh\\config Host server_name# ( default: ip ) HostName server_ip #xxx.xxx.xxx.xxx Port 22 User your_user_name ForwardX11 yes #\u7528\u6765\u53ef\u89c6\u5316 \u79bb\u7ebf\u5b89\u88c5remote_ssh server \u00b6 https://blog.csdn.net/qq_43623902/article/details/136258880 \u514d\u5bc6\u767b\u5f55\uff08win2linux\uff09 \u00b6 Copilot \u00b6 use rules instruction files Tips for defining custom instructions Keep your instructions short and self-contained. Each instruction should be a single, simple statement. If you need to provide multiple pieces of information, use multiple instructions. For task or language-specific instructions, use multiple *.instructions.md files per topic and apply them selectively by using the applyTo property. Store project-specific instructions in your workspace to share them with other team members and include them in your version control. Reuse and reference instructions files in your prompt files and chat modes to keep them clean and focused, and to avoid duplicating instructions. prompt files chat mode awesome-copilot MCP #-mentions Instead of adding individual files manually, you can let VS Code find the right files from your codebase automatically. This can be useful when you don't know which files are relevant to your question. Make sure to enable the github.copilot.chat.codesearch.enabled (preview) setting to get the best results @-mentions Chat participants are specialized assistants that enable you to ask domain-specific questions in chat. Imagine a chat participant as a domain expert to whom you hand off your chat request and it takes care of the rest. Workspace indexing Agent tools buglist \u00b6 cpptools-srv \u75af\u72c2\u751f\u6210core* \u5d29\u6e83\u6587\u4ef6 \u00b6 \u5b89\u88c5\u65b0\u7684cpp\u63d2\u4ef6 Codex CLI \u00b6 tutorial \u00b6 \u5728 ~/.codex/config.toml \u6587\u4ef6\u4e2d\u8fdb\u884c\u57fa\u7840\u914d\u7f6e\uff1a # \u6a21\u578b\u914d\u7f6e model = \"codex-1\" #model = \"gpt-5-codex\" # Codex 0.36.0+ \u652f\u6301 model_reasoning_effort = \"high\" # \u4f7f\u7528\u6700\u5927\u63a8\u7406\u80fd\u529b model_reasoning_summary = \"detailed\" # \u7ec8\u7aef\u663e\u793a\u8be6\u7ec6\u63a8\u7406\u603b\u7ed3 (Ctrl+T\u67e5\u770b) model_verbosity = \"high\" # \u9ad8\u8be6\u7ec6\u5ea6\u8f93\u51fa model_supports_reasoning_summaries = true # \u5f3a\u5236\u542f\u7528\u63a8\u7406\u603b\u7ed3 # \u4ee3\u7406\u914d\u7f6e hide_agent_reasoning = false # \u663e\u793a Agent \u5185\u90e8\u601d\u8003\u8fc7\u7a0b # \u9690\u79c1\u914d\u7f6e disable_response_storage = true # \u7981\u6b62 OpenAI \u5b58\u50a8\u5bf9\u8bdd\u6570\u636e # \u6743\u9650\u914d\u7f6e (\u5efa\u8bae\u901a\u8fc7 /approvals \u547d\u4ee4\u914d\u7f6e) approval_policy = \"never\" sandbox_mode = \"workspace-write\" # \u7f51\u7edc\u8bbf\u95ee\u914d\u7f6e [sandbox_workspace_write] network_access = true # \u5141\u8bb8\u7f51\u7edc\u8bbf\u95ee \u6062\u590d\u5bf9\u8bdd \u00b6 Codex \u7684\u5bf9\u8bdd\u5386\u53f2\u4fdd\u5b58\u5728\u672c\u5730\u76ee\u5f55 ~/.codex/sessions \u4e0b\uff1a \u9009\u62e9\u6062\u590d\u5bf9\u8bdd\uff1a codex --resume # \u663e\u793a\u6700\u8fd1\u5bf9\u8bdd\u5217\u8868\uff0c\u624b\u52a8\u9009\u62e9 \u76f4\u63a5\u7ee7\u7eed\u4e0a\u6b21\u5bf9\u8bdd\uff1a codex --continue # \u65e0\u9700\u9009\u62e9\uff0c\u81ea\u52a8\u7ee7\u7eed\u4e0a\u6b21\u5bf9\u8bdd AGENTS.md \u00b6 Codex \u652f\u6301 \u5c42\u7ea7\u5316\u7684 AGENTS.md \u914d\u7f6e \uff0c\u5728\u4e0d\u540c\u76ee\u5f55\u5c42\u7ea7\u5b9a\u4e49\u4e0d\u540c\u89c4\u5219\uff1a project-root/ \u251c\u2500\u2500 AGENTS.md # \u5168\u5c40\u89c4\u5219\uff08\u6700\u4f4e\u4f18\u5148\u7ea7\uff09 \u251c\u2500\u2500 src/ \u2502 \u251c\u2500\u2500 AGENTS.md # \u6e90\u7801\u76ee\u5f55\u89c4\u5219 \u2502 \u251c\u2500\u2500 components/ \u2502 \u2502 \u2514\u2500\u2500 AGENTS.md # \u7ec4\u4ef6\u7279\u5b9a\u89c4\u5219 \u2502 \u2514\u2500\u2500 tests/ \u2502 \u2514\u2500\u2500 AGENTS.md # \u6d4b\u8bd5\u7279\u5b9a\u89c4\u5219\uff08\u6700\u9ad8\u4f18\u5148\u7ea7\uff09 \u91cd\u8981\u6280\u5de7 \u6bcf\u6b21\u4fee\u6539 AGENTS.md \u540e\uff0c\u4f7f\u7528 Ctrl+T \u67e5\u770b Codex \u7684\u601d\u8003\u8fc7\u7a0b\uff0c\u9a8c\u8bc1\uff1a \u662f\u5426\u6b63\u786e\u8bfb\u53d6\u4e86 AGENTS.md \u89c4\u5219 \u547d\u4ee4\u8c03\u7528\u662f\u5426\u7b26\u5408\u9884\u671f \u662f\u5426\u8fd8\u6709\u9700\u8981\u8865\u5145\u7684\u89c4\u5219 install \u00b6 \u8fdc\u7a0b SSH \u4f7f\u7528 Codex\uff1a\u8f6c\u53d1\u672c\u5730 Clash \u4ee3\u7406\u5230\u670d\u52a1\u5668 | Welcome to Enoch's Blog! (67 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u89e3\u51b3Codex\u63d2\u4ef6\u5728Remote SSH\u4e2d\u7684\u767b\u5f55403\u62a5\u9519\u95ee\u9898 - \u77e5\u4e4e Gemini \u00b6 Ref \u00b6 \u5728remote ssh\u4e0a\u767b\u5f55gemini cli\u7684\u4e34\u65f6\u89e3\u51b3\u65b9\u6848 - \u641e\u4e03\u637b\u4e09 - LINUX DO \u901a\u8fc7\u590d\u5236\u672c\u5730\u7684 .gemini \u5230\u8fdc\u7aef\u4e5f\u53ef\u4ee5 conda \u00b6 \u57fa\u672c\u547d\u4ee4 \u00b6 conda\u4e0d\u6b62\u662f\u80fd\u521b\u5efapython\u76f8\u5173\u7684\u73af\u5883\uff0c\u8fd8\u53ef\u4ee5\u662fcpp\u7684\u73af\u5883\u7b49\uff01 conda install -c conda-forge gcc gxx cmake make ninja conda create --name myenv python = 3 .8 conda activate myenv conda deactivate conda list #\u547d\u4ee4\u6765\u67e5\u770b\u5f53\u524d\u73af\u5883\u4e2d\u5b89\u88c5\u7684\u5305\u3002 conda env remove --name myenv #\u5220\u9664 conda info --envs #\u67e5\u627e\u6240\u6709\u865a\u62df\u73af conda install [ package-name ] # \u5b89\u88c5\u540d\u4e3a[package-name]\u7684\u5305 conda install [ package-name ]= X.X # \u5b89\u88c5\u540d\u4e3a[package-name]\u7684\u5305\u5e76\u6307\u5b9a\u7248\u672cX.X conda update [ package-name ] # \u66f4\u65b0\u540d\u4e3a[package-name]\u7684\u5305 conda remove [ package-name ] # \u5220\u9664\u540d\u4e3a[package-name]\u7684\u5305 conda list # \u5217\u51fa\u5f53\u524d\u73af\u5883\u4e0b\u5df2\u5b89\u88c5\u7684\u6240\u6709\u5305 conda search [ package-name ] # \u5217\u51fa\u540d\u4e3a[package-name]\u7684\u5305\u5728conda\u6e90\u4e2d\u7684\u6240\u6709\u53ef\u7528\u7248\u672c conda create --name [ env-name ] # \u5efa\u7acb\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda activate [ env-name ] # \u8fdb\u5165\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda deactivate # \u9000\u51fa\u5f53\u524d\u7684Conda\u865a\u62df\u73af\u5883 conda env remove --name [ env-name ] # \u5220\u9664\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda env list # \u5217\u51fa\u6240\u6709Conda\u865a\u62df\u73af\u5883 \u73af\u5883\u914d\u7f6e \u00b6 wget https://repo.anaconda.com/miniconda/Miniconda3-py38_23.5.2-0-Linux-x86_64.sh bash Miniconda3-py38_23.5.2-0-Linux-x86_64.sh \u5b89\u88c5\u4ee5\u540e\u8981\u91cd\u542f\u624d\u80fd\u751f\u6548\uff01 \u73af\u5883\u8fc1\u79fb \u00b6 \u3010conda\u3011\u5b9e\u73b0conda\u73af\u5883\u8fc1\u79fb\u76844\u79cd\u65b9\u5f0f-CSDN\u535a\u5ba2 \u4f7f\u7528conda pack\u8fdb\u884c\u73af\u5883\u8fc1\u79fb\uff08\u6b65\u9aa4\u5f88\u8be6\u7ec6\uff09-CSDN\u535a\u5ba2 \u5e38\u89c1\u95ee\u9898 \u00b6 \u5b89\u88c5\u4ee5\u540e\u8981\u91cd\u542f\u624d\u80fd\u751f\u6548\uff01 pycharm \u65e0\u6cd5\u6dfb\u52a0 conda \u73af\u5883\u65f6\u65e0\u6cd5\u627e\u5230\u5bf9\u5e94\u73af\u5883\u7684 python.exe \u6587\u4ef6 Conda Executable \u662f conda \u7684\u6267\u884c\u6587\u4ef6\uff0c\u4e0d\u662f\u586b\u73af\u5883\u7684 python \u89e3\u91ca\u5668 0.0 \u770b\u9519\u4e24\u6b21\u4e86 cuda \u9a71\u52a8\uff0ccuda-toolkit, cudnn \u00b6 \u73af\u5883\u914d\u7f6e \u00b6 Windows 11/10 WSL2 Ubuntu 20.04 \u4e0b\u914d\u7f6e Cuda \u53ca Pytorch_win11 \u7684 cuda \u548c ubuntu \u5bf9\u6bd4-CSDN \u535a\u5ba2 \u5b89\u88c5 WSL Cuda \u9a71\u52a8 \u00b6 cudatoolkit \u00b6 CUDA Toolkit 12.6 Update 1 Downloads | NVIDIA Developer cudnn \u00b6 cuDNN Archive | NVIDIA Developer \u91cd\u88c5 \u00b6 CUDA \u7684\u6b63\u786e\u5b89\u88c5/\u5347\u7ea7/\u91cd\u88c5/\u4f7f\u7528\u65b9\u5f0f - \u77e5\u4e4e (zhihu.com) pytorch, dgl, PyG \u00b6 PyTorch Deep Graph Library (dgl.ai) PyG conda install pytorch torchvision torchaudio pytorch-cuda = 12 .4 -c pytorch -c nvidia conda install -c dglteam/label/th24_cu124 dgl conda install pyg -c pyg #test python - c \"import torch; print(torch.cuda.is_available())\" python - c \"import torch; print(torch.version.cuda)\" docker \u00b6 \u4f7f\u7528 dockerfile \u00b6 dockerfile \u00b6 Dockerfile \u662f\u4e00\u4e2a\u6587\u672c\u6587\u4ef6\uff0c\u5305\u542b\u4e00\u7cfb\u5217\u6307\u4ee4\u6765\u7ec4\u88c5 Docker \u955c\u50cf \u3002\u6bcf\u4e2a\u6307\u4ee4\u6267\u884c\u4e00\u4e2a\u7279\u5b9a\u52a8\u4f5c\uff0c\u4f8b\u5982\u5b89\u88c5\u5305\u3001\u590d\u5236\u6587\u4ef6\u6216\u5b9a\u4e49\u542f\u52a8\u547d\u4ee4\u3002 docker pull ubuntu:20.04 #\u4e0b\u4e00\u4e2a\u955c\u50cf docker run --rm ubuntu:22.04 nproc#\u5b89\u88c5\uff0c\u5e76\u67e5\u770bcpu\u6838\u5fc3\u6570 docker run -it ubuntu:22.04 bash #\u8fdb\u5165\u4ea4\u4e92\u6a21\u5f0f,\u8fd9\u79cd\u60c5\u51b5\u5728\u80fd\u7528\u3001 docker run -it --name my_centos7 -v /path/on/host:/path/in/container centos:7#\u5982\u679c\u9700\u8981\u5c06\u6570\u636e\u4fdd\u5b58\u5230\u5bbf\u4e3b\u673a\u4e0a\uff0c\u53ef\u4ee5\u6302\u8f7d\u4e00\u4e2a\u76ee\u5f55\uff0c \u540c\u65f6\u6307\u5b9a\u540d\u5b57\uff0c \u6ce8\u610fexit\u9000\u51fa\u5bb9\u5668\u540e\u5bb9\u5668\u8fd8\u4f1a\u5b58\u5728\uff0c\u4f7f\u7528docker ps -a \u624d\u80fd\u770b\u5230 docker start <container_name> #\u91cd\u65b0\u542f\u52a8\u6682\u505c\u7684\u5bb9\u5668 docker exec -it <container_name> bash #\u91cd\u65b0\u8fdb\u5165\u5bb9\u5668 apt install, \u6ce8\u610fupdate docker ps #\u67e5\u770b\u8fd0\u884c\u7684\u5bb9\u5668 docker ps -a#\u67e5\u770b\u8fd0\u884c\u7684\u5bb9\u5668,\u5305\u62ec\u6682\u505c\u7684 #docker\u4e0b \u7684gui\u663e\u793a\u4e5f\u53ef\u4ee5\u5b89\u88c5\u901a\u8fc7\u8bbe\u7f6eDISPLAY\u73af\u5883\u53d8\u91cf\u6765\u5904\u7406 docker commit <\u5bb9\u5668ID\u6216\u540d\u79f0> <\u955c\u50cf\u540d\u79f0>:<\u6807\u7b7e> #\u4fdd\u5b58\u5bb9\u5668\u4e3a\u955c\u50cf docker images #\u67e5\u770b\u4fdd\u5b58\u7684\u955c\u50cf docker rm <container_name>#\u5220\u9664\u5bb9\u5668 docker rmi -f <\u955c\u50cfID\u6216\u540d\u79f0> #\u5220\u9664\u955c\u50cf docker exec -it my_container bash #\u5bf9\u540c\u4e00\u4e2adocker\u5bb9\u5668\u5f00\u542f\u591a\u4e2a\u7ec8\u7aef docker run -v <\u4e3b\u673a\u76ee\u5f55>:<\u955c\u50cf\u76ee\u5f55> -it <\u955c\u50cf\u540d\u79f0>:<\u6807\u7b7e> bash #\u6302\u8f7d docker run -it --gpus all my_cugr_image #\u542f\u7528\u6240\u6709GPU container \u5185\u7684C++\u9879\u76eedebug \u00b6 linux\u4e0bvscode\u652f\u6301\u7684\u8c03\u8bd5\u5668\u4e3agdb \u5b89\u88c5vs code \u63d2\u4ef6\uff1a Dev Container \u5b89\u88c5gdb: apt-get install build-essential gdb \u8fd0\u884c\uff1aAttach to Running Container \u5728vscode\u4e2d\u6253\u5f00\u5de5\u7a0b\u76ee\u5f55\uff0c\u5e76\u6dfb\u52a0launch\u6587\u4ef6 \u7528g++\u6216\u8005\u7528task.json\u751f\u6210binary\u53ef\u6267\u884c\u6587\u4ef6\uff0c\u6ce8\u610f\u7f16\u8bd1\u7684\u65f6\u5019 \u52a0\u4e0a-g \uff0c-g\u610f\u601d\u5c31\u662f\u7f16\u8bd1\u51fa\u5e26\u8c03\u8bd5\u4fe1\u606f\u7684\u53ef\u6267\u884c\u6587\u4ef6\uff0c\u5982\u679c\u5c11\u4e86\u8fd9\u4e2a-g\uff0c\u751f\u6210\u7684\u53ef\u6267\u884c\u6587\u4ef6\u5c31\u4e0d\u80fd\u591f\u8c03\u8bd5\u4e86 \u7136\u540e\u70b9\u4e09\u89d2\u5f62\u5c31\u884c\u3002 \u53c2\u8003 \u00b6 VSCode\u8c03\u8bd5docker\u4e2d\u7684\u7a0b\u5e8f(C++) \u548c\u79bb\u7ebf\u5b89\u88c5VSCode\u63d2\u4ef6\u7684\u65b9\u6cd5_vs code docker\u63d2\u4ef6dev container\u4e0b\u8f7d-CSDN\u535a\u5ba2 launch.json\u5b98\u65b9\u6559\u7a0bhttps://go.microsoft.com/fwlink/?linkid=830387 launch.json\u6559\u7a0b VScode \u8c03\u8bd5\u6559\u7a0b tasks.json\u548claunch.json\u7684\u8bbe\u7f6e\uff08\u8d85\u8be6\u7ec6\uff09-CSDN\u535a\u5ba2 centos \u5bb9\u5668\u65e0\u6cd5\u8054\u7f51\u95ee\u9898 \u00b6 Could not retrieve mirrorlist http://mirrorlist.centos.org/?release=7&arch=x86_64&repo=os&infra=container error was 14: curl#6 - \"Could not resolve host: mirrorlist.centos.org; Unknown error\" #\u8fd8\u662f\u4e0d\u884c\u3002\u3002\u3002 \u4fee\u6539vscode docker\u5bb9\u5668\u5185\u7ec8\u7aef\u6ca1\u6709\u989c\u8272 \u00b6 \u81ea\u5b9a\u4e49\u4f18\u5316VsCode\u7ec8\u7aef\u6837\u5f0f\uff08\u63d0\u793a\u9ad8\u4eae\uff09_vscode\u7ec8\u7aef\u989c\u8272\u8bbe\u7f6e-CSDN\u535a\u5ba2 install \u00b6 Ubuntu \u5b89\u88c5 Docker_ubuntu \u91cd\u65b0\u5b89\u88c5 docker-CSDN \u535a\u5ba2 Git \u00b6 Gerrit-Git \u00b6 \u516c\u53f8\u6559\u7a0b base \u00b6 \u5168\u5c40\u914d\u7f6e\u6587\u4ef6\uff1a~/.gitconfig \u5f53\u524d\u4ed3\u5e93\u914d\u7f6e\u6587\u4ef6\uff1a.git/config to set git user: git config --global user.name \"\u4f60\u7684\u540d\u5b57\" git config --global user.email \"\u4f60\u7684\u90ae\u7bb1\" branch \u00b6 git config --global init.defaultBranch <name> # change init branch name git branch -m <name> #change the just-created branch .gitignore \u00b6 check \u00b6 git status git status --short git branch -r \u6307\u4ee4\u53ef\u4ee5\u67e5\u770b\u8fdc\u7a0b\u4ed3\u5e93\u4e2d\u7684\u6240\u6709\u5206\u652f git branch -a \u6307\u4ee4\u7528\u4e8e\u663e\u793a\u672c\u5730\u548c\u8fdc\u7aef\u7684\u6240\u6709\u5206\u652f git branch -vv \u6307\u4ee4\u663e\u793a\u672c\u5730\u5206\u652f\u4e0e\u8fdc\u7aef\u5206\u652f\u7684\u8ffd\u8e2a\u5173\u7cfb\u3002 \u67e5\u770b\u5dee\u5f02 \u5728 Git \u4e2d\u6bd4\u8f83\u672c\u5730\u5185\u5bb9\u4e0e\u4e0a\u6b21\u63d0\u4ea4\u7684\u5dee\u5f02\u662f\u65e5\u5e38\u5f00\u53d1\u4e2d\u7684\u9ad8\u9891\u64cd\u4f5c\u3002\u4f60\u53ef\u4ee5\u6839\u636e\u6587\u4ef6\u662f\u5426\u5df2\u88ab\u6dfb\u52a0\u5230\u6682\u5b58\u533a\uff08 git add \uff09\uff0c\u9009\u62e9\u4e0d\u540c\u7684\u547d\u4ee4\u3002\u4e0b\u9762\u8fd9\u4e2a\u8868\u683c\u80fd\u5e2e\u4f60\u5feb\u901f\u770b\u6e05\u5b83\u4eec\u4e4b\u95f4\u7684\u5173\u7cfb\u548c\u533a\u522b\u3002 \u6bd4\u8f83\u8303\u56f4 Git \u547d\u4ee4 \u9002\u7528\u573a\u666f\uff08\u63d0\u4ea4\u524d\uff09 \u5de5\u4f5c\u533a \u2194 \u4e0a\u6b21\u63d0\u4ea4 (HEAD) git diff HEAD \u67e5\u770b\u6240\u6709\u5df2\u4fee\u6539\u4f46 \u672a\u63d0\u4ea4 \u7684\u53d8\u66f4\uff08\u5305\u62ec\u672a\u6682\u5b58\u548c\u5df2\u6682\u5b58\u7684\uff09\u3002\u8fd9\u662f\u6700\u5168\u9762\u7684\u9884\u89c8\u3002 \u5de5\u4f5c\u533a \u2194 \u6682\u5b58\u533a git diff \u67e5\u770b\u5df2\u4fee\u6539\u4f46 \u672a\u4f7f\u7528 git add \u6682\u5b58 \u7684\u53d8\u66f4\u3002 \u6682\u5b58\u533a \u2194 \u4e0a\u6b21\u63d0\u4ea4 (HEAD) git diff --cached \u6216 git diff --staged \u67e5\u770b\u5df2\u4f7f\u7528 git add \u6682\u5b58\uff0c\u4f46 \u672a\u63d0\u4ea4 \u7684\u53d8\u66f4\u3002 commit and push \u00b6 In VS Code, go to the Source Control view (left sidebar, Git icon). You\u2019ll see the untracked files. - Click + (stage) on files or use the terminal: git add . - if u add some files you don't want to add , you can change your .gitignore , then use git reset git rm -r --cached . - git commit -m \"\u2026\" clone & pull \u00b6 https://blog.csdn.net/Lakers2015/article/details/111871196 git clone \u00b6 \u4ece\u8fdc\u7a0b\u670d\u52a1\u5668\u514b\u9686\u4e00\u4e2a\u4e00\u6a21\u4e00\u6837\u7684\u7248\u672c\u5e93\u5230\u672c\u5730,\u590d\u5236\u7684\u662f\u6574\u4e2a\u7248\u672c\u5e93\uff0c\u53eb\u505a git clone \u3002\u7b80\u5355\u8bb2\uff0c git clone \u5c31\u662f\u5c06\u4e00\u4e2a\u5e93\u590d\u5236\u5230\u672c\u5730\uff0c \u662f\u4e00\u4e2a\u672c\u5730\u4ece\u65e0\u5230\u6709\u7684\u8fc7\u7a0b \u3002\u5305\u62ec\u91cc\u9762\u7684\u65e5\u5fd7\u4fe1\u606f\uff0cgit\u9879\u76ee\u91cc\u7684\u5206\u652f\uff0c\u4f60\u4e5f\u53ef\u4ee5\u76f4\u63a5\u5207\u6362\u3001\u4f7f\u7528\u91cc\u9762\u7684\u5206\u652f\u7b49\u7b49\u3002 git pull \u00b6 \u4ece\u8fdc\u7a0b\u670d\u52a1\u5668\u83b7\u53d6\u5230\u4e00\u4e2abranch\u5206\u652f\u7684\u66f4\u65b0\u5230\u672c\u5730\uff0c\u5e76\u66f4\u65b0\u672c\u5730\u5e93\uff0c\u53eb\u505agit pull.\uff08pull\u662f\u6307\u540c\u6b65\u4e00\u4e2a\u4f60\u5728\u672c\u5730\u6709\u7248\u672c\u7684\u5e93\u5185\u5bb9\u66f4\u65b0\u7684\u90e8\u5206\u5230\u4f60\u7684\u672c\u5730\u5e93\uff09\u3002 git pull \u4f5c\u7528\u662f\uff0c \u53d6\u56de\u8fdc\u7a0b\u4e3b\u673a\u67d0\u4e2a\u5206\u652f\u7684\u66f4\u65b0 \uff0c\u518d\u4e0e\u672c\u5730\u7684\u6307\u5b9a\u5206\u652f\u5408\u5e76\u3002\u5b83\u7684\u4e66\u5199\u683c\u5f0f\u5982\u4e0b $ git pull #\u8fdc\u7a0b\u4e3b\u673a(origin)# #\u8fdc\u7a0b\u5206\u652f(next)#\uff1a#\u672c\u5730\u5206\u652f(master)# \u5982\u679c\u8fdc\u7a0b\u5206\u652f\u662f\u4e0e\u5f53\u524d\u5206\u652f\u5408\u5e76\uff0c\u5219\u5192\u53f7\u540e\u9762\u7684\u90e8\u5206\u53ef\u4ee5\u7701\u7565\u3002 $ git pull #\u8fdc\u7a0b\u4e3b\u673a(origin)# #\u8fdc\u7a0b\u5206\u652f(next)# \u8be5\u547d\u4ee4\u76f8\u5f53\u4e8e git fetch origin + git merge origin/next [!WARNING] \u6bcf\u6b21\u4ece\u672c\u5730\u4ed3\u5e93 push \u5230\u8fdc\u7a0b\u4ed3\u5e93\u4e4b\u524d\u90fd\u8981\u5148\u8fdb\u884c git pull \u64cd\u4f5c\uff0c\u4fdd\u8bc1push\u5230\u8fdc\u7a0b\u4ed3\u5e93\u65f6\u6ca1\u6709\u7248\u672c\u51b2\u7a81\u3002 Connect to Remote \u00b6 Create a repository on GitHub/Gitee/etc. ( without initializing it with files if you already have local content). Copy its HTTPS or SSH URL. Back in VS Code terminal: git remote add origin <remote-url> git branch -M main (if you want main instead of master) git push -u origin <branch_name> pull \u00b6 \u5206\u652f\u7ba1\u7406 \u00b6 git checkout -b <new_branch_name> origin/<new_branch_name> \u6307\u4ee4\u521b\u5efa\u4e00\u4e2a new_branch_name \u5206\u652f\u5e76\u5207\u6362\u5230 new_branch_name \u5206\u652f\u4e0a\uff0c\u5e76\u5efa\u7acb\u8fdc\u7aef new_branch_name \u5206\u652f\u7684\u8ffd\u8e2a\u5173\u7cfb \u5982\u679c\u5176\u4ed6\u5f00\u53d1\u8005push\u4e86\uff0c\u90a3\u4e48\u6211\u4eecpush\u7684\u65f6\u5019\u53ef\u80fd\u53d1\u751f\u51b2\u7a81\uff1a \u53c2\u8003 \u00b6 \u5982\u4f55\u4f7f\u7528 Git \u8fdb\u884c\u591a\u4eba\u534f\u4f5c\u5f00\u53d1\uff08\u5168\u6d41\u7a0b\u56fe\u89e3\uff09_git\u591a\u4eba\u534f\u4f5c\u5f00\u53d1\u6d41\u7a0b-CSDN\u535a\u5ba2 ssh \u8bbe\u7f6e\u5bc6\u94a5 \u00b6 fatal: unable to access 'https://github.com/xx/xxx.git/': GnuTLS recv error (-110): The TLS connection was non-properly terminated. auto upload project to github \u00b6 new repo in web init repo echo \"# HarmonyOS-Health-app\" >> README.md git init //\u521d\u59cb\u5316 git add README.md git commit -m \"first commit\" git branch -M main //\u786e\u5b9a\u4e3amain\u5206\u652f, \u8001\u7248\u672c\u9ed8\u8ba4\u662fmaster git remote add origin https://github.com/lion-kng/HarmonyOS-Health-app.git //\u5173\u8054github\u4e0e\u672c\u5730\u4ee3\u7801\uff0c\u8fd9\u4e00\u6b65\u6700\u91cd\u8981\uff01\uff01\uff01 git push -u origin main //\u4e0a\u4f20\u4ee3\u7801 remember to set git user reference \u00b6 vscode\u4e0a\u4f20\u4ee3\u7801\u5230github_vscode\u4e0a\u4f20github-CSDN\u535a\u5ba2 ` Latex \u00b6 latex in vscode \u00b6 \u534e\u5de5\u8bfe\u7a0b\u8bba\u6587\u548c\u6bd5\u8bbeLatex\u6a21\u677f \u6559\u7a0b\uff1a texlive2023+vscode\u5b89\u88c5\u4e0e\u914d\u7f6e\uff08\u7b80\u6d01\u7248\uff09 - \u77e5\u4e4e Visual Studio Code (vscode)\u914d\u7f6eLaTeX - \u77e5\u4e4e LaTeX \u914d\u7f6e\uff08\u653e\u5230 settings.json ) //------------------------------LaTeX \u914d\u7f6e---------------------------------- // \u8bbe\u7f6e\u662f\u5426\u81ea\u52a8\u7f16\u8bd1 \"latex-workshop.latex.autoBuild.run\" : \"onSave\" , //\u53f3\u952e\u83dc\u5355 \"latex-workshop.showContextMenu\" : true , //\u4ece\u4f7f\u7528\u7684\u5305\u4e2d\u81ea\u52a8\u8865\u5168\u547d\u4ee4\u548c\u73af\u5883 \"latex-workshop.intellisense.package.enabled\" : true , //\u7f16\u8bd1\u51fa\u9519\u65f6\u8bbe\u7f6e\u662f\u5426\u5f39\u51fa\u6c14\u6ce1\u8bbe\u7f6e \"latex-workshop.message.error.show\" : false , \"latex-workshop.message.warning.show\" : false , // \u7f16\u8bd1\u5de5\u5177\u548c\u547d\u4ee4 \"latex-workshop.latex.tools\" : [ { \"name\" : \"xelatex\" , \"command\" : \"xelatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"%DOCFILE%\" ] }, { \"name\" : \"pdflatex\" , \"command\" : \"pdflatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"%DOCFILE%\" ] }, { \"name\" : \"latexmk\" , \"command\" : \"latexmk\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"-pdf\" , \"-outdir=%OUTDIR%\" , \"%DOC%\" ], \"env\" : {} }, { \"name\" : \"lualatex\" , \"command\" : \"lualatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"-shell-escape\" , //\u8fd9\u4e2a\u547d\u4ee4\u884c\u5728\u7f51\u4e0a\u7684Latex Workshop\u8bbe\u7f6e\u91cc\u4e00\u822c\u6ca1\u6709\uff0c\u6240\u4ee5\u76f4\u63a5recipe\u4f1a\u62a5\u9519 \"%DOCFILE%\" ] }, { \"name\" : \"bibtex\" , \"command\" : \"bibtex\" , \"args\" : [ \"%DOCFILE%\" ] }, { \"name\" : \"biber\" , \"command\" : \"biber\" , \"args\" : [ \"%DOCFILE%\" ] } ], // \u7528\u4e8e\u914d\u7f6e\u7f16\u8bd1\u94fe \"latex-workshop.latex.recipes\" : [ { \"name\" : \"XeLaTeX\" , \"tools\" : [ \"xelatex\" ] }, { \"name\" : \"PDFLaTeX\" , \"tools\" : [ \"pdflatex\" ] }, { \"name\" : \"xelatex -> bibtex -> xelatex*2\" , \"tools\" : [ \"xelatex\" , \"bibtex\" , \"xelatex\" , \"xelatex\" ] }, { \"name\" : \"xelatex -> biber -> xelatex*2\" , \"tools\" : [ \"xelatex\" , \"biber\" , \"xelatex\" , \"xelatex\" ] }, { \"name\" : \"pdflatex -> bibtex -> pdflatex*2\" , \"tools\" : [ \"pdflatex\" , \"bibtex\" , \"pdflatex\" , \"pdflatex\" ] }, ], //\u6587\u4ef6\u6e05\u7406\u3002\u6b64\u5c5e\u6027\u5fc5\u987b\u662f\u5b57\u7b26\u4e32\u6570\u7ec4 \"latex-workshop.latex.clean.fileTypes\" : [ \"*.aux\" , //\u5305\u542b\u6709\u5173\u6587\u6863\u4ea4\u53c9\u5f15\u7528\u3001\u6807\u7b7e\u548c\u53c2\u8003\u6587\u732e\u7b49\u4fe1\u606f \"*.bbl\" , //\u7528\u4e8e\u7ba1\u7406\u6587\u732e\u5f15\u7528\u548c\u53c2\u8003\u6587\u732e\u5217\u8868 \"*.blg\" , \"*.idx\" , \"*.ind\" , \"*.lof\" , //\u63d2\u56fe\u76ee\u5f55 \"*.lot\" , \"*.out\" , \"*.toc\" , //\u76ee\u5f55 \"*.acn\" , \"*.acr\" , \"*.alg\" , \"*.glg\" , \"*.glo\" , \"*.gls\" , \"*.ist\" , \"*.fls\" , \"*.log\" , \"*.fdb_latexmk\" , ], //\u8bbe\u7f6e\u4e3aonFaild \u5728\u6784\u5efa\u5931\u8d25\u540e\u6e05\u9664\u8f85\u52a9\u6587\u4ef6 \"latex-workshop.latex.autoClean.run\" : \"onFailed\" , // \u4f7f\u7528\u4e0a\u6b21\u7684recipe\u7f16\u8bd1\u7ec4\u5408 \"latex-workshop.latex.recipe.default\" : \"lastUsed\" , //\u4f7f\u7528 SumatraPDF \u9884\u89c8\u7f16\u8bd1\u597d\u7684PDF\u6587\u4ef6 // \u8bbe\u7f6eVScode\u5185\u90e8\u67e5\u770b\u751f\u6210\u7684pdf\u6587\u4ef6 \"latex-workshop.view.pdf.viewer\" : \"tab\" , // PDF\u67e5\u770b\u5668\u7528\u4e8e\u5728\\ref\u4e0a\u7684[View on PDF]\u94fe\u63a5 \"latex-workshop.view.pdf.ref.viewer\" : \"auto\" , \"latex-workshop.synctex.indicator\" : \"circle\" , //\u6b63\u5411\u641c\u7d22\u663e\u793a \"latex-workshop.view.pdf.internal.synctex.keybinding\" : \"double-click\" , //\u53cc\u51fb\u53cd\u5411\u641c\u7d22 \"editor.wordWrap\" : \"on\" , \"editor.renderControlCharacters\" : false , \"security.workspace.trust.untrustedFiles\" : \"newWindow\" , // \"files.autoSave\" : \"afterDelay\" , // \u81ea\u52a8\u4fdd\u5b58 ppt \u00b6 \u611f\u89c9Beamer\u7f3a\u70b9\u5c31\u662f\u63d2\u5165\u56fe\u7247\u592a\u9ebb\u70e6 Beamer\u2014\u2014\u57fa\u4e8eLaTeX\u5236\u4f5c\u5b66\u672fPPT - \u77e5\u4e4e https://mpetroff.net/files/beamer-theme-matrix/ taskflow \u00b6 introduction \u00b6 Taskflow is faster, more expressive, and easier for drop-in integration than many of existing task programming frameworks in handling complex parallel workloads. Taskflow solves a large-scale machine learning workload up to 29% faster, 1.5 less memory, and 1.9 higher throughput than the industrial system, oneTBB, on a machine of 40 CPUs and 4 GPUs. \u652f\u6301\u8fd0\u884c\u65f6\u95f4\u53ef\u89c6\u5316\uff1a Taskflow comes with a built-in profiler, Taskflow Profiler , for you to profile and visualize taskflow programs in an easy-to-use web-based interface. \u652f\u6301\u5e76\u884c\u6a21\u5757\u53ef\u89c6\u5316 Project Motivation \u00b6 Cookbook \u00bb Project Motivation | Taskflow QuickStart command \u00b6 \u7f16\u8bd1 \u00b6 g++ -std=c++20 simple.cpp -I taskflow/ -O2 -pthread -o simple nvcc -std=c++17 -I path/to/taskflow/ --extended-lambda simple.cu -o simple \u7f16\u8bd1\u4e24\u4e2a\u6587\u4ef6 \u00b6 nvcc -std=c++17 --extended-lambda -x cu -arch=sm_86 -I path/to/taskflow -dc cudaflow.cpp -o cudaflow.o ## now we have the two compiled .o objects, main.o and cudaflow.o nvcc main.o cudaflow.o -o main # link The --extended-lambda option tells nvcc to generate GPU code for the lambda defined with **device** . The -x cu tells nvcc to treat the input files as .cu files containing both CPU and GPU code. By default, nvcc treats .cpp files as CPU-only code. module \u00b6 Taskflow \u00b6 taskflow.emplace([](){}) //add task taskflow.num_task() taskflow.placeholder() // create a task with no work trick \u00b6 std::move() \u00b6 tf :: Taskflow taskflow1 , taskflow3 ; taskflow1 . emplace ([](){}); // move-construct taskflow2 from taskflow1 tf :: Taskflow taskflow2 ( std :: move ( taskflow1 )); assert ( taskflow2 . num_tasks () == 1 && taskflow1 . num_tasks () == 0 ); // move-assign taskflow3 to taskflow2 taskflow3 = std :: move ( taskflow2 ); assert ( taskflow3 . num_tasks () == 1 && taskflow2 . num_tasks () == 0 ); taskflow.composed_of(other_taskflow) Task \u00b6 task.name(\"\") //set name task.work([](){}) //set work task.data() //set or get task's data task.precede(other task) //set pretask task.num_dependents() //get dependents num task.num_successors() //get sucessors num // traverse all successors of my_task my_task . for_each_successor ([ s = 0 ] ( tf :: Task successor ) mutable { std :: cout << \"successor \" << s ++ << '\\n' ; }); // traverse all dependents of my_task my_task . for_each_dependent ([ d = 0 ] ( tf :: Task dependent ) mutable { std :: cout << \"dependent \" << d ++ << '\\n' ; }); condition task \u00b6 tf :: Taskflow taskflow ; tf :: Task A = taskflow . emplace ([](){}). name ( \"A\" ); tf :: Task B = taskflow . emplace ([](){}). name ( \"B\" ); tf :: Task C = taskflow . emplace ([](){}). name ( \"C\" ); tf :: Task D = taskflow . emplace ([](){}). name ( \"D\" ); tf :: Task E = taskflow . emplace ([](){}). name ( \"E\" ); tf :: Task F = taskflow . emplace ([](){}). name ( \"F\" ); tf :: Task G = taskflow . emplace ([](){}). name ( \"G\" ); tf :: Task H = taskflow . emplace ([](){}). name ( \"H\" ); tf :: Task I = taskflow . emplace ([](){}). name ( \"I\" ); tf :: Task K = taskflow . emplace ([](){}). name ( \"K\" ); tf :: Task L = taskflow . emplace ([](){}). name ( \"L\" ); tf :: Task M = taskflow . emplace ([](){}). name ( \"M\" ); tf :: Task cond_1 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_1\" ); tf :: Task cond_2 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_2\" ); tf :: Task cond_3 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_3\" ); A . precede ( B , F ); B . precede ( C ); C . precede ( D ); D . precede ( cond_1 ); E . precede ( K ); F . precede ( cond_2 ); H . precede ( I ); I . precede ( cond_3 ); L . precede ( M ); cond_1 . precede ( B , E ); // return 0 to 'B' or 1 to 'E' cond_2 . precede ( G , H ); // return 0 to 'G' or 1 to 'H' cond_3 . precede ( cond_3 , L ); // return 0 to 'cond_3' or 1 to 'L' taskflow . dump ( std :: cout ); cond \u4e0d\u6b62\u652f\u6301true\u548cfalse\uff0c\u4e5f\u53ef\u67093\u4e2a\u4ee5\u4e0a\u7684\u8f93\u51fa\u60c5\u51b5\uff0c\u76f8\u5f53\u4e8eswitch, \u5f53\u7136\u4e5f\u53ef\u4ee5\u8bbe\u8ba1\u6210while AsyncTask \u00b6 Executor \u00b6 executor.this_worker_id() #### create excutor tf :: Executor executor1 ; // create an executor with the number of workers // equal to std::thread::hardware_concurrency, 106 server has 256 thread(\u5f53\u524d\u786c\u4ef6\u652f\u6301\u7684\u5e76\u53d1\u7ebf\u7a0b\u6570\u91cf) tf :: Executor executor2 ( 4 ); // create an executor of 4 worker threads tf :: Future < void > fu = executor . run ( taskflow ); //Each run variant of tf::Executor returns a tf::Future object which allows you to wait fu . wait (); //run the taskflow once and wait for completion executor . run ( taskflow , [](){ std :: cout << \"end of 1 run\" ; }). wait (); //runs the taskflow once with a callback to invoke when the execution finishes executor . run_n ( taskflow , 4 ); executor . wait_for_all (); //run the taskflow four times and use tf::Executor::wait_for_all to wait for completion executor . run_n ( taskflow , 4 , [](){ std :: cout << \"end of 4 runs\" ; }). wait (); //runs the taskflow four times and invokes a callback at the end of the fourth execution executor . run_until ( taskflow , [ cnt = 0 ] () mutable { return ++ cnt == 10 ; }); // keeps running the taskflow until the predicate returns true //corun: ///deadlock:\u5728 C++ \u591a\u7ebf\u7a0b\u7f16\u7a0b\u4e2d\uff0c\u6b7b\u9501\uff08Deadlock\uff09 \u662f\u6700\u5371\u9669\u7684\u5e76\u53d1\u95ee\u9898\u4e4b\u4e00\uff0c\u6307\u4e24\u4e2a\u6216\u591a\u4e2a\u7ebf\u7a0b\u56e0\u4e92\u76f8\u7b49\u5f85\u5bf9\u65b9\u91ca\u653e\u8d44\u6e90\u800c\u6c38\u4e45\u963b\u585e tf :: Executor executor ( 2 ); tf :: Taskflow taskflow ; std :: array < tf :: Taskflow , 1000 > others ; std :: atomic < size_t > counter { 0 }; for ( size_t n = 0 ; n < 1000 ; n ++ ) { for ( size_t i = 0 ; i < 500 ; i ++ ) { others [ n ]. emplace ([ & ](){ counter ++ ; }); } taskflow . emplace ([ & executor , & tf = others [ n ]](){ // blocking the worker can introduce deadlock where // all workers are waiting for their taskflows to finish executor . run ( tf ). wait (); }); } executor . run ( taskflow ). wait (); //------------------------------------------------------------------- tf :: Executor executor ( 2 ); tf :: Taskflow taskflow ; std :: array < tf :: Taskflow , 1000 > others ; std :: atomic < size_t > counter { 0 }; for ( size_t n = 0 ; n < 1000 ; n ++ ) { for ( size_t i = 0 ; i < 500 ; i ++ ) { others [ n ]. emplace ([ & ](){ counter ++ ; }); } taskflow . emplace ([ & executor , & tf = others [ n ]](){ // the caller worker will not block but corun these // taskflows through its work-stealing loop executor . corun ( tf ); //\u6ce8\u610f\u8fd9\u91cc\u6ca1\u6709.wait }); } executor . run ( taskflow ). wait (); executor.corun_until() observer https://taskflow.github.io/taskflow/ExecuteTaskflow.html#ObserveThreadActivities tf::WorkerInterface \u53ef\u4ee5\u5c06\u4e00\u4e2aworker\u6620\u5c04\u5230\u4e00\u4e2a\u7279\u5b9a\u7684CPU\u5185\u6838https://taskflow.github.io/taskflow/ExecuteTaskflow.html#ModifyWorkerProperty \u5f02\u6b65\u4efb\u52a1\uff1a Cookbook \u00bb Asynchronous Tasking | Taskflow QuickStart Taskflow\u5e93\u4e2d\u7684\u5f02\u6b65\u4efb\u52a1\u673a\u5236\u5141\u8bb8\u5728\u4efb\u52a1\u6267\u884c\u8fc7\u7a0b\u4e2d\u52a8\u6001\u751f\u6210\u5e76\u884c\u4efb\u52a1\uff0c\u63d0\u4f9b\u4e86\u7075\u6d3b\u7684\u4efb\u52a1\u7ba1\u7406\u548c\u540c\u6b65\u65b9\u5f0f\u3002\u4ee5\u4e0b\u662f\u8be6\u7ec6\u89e3\u91ca\uff1a executor.async(F&& f) \uff1a\u542f\u52a8\u5f02\u6b65\u4efb\u52a1\uff0c\u8fd4\u56de std::future \u4ee5\u83b7\u53d6\u7ed3\u679c\u3002 executor.silent_async(F&& f) \uff1a\u542f\u52a8\u5f02\u6b65\u4efb\u52a1\uff0c\u65e0\u8fd4\u56de\u503c\uff0c\u5f00\u9500\u66f4\u5c0f\u3002 Future \u00b6 future.get() future.cancel() cudaFlow \u00b6 cudaflow.kernel(grid_dim, block_dim, Ns, kernel_function, N, other_args) //<<<(N+255)/256, 256, 0>>>(N, 2.0f, dx, dy) cudaflow.run(stream) cudaflow.copy(src, dst, N) cudaflow.memset(target, 0, sizeof(int) * count) cudaflow.fill(target, 0, count) cudaflow.zero(target, count) Integrate a cudaFlow into Taskflow \u00b6 tf :: Executor executor ; tf :: Taskflow taskflow ; taskflow . emplace ([](){ // create a cudaFlow inside a static task tf :: cudaFlow cudaflow ; // ... create a kernel task cudaflow . kernel (...); // run the capturer through a stream tf :: cudaStream stream ; capturer . run ( stream ); stream . synchronize (); }); cudaStream \u00b6 cudastream.synchronize() Run a cudaFlow on Specific GPU \u00b6 Subflow \u00b6 \u6ca1\u770b\u61c2\u6709\u4ec0\u4e48\u7528 Runtime \u00b6 runtime.schedule(task) //forcefully run task runtime.corun(taskflow) //\u8fd8\u662f\u4e0d\u592a\u61c2https://taskflow.github.io/taskflow/RuntimeTasking.html#RuntimeTaskingRunATaskGraphSynchronously Taskflow allows a static task and a condition task to take a referenced tf::Runtime object that provides a set of methods to interact with the scheduling runtime. The following example creates a static task that leverages tf::Runtime to explicitly schedule a conditioned task which would never run under the normal scheduling circumstance: tf::Task A, B, C, D; std::tie(A, B, C, D) = taskflow.emplace( [] () { return 0; }, [&C] (tf::Runtime& rt) { // C must be captured by reference std::cout << \"B\\n\"; rt.schedule(C); }, [] () { std::cout << \"C\\n\"; }, [] () { std::cout << \"D\\n\"; } ); A.precede(B, C, D); executor.run(taskflow).wait(); When the condition task A completes and returns 0 , the scheduler moves on to task B . Under the normal circumstance, tasks C and D will not run because their conditional dependencies never happen. This can be broken by forcefully scheduling C or/and D via a runtime object of a task that resides in the same graph. Here, task B call tf::Runtime::schedule to forcefully run task C even though the weak dependency between A and C will never happen based on the graph structure itself. As a result, we will see both B and C in the output: Semaphore \u00b6 limit the concurrency or the maximum number of workers in your Taskflow applications.https://taskflow.github.io/taskflow/LimitTheMaximumConcurrency.html#DefineASemaphore install \u00b6 Taskflow is header-only and there is no wrangle with installation. To compile the program, clone the Taskflow project and tell the compiler to include the headers under taskflow/ . #include <taskflow/taskflow.hpp> // Taskflow is header-only int main (){ tf :: Executor executor ; tf :: Taskflow taskflow ; auto [ A , B , C , D ] = taskflow . emplace ( // create four tasks [] () { std :: cout << \"TaskA \\n \" ; }, [] () { std :: cout << \"TaskB \\n \" ; }, [] () { std :: cout << \"TaskC \\n \" ; }, [] () { std :: cout << \"TaskD \\n \" ; } ); A . precede ( B , C ); // A runs before B and C D . succeed ( B , C ); // D runs after B and C executor . run ( taskflow ). wait (); return 0 ; } ~$ git clone https://github.com/taskflow/taskflow.git # clone it only once ~$ g++ -std = c++20 simple.cpp -I taskflow/ -O2 -pthread -o simple ~$ ./simple TaskA TaskC TaskB TaskD \u53ef\u4ee5\u628agit clone \u4e0b\u7684taskflow_master/taskflow \u653e\u5230 {workspace}/include/ \u4e0b\uff0c\u8fd9\u6837\u7f16\u8bd1\u7684\u65f6\u5019\u7528 -I ./include \u5c31\u884c \u53c2\u8003 \u00b6 Taskflow QuickStart Taskflow: A General-purpose Task-parallel Programming System Modern C++ Parallel Task Programming | Taskflow QuickStart \u4ee3\u7406 \u00b6 windows11 \u642d\u5efa WSL2 \u8fd0\u884c\u73af\u5883\uff082024\uff09-CSDN \u535a\u5ba2 Hugo/mkdoc \u00b6 hugo \u6709\u70b9\u9ebb\u70e6\uff0cmkdoc\u7b80\u5355\u70b9 \u53c2\u8003 \u00b6 \u5982\u4f55\u7528 GitHub Pages + Hugo \u642d\u5efa\u4e2a\u4eba\u535a\u5ba2 \u00b7 KrislinBlog Jira \u00b6 \u8f6f\u4ef6\u4ea7\u54c1\u7ba1\u7406 \u516c\u53f8\u6559\u7a0b","title":"Tools"},{"location":"Tools/#tools","text":"","title":"Tools"},{"location":"Tools/#vscode","text":"","title":"vscode"},{"location":"Tools/#ssh","text":"\u4e0b\u8f7d vscode \u5b89\u88c5\u63d2\u4ef6 Remote - SSH \u70b9\u51fb vscode \u5de6\u4e0b\u89d2\u7eff\u8272\u6807\u8bb0 \u70b9\u51fb Connect to Host \u8f93\u5165\u5bf9\u5e94\u7684\u670d\u52a1\u5668 ip \u548c \u5bc6\u7801 \u7b2c\u4e00\u6b21\u767b\u9646\u540e\uff0c\u4f1a\u6709\u4e00\u4e2aconfig \u6587\u4ef6\u5728 C:\\Users\\your_user_name\\.ssh\\config Host server_name# ( default: ip ) HostName server_ip #xxx.xxx.xxx.xxx Port 22 User your_user_name ForwardX11 yes #\u7528\u6765\u53ef\u89c6\u5316","title":"\u901a\u8fc7ssh\u8fde\u63a5\u670d\u52a1\u5668"},{"location":"Tools/#remote_ssh-server","text":"https://blog.csdn.net/qq_43623902/article/details/136258880","title":"\u79bb\u7ebf\u5b89\u88c5remote_ssh server"},{"location":"Tools/#win2linux","text":"","title":"\u514d\u5bc6\u767b\u5f55\uff08win2linux\uff09"},{"location":"Tools/#copilot","text":"use rules instruction files Tips for defining custom instructions Keep your instructions short and self-contained. Each instruction should be a single, simple statement. If you need to provide multiple pieces of information, use multiple instructions. For task or language-specific instructions, use multiple *.instructions.md files per topic and apply them selectively by using the applyTo property. Store project-specific instructions in your workspace to share them with other team members and include them in your version control. Reuse and reference instructions files in your prompt files and chat modes to keep them clean and focused, and to avoid duplicating instructions. prompt files chat mode awesome-copilot MCP #-mentions Instead of adding individual files manually, you can let VS Code find the right files from your codebase automatically. This can be useful when you don't know which files are relevant to your question. Make sure to enable the github.copilot.chat.codesearch.enabled (preview) setting to get the best results @-mentions Chat participants are specialized assistants that enable you to ask domain-specific questions in chat. Imagine a chat participant as a domain expert to whom you hand off your chat request and it takes care of the rest. Workspace indexing Agent tools","title":"Copilot"},{"location":"Tools/#buglist","text":"","title":"buglist"},{"location":"Tools/#cpptools-srv-core","text":"\u5b89\u88c5\u65b0\u7684cpp\u63d2\u4ef6","title":"cpptools-srv \u75af\u72c2\u751f\u6210core* \u5d29\u6e83\u6587\u4ef6"},{"location":"Tools/#codex-cli","text":"","title":"Codex CLI"},{"location":"Tools/#tutorial","text":"\u5728 ~/.codex/config.toml \u6587\u4ef6\u4e2d\u8fdb\u884c\u57fa\u7840\u914d\u7f6e\uff1a # \u6a21\u578b\u914d\u7f6e model = \"codex-1\" #model = \"gpt-5-codex\" # Codex 0.36.0+ \u652f\u6301 model_reasoning_effort = \"high\" # \u4f7f\u7528\u6700\u5927\u63a8\u7406\u80fd\u529b model_reasoning_summary = \"detailed\" # \u7ec8\u7aef\u663e\u793a\u8be6\u7ec6\u63a8\u7406\u603b\u7ed3 (Ctrl+T\u67e5\u770b) model_verbosity = \"high\" # \u9ad8\u8be6\u7ec6\u5ea6\u8f93\u51fa model_supports_reasoning_summaries = true # \u5f3a\u5236\u542f\u7528\u63a8\u7406\u603b\u7ed3 # \u4ee3\u7406\u914d\u7f6e hide_agent_reasoning = false # \u663e\u793a Agent \u5185\u90e8\u601d\u8003\u8fc7\u7a0b # \u9690\u79c1\u914d\u7f6e disable_response_storage = true # \u7981\u6b62 OpenAI \u5b58\u50a8\u5bf9\u8bdd\u6570\u636e # \u6743\u9650\u914d\u7f6e (\u5efa\u8bae\u901a\u8fc7 /approvals \u547d\u4ee4\u914d\u7f6e) approval_policy = \"never\" sandbox_mode = \"workspace-write\" # \u7f51\u7edc\u8bbf\u95ee\u914d\u7f6e [sandbox_workspace_write] network_access = true # \u5141\u8bb8\u7f51\u7edc\u8bbf\u95ee","title":"tutorial"},{"location":"Tools/#_1","text":"Codex \u7684\u5bf9\u8bdd\u5386\u53f2\u4fdd\u5b58\u5728\u672c\u5730\u76ee\u5f55 ~/.codex/sessions \u4e0b\uff1a \u9009\u62e9\u6062\u590d\u5bf9\u8bdd\uff1a codex --resume # \u663e\u793a\u6700\u8fd1\u5bf9\u8bdd\u5217\u8868\uff0c\u624b\u52a8\u9009\u62e9 \u76f4\u63a5\u7ee7\u7eed\u4e0a\u6b21\u5bf9\u8bdd\uff1a codex --continue # \u65e0\u9700\u9009\u62e9\uff0c\u81ea\u52a8\u7ee7\u7eed\u4e0a\u6b21\u5bf9\u8bdd","title":"\u6062\u590d\u5bf9\u8bdd"},{"location":"Tools/#agentsmd","text":"Codex \u652f\u6301 \u5c42\u7ea7\u5316\u7684 AGENTS.md \u914d\u7f6e \uff0c\u5728\u4e0d\u540c\u76ee\u5f55\u5c42\u7ea7\u5b9a\u4e49\u4e0d\u540c\u89c4\u5219\uff1a project-root/ \u251c\u2500\u2500 AGENTS.md # \u5168\u5c40\u89c4\u5219\uff08\u6700\u4f4e\u4f18\u5148\u7ea7\uff09 \u251c\u2500\u2500 src/ \u2502 \u251c\u2500\u2500 AGENTS.md # \u6e90\u7801\u76ee\u5f55\u89c4\u5219 \u2502 \u251c\u2500\u2500 components/ \u2502 \u2502 \u2514\u2500\u2500 AGENTS.md # \u7ec4\u4ef6\u7279\u5b9a\u89c4\u5219 \u2502 \u2514\u2500\u2500 tests/ \u2502 \u2514\u2500\u2500 AGENTS.md # \u6d4b\u8bd5\u7279\u5b9a\u89c4\u5219\uff08\u6700\u9ad8\u4f18\u5148\u7ea7\uff09 \u91cd\u8981\u6280\u5de7 \u6bcf\u6b21\u4fee\u6539 AGENTS.md \u540e\uff0c\u4f7f\u7528 Ctrl+T \u67e5\u770b Codex \u7684\u601d\u8003\u8fc7\u7a0b\uff0c\u9a8c\u8bc1\uff1a \u662f\u5426\u6b63\u786e\u8bfb\u53d6\u4e86 AGENTS.md \u89c4\u5219 \u547d\u4ee4\u8c03\u7528\u662f\u5426\u7b26\u5408\u9884\u671f \u662f\u5426\u8fd8\u6709\u9700\u8981\u8865\u5145\u7684\u89c4\u5219","title":"AGENTS.md"},{"location":"Tools/#install","text":"\u8fdc\u7a0b SSH \u4f7f\u7528 Codex\uff1a\u8f6c\u53d1\u672c\u5730 Clash \u4ee3\u7406\u5230\u670d\u52a1\u5668 | Welcome to Enoch's Blog! (67 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u89e3\u51b3Codex\u63d2\u4ef6\u5728Remote SSH\u4e2d\u7684\u767b\u5f55403\u62a5\u9519\u95ee\u9898 - \u77e5\u4e4e","title":"install"},{"location":"Tools/#gemini","text":"","title":"Gemini"},{"location":"Tools/#ref","text":"\u5728remote ssh\u4e0a\u767b\u5f55gemini cli\u7684\u4e34\u65f6\u89e3\u51b3\u65b9\u6848 - \u641e\u4e03\u637b\u4e09 - LINUX DO \u901a\u8fc7\u590d\u5236\u672c\u5730\u7684 .gemini \u5230\u8fdc\u7aef\u4e5f\u53ef\u4ee5","title":"Ref"},{"location":"Tools/#conda","text":"","title":"conda"},{"location":"Tools/#_2","text":"conda\u4e0d\u6b62\u662f\u80fd\u521b\u5efapython\u76f8\u5173\u7684\u73af\u5883\uff0c\u8fd8\u53ef\u4ee5\u662fcpp\u7684\u73af\u5883\u7b49\uff01 conda install -c conda-forge gcc gxx cmake make ninja conda create --name myenv python = 3 .8 conda activate myenv conda deactivate conda list #\u547d\u4ee4\u6765\u67e5\u770b\u5f53\u524d\u73af\u5883\u4e2d\u5b89\u88c5\u7684\u5305\u3002 conda env remove --name myenv #\u5220\u9664 conda info --envs #\u67e5\u627e\u6240\u6709\u865a\u62df\u73af conda install [ package-name ] # \u5b89\u88c5\u540d\u4e3a[package-name]\u7684\u5305 conda install [ package-name ]= X.X # \u5b89\u88c5\u540d\u4e3a[package-name]\u7684\u5305\u5e76\u6307\u5b9a\u7248\u672cX.X conda update [ package-name ] # \u66f4\u65b0\u540d\u4e3a[package-name]\u7684\u5305 conda remove [ package-name ] # \u5220\u9664\u540d\u4e3a[package-name]\u7684\u5305 conda list # \u5217\u51fa\u5f53\u524d\u73af\u5883\u4e0b\u5df2\u5b89\u88c5\u7684\u6240\u6709\u5305 conda search [ package-name ] # \u5217\u51fa\u540d\u4e3a[package-name]\u7684\u5305\u5728conda\u6e90\u4e2d\u7684\u6240\u6709\u53ef\u7528\u7248\u672c conda create --name [ env-name ] # \u5efa\u7acb\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda activate [ env-name ] # \u8fdb\u5165\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda deactivate # \u9000\u51fa\u5f53\u524d\u7684Conda\u865a\u62df\u73af\u5883 conda env remove --name [ env-name ] # \u5220\u9664\u540d\u4e3a[env-name]\u7684Conda\u865a\u62df\u73af\u5883 conda env list # \u5217\u51fa\u6240\u6709Conda\u865a\u62df\u73af\u5883","title":"\u57fa\u672c\u547d\u4ee4"},{"location":"Tools/#_3","text":"wget https://repo.anaconda.com/miniconda/Miniconda3-py38_23.5.2-0-Linux-x86_64.sh bash Miniconda3-py38_23.5.2-0-Linux-x86_64.sh \u5b89\u88c5\u4ee5\u540e\u8981\u91cd\u542f\u624d\u80fd\u751f\u6548\uff01","title":"\u73af\u5883\u914d\u7f6e"},{"location":"Tools/#_4","text":"\u3010conda\u3011\u5b9e\u73b0conda\u73af\u5883\u8fc1\u79fb\u76844\u79cd\u65b9\u5f0f-CSDN\u535a\u5ba2 \u4f7f\u7528conda pack\u8fdb\u884c\u73af\u5883\u8fc1\u79fb\uff08\u6b65\u9aa4\u5f88\u8be6\u7ec6\uff09-CSDN\u535a\u5ba2","title":"\u73af\u5883\u8fc1\u79fb"},{"location":"Tools/#_5","text":"\u5b89\u88c5\u4ee5\u540e\u8981\u91cd\u542f\u624d\u80fd\u751f\u6548\uff01 pycharm \u65e0\u6cd5\u6dfb\u52a0 conda \u73af\u5883\u65f6\u65e0\u6cd5\u627e\u5230\u5bf9\u5e94\u73af\u5883\u7684 python.exe \u6587\u4ef6 Conda Executable \u662f conda \u7684\u6267\u884c\u6587\u4ef6\uff0c\u4e0d\u662f\u586b\u73af\u5883\u7684 python \u89e3\u91ca\u5668 0.0 \u770b\u9519\u4e24\u6b21\u4e86","title":"\u5e38\u89c1\u95ee\u9898"},{"location":"Tools/#cuda-cuda-toolkit-cudnn","text":"","title":"cuda \u9a71\u52a8\uff0ccuda-toolkit, cudnn"},{"location":"Tools/#_6","text":"Windows 11/10 WSL2 Ubuntu 20.04 \u4e0b\u914d\u7f6e Cuda \u53ca Pytorch_win11 \u7684 cuda \u548c ubuntu \u5bf9\u6bd4-CSDN \u535a\u5ba2","title":"\u73af\u5883\u914d\u7f6e"},{"location":"Tools/#wsl-cuda","text":"","title":"\u5b89\u88c5 WSL Cuda \u9a71\u52a8"},{"location":"Tools/#cudatoolkit","text":"CUDA Toolkit 12.6 Update 1 Downloads | NVIDIA Developer","title":"cudatoolkit"},{"location":"Tools/#cudnn","text":"cuDNN Archive | NVIDIA Developer","title":"cudnn"},{"location":"Tools/#_7","text":"CUDA \u7684\u6b63\u786e\u5b89\u88c5/\u5347\u7ea7/\u91cd\u88c5/\u4f7f\u7528\u65b9\u5f0f - \u77e5\u4e4e (zhihu.com)","title":"\u91cd\u88c5"},{"location":"Tools/#pytorch-dgl-pyg","text":"PyTorch Deep Graph Library (dgl.ai) PyG conda install pytorch torchvision torchaudio pytorch-cuda = 12 .4 -c pytorch -c nvidia conda install -c dglteam/label/th24_cu124 dgl conda install pyg -c pyg #test python - c \"import torch; print(torch.cuda.is_available())\" python - c \"import torch; print(torch.version.cuda)\"","title":"pytorch, dgl, PyG"},{"location":"Tools/#docker","text":"","title":"docker"},{"location":"Tools/#dockerfile","text":"","title":"\u4f7f\u7528 dockerfile"},{"location":"Tools/#dockerfile_1","text":"Dockerfile \u662f\u4e00\u4e2a\u6587\u672c\u6587\u4ef6\uff0c\u5305\u542b\u4e00\u7cfb\u5217\u6307\u4ee4\u6765\u7ec4\u88c5 Docker \u955c\u50cf \u3002\u6bcf\u4e2a\u6307\u4ee4\u6267\u884c\u4e00\u4e2a\u7279\u5b9a\u52a8\u4f5c\uff0c\u4f8b\u5982\u5b89\u88c5\u5305\u3001\u590d\u5236\u6587\u4ef6\u6216\u5b9a\u4e49\u542f\u52a8\u547d\u4ee4\u3002 docker pull ubuntu:20.04 #\u4e0b\u4e00\u4e2a\u955c\u50cf docker run --rm ubuntu:22.04 nproc#\u5b89\u88c5\uff0c\u5e76\u67e5\u770bcpu\u6838\u5fc3\u6570 docker run -it ubuntu:22.04 bash #\u8fdb\u5165\u4ea4\u4e92\u6a21\u5f0f,\u8fd9\u79cd\u60c5\u51b5\u5728\u80fd\u7528\u3001 docker run -it --name my_centos7 -v /path/on/host:/path/in/container centos:7#\u5982\u679c\u9700\u8981\u5c06\u6570\u636e\u4fdd\u5b58\u5230\u5bbf\u4e3b\u673a\u4e0a\uff0c\u53ef\u4ee5\u6302\u8f7d\u4e00\u4e2a\u76ee\u5f55\uff0c \u540c\u65f6\u6307\u5b9a\u540d\u5b57\uff0c \u6ce8\u610fexit\u9000\u51fa\u5bb9\u5668\u540e\u5bb9\u5668\u8fd8\u4f1a\u5b58\u5728\uff0c\u4f7f\u7528docker ps -a \u624d\u80fd\u770b\u5230 docker start <container_name> #\u91cd\u65b0\u542f\u52a8\u6682\u505c\u7684\u5bb9\u5668 docker exec -it <container_name> bash #\u91cd\u65b0\u8fdb\u5165\u5bb9\u5668 apt install, \u6ce8\u610fupdate docker ps #\u67e5\u770b\u8fd0\u884c\u7684\u5bb9\u5668 docker ps -a#\u67e5\u770b\u8fd0\u884c\u7684\u5bb9\u5668,\u5305\u62ec\u6682\u505c\u7684 #docker\u4e0b \u7684gui\u663e\u793a\u4e5f\u53ef\u4ee5\u5b89\u88c5\u901a\u8fc7\u8bbe\u7f6eDISPLAY\u73af\u5883\u53d8\u91cf\u6765\u5904\u7406 docker commit <\u5bb9\u5668ID\u6216\u540d\u79f0> <\u955c\u50cf\u540d\u79f0>:<\u6807\u7b7e> #\u4fdd\u5b58\u5bb9\u5668\u4e3a\u955c\u50cf docker images #\u67e5\u770b\u4fdd\u5b58\u7684\u955c\u50cf docker rm <container_name>#\u5220\u9664\u5bb9\u5668 docker rmi -f <\u955c\u50cfID\u6216\u540d\u79f0> #\u5220\u9664\u955c\u50cf docker exec -it my_container bash #\u5bf9\u540c\u4e00\u4e2adocker\u5bb9\u5668\u5f00\u542f\u591a\u4e2a\u7ec8\u7aef docker run -v <\u4e3b\u673a\u76ee\u5f55>:<\u955c\u50cf\u76ee\u5f55> -it <\u955c\u50cf\u540d\u79f0>:<\u6807\u7b7e> bash #\u6302\u8f7d docker run -it --gpus all my_cugr_image #\u542f\u7528\u6240\u6709GPU","title":"dockerfile"},{"location":"Tools/#container-cdebug","text":"linux\u4e0bvscode\u652f\u6301\u7684\u8c03\u8bd5\u5668\u4e3agdb \u5b89\u88c5vs code \u63d2\u4ef6\uff1a Dev Container \u5b89\u88c5gdb: apt-get install build-essential gdb \u8fd0\u884c\uff1aAttach to Running Container \u5728vscode\u4e2d\u6253\u5f00\u5de5\u7a0b\u76ee\u5f55\uff0c\u5e76\u6dfb\u52a0launch\u6587\u4ef6 \u7528g++\u6216\u8005\u7528task.json\u751f\u6210binary\u53ef\u6267\u884c\u6587\u4ef6\uff0c\u6ce8\u610f\u7f16\u8bd1\u7684\u65f6\u5019 \u52a0\u4e0a-g \uff0c-g\u610f\u601d\u5c31\u662f\u7f16\u8bd1\u51fa\u5e26\u8c03\u8bd5\u4fe1\u606f\u7684\u53ef\u6267\u884c\u6587\u4ef6\uff0c\u5982\u679c\u5c11\u4e86\u8fd9\u4e2a-g\uff0c\u751f\u6210\u7684\u53ef\u6267\u884c\u6587\u4ef6\u5c31\u4e0d\u80fd\u591f\u8c03\u8bd5\u4e86 \u7136\u540e\u70b9\u4e09\u89d2\u5f62\u5c31\u884c\u3002","title":"container \u5185\u7684C++\u9879\u76eedebug"},{"location":"Tools/#_8","text":"VSCode\u8c03\u8bd5docker\u4e2d\u7684\u7a0b\u5e8f(C++) \u548c\u79bb\u7ebf\u5b89\u88c5VSCode\u63d2\u4ef6\u7684\u65b9\u6cd5_vs code docker\u63d2\u4ef6dev container\u4e0b\u8f7d-CSDN\u535a\u5ba2 launch.json\u5b98\u65b9\u6559\u7a0bhttps://go.microsoft.com/fwlink/?linkid=830387 launch.json\u6559\u7a0b VScode \u8c03\u8bd5\u6559\u7a0b tasks.json\u548claunch.json\u7684\u8bbe\u7f6e\uff08\u8d85\u8be6\u7ec6\uff09-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Tools/#centos","text":"Could not retrieve mirrorlist http://mirrorlist.centos.org/?release=7&arch=x86_64&repo=os&infra=container error was 14: curl#6 - \"Could not resolve host: mirrorlist.centos.org; Unknown error\" #\u8fd8\u662f\u4e0d\u884c\u3002\u3002\u3002","title":"centos \u5bb9\u5668\u65e0\u6cd5\u8054\u7f51\u95ee\u9898"},{"location":"Tools/#vscode-docker","text":"\u81ea\u5b9a\u4e49\u4f18\u5316VsCode\u7ec8\u7aef\u6837\u5f0f\uff08\u63d0\u793a\u9ad8\u4eae\uff09_vscode\u7ec8\u7aef\u989c\u8272\u8bbe\u7f6e-CSDN\u535a\u5ba2","title":"\u4fee\u6539vscode docker\u5bb9\u5668\u5185\u7ec8\u7aef\u6ca1\u6709\u989c\u8272"},{"location":"Tools/#install_1","text":"Ubuntu \u5b89\u88c5 Docker_ubuntu \u91cd\u65b0\u5b89\u88c5 docker-CSDN \u535a\u5ba2","title":"install"},{"location":"Tools/#git","text":"","title":"Git"},{"location":"Tools/#gerrit-git","text":"\u516c\u53f8\u6559\u7a0b","title":"Gerrit-Git"},{"location":"Tools/#base","text":"\u5168\u5c40\u914d\u7f6e\u6587\u4ef6\uff1a~/.gitconfig \u5f53\u524d\u4ed3\u5e93\u914d\u7f6e\u6587\u4ef6\uff1a.git/config to set git user: git config --global user.name \"\u4f60\u7684\u540d\u5b57\" git config --global user.email \"\u4f60\u7684\u90ae\u7bb1\"","title":"base"},{"location":"Tools/#branch","text":"git config --global init.defaultBranch <name> # change init branch name git branch -m <name> #change the just-created branch","title":"branch"},{"location":"Tools/#gitignore","text":"","title":".gitignore"},{"location":"Tools/#check","text":"git status git status --short git branch -r \u6307\u4ee4\u53ef\u4ee5\u67e5\u770b\u8fdc\u7a0b\u4ed3\u5e93\u4e2d\u7684\u6240\u6709\u5206\u652f git branch -a \u6307\u4ee4\u7528\u4e8e\u663e\u793a\u672c\u5730\u548c\u8fdc\u7aef\u7684\u6240\u6709\u5206\u652f git branch -vv \u6307\u4ee4\u663e\u793a\u672c\u5730\u5206\u652f\u4e0e\u8fdc\u7aef\u5206\u652f\u7684\u8ffd\u8e2a\u5173\u7cfb\u3002 \u67e5\u770b\u5dee\u5f02 \u5728 Git \u4e2d\u6bd4\u8f83\u672c\u5730\u5185\u5bb9\u4e0e\u4e0a\u6b21\u63d0\u4ea4\u7684\u5dee\u5f02\u662f\u65e5\u5e38\u5f00\u53d1\u4e2d\u7684\u9ad8\u9891\u64cd\u4f5c\u3002\u4f60\u53ef\u4ee5\u6839\u636e\u6587\u4ef6\u662f\u5426\u5df2\u88ab\u6dfb\u52a0\u5230\u6682\u5b58\u533a\uff08 git add \uff09\uff0c\u9009\u62e9\u4e0d\u540c\u7684\u547d\u4ee4\u3002\u4e0b\u9762\u8fd9\u4e2a\u8868\u683c\u80fd\u5e2e\u4f60\u5feb\u901f\u770b\u6e05\u5b83\u4eec\u4e4b\u95f4\u7684\u5173\u7cfb\u548c\u533a\u522b\u3002 \u6bd4\u8f83\u8303\u56f4 Git \u547d\u4ee4 \u9002\u7528\u573a\u666f\uff08\u63d0\u4ea4\u524d\uff09 \u5de5\u4f5c\u533a \u2194 \u4e0a\u6b21\u63d0\u4ea4 (HEAD) git diff HEAD \u67e5\u770b\u6240\u6709\u5df2\u4fee\u6539\u4f46 \u672a\u63d0\u4ea4 \u7684\u53d8\u66f4\uff08\u5305\u62ec\u672a\u6682\u5b58\u548c\u5df2\u6682\u5b58\u7684\uff09\u3002\u8fd9\u662f\u6700\u5168\u9762\u7684\u9884\u89c8\u3002 \u5de5\u4f5c\u533a \u2194 \u6682\u5b58\u533a git diff \u67e5\u770b\u5df2\u4fee\u6539\u4f46 \u672a\u4f7f\u7528 git add \u6682\u5b58 \u7684\u53d8\u66f4\u3002 \u6682\u5b58\u533a \u2194 \u4e0a\u6b21\u63d0\u4ea4 (HEAD) git diff --cached \u6216 git diff --staged \u67e5\u770b\u5df2\u4f7f\u7528 git add \u6682\u5b58\uff0c\u4f46 \u672a\u63d0\u4ea4 \u7684\u53d8\u66f4\u3002","title":"check"},{"location":"Tools/#commit-and-push","text":"In VS Code, go to the Source Control view (left sidebar, Git icon). You\u2019ll see the untracked files. - Click + (stage) on files or use the terminal: git add . - if u add some files you don't want to add , you can change your .gitignore , then use git reset git rm -r --cached . - git commit -m \"\u2026\"","title":"commit and push"},{"location":"Tools/#clone-pull","text":"https://blog.csdn.net/Lakers2015/article/details/111871196","title":"clone &amp; pull"},{"location":"Tools/#git-clone","text":"\u4ece\u8fdc\u7a0b\u670d\u52a1\u5668\u514b\u9686\u4e00\u4e2a\u4e00\u6a21\u4e00\u6837\u7684\u7248\u672c\u5e93\u5230\u672c\u5730,\u590d\u5236\u7684\u662f\u6574\u4e2a\u7248\u672c\u5e93\uff0c\u53eb\u505a git clone \u3002\u7b80\u5355\u8bb2\uff0c git clone \u5c31\u662f\u5c06\u4e00\u4e2a\u5e93\u590d\u5236\u5230\u672c\u5730\uff0c \u662f\u4e00\u4e2a\u672c\u5730\u4ece\u65e0\u5230\u6709\u7684\u8fc7\u7a0b \u3002\u5305\u62ec\u91cc\u9762\u7684\u65e5\u5fd7\u4fe1\u606f\uff0cgit\u9879\u76ee\u91cc\u7684\u5206\u652f\uff0c\u4f60\u4e5f\u53ef\u4ee5\u76f4\u63a5\u5207\u6362\u3001\u4f7f\u7528\u91cc\u9762\u7684\u5206\u652f\u7b49\u7b49\u3002","title":"git clone"},{"location":"Tools/#git-pull","text":"\u4ece\u8fdc\u7a0b\u670d\u52a1\u5668\u83b7\u53d6\u5230\u4e00\u4e2abranch\u5206\u652f\u7684\u66f4\u65b0\u5230\u672c\u5730\uff0c\u5e76\u66f4\u65b0\u672c\u5730\u5e93\uff0c\u53eb\u505agit pull.\uff08pull\u662f\u6307\u540c\u6b65\u4e00\u4e2a\u4f60\u5728\u672c\u5730\u6709\u7248\u672c\u7684\u5e93\u5185\u5bb9\u66f4\u65b0\u7684\u90e8\u5206\u5230\u4f60\u7684\u672c\u5730\u5e93\uff09\u3002 git pull \u4f5c\u7528\u662f\uff0c \u53d6\u56de\u8fdc\u7a0b\u4e3b\u673a\u67d0\u4e2a\u5206\u652f\u7684\u66f4\u65b0 \uff0c\u518d\u4e0e\u672c\u5730\u7684\u6307\u5b9a\u5206\u652f\u5408\u5e76\u3002\u5b83\u7684\u4e66\u5199\u683c\u5f0f\u5982\u4e0b $ git pull #\u8fdc\u7a0b\u4e3b\u673a(origin)# #\u8fdc\u7a0b\u5206\u652f(next)#\uff1a#\u672c\u5730\u5206\u652f(master)# \u5982\u679c\u8fdc\u7a0b\u5206\u652f\u662f\u4e0e\u5f53\u524d\u5206\u652f\u5408\u5e76\uff0c\u5219\u5192\u53f7\u540e\u9762\u7684\u90e8\u5206\u53ef\u4ee5\u7701\u7565\u3002 $ git pull #\u8fdc\u7a0b\u4e3b\u673a(origin)# #\u8fdc\u7a0b\u5206\u652f(next)# \u8be5\u547d\u4ee4\u76f8\u5f53\u4e8e git fetch origin + git merge origin/next [!WARNING] \u6bcf\u6b21\u4ece\u672c\u5730\u4ed3\u5e93 push \u5230\u8fdc\u7a0b\u4ed3\u5e93\u4e4b\u524d\u90fd\u8981\u5148\u8fdb\u884c git pull \u64cd\u4f5c\uff0c\u4fdd\u8bc1push\u5230\u8fdc\u7a0b\u4ed3\u5e93\u65f6\u6ca1\u6709\u7248\u672c\u51b2\u7a81\u3002","title":"git pull"},{"location":"Tools/#connect-to-remote","text":"Create a repository on GitHub/Gitee/etc. ( without initializing it with files if you already have local content). Copy its HTTPS or SSH URL. Back in VS Code terminal: git remote add origin <remote-url> git branch -M main (if you want main instead of master) git push -u origin <branch_name>","title":"Connect to Remote"},{"location":"Tools/#pull","text":"","title":"pull"},{"location":"Tools/#_9","text":"git checkout -b <new_branch_name> origin/<new_branch_name> \u6307\u4ee4\u521b\u5efa\u4e00\u4e2a new_branch_name \u5206\u652f\u5e76\u5207\u6362\u5230 new_branch_name \u5206\u652f\u4e0a\uff0c\u5e76\u5efa\u7acb\u8fdc\u7aef new_branch_name \u5206\u652f\u7684\u8ffd\u8e2a\u5173\u7cfb \u5982\u679c\u5176\u4ed6\u5f00\u53d1\u8005push\u4e86\uff0c\u90a3\u4e48\u6211\u4eecpush\u7684\u65f6\u5019\u53ef\u80fd\u53d1\u751f\u51b2\u7a81\uff1a","title":"\u5206\u652f\u7ba1\u7406"},{"location":"Tools/#_10","text":"\u5982\u4f55\u4f7f\u7528 Git \u8fdb\u884c\u591a\u4eba\u534f\u4f5c\u5f00\u53d1\uff08\u5168\u6d41\u7a0b\u56fe\u89e3\uff09_git\u591a\u4eba\u534f\u4f5c\u5f00\u53d1\u6d41\u7a0b-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"Tools/#ssh_1","text":"fatal: unable to access 'https://github.com/xx/xxx.git/': GnuTLS recv error (-110): The TLS connection was non-properly terminated.","title":"ssh \u8bbe\u7f6e\u5bc6\u94a5"},{"location":"Tools/#auto-upload-project-to-github","text":"new repo in web init repo echo \"# HarmonyOS-Health-app\" >> README.md git init //\u521d\u59cb\u5316 git add README.md git commit -m \"first commit\" git branch -M main //\u786e\u5b9a\u4e3amain\u5206\u652f, \u8001\u7248\u672c\u9ed8\u8ba4\u662fmaster git remote add origin https://github.com/lion-kng/HarmonyOS-Health-app.git //\u5173\u8054github\u4e0e\u672c\u5730\u4ee3\u7801\uff0c\u8fd9\u4e00\u6b65\u6700\u91cd\u8981\uff01\uff01\uff01 git push -u origin main //\u4e0a\u4f20\u4ee3\u7801 remember to set git user","title":"auto upload project to github"},{"location":"Tools/#reference","text":"vscode\u4e0a\u4f20\u4ee3\u7801\u5230github_vscode\u4e0a\u4f20github-CSDN\u535a\u5ba2 `","title":"reference"},{"location":"Tools/#latex","text":"","title":"Latex"},{"location":"Tools/#latex-in-vscode","text":"\u534e\u5de5\u8bfe\u7a0b\u8bba\u6587\u548c\u6bd5\u8bbeLatex\u6a21\u677f \u6559\u7a0b\uff1a texlive2023+vscode\u5b89\u88c5\u4e0e\u914d\u7f6e\uff08\u7b80\u6d01\u7248\uff09 - \u77e5\u4e4e Visual Studio Code (vscode)\u914d\u7f6eLaTeX - \u77e5\u4e4e LaTeX \u914d\u7f6e\uff08\u653e\u5230 settings.json ) //------------------------------LaTeX \u914d\u7f6e---------------------------------- // \u8bbe\u7f6e\u662f\u5426\u81ea\u52a8\u7f16\u8bd1 \"latex-workshop.latex.autoBuild.run\" : \"onSave\" , //\u53f3\u952e\u83dc\u5355 \"latex-workshop.showContextMenu\" : true , //\u4ece\u4f7f\u7528\u7684\u5305\u4e2d\u81ea\u52a8\u8865\u5168\u547d\u4ee4\u548c\u73af\u5883 \"latex-workshop.intellisense.package.enabled\" : true , //\u7f16\u8bd1\u51fa\u9519\u65f6\u8bbe\u7f6e\u662f\u5426\u5f39\u51fa\u6c14\u6ce1\u8bbe\u7f6e \"latex-workshop.message.error.show\" : false , \"latex-workshop.message.warning.show\" : false , // \u7f16\u8bd1\u5de5\u5177\u548c\u547d\u4ee4 \"latex-workshop.latex.tools\" : [ { \"name\" : \"xelatex\" , \"command\" : \"xelatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"%DOCFILE%\" ] }, { \"name\" : \"pdflatex\" , \"command\" : \"pdflatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"%DOCFILE%\" ] }, { \"name\" : \"latexmk\" , \"command\" : \"latexmk\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"-pdf\" , \"-outdir=%OUTDIR%\" , \"%DOC%\" ], \"env\" : {} }, { \"name\" : \"lualatex\" , \"command\" : \"lualatex\" , \"args\" : [ \"-synctex=1\" , \"-interaction=nonstopmode\" , \"-file-line-error\" , \"-shell-escape\" , //\u8fd9\u4e2a\u547d\u4ee4\u884c\u5728\u7f51\u4e0a\u7684Latex Workshop\u8bbe\u7f6e\u91cc\u4e00\u822c\u6ca1\u6709\uff0c\u6240\u4ee5\u76f4\u63a5recipe\u4f1a\u62a5\u9519 \"%DOCFILE%\" ] }, { \"name\" : \"bibtex\" , \"command\" : \"bibtex\" , \"args\" : [ \"%DOCFILE%\" ] }, { \"name\" : \"biber\" , \"command\" : \"biber\" , \"args\" : [ \"%DOCFILE%\" ] } ], // \u7528\u4e8e\u914d\u7f6e\u7f16\u8bd1\u94fe \"latex-workshop.latex.recipes\" : [ { \"name\" : \"XeLaTeX\" , \"tools\" : [ \"xelatex\" ] }, { \"name\" : \"PDFLaTeX\" , \"tools\" : [ \"pdflatex\" ] }, { \"name\" : \"xelatex -> bibtex -> xelatex*2\" , \"tools\" : [ \"xelatex\" , \"bibtex\" , \"xelatex\" , \"xelatex\" ] }, { \"name\" : \"xelatex -> biber -> xelatex*2\" , \"tools\" : [ \"xelatex\" , \"biber\" , \"xelatex\" , \"xelatex\" ] }, { \"name\" : \"pdflatex -> bibtex -> pdflatex*2\" , \"tools\" : [ \"pdflatex\" , \"bibtex\" , \"pdflatex\" , \"pdflatex\" ] }, ], //\u6587\u4ef6\u6e05\u7406\u3002\u6b64\u5c5e\u6027\u5fc5\u987b\u662f\u5b57\u7b26\u4e32\u6570\u7ec4 \"latex-workshop.latex.clean.fileTypes\" : [ \"*.aux\" , //\u5305\u542b\u6709\u5173\u6587\u6863\u4ea4\u53c9\u5f15\u7528\u3001\u6807\u7b7e\u548c\u53c2\u8003\u6587\u732e\u7b49\u4fe1\u606f \"*.bbl\" , //\u7528\u4e8e\u7ba1\u7406\u6587\u732e\u5f15\u7528\u548c\u53c2\u8003\u6587\u732e\u5217\u8868 \"*.blg\" , \"*.idx\" , \"*.ind\" , \"*.lof\" , //\u63d2\u56fe\u76ee\u5f55 \"*.lot\" , \"*.out\" , \"*.toc\" , //\u76ee\u5f55 \"*.acn\" , \"*.acr\" , \"*.alg\" , \"*.glg\" , \"*.glo\" , \"*.gls\" , \"*.ist\" , \"*.fls\" , \"*.log\" , \"*.fdb_latexmk\" , ], //\u8bbe\u7f6e\u4e3aonFaild \u5728\u6784\u5efa\u5931\u8d25\u540e\u6e05\u9664\u8f85\u52a9\u6587\u4ef6 \"latex-workshop.latex.autoClean.run\" : \"onFailed\" , // \u4f7f\u7528\u4e0a\u6b21\u7684recipe\u7f16\u8bd1\u7ec4\u5408 \"latex-workshop.latex.recipe.default\" : \"lastUsed\" , //\u4f7f\u7528 SumatraPDF \u9884\u89c8\u7f16\u8bd1\u597d\u7684PDF\u6587\u4ef6 // \u8bbe\u7f6eVScode\u5185\u90e8\u67e5\u770b\u751f\u6210\u7684pdf\u6587\u4ef6 \"latex-workshop.view.pdf.viewer\" : \"tab\" , // PDF\u67e5\u770b\u5668\u7528\u4e8e\u5728\\ref\u4e0a\u7684[View on PDF]\u94fe\u63a5 \"latex-workshop.view.pdf.ref.viewer\" : \"auto\" , \"latex-workshop.synctex.indicator\" : \"circle\" , //\u6b63\u5411\u641c\u7d22\u663e\u793a \"latex-workshop.view.pdf.internal.synctex.keybinding\" : \"double-click\" , //\u53cc\u51fb\u53cd\u5411\u641c\u7d22 \"editor.wordWrap\" : \"on\" , \"editor.renderControlCharacters\" : false , \"security.workspace.trust.untrustedFiles\" : \"newWindow\" , // \"files.autoSave\" : \"afterDelay\" , // \u81ea\u52a8\u4fdd\u5b58","title":"latex in vscode"},{"location":"Tools/#ppt","text":"\u611f\u89c9Beamer\u7f3a\u70b9\u5c31\u662f\u63d2\u5165\u56fe\u7247\u592a\u9ebb\u70e6 Beamer\u2014\u2014\u57fa\u4e8eLaTeX\u5236\u4f5c\u5b66\u672fPPT - \u77e5\u4e4e https://mpetroff.net/files/beamer-theme-matrix/","title":"ppt"},{"location":"Tools/#taskflow","text":"","title":"taskflow"},{"location":"Tools/#introduction","text":"Taskflow is faster, more expressive, and easier for drop-in integration than many of existing task programming frameworks in handling complex parallel workloads. Taskflow solves a large-scale machine learning workload up to 29% faster, 1.5 less memory, and 1.9 higher throughput than the industrial system, oneTBB, on a machine of 40 CPUs and 4 GPUs. \u652f\u6301\u8fd0\u884c\u65f6\u95f4\u53ef\u89c6\u5316\uff1a Taskflow comes with a built-in profiler, Taskflow Profiler , for you to profile and visualize taskflow programs in an easy-to-use web-based interface. \u652f\u6301\u5e76\u884c\u6a21\u5757\u53ef\u89c6\u5316","title":"introduction"},{"location":"Tools/#project-motivation","text":"Cookbook \u00bb Project Motivation | Taskflow QuickStart","title":"Project Motivation"},{"location":"Tools/#command","text":"","title":"command"},{"location":"Tools/#_11","text":"g++ -std=c++20 simple.cpp -I taskflow/ -O2 -pthread -o simple nvcc -std=c++17 -I path/to/taskflow/ --extended-lambda simple.cu -o simple","title":"\u7f16\u8bd1"},{"location":"Tools/#_12","text":"nvcc -std=c++17 --extended-lambda -x cu -arch=sm_86 -I path/to/taskflow -dc cudaflow.cpp -o cudaflow.o ## now we have the two compiled .o objects, main.o and cudaflow.o nvcc main.o cudaflow.o -o main # link The --extended-lambda option tells nvcc to generate GPU code for the lambda defined with **device** . The -x cu tells nvcc to treat the input files as .cu files containing both CPU and GPU code. By default, nvcc treats .cpp files as CPU-only code.","title":"\u7f16\u8bd1\u4e24\u4e2a\u6587\u4ef6"},{"location":"Tools/#module","text":"","title":"module"},{"location":"Tools/#taskflow_1","text":"taskflow.emplace([](){}) //add task taskflow.num_task() taskflow.placeholder() // create a task with no work","title":"Taskflow"},{"location":"Tools/#trick","text":"","title":"trick"},{"location":"Tools/#stdmove","text":"tf :: Taskflow taskflow1 , taskflow3 ; taskflow1 . emplace ([](){}); // move-construct taskflow2 from taskflow1 tf :: Taskflow taskflow2 ( std :: move ( taskflow1 )); assert ( taskflow2 . num_tasks () == 1 && taskflow1 . num_tasks () == 0 ); // move-assign taskflow3 to taskflow2 taskflow3 = std :: move ( taskflow2 ); assert ( taskflow3 . num_tasks () == 1 && taskflow2 . num_tasks () == 0 ); taskflow.composed_of(other_taskflow)","title":"std::move()"},{"location":"Tools/#task","text":"task.name(\"\") //set name task.work([](){}) //set work task.data() //set or get task's data task.precede(other task) //set pretask task.num_dependents() //get dependents num task.num_successors() //get sucessors num // traverse all successors of my_task my_task . for_each_successor ([ s = 0 ] ( tf :: Task successor ) mutable { std :: cout << \"successor \" << s ++ << '\\n' ; }); // traverse all dependents of my_task my_task . for_each_dependent ([ d = 0 ] ( tf :: Task dependent ) mutable { std :: cout << \"dependent \" << d ++ << '\\n' ; });","title":"Task"},{"location":"Tools/#condition-task","text":"tf :: Taskflow taskflow ; tf :: Task A = taskflow . emplace ([](){}). name ( \"A\" ); tf :: Task B = taskflow . emplace ([](){}). name ( \"B\" ); tf :: Task C = taskflow . emplace ([](){}). name ( \"C\" ); tf :: Task D = taskflow . emplace ([](){}). name ( \"D\" ); tf :: Task E = taskflow . emplace ([](){}). name ( \"E\" ); tf :: Task F = taskflow . emplace ([](){}). name ( \"F\" ); tf :: Task G = taskflow . emplace ([](){}). name ( \"G\" ); tf :: Task H = taskflow . emplace ([](){}). name ( \"H\" ); tf :: Task I = taskflow . emplace ([](){}). name ( \"I\" ); tf :: Task K = taskflow . emplace ([](){}). name ( \"K\" ); tf :: Task L = taskflow . emplace ([](){}). name ( \"L\" ); tf :: Task M = taskflow . emplace ([](){}). name ( \"M\" ); tf :: Task cond_1 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_1\" ); tf :: Task cond_2 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_2\" ); tf :: Task cond_3 = taskflow . emplace ([](){ return std :: rand () % 2 ; }). name ( \"cond_3\" ); A . precede ( B , F ); B . precede ( C ); C . precede ( D ); D . precede ( cond_1 ); E . precede ( K ); F . precede ( cond_2 ); H . precede ( I ); I . precede ( cond_3 ); L . precede ( M ); cond_1 . precede ( B , E ); // return 0 to 'B' or 1 to 'E' cond_2 . precede ( G , H ); // return 0 to 'G' or 1 to 'H' cond_3 . precede ( cond_3 , L ); // return 0 to 'cond_3' or 1 to 'L' taskflow . dump ( std :: cout ); cond \u4e0d\u6b62\u652f\u6301true\u548cfalse\uff0c\u4e5f\u53ef\u67093\u4e2a\u4ee5\u4e0a\u7684\u8f93\u51fa\u60c5\u51b5\uff0c\u76f8\u5f53\u4e8eswitch, \u5f53\u7136\u4e5f\u53ef\u4ee5\u8bbe\u8ba1\u6210while","title":"condition task"},{"location":"Tools/#asynctask","text":"","title":"AsyncTask"},{"location":"Tools/#executor","text":"executor.this_worker_id() #### create excutor tf :: Executor executor1 ; // create an executor with the number of workers // equal to std::thread::hardware_concurrency, 106 server has 256 thread(\u5f53\u524d\u786c\u4ef6\u652f\u6301\u7684\u5e76\u53d1\u7ebf\u7a0b\u6570\u91cf) tf :: Executor executor2 ( 4 ); // create an executor of 4 worker threads tf :: Future < void > fu = executor . run ( taskflow ); //Each run variant of tf::Executor returns a tf::Future object which allows you to wait fu . wait (); //run the taskflow once and wait for completion executor . run ( taskflow , [](){ std :: cout << \"end of 1 run\" ; }). wait (); //runs the taskflow once with a callback to invoke when the execution finishes executor . run_n ( taskflow , 4 ); executor . wait_for_all (); //run the taskflow four times and use tf::Executor::wait_for_all to wait for completion executor . run_n ( taskflow , 4 , [](){ std :: cout << \"end of 4 runs\" ; }). wait (); //runs the taskflow four times and invokes a callback at the end of the fourth execution executor . run_until ( taskflow , [ cnt = 0 ] () mutable { return ++ cnt == 10 ; }); // keeps running the taskflow until the predicate returns true //corun: ///deadlock:\u5728 C++ \u591a\u7ebf\u7a0b\u7f16\u7a0b\u4e2d\uff0c\u6b7b\u9501\uff08Deadlock\uff09 \u662f\u6700\u5371\u9669\u7684\u5e76\u53d1\u95ee\u9898\u4e4b\u4e00\uff0c\u6307\u4e24\u4e2a\u6216\u591a\u4e2a\u7ebf\u7a0b\u56e0\u4e92\u76f8\u7b49\u5f85\u5bf9\u65b9\u91ca\u653e\u8d44\u6e90\u800c\u6c38\u4e45\u963b\u585e tf :: Executor executor ( 2 ); tf :: Taskflow taskflow ; std :: array < tf :: Taskflow , 1000 > others ; std :: atomic < size_t > counter { 0 }; for ( size_t n = 0 ; n < 1000 ; n ++ ) { for ( size_t i = 0 ; i < 500 ; i ++ ) { others [ n ]. emplace ([ & ](){ counter ++ ; }); } taskflow . emplace ([ & executor , & tf = others [ n ]](){ // blocking the worker can introduce deadlock where // all workers are waiting for their taskflows to finish executor . run ( tf ). wait (); }); } executor . run ( taskflow ). wait (); //------------------------------------------------------------------- tf :: Executor executor ( 2 ); tf :: Taskflow taskflow ; std :: array < tf :: Taskflow , 1000 > others ; std :: atomic < size_t > counter { 0 }; for ( size_t n = 0 ; n < 1000 ; n ++ ) { for ( size_t i = 0 ; i < 500 ; i ++ ) { others [ n ]. emplace ([ & ](){ counter ++ ; }); } taskflow . emplace ([ & executor , & tf = others [ n ]](){ // the caller worker will not block but corun these // taskflows through its work-stealing loop executor . corun ( tf ); //\u6ce8\u610f\u8fd9\u91cc\u6ca1\u6709.wait }); } executor . run ( taskflow ). wait (); executor.corun_until() observer https://taskflow.github.io/taskflow/ExecuteTaskflow.html#ObserveThreadActivities tf::WorkerInterface \u53ef\u4ee5\u5c06\u4e00\u4e2aworker\u6620\u5c04\u5230\u4e00\u4e2a\u7279\u5b9a\u7684CPU\u5185\u6838https://taskflow.github.io/taskflow/ExecuteTaskflow.html#ModifyWorkerProperty \u5f02\u6b65\u4efb\u52a1\uff1a Cookbook \u00bb Asynchronous Tasking | Taskflow QuickStart Taskflow\u5e93\u4e2d\u7684\u5f02\u6b65\u4efb\u52a1\u673a\u5236\u5141\u8bb8\u5728\u4efb\u52a1\u6267\u884c\u8fc7\u7a0b\u4e2d\u52a8\u6001\u751f\u6210\u5e76\u884c\u4efb\u52a1\uff0c\u63d0\u4f9b\u4e86\u7075\u6d3b\u7684\u4efb\u52a1\u7ba1\u7406\u548c\u540c\u6b65\u65b9\u5f0f\u3002\u4ee5\u4e0b\u662f\u8be6\u7ec6\u89e3\u91ca\uff1a executor.async(F&& f) \uff1a\u542f\u52a8\u5f02\u6b65\u4efb\u52a1\uff0c\u8fd4\u56de std::future \u4ee5\u83b7\u53d6\u7ed3\u679c\u3002 executor.silent_async(F&& f) \uff1a\u542f\u52a8\u5f02\u6b65\u4efb\u52a1\uff0c\u65e0\u8fd4\u56de\u503c\uff0c\u5f00\u9500\u66f4\u5c0f\u3002","title":"Executor"},{"location":"Tools/#future","text":"future.get() future.cancel()","title":"Future"},{"location":"Tools/#cudaflow","text":"cudaflow.kernel(grid_dim, block_dim, Ns, kernel_function, N, other_args) //<<<(N+255)/256, 256, 0>>>(N, 2.0f, dx, dy) cudaflow.run(stream) cudaflow.copy(src, dst, N) cudaflow.memset(target, 0, sizeof(int) * count) cudaflow.fill(target, 0, count) cudaflow.zero(target, count)","title":"cudaFlow"},{"location":"Tools/#integrate-a-cudaflow-into-taskflow","text":"tf :: Executor executor ; tf :: Taskflow taskflow ; taskflow . emplace ([](){ // create a cudaFlow inside a static task tf :: cudaFlow cudaflow ; // ... create a kernel task cudaflow . kernel (...); // run the capturer through a stream tf :: cudaStream stream ; capturer . run ( stream ); stream . synchronize (); });","title":"Integrate a cudaFlow into Taskflow"},{"location":"Tools/#cudastream","text":"cudastream.synchronize()","title":"cudaStream"},{"location":"Tools/#run-a-cudaflow-on-specific-gpu","text":"","title":"Run a cudaFlow on Specific GPU"},{"location":"Tools/#subflow","text":"\u6ca1\u770b\u61c2\u6709\u4ec0\u4e48\u7528","title":"Subflow"},{"location":"Tools/#runtime","text":"runtime.schedule(task) //forcefully run task runtime.corun(taskflow) //\u8fd8\u662f\u4e0d\u592a\u61c2https://taskflow.github.io/taskflow/RuntimeTasking.html#RuntimeTaskingRunATaskGraphSynchronously Taskflow allows a static task and a condition task to take a referenced tf::Runtime object that provides a set of methods to interact with the scheduling runtime. The following example creates a static task that leverages tf::Runtime to explicitly schedule a conditioned task which would never run under the normal scheduling circumstance: tf::Task A, B, C, D; std::tie(A, B, C, D) = taskflow.emplace( [] () { return 0; }, [&C] (tf::Runtime& rt) { // C must be captured by reference std::cout << \"B\\n\"; rt.schedule(C); }, [] () { std::cout << \"C\\n\"; }, [] () { std::cout << \"D\\n\"; } ); A.precede(B, C, D); executor.run(taskflow).wait(); When the condition task A completes and returns 0 , the scheduler moves on to task B . Under the normal circumstance, tasks C and D will not run because their conditional dependencies never happen. This can be broken by forcefully scheduling C or/and D via a runtime object of a task that resides in the same graph. Here, task B call tf::Runtime::schedule to forcefully run task C even though the weak dependency between A and C will never happen based on the graph structure itself. As a result, we will see both B and C in the output:","title":"Runtime"},{"location":"Tools/#semaphore","text":"limit the concurrency or the maximum number of workers in your Taskflow applications.https://taskflow.github.io/taskflow/LimitTheMaximumConcurrency.html#DefineASemaphore","title":"Semaphore"},{"location":"Tools/#install_2","text":"Taskflow is header-only and there is no wrangle with installation. To compile the program, clone the Taskflow project and tell the compiler to include the headers under taskflow/ . #include <taskflow/taskflow.hpp> // Taskflow is header-only int main (){ tf :: Executor executor ; tf :: Taskflow taskflow ; auto [ A , B , C , D ] = taskflow . emplace ( // create four tasks [] () { std :: cout << \"TaskA \\n \" ; }, [] () { std :: cout << \"TaskB \\n \" ; }, [] () { std :: cout << \"TaskC \\n \" ; }, [] () { std :: cout << \"TaskD \\n \" ; } ); A . precede ( B , C ); // A runs before B and C D . succeed ( B , C ); // D runs after B and C executor . run ( taskflow ). wait (); return 0 ; } ~$ git clone https://github.com/taskflow/taskflow.git # clone it only once ~$ g++ -std = c++20 simple.cpp -I taskflow/ -O2 -pthread -o simple ~$ ./simple TaskA TaskC TaskB TaskD \u53ef\u4ee5\u628agit clone \u4e0b\u7684taskflow_master/taskflow \u653e\u5230 {workspace}/include/ \u4e0b\uff0c\u8fd9\u6837\u7f16\u8bd1\u7684\u65f6\u5019\u7528 -I ./include \u5c31\u884c","title":"install"},{"location":"Tools/#_13","text":"Taskflow QuickStart Taskflow: A General-purpose Task-parallel Programming System Modern C++ Parallel Task Programming | Taskflow QuickStart","title":"\u53c2\u8003"},{"location":"Tools/#_14","text":"windows11 \u642d\u5efa WSL2 \u8fd0\u884c\u73af\u5883\uff082024\uff09-CSDN \u535a\u5ba2","title":"\u4ee3\u7406"},{"location":"Tools/#hugomkdoc","text":"hugo \u6709\u70b9\u9ebb\u70e6\uff0cmkdoc\u7b80\u5355\u70b9","title":"Hugo/mkdoc"},{"location":"Tools/#_15","text":"\u5982\u4f55\u7528 GitHub Pages + Hugo \u642d\u5efa\u4e2a\u4eba\u535a\u5ba2 \u00b7 KrislinBlog","title":"\u53c2\u8003"},{"location":"Tools/#jira","text":"\u8f6f\u4ef6\u4ea7\u54c1\u7ba1\u7406 \u516c\u53f8\u6559\u7a0b","title":"Jira"},{"location":"flow/","text":"flow \u00b6 \u6a21\u62df\u8bbe\u8ba1\u6d41\u7a0b \u00b6 \u4ee5\u4e00\u4e2a\u73af\u632fPLL\u7684\u6a21\u62df\u90e8\u5206\u4e3a\u4f8b PDK: SMIC 28nm \u5de5\u5177\u94fe\uff1avirtuoso \u73af\u5883: \u5b66\u9662\u670d\u52a1\u5668, \u4f7f\u7528\u670d\u52a1\u5668\u7684\u811a\u672csource \u76f8\u5173\u7684\u8f6f\u4ef6\u73af\u5883 1. PDK install \u00b6 \u4e00\u822c\u4f1a\u7ed9\u591a\u4e2a\u5de5\u827a\u5e93\u9009\u9879\uff0c\u8fd9\u6b21SMIC 28 \u9879\u76ee\u4e2d:SPDK28HKCPlus==LG==_0925_OA_CDS_V1\u548cSPDK28HKCPlus==RF==_0925_OA_CDS_V1.0_REV5_1\u9700\u8981\u9009\u62e9\u4e00\u4e2a\u8fdb\u884c\u5b89\u88c5 SPDK28HKCPlusLG_0925_OA_CDS_V1.0_REV5_2\u548cSPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1\u8fd9\u4e24\u4e2aPDK\u7684\u4e3b\u8981\u533a\u522b\u5982\u4e0b\uff1a \u4e3b\u8981\u533a\u522b \u5de5\u827a\u6280\u672f\u5b9a\u4f4d: LG (Logic Gate): \u4e3b\u8981\u7528\u4e8e\u5e38\u89c4\u6570\u5b57\u903b\u8f91\u7535\u8def\u8bbe\u8ba1\uff0c\u4e13\u6ce8\u4e8e\u4f4e\u529f\u8017\u548c\u9ad8\u6027\u80fd\u7684\u901a\u7528\u903b\u8f91\u7535\u8def RF (Radio Frequency): \u7279\u522b\u9488\u5bf9\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\u4f18\u5316\uff0c\u5305\u542b\u4e13\u95e8\u7684\u5c04\u9891\u5143\u5668\u4ef6\u6a21\u578b\u548c\u53c2\u6570 \u7279\u6b8a\u5668\u4ef6\u652f\u6301: RF PDK \u5305\u542b\u4e86\u5927\u91cf\u5c04\u9891\u4e13\u7528\u5668\u4ef6\u6a21\u578b: \u9ad8Q\u503c\u7535\u611f (ind_spiral, ind_2Tdiff, ind_3Tdiff) \u5c04\u9891\u53d8\u5bb9\u4e8c\u6781\u7ba1 (rf_var) \u5c04\u9891\u7535\u963b\u6a21\u578b (rf_res) MOM\u7535\u5bb9 (rf_mom) LG PDK \u4e3b\u8981\u5305\u542b\u6807\u51c6\u903b\u8f91\u5355\u5143\u6240\u9700\u7684\u57fa\u672c\u5668\u4ef6\u6a21\u578b \u6587\u4ef6\u7ed3\u6784: RF PDK\u7684spectre\u76ee\u5f55\u6709\u660e\u663e\u66f4\u591a\u7684\u5c04\u9891\u7279\u5b9a\u6a21\u578b\u6587\u4ef6 RF PDK\u5305\u542b\u989d\u5916\u7684emxkit\u76ee\u5f55\uff0c\u7528\u4e8e\u7535\u78c1\u4eff\u771f \u7248\u672c\u5dee\u5f02: LG\u662fREV5_2\u7248\u672c\uff0c\u6bd4RF\u7684REV5_1\u7248\u672c\u66f4\u65b0 RF\u7279\u522b\u6807\u660e\u4e86\u91d1\u5c5e\u5c42\u914d\u7f6e: 1P10M_8Ic_1TMc_1MTTc_ALPA2\uff081\u4e2apoly\u5c42\uff0c10\u4e2a\u91d1\u5c5e\u5c42\uff09 \u9002\u7528\u573a\u666f SPDK28HKCPlusLG: \u9002\u5408\u7eaf\u6570\u5b57\u7535\u8def\u8bbe\u8ba1 \u9002\u5408\u4f4e\u529f\u8017\u5e94\u7528 \u66f4\u9002\u5408\u6807\u51c6\u5355\u5143\u5e93\u5f00\u53d1\u548cASIC\u8bbe\u8ba1 SPDK28HKCPlusRF: \u9002\u5408\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\uff08\u5982RF\u6536\u53d1\u5668\u3001PLL\u3001\u6df7\u9891\u5668\u7b49\uff09 \u652f\u6301\u9ad8\u9891\u6a21\u62df\u7535\u8def \u5305\u542b\u7279\u6b8a\u5c04\u9891\u5668\u4ef6\u6a21\u578b\uff08\u7535\u611f\u3001\u53d8\u5bb9\u4e8c\u6781\u7ba1\u7b49\uff09 \u9002\u5408\u6df7\u5408\u4fe1\u53f7RF SoC\u8bbe\u8ba1 \u8fd9\u91cc\u9009\u62e9RF\uff0c\u7136\u540e\u5b89\u88c5\uff1a 1. README.INSTALL ---> This file. 2. SMIC_PDK_install ---> Perl script to install SMIC PDK. 3. smic28hkcPlusrf_Enhance_0925_oa_cds_vxx ---> PDK source data for installation. How to Install: 1. Type \"SMIC_PDK_install\" in command line to execute the script, then follow the instruction step by step to install your required PDK option. 2. User can get help by typing \"SMIC_PDK_install -h\", or refer to the quick start located at \"smic28hkcPluslg_0925_oa_cds_vxx/docs/SMIC_OA_CDS_quick_start_28HKCPlusLG_0925_Vxx.pdf\"for more details. \u6709\u4e2a\u70b9\u9700\u8981\u6ce8\u610f\uff1a NOTICE: This PDK only contains RC extraction files for below metal options: 1P8M for 8X + ultra thick Cu top metal layers ALPA2=28k, For the other metal options, user can download RC files from SMICNOW, or raise request if no such supply, we will deliver upon request. 1.1 \u5bfc\u5165\u6570\u5b57\u5e93 \u00b6 \u7b2c\u4e00\u6b21\u505a\u7684\u65f6\u5019\u6240\u6709\u7684\u57fa\u672c\u903b\u8f91\u95e8\u90fd\u662f\u81ea\u5df1\u642d\u7684\uff0c\u8fd9\u662f\u4e0d\u9700\u8981\u7684\uff0c\u81f3\u5c11\u5bf9\u4e8e\u5927\u591a\u6570\u975e\u5173\u952e\u6027\u80fd\u7684\u903b\u8f91\u95e8\u3002 \u6570\u5b57\u6807\u51c6\u5e93\u4e2d\u7684\u5668\u4ef6\u76f8\u6bd4\u81ea\u5df1\u624b\u753b\uff0c\u5f80\u5f80\u5177\u6709\u66f4\u9ad8\u7684\u6027\u80fd\uff0c\u6240\u4ee5\u8981\u5bfc\u5165\u6570\u5b57\u5e93 1.1.1 \u5bfc\u5165symbol \u00b6 \u53ef\u4ee5\u4f7f\u7528Verilog In( SMIC28 \u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u5bfc\u5165\u662f VDD!, VSS! )\uff0c \u6216\u8005\u590d\u5236pdk\u6570\u5b57\u5e93\u4e2d\u7684 cdn_symbol \u6587\u4ef6\u5230\u5f53\u524dlibrary\uff08\u8fd9\u79cd\u65b9\u6cd5\u4e0d\u77e5\u9053\u600e\u4e48\u5728virtuoso\u4e2d\u5bfc\u5165\uff0c\u6211\u662f\u76f4\u63a5\u5c06\u5bf9\u5e94\u7684\u5668\u4ef6symbol\u6587\u4ef6\u5939\u590d\u5236\u8fc7\u53bb\u7684\uff09 \u5bf9\u5e94\u811a\u672c\uff1a #!/usr/bin/env bash set - euo pipefail SRC = \"/SM05/home/phd2024/phd202411094979/project/cpicp25/pdk/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/cdn_symbol/scc28nhkcp_hdc30p140_rvt_oa\" DST = \"/SM05/home/phd2024/phd202411094979/project/cpicp25/analog/mylib_new/hdc_lib\" mkdir - p \"$DST\" # \u904d\u5386\u6240\u6709\u5668\u4ef6\u76ee\u5f55\uff0c\u82e5\u5b58\u5728 symbol \u5b50\u76ee\u5f55\u5219\u8986\u76d6\u590d\u5236\u5230\u76ee\u6807 find \"$SRC\" - mindepth 1 - maxdepth 1 - type d | while read - r cellDir ; do cellName = \"$(basename \" $cellDir \")\" if [ -d \"$cellDir/symbol\" ]; then mkdir - p \"$DST/$cellName\" # rsync -a --delete \"$cellDir/symbol/\" \"$DST/$cellName/symbol/\" cp - r \"$SRC/$cellName/symbol\" \"$DST/$cellName/symbol\" echo \"Copied: $cellName\" fi done echo \"Done.\" 1.1.2 \u5bfc\u5165layout \u00b6 \u4f7f\u7528Stream In\uff0c \u5bfc\u5165gds \u6587\u4ef6 \u548c\u5012\u6570\u6570\u5b57\u6a21\u5757\u4e00\u6837 1.1.3 \u5bfc\u5165schematic \u00b6 \u6709\u7684\u6807\u51c6\u5e93\u7684verilog\u6587\u4ef6\u662f\u53ef\u4ee5\u5728Verilog In \u7684\u65f6\u5019\u5bfc\u5165\u7684\uff0c\u4f46\u662f\u6709\u4e9b\u4e0d\u884c\uff08\u81f3\u5c11SMIC28\u4e0d\u884c\uff09\u3002 \u4f7f\u7528Spice In, \u901a\u8fc7 .cdl \u6587\u4ef6\u5bfc\u5165 \u6ce8\u610f device_map \u6587\u4ef6\u7684\u4e66\u5199, \u8c8c\u4f3c\u53ea\u8981\u628a .cdl \u6587\u4ef6\u91cc\u9762\u7684pmos, nmos, diode \u5199\u8fdb\u6765\u5c31\u884c \u6ce8\u610f\u8fdb\u884c\u53c2\u6570\u6620\u5c04\uff0c .cdl \u7684\u53c2\u6570\u548cpdk\u4e2d\u7684\u53c2\u6570\u5b9a\u4e49\u53ef\u80fd\u4e0d\u4e00\u6837\uff0c\u533a\u5206\u5927\u5c0f\u5199 -- Device Mapping file generated from SpiceIn GUI devSelect := p09_ckt p09_ckt propMap := W w L l devSelect := n09_ckt n09_ckt propMap := W w L l devSelect := ndio09 ndio09 propMap := AREA area [!WARNING] \u53d1\u73b0\u8fd9\u90e8\u5206\u5668\u4ef6\u957f\u5bbd\u5bf9\u4e0d\u4e0a\u7684\u60c5\u51b5 \u53c2\u8003 \u00b6 \u6570\u5b57\u6807\u51c6\u5355\u5143\u5e93cdl\u5bfc\u5165virtuoso_virtuoso\u5bfc\u5165cdl-CSDN\u535a\u5ba2 \u901a\u8fc7virtuoso\u7684spice in\u529f\u80fd\u6279\u91cf\u5c06\u6570\u5b57\u6807\u51c6\u5355\u5143\u5e93\u7f51\u8868\u8f6c\u6362\u6210schematic\u7684\u65b9\u6cd5 - \u77e5\u4e4e 2. New Liabrary \u00b6 1. new cds.lib \u00b6 DEFINE cdsDefTechLib $CDSHOME /tools/dfII/etc/cdsDefTechLib DEFINE basic $CDSHOME /tools/dfII/etc/cdslib/basic DEFINE analogLib $CDSHOME /tools/dfII/etc/cdslib/artist/analogLib DEFINE smic28hkmg ~/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/ cdsDefTechLib: Cadence\u9ed8\u8ba4\u6280\u672f\u5e93\uff0c\u5305\u542b\u57fa\u672c\u7684\u6280\u672f\u5b9a\u4e49\u548c\u53c2\u6570\u3002\u5b83\u4e3aVirtuoso\u73af\u5883\u63d0\u4f9b\u9ed8\u8ba4\u8bbe\u7f6e\u548c\u914d\u7f6e\uff0c\u662fCadence\u5de5\u5177\u8fd0\u884c\u7684\u57fa\u7840\u5e93\u3002 basic: \u57fa\u672c\u5143\u4ef6\u5e93\uff0c\u5305\u542b\u7535\u8def\u8bbe\u8ba1\u6240\u9700\u7684\u6700\u57fa\u7840\u7ec4\u4ef6\u548c\u539f\u8bed\u3002\u5b83\u63d0\u4f9b\u4e86\u5982\u5f15\u811a(pin)\u3001\u7aef\u53e3(port)\u7b49\u57fa\u672c\u5143\u7d20\uff0c\u8fd9\u4e9b\u662f\u539f\u7406\u56fe\u7ed8\u5236\u548c\u7248\u56fe\u8bbe\u8ba1\u7684\u57fa\u7840\u6784\u5efa\u6a21\u5757\u3002 analogLib: : \u6a21\u62df\u7ec4\u4ef6\u5e93\uff0c\u5305\u542b\u7528\u4e8e\u6a21\u62df\u7535\u8def\u4eff\u771f\u7684==\u7406\u60f3\u5316\u7ec4\u4ef6==\u3002\u8fd9\u4e2a\u5e93\u4e2d\u6709\u7406\u60f3\u7535\u538b\u6e90/\u7535\u6d41\u6e90\u3001\u65e0\u6e90\u5143\u4ef6(\u7535\u963b\u3001\u7535\u5bb9\u3001\u7535\u611f)\u3001\u5404\u79cd\u5206\u6790\u6a21\u578b\uff0c\u4ee5\u53ca\u57fa\u672c\u7684\u6570\u5b57\u7ec4\u4ef6\u5982\u7f13\u51b2\u5668\u3001\u53cd\u76f8\u5668\u7b49\u3002\u8fd9\u4e9b\u7ec4\u4ef6\u90fd\u662f\u4e0e\u5de5\u827a\u65e0\u5173\u7684\uff0c\u901a\u5e38\u7528\u4e8e\u521d\u59cb\u8bbe\u8ba1\u63a2\u7d22\u548c\u4eff\u771f\u3002 smic28hkmg: PDK \u5b89\u88c5\u540e\u751f\u6210\u7684\u8def\u5f84 2. run virtuoso \u00b6 \u5f53\u524d\u6587\u4ef6\u5939 | -- README.md -> .cursor/rules/analogdesign.mdc | -- bak | ` -- scripts | -- docs | ` -- xxx.pdf | -- mylib | -- runspace | | -- cds.lib -> ../scripts/cds.lib | | -- libManager.log | ` -- logs_phd202411094979 ` -- scripts ` -- cds.lib ./scripts\uff1a\u4e0b\u653e\u6240\u6709\u811a\u672c ./runspace: virtuoso\u7684\u542f\u52a8\u8def\u5f84\uff0c\u8fd0\u884c\u540evirtuoso\u4f1a\u5728\u8fd9\u4e2a\u76ee\u5f55\u4e0b\u751f\u6210\u4e00\u4e9blog\u6587\u4ef6\u3002\u6211\u8fd9\u91cc\u5728 runspace \u4e0b\u5efa\u4e86\u4e00\u4e2a scripts/cds.lib \u7684\u8f6f\u94fe ./docs\uff1a\u653e\u4e00\u4e9b\u76f8\u5173\u6587\u6863 ./mylib: \u4e4b\u540e\u653e\u6709\u4e00\u4e9b\u65b0\u5efa\u7684 library bash CMD: virtuoso Click: Tools --> Library Manager \u5982\u679ccds\u6ca1\u5199\u9519\uff0c Library Manager \u957f\u8fd9\u6837\uff0c smic28hkmg \u5c31\u662fPDK\u5b89\u88c5\u540e\u7684\u5e93 my_div_lib\u662f\u6211\u5df2\u7ecf\u5efa\u597d\u7684\uff0c\u6309\u7167\u6559\u7a0b\u73b0\u5728\u5176\u5b9e\u662f\u6ca1\u6709\u7684 \u7ea2\u6846\u5185\u5c31\u662f\u5bf9\u5e94\u7684\u5668\u4ef6 \u4e2d\u95f4\u7684 Cell \u662f\u5404\u79cd\u5668\u4ef6 \u53f3\u8fb9\u7684 View \u5c31\u662f\u6bcf\u4e2a Cell \u7684\u4e00\u4e9b\u539f\u7406\u56fe schematic , \u56fe\u6807 symbol , \u7248\u56fe layout , \u6d4b\u8bd5\u73af\u5883 state & maestro , constraint \u7b49 3. new Library \u00b6 Compile an ASCII technology file (\u7f16\u8bd1ASCII\u6280\u672f\u6587\u4ef6) \u5f53\u4f60\u6709\u81ea\u5b9a\u4e49\u7684ASCII\u683c\u5f0f\u6280\u672f\u6587\u4ef6(.tf)\u65f6\u4f7f\u7528 \u7cfb\u7edf\u4f1a\u6839\u636e\u6b64\u6587\u4ef6\u7f16\u8bd1\u5e76\u521b\u5efa\u65b0\u7684\u6280\u672f\u5e93 \u9002\u7528\u4e8e: \u9700\u8981\u81ea\u5b9a\u4e49\u5de5\u827a\u89c4\u5219\u7684\u60c5\u51b5 Reference existing technology libraries (\u5f15\u7528\u73b0\u6709\u6280\u672f\u5e93) \u5141\u8bb8 \u5f15\u7528\u591a\u4e2a\u5df2\u5b58\u5728\u7684\u6280\u672f\u5e93 \u4e0d\u521b\u5efa\u65b0\u7684\u6280\u672f\u5e93\uff0c\u800c\u662f\u5f15\u7528\u73b0\u6709\u5e93\u7684\u6280\u672f\u4fe1\u606f \u9002\u7528\u4e8e: \u9700\u8981\u591a\u4e2a\u6280\u672f\u5e93\u4fe1\u606f\u7684\u8bbe\u8ba1 Attach to an existing technology library (\u9644\u52a0\u5230\u73b0\u6709\u6280\u672f\u5e93) \u76f4\u63a5\u5c06\u65b0\u5e93\u9644\u52a0\u5230\u4e00\u4e2a\u73b0\u6709\u7684\u5df2\u7f16\u8bd1\u6280\u672f\u5e93 \u65b0\u5e93\u5c06\u5b8c\u5168\u7ee7\u627f\u8be5\u6280\u672f\u5e93\u7684\u6240\u6709\u8bbe\u7f6e\uff0c\u5305\u62ec\u5c42\u7ea7\u5b9a\u4e49\u3001DRC\u89c4\u5219\u7b49 \u9002\u7528\u4e8e:\u5728\u73b0\u6709\u5de5\u827a\u4e0b\u521b\u5efa\u6807\u51c6\u8bbe\u8ba1\u5e93(\u6700\u5e38\u7528\u9009\u9879) Do not need process information (\u4e0d\u9700\u8981\u5de5\u827a\u4fe1\u606f) \u521b\u5efa\u4e0d\u542b\u4efb\u4f55\u5de5\u827a\u4fe1\u606f\u7684\u5e93 \u9002\u7528\u4e8e:\u4ec5\u542b\u7b26\u53f7\u7684\u5e93\u3001\u884c\u4e3a\u6a21\u578b\u5e93\u7b49\u4e0d\u9700\u7269\u7406\u7248\u56fe\u4fe1\u606f\u7684\u5e93 \u5728SMIC 28nm\u8bbe\u8ba1\u4e2d\uff0c\u9009\u62e9\u7b2c3\u4e2a\u9009\u9879\uff0c\u9644\u52a0\u5230\u5df2\u6709\u7684\u5de5\u827a\u5e93( smic28hkmg )\u3002 \u4e5f\u53ef\u4ee5\u4f7f\u7528 Tools --> Library Path Editor \u65b0\u5efa\u6216\u8005\u6dfb\u52a0\u522b\u4eba\u7684 Library cds.lib \u73b0\u5728\u53d8\u4e3a\uff1a # File Created by at Mon May 26 10:59:50 2025 # assisted by CdsLibEditor DEFINE cdsDefTechLib $CDSHOME /tools/dfII/etc/cdsDefTechLib DEFINE basic $CDSHOME /tools/dfII/etc/cdslib/basic DEFINE analogLib $CDSHOME /tools/dfII/etc/cdslib/artist/analogLib DEFINE smic28hkmg ~/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/ DEFINE my_div_lib /SM05/home/phd2024/phd202411094979/project/cpicp25/mylib/my_div_lib DEFINE ropll /SM05/home/pgs2024/pgs202421065159/s28/ropll/ropll DEFINE test_library /SM05/home/phd2024/phd202411094979/project/cpicp25/mylib/test_library 3. new Cell\u2018s schematic and symbol \u00b6 import basic logic gate from imported digtal library \u65b0\u5efa Cell \u4e00\u822c\u662f\u5148\u65b0\u5efa schematic \uff0c\u8fd9\u91cc OR \u5c31\u662f\u8981\u65b0\u5efa\u7684 Cell \u7684\u540d\u5b57 \u7f16\u8f91 schematic \u539f\u7406\u56fe \u7528\u5feb\u6377\u952e i \u63d2\u5165\u5668\u4ef6 \u7528\u5feb\u6377\u952e q \u7f16\u8f91\u5668\u4ef6\u5c5e\u6027 \u7528\u5feb\u6377\u952e c \u590d\u5236\u5668\u4ef6 \u7528\u5feb\u6377\u952e u \u64a4\u9500\u7f16\u8f91 \u7528\u5feb\u6377\u952e w \u5e03\u7ebf \u7528\u5feb\u6377\u952e L\uff08\u5c0f\u5199\uff09 \u52a0\u5165 label , \u76f8\u540c\u7684 label \u7684 wire \u662f\u8fde\u5728\u4e00\u8d77\u7684 \u7528\u5feb\u6377\u952e r \u65cb\u8f6c\u5668\u4ef6\u7b49 \u7528\u5feb\u6377\u952e p \u52a0\u5165 port , \u4e5f\u5c31\u662f\u8fd9\u4e2a Cell \u7684\u5916\u90e8\u5f15\u811a\uff0c\u6ce8\u610f\u8f93\u5165\u8f93\u51fa\u7b49 \u6a21\u62df\u7535\u6e90\u4e00\u822c\u547d\u540d\u4e3aAVDD\u548cAVSS \u6570\u5b57\u5219\u662fDVDD, DVSS Ctrl +s \u4fdd\u5b58 schematic \uff0c\u518d\u70b9\u51fb Check and Save \u73b0\u5728Library Manager \u91cc\u9762\u5c31\u6709\u4e86\u76f8\u5e94\u7684View\uff0c \u5176\u4ed6\u4e5f\u662f\u4e00\u6837\u7684 \u5bf9\u5e94\u7684\u6587\u4ef6\u4e5f\u5728`./mylib/my_div_lib/NOR/\u4e0b\u9762 \u65b0\u5efa symbol \u8fd9\u91cc\u53ef\u4ee5\u7b80\u5355\u7ed8\u5236\u4e00\u4e0b\uff0c\u9ed8\u8ba4\u4e5f\u884c\uff0c\u5c31\u662f\u4e00\u4e2a\u77e9\u5f62 \u4fdd\u5b58 \u540c\u7406\uff0c\u65b0\u5efa OR \u7684 schematic \uff0c \u4f7f\u7528\u521b\u5efa\u597d\u7684 symbol \u6765\u753b\u539f\u7406\u56fe\uff0c\u5b9e\u73b0\u590d\u7528 NOR + INV = OR 4. \u642d\u5efa testbench \u00b6 \u65b0\u5efa\u539f\u7406\u56fe \u63d2\u5165\u81ea\u5df1\u8bbe\u8ba1\u7684\u6a21\u5757\u7684 symbol \u4e00\u4e2a\u5206\u9891\u5668\u793a\u4f8b gnd, \u76f4\u6d41\u6e90, clk\u7b49\u5728 anlogLib \u4e2d 5. ADE\u524d\u4eff \u00b6 \u7b80\u5355\u7684\u4efb\u52a1\u53ef\u4ee5\u7528 ADE L , \u590d\u6742\u4e86\u53ef\u4ee5\u7528 ADE Explorer \u548c ADE Assembler , \u5177\u4f53\u4f7f\u7528\u67e5\u770b \u8fd9\u91cc \u8c8c\u4f3c\u73b0\u5728\u8fd8\u7528 ADE L \u6709\u70b9\u843d\u4f0d\u4e860.0 \u8fd9\u91cc\u9009\u62e9\u505a\u4e00\u4e2a\u7b80\u5355\u7684\u77ac\u6001\u4eff\u771f \u9009\u62e9\u89c2\u5bdf\u4fe1\u53f7 ADE Explorer \u4e2d\u7684\u505a\u6cd5\uff1a \u7b80\u5355\u9009\u53d6 schematic \u4e2d\u7684 wire \u4e5f\u53ef\u4ee5\u81ea\u5b9a\u4e49\u4e00\u4e9b\u8868\u8fbe\u5f0f \u70b9\u51fb\u540e\u4f1a\u53d8\u989c\u8272 \u70b9\u51fb wire \u662f\u7535\u538b\uff0c pin \u662f\u7535\u6d41 \u53ef\u4ee5\u7ed9\u539f\u7406\u56fe\u4e00\u4e9b label \u660e\u786e\u4e00\u4e0b\u662f\u54ea\u4e2a\u4fe1\u53f7 \u5f00\u542f\u4eff\u771f ADE Explorer \u4eff\u771f\u8fd0\u884c\u4e2d\uff1a \u4eff\u771f\u7ed3\u675f\uff0c\u5f39\u51fa\u6ce2\u5f62 ADE Explorer \u53ef\u4ee5\u53f3\u952e split current strip-->trace \u628a\u6ce2\u5f62\u5206\u5f00\uff0c\u7136\u540e\u53ef\u4ee5\u62d6\u52a8\u3001\u7f29\u653e\u6ce2\u5f62 \u68c0\u67e5\u6ce2\u5f62 \u53ef\u4ee5\u4f7f\u7528\u5feb\u6377\u952e v \u5b9e\u73b0\u6d4b\u91cf \u9009\u4e2d\u4e00\u4e2a\u5149\u6807\u4ee5\u540e\u6309 d , \u53ef\u4ee5\u770b\u4e24\u4e2a\u5149\u6807\u4e4b\u95f4\u7684\u8ddd\u79bb \u4e5f\u53ef\u4ee5\u4f7f\u7528 calculator \u7684\u8868\u8fbe\u5f0f\u529f\u80fd \u4eff\u771f\u7ed3\u675f\u53ef\u4ee5\u4fdd\u5b58\u4e3a state \uff0c\u4e00\u822c\u7528 cellview \u7136\u540e\u5728\u8fd9\u4e2a Cell \u7684 Veiw \u91cc\u9762\u5c31\u4f1a\u6709\u4e2a state , \u8fd9\u4e2a\u4e5f\u53ef\u4ee5\u5bfc\u5165\u5230 ADE Explorer 6.\u524d\u4effPVT\u9a8c\u8bc1 \u00b6 [!NOTE] \u611f\u89c9\u8fd9\u4e00\u6b65\u53ef\u4ee5\u4e0d\u505a\uff1f\u5982\u679c\u6ca1\u65f6\u95f4\uff0c\u6216\u8005\u6027\u80fd\u5361\u5f97\u5f88\u6b7b\u624d\u505a \u83b7\u53d6 corner.scs \u522b\u4eba\u7ed9\u6211\u7684\uff0c\u4e0d\u77e5\u9053, \u5b89\u88c5\u76ee\u5f55\u6709\u81ea\u5e26\u7684\uff0c\u5728 install/models/spectre/**.scs , \u6216\u8005 install/models/spectre/**.lib ADE Explorer \u4e0b\u4e5f\u53ef\u4ee5\u770b\u5230 smic28 \u7684\u4e00\u4e2a\u793a\u4f8b .scs\u6587\u4ef6 section top_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_tt endsection top_tt section top_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ff endsection top_ff section top_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ss endsection top_ss \u4e00\u4e2a8\u79cd\u5de5\u827a\u89d2\u793a\u4f8b\uff1a Slow NMOS\u3001slow PMOS\u3001slow \u7535\u5bb9 Slow NMOS\u3001slow PMOS\u3001fast \u7535\u5bb9 Slow NMOS\u3001fast PMOS\u3001slow \u7535\u5bb9 Slow NMOS\u3001fast PMOS\u3001fast \u7535\u5bb9 Fast NMOS\u3001slow PMOS\u3001slow \u7535\u5bb9 Fast NMOS\u3001slow PMOS\u3001fast \u7535\u5bb9 Fast NMOS\u3001fast PMOS\u3001slow \u7535\u5bb9 Fast NMOS\u3001fast PMOS\u3001fast \u7535\u5bb9 \u5bfc\u5165 corner.scs section pre_layout include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=pre_layout endsection pre_layout section noise_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=noise_tt endsection noise_tt section top_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_tt endsection top_tt section top_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ff endsection top_ff section top_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ss endsection top_ss \u9009\u62e9 corner \u8bbe\u7f6e\u6e29\u5ea6\u548c\u7535\u538b \u8bbe\u7f6e\u7535\u6e90 AVDD \u7535\u538b\u53d8\u91cf\u4e3a0.9 test \u53f3\u952e Design Variables \u4e0b\u5bfc\u5165\u53d8\u91cf\uff0c\u8bbe\u7f6e\u9ed8\u8ba4\u503c \u4fee\u6539\u4e0d\u540c corner \u5bf9\u5e94\u7684\u6e29\u5ea6\u548c\u7535\u538b \u70b9\u51fb OK \uff0c \u91cd\u65b0\u5f00\u542f\u4eff\u771f plot \u53ef\u4ee5\u8fc7\u6ee4\u5177\u4f53\u7684corner\u6216\u4fe1\u53f7 \u53c2\u8003 cadence\u7684\u5de5\u827a\u89d2\u4eff\u771f\u3001\u8499\u7279\u5361\u6d1b\u4eff\u771f\u3001PSRR-CSDN\u535a\u5ba2 7.\u753b\u7248\u56fe \u00b6 Cadence Virtuoso Layout \u5feb\u6377\u952e_virtuoso\u955c\u50cf\u7ffb\u8f6c\u5feb\u6377\u952e-CSDN\u535a\u5ba2 \u53d1\u73b0SMIC28\u5de5\u827a\u4e0d\u80fd90\u00b0\u65cb\u8f6c \u524d\u4eff\u6b63\u786e\u540e\uff0c\u5c31\u53ef\u4ee5\u7ed8\u5236\u7248\u56fe\u4e86 \u5728\u539f\u7406\u56fe\u9009\u62e9 Layout XL \u628a\u5668\u4ef6\u62ff\u8fc7\u6765 \u8fde\u7ebf(\u5feb\u6377\u952ep) \u753b\u77e9\u5f62(r) \u81ea\u52a8\u6253\u5b54(o) \u52a0garding(shift+g) \u5982\u679c\u67d0\u4e2apin\u627e\u4e0d\u5230\u4e86\uff0c\u53ef\u4ee5 ctrl+a \u7136\u540e\u53f3\u952e\u6309 q , \u53ef\u4ee5\u770b\u5230\u6240\u6709\u4fe1\u606f \u53ef\u4ee5\u901a\u8fc7\u53f3\u952e keep \u9009\u4e2d\uff0c\u7136\u540e\u5220\u9664dv'y; \u5e38\u89c4\u8bbe\u7f6e(e) \u5e38\u7528\u6280\u5de7 \u00b6 \u6a21\u62df\u96c6\u6210\u7535\u8def\u7248\u56fe\u8981\u70b9\u5c0f\u7ed3 - \u77e5\u4e4e \u4e00\u4e2a\u80fd\u591f\u8f83\u5feb\u624b\u52a8\u5e03\u7ebf\u7684\u6280\u5de7 \u00b6 \u76f8\u9694\u7684\u5c42\u4f7f\u7528\u4e0d\u540c\u7684\u8d70\u7ebf\u65b9\u5411\uff08\u7c7b\u4f3c\u6570\u5b57\u7684\u65b9\u6cd5\uff09\uff0c\u8fd9\u6837\u53ef\u4ee5\u4e0d\u7528\u4ed4\u7ec6\u770b\u662f\u5426\u4f1a\u77ed\u8def\u3002 \u7f3a\u70b9\u662f\u8fc7\u5b54\u6bd4\u8f83\u591a \u6e90\u6f0f\u5171\u7528 \u00b6 12-\u6e90\u6f0f\u5171\u7528_\u54d4\u54e9\u54d4\u54e9_bilibili \u4e00\u4e2a\u5b9e\u4f8b\uff1a\u5de6\u8fb9\u4e3a\u6ca1\u6709\u6e90\u6f0f\u5171\u7528\u7684NAND\u7248\u56fe\uff0c\u53f3\u8fb9\u4e3a\u6e90\u6f0f\u5171\u7528NAND\u7248\u56fe\uff0c\u9762\u79ef\u5c0f\u4e86 [!TIP] \u5e94\u8be5\u4e5f\u53ef\u4ee5\u7528\u6570\u5b57\u5e93\u7684\u7248\u56fe\uff0c\u5c31\u662f\u6ca1\u6709\u90a3\u4e48general\u4e86 MOS\u5339\u914d \u00b6 Tips \u00b6 \u6ce8\u610f\u6bcf\u4e00\u4e2amodule\u5206\u5f00\u753b\uff0c\u753b\u5b8c\u5c3d\u91cf\u52a0\u4e0aboundry\u7136\u540e\u5de6\u4e0b\u89d2\u653e\u5230\u5750\u6807\u539f\u70b9 8.DRC, LVS \u00b6 [!NOTE] \u8981\u901a\u8fc7\u811a\u672c\u624d\u80fd\u628a\u8fd9\u4e2acalibre\u653e\u5230\u83dc\u5355\u680f\u7684\uff0ccalibre\u662f\u897f\u95e8\u5b50\u7684\uff0cvirtuoso\u662f \u548c\u6570\u5b57\u7684\u6ca1\u533a\u522b\uff0c\u90fd\u662f\u9009pdk\u91cc\u9762\u7684rule\u6587\u4ef6\uff08\u540e\u7f00\u4e3a .drc , .lvs \uff09 [!WARNING] \u73b0\u5728\u7684\u6bd4\u8f83\u5148\u8fdb\u7684\u5de5\u827a\u90fd\u5bf9\u65b9\u5411\u6709\u8981\u6c42\uff0c\u4e0d\u80fd\u4e00\u4e9bmos\u6c34\u5e73\u4e00\u4e9bmos\u5782\u76f4\u653e\u7f6e 9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09 \u00b6 \u627e\u5230 .pex \u6587\u4ef6 \u5bfc\u5165 \u8bbe\u7f6e\u8f93\u51fa [!NOTE] spectre\u65b9\u5f0f\u63d0\u53d6\u7684\u7f51\u8868\u8fdb\u884c\u540e\u4eff\u771f\uff0c\u662f\u4f7f==\u7528\u5e26\u6709\u5bc4\u751f\u53c2\u6570\u7684\u7f51\u8868\u66ff\u6362\u539f\u7406\u56fe\u7f51\u8868==\uff0c\u6309\u7167\u539f\u7406\u56fe\u4eff\u771f\u65b9\u5f0f\u8fdb\u884c\u4eff\u771f\u3002 \u4e5f\u53ef\u4ee5\u4f7f\u7528 Calibreview \u00b7 Spectre\u662f\u4eff\u771f\u5668\u4eff\u771f\u65f6\u8bfb\u53d6\u7684\u7f51\u8868\u683c\u5f0f\u3002 Calibreview\u4f1a\u5c06\u4ea7\u751f\u7684\u7f51\u8868\u5c01\u88c5\u5728\u4e00\u4e2aschematic\u6587\u4ef6\u4e2d\uff0c\u540c\u65f6\u5176\u540e\u7eed\u9009\u9879\u4e2d\u4e5f\u53ef\u4ee5\u9009\u62e9\u751f\u6210\u5bf9\u5e94\u7684spectre\u7f51\u8868\u3002 \u6a21\u62dfIC\u4eff\u771f\u9a8c\u8bc1\uff1a\u57fa\u4e8eCadence Virtuoso\u7684\u7535\u8def\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u4e0e\u540e\u4eff\u771f - \u54d4\u54e9\u54d4\u54e9 \u5176\u4ed6\u8bbe\u7f6e config\u4e2d\u4fee\u6539\u6a21\u62df\u6a21\u5757\u7f51\u8868\uff1a 10.\u540e\u4eff \u00b6 \u5bfc\u5165\u5bc4\u751f\u63d0\u53d6\u540e\u7684\u7f51\u8868 \u9700\u8981\u5efa\u7acbtb\u5bf9\u5e94\u7684config\u6587\u4ef6\uff0c\u7136\u540e\u4fee\u6539\u6a21\u5757\u7684view \u8fd9\u91cc\u4ee5\u4e00\u4e2a\u6570\u6a21\u6df7\u5408\u7684config\u4e3a\u4f8b \u53ea\u9700\u8981\u66ff\u6362\u6a21\u62df\u6a21\u5757\u9876\u5c42\uff08\u8fd9\u91cc\u662f DIV_INT_P5S4 \uff09\u5c31\u884c\u4e86\uff0c\u53d1\u73b0\u8fd8\u6709\u5f88\u591a\u6a21\u62df\u6a21\u5757\u7684\u5b50\u6a21\u5757\u4e5f\u5728\u8868\u4e0a\u663e\u793a\u4e86, \u4e0d\u8fc7\u66ff\u6362\u4ee5\u540e\u70b9\u51fb\u4fdd\u5b58\u5b50\u6a21\u5757\u5c31\u6ca1\u4e86 \u7136\u540e\u548c\u524d\u4eff\u4e00\u6837\uff0c\u8fdb\u884c\u4eff\u771f \u53c2\u8003\uff1a \u00b6 CMOS\u6a21\u62df\u96c6\u6210\u7535\u8def\u5168\u6d41\u7a0b\u8bbe\u8ba1\uff0c\u674e\u91d1\u57ce\uff0c\u673a\u68b0\u5de5\u4e1a\u51fa\u7248\u793e\uff0c\u7b2c7\u7ae0 \u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b \u00b6 \u4ee5\u4e00\u4e2aDSM\u6a21\u5757\u4e3a\u4f8b \u53c2\u8003\u59cb\u7ec8 24MHz \u5de5\u5177\u94fe\uff1a use VCS and Verdi to font-end digtal chip design use design compiler to synthesize rtl design to netlist use innovus to do placement and routing use starrc to do RC parameter extraction use formality to do logic equivalence checking use calibre to do DRC/LVS/ERC sign-off use prime time to do STA \u524d\u7aef \u00b6 0. \u7cfb\u7edf\u7ea7\u4eff\u771f \u00b6 \u5927\u578b\u9879\u76ee\u8981\u505a\uff0c\u5728\u7c7b\u4f3c Matlab \u7684\u5e73\u53f0 1. \u5199HDL \u00b6 \u73b0\u5728\u8c8c\u4f3c\u90fd\u662f\u7528\u7684 verilog \u6ce8\u610f\u6839\u636e\u7cfb\u7edf\u9700\u6c42\u4f18\u5316\u903b\u8f91\u9762\u79ef\u65f6\u5e8f\uff0c\u6211\u662f\u4e0d\u592a\u61c2 2. \u5199testbench, \u7528vcs\u7f16\u8bd1\u4eff\u771f\uff0c\u7528verdi\u770b\u6ce2\u5f62 \u00b6 \u53ef\u4ee5\u7528AI\u5199\uff0c\u5feb\u3002 \u53ef\u4ee5\u76f4\u63a5\u7528\u811a\u672c\u6765\u8fd0\u884c\uff0c\u7b80\u5355\u7684\u4f7f\u7528\u8fd8\u662f\u975e\u5e38\u65b9\u4fbf\u7684 \u5584\u7528\u65ad\u8a00, \u8fd9\u6837\u5c31\u4e0d\u7528\u4eba\u5de5\u53bb\u68c0\u67e5\u6ce2\u5f62\u4e86\uff0c\u8fd9\u4e5f\u662fAI\u7684\u5f3a\u9879\uff0c\u4e0d\u719f\u6089\u4e0d\u592a\u786e\u5b9a\u7684\u8fd8\u662f\u6700\u597d\u4eba\u5de5\u770b\u770b\u6ce2\u5f62 \u590d\u6742\u9879\u76ee\u8981\u7528 system verilog/system C \u6216 UVM \uff0c \u8fd9\u53ea\u662f\u4e00\u4e2a\u7b80\u5355\u793a\u4f8b\uff0c\u6240\u4ee5\u76f4\u63a5\u7528 verilog \uff0c \u516c\u53f8\u91cc\u9762\u8fd8\u8981\u7528VCS\u505a\u68c0\u67e5==\u4ee3\u7801\u548c\u529f\u80fd\u8986\u76d6\u7387== \u5177\u4f53\u547d\u4ee4\u53ef\u4ee5\u770b VCS , Verdi \u793a\u4f8b\uff1a \u6587\u4ef6\u7ed3\u6784\uff1a | -- outputs | | -- mydsm_eachinf.fsdb | | -- mydsm_eachinf.vcd | | -- mydsm_eachinf_sim | | -- mydsm_max.fsdb | | -- mydsm_max.vcd | | -- mydsm_max_sim | | -- mydsm_random.fsdb | | -- mydsm_random.vcd | ` -- mydsm_random_sim | -- runspace #\u8fd9\u91cc\u662fVCS\u548cVerdi\u7684\u8fd0\u884c\u8def\u5f84\uff0c\u6bcf\u6b21\u7f16\u8bd1\u4eff\u771f\u4f1a\u5728\u8fd9\u91cc\u8f93\u51fa\u4e00\u4e9b\u4e0d\u5e38\u7528\u7684\u6587\u4ef6\uff0c\u8ba9\u6587\u4ef6\u5939\u5e72\u51c0\u70b9\u5c31\u90fd\u653e\u5230\u8fd9\u91cc\u4e86 | -- scripts | | -- calculate_average.py | | -- clean.sh | | -- file.f | | -- sim.sh | ` -- sim4tb_hk_mash111.sh | -- src | | -- dff.v | | -- hk_efm.v | | -- hk_mash111.v | | -- ifa.v | | -- mydsm.v | ` -- ncl.v ` -- tb | -- mydsm_eachinf_tb.v | -- mydsm_max_tb.v | -- mydsm_min_tb.v | -- mydsm_random_tb.v ` -- tb_hk_mash111.v AI promt # Digtal module - a DSM, its top design name is `mydsm` : mash 1-1-1 module + IFA(Integer and Frac Adapter) - `hk_mash111` module: input fraction part and output 2's complement code [-3, 4] - IFA module: a adapter to combine integer and frac part ## input and output - input - clk, - rst_n, // Reset signal, low enable - in_i[7:0]: integer input - in_f[7:0]: fraction input - output - out_p[4:0]: connect with programable divder P - out_s[3:0]: connect with programable divder S ## rtl ### logic 1. `in_f` input to `hk_mash111` , it output a `frac_value` in range of [-3, 4] 2. `div_value = in_i + frac_value` 3. `div_value` will be Be decomposed to two part: `out_p[4:0]` and `out_s[3:0]` , formulation is `div_value = (out_p+2) * 8 + (out_s+2)` . attention: `3 <= out_s <=10 ` 4. output `out_p` and `out_s` ### testbench generate `.fsdb` files in testbench for waveform check 1. testbench1: mydsm_min_tb. - `in_i` = 0d83, `in_f` = 0, calculate the average `div_value` with 1000 times clock. 2. testbench2: mydsm_max_tb. - `in_i` = 0d255, `in_f` = 255, calculate the average `div_value` with 1000 times clock. 3. testbench3: mydsm_random_tb. - set `in_i` and `in_f` randomly get seed, randomly selet `in_i` in range [83, 255], `in_f` in range [0, 255] for 5 times, calculate the average `div_value` with 1000 times clock for each case. 4. testbench4: mydsm_eachinf_tb. - set `in_i == 255` , set `in_f` from 0 to 255, simulate 1000 times each case, calculate average `div_value` for these 256 cases, display result with a table #### warning: - Each testbench must print out the input integer frequency division ratio and the fractional frequency division ratio! - Detect through assertion whether the average frequency division ratio of the final output is within 0.5% error of the input frequency division ratio ### sim file - file path: `${WorkSpace}/digtal/front/scripts/sim.sh` - Some useful methods are defined in `sim.sh` - compile(cp): - compile one specify testbench - such as `./sim.sh cp mydsm_min` to compile `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - compile all specify testbench - cmd: `./sim.sh cp all` - return which testbench compile successfully - run: - run one specify testbench - such as `./sim.sh run mydsm_min` to run `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - plot: - plot one specify testbench - such as `./sim.sh plot mydsm_min` to plot `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - clean: - clean all files in runspace and outputs folders. 3. FPGA\u4e0a\u677f\u9a8c\u8bc1 \u00b6 \u6700\u597d\u505a\u8fd9\u4e00\u6b65\uff0c\u8fd9\u6b21\u5c0f\u9879\u76ee\u6ca1\u505a \u7efc\u5408 \u00b6 \u4f7f\u7528 DC , \u4e3b\u8981\u811a\u672c\uff1a constraint.sdc\uff1a\u7ea6\u675f\u6587\u4ef6 flow.tcl: dc \u811a\u672c \u4e0d\u540c\u8bbe\u8ba1\u5dee\u522b\u5f88\u5927\uff0c\u8fd9\u91cc\u5c31\u4e0d\u603b\u7ed3\u4e86\uff0c\u6211\u4e5f\u4e0d\u719f, \u8be6\u60c5 \u5728pdk\u4e2d\u9009\u62e9\u5408\u9002\u7684\u6807\u51c6\u5355\u5143\u5e93 \u53ef\u4ee5\u67e5\u770b SMIC \u793a\u4f8b\u4ee3\u7801 #flow.tcl # Set workspace path set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set SYN_PATH \"$WORKSPACE/digtal/syn\" set SRC_PATH \"$WORKSPACE/digtal/front/src\" set PDK_PATH \"$WORKSPACE/pdk\" set STD_CELL_PATH \"$PDK_PATH/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2\" # set STD_CELL_PATH \"$PDK_PATH/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2\" # Set top design name set DESIGN_NAME \"mydsm\" # Create output directories if they don't exist file mkdir $SYN_PATH / reports file mkdir $SYN_PATH / outputs puts \"==============================================\" puts \" Starting Synthesis Flow \" puts \"==============================================\" puts \"Workspace: $WORKSPACE\" puts \"Design : $DESIGN_NAME\" puts \"==============================================\" #========================================================= # Setup Libraries #========================================================= puts \"Setting up libraries...\" set LIB_SS_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm.db\" set LIB_TT_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_tt_v0p9_25c_ecsm.db\" set LIB_FF_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm.db\" # Set target library - use worst case for synthesis set target_library $LIB_SS_ECSM set link_library \"* $LIB_SS_ECSM $LIB_TT_ECSM $LIB_FF_ECSM\" # Set synthetic library set synthetic_library {} set synlib_list \"\" set symbol_library {} # Set search path set search_path [ list . $SRC_PATH $STD_CELL_PATH / verilog ] #========================================================= # Setup for Formality verification #========================================================= puts \"Setting up SVF for Formality verification...\" # SVF should always be written to allow Formality verification for advanced optimizations. # Once set_svf is issued, DC will begin recording all relevant operations. set_svf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.svf #========================================================= # Read Design #========================================================= puts \"Reading RTL design...\" # Define source files - can be expanded based on actual design files set RTL_FILES [ list $SRC_PATH / mydsm.v $SRC_PATH / ifa.v $SRC_PATH / mash111.v ] # Read RTL files analyze - format verilog $RTL_FILES elaborate $DESIGN_NAME # Link design current_design $DESIGN_NAME link > $SYN_PATH / reports / link.rpt # Check design check_design > $SYN_PATH / reports / check_design.rpt #========================================================= # Apply Constraints #========================================================= puts \"Applying constraints...\" # Source constraint file source $SYN_PATH / scripts / constraint_ ${DESIGN_NAME} .sdc #========================================================= # Set Optimization Options #========================================================= puts \"Setting optimization options...\" set_wire_load_mode \"top\" set_fix_multiple_port_nets - all - buffer_constants # set_fix_hold # set_fix_hold [get_clocks clk] # Compile with ultra optimization # compile_ultra -timing_high_effort -no_autoungroup -incremental # compile_ultra -only_hold_time # three steps optimization compile_ultra - timing_high_effort - no_autoungroup compile_ultra - timing_high_effort - incremental compile_ultra - only_hold_time - incremental #========================================================= # Generate Reports #========================================================= # Timing reports for different corners report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ss_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ss_min.rpt report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_tt_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_tt_min.rpt report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ff_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ff_min.rpt # Other reports report_reference - hierarchy > $SYN_PATH / reports / reference_hierarchy.rpt report_resources - hierarchy > $SYN_PATH / reports / resources_hierarchy.rpt report_design > $SYN_PATH / reports / design.rpt report_compile_options > $SYN_PATH / reports / compile_options.rpt report_area > $SYN_PATH / reports / area.rpt report_power > $SYN_PATH / reports / power.rpt report_qor > $SYN_PATH / reports / qor.rpt report_resources > $SYN_PATH / reports / resources.rpt report_constraint - all_violators > $SYN_PATH / reports / constraints.rpt report_hierarchy > $SYN_PATH / reports / hierarchy.rpt report_reference > $SYN_PATH / reports / reference.rpt report_clock_gating > $SYN_PATH / reports / clock_gating.rpt #========================================================= # Write and close SVF file and make it available for immediate use #========================================================= set_svf - off #========================================================= # Generate Output Files #========================================================= puts \"Generating output files...\" # Write netlist write - format verilog - hierarchy - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.v # Write constraints for P&R write_sdc $SYN_PATH / outputs / ${DESIGN_NAME} _syn.sdc # Write parasitics write_parasitics - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.spef # Write SDF for gate-level simulation write_sdf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.sdf # Write DDC for Design Vision write - format ddc - hierarchy - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.ddc # Save UPF file save_upf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.upf puts \"==============================================\" puts \" Synthesis Flow Completed \" puts \"==============================================\" exit # constraint.sdc ############################################################### # Author: pxmmmm # Date: 2025-09-02 # Description: Constraint file for mydsm design # Version: 1.0 ############################################################### # Clock definition # \u8bbe\u7f6e\u65f6\u949f\u540d\u79f0 set CLOCK_NAME \"clk\" # v set CLOCK_PERIOD [expr 1.0 / 200.0 * 1000 ] # 10% of period set CLOCK_UNCERTAINTY [expr $CLOCK_PERIOD * 0.1 ] # 3% of period set CLOCK_TRANSITION [expr $CLOCK_PERIOD * 0.03 ] # Create clock create_clock - name $CLOCK_NAME - period $CLOCK_PERIOD [ get_ports clk ] set_clock_uncertainty $CLOCK_UNCERTAINTY [ get_clocks $CLOCK_NAME ] # Add separate setup/hold uncertainty set_clock_uncertainty - setup [expr $CLOCK_UNCERTAINTY * 0.7 ] [ get_clocks $CLOCK_NAME ] set_clock_uncertainty - hold [expr $CLOCK_UNCERTAINTY * 0.2 ] [ get_clocks $CLOCK_NAME ] set_clock_transition $CLOCK_TRANSITION [ get_clocks $CLOCK_NAME ] # Set don't touch network for clock and reset # set_dont_touch_network [get_ports clk] # set_dont_touch_network [get_ports rst_n] # Input and output delay constraints set INPUT_DELAY_MAX [expr $CLOCK_PERIOD * 0.5 ] set INPUT_DELAY_MIN [expr $CLOCK_PERIOD * 0.15 ] set OUTPUT_DELAY_MAX [expr $CLOCK_PERIOD * 0.5 ] set OUTPUT_DELAY_MIN [expr $CLOCK_PERIOD * 0.15 ] # Set input delays set_input_delay - clock $CLOCK_NAME - max $INPUT_DELAY_MAX [ get_ports { in_i [ * ] in_f [ * ] rst_n }] set_input_delay - clock $CLOCK_NAME - min $INPUT_DELAY_MIN [ get_ports { in_i [ * ] in_f [ * ] rst_n }] # Set output delays set_output_delay - clock $CLOCK_NAME - max $OUTPUT_DELAY_MAX [ get_ports { out_p [ * ] out_s [ * ]}] set_output_delay - clock $CLOCK_NAME - min $OUTPUT_DELAY_MIN [ get_ports { out_p [ * ] out_s [ * ]}] # Set ideal network for clock and reset # set_ideal_network [get_ports clk] # set_ideal_network [get_ports rst_n] # Set max fanout set_max_fanout 10 [ current_design ] # Set driving cell for all inputs except clock and reset # Use a buffer found in the actual library set_driving_cell - lib_cell BUFV2_140P7T30R [ remove_from_collection [ all_inputs ] [ get_ports { clk rst_n }]] # Set load for all outputs # # \u57fa\u4e8e BUFV2_140P7T30R \u7684\u8f93\u5165\u7535\u5bb9\u4f7f\u7528\u6765\u81eaPDK\u7684\u4e00\u4e2a\u5b9e\u9645\u5f15\u811a\u7535\u5bb9\u503c 0.00077238pF set_load - pin_load 0.001 [ all_outputs ] # Set max area constraint # set_max_area 0 # # Set operating conditions # set_operating_conditions -min_library \"scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm\" -min \"ff_v0p99_-40c\" \\ # -max_library \"scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm\" -max \"ss_v0p81_125c\" # Set wire load model - use default since ZeroWireload wasn't found # set_wire_load_mode \"top\" \u5173\u4e8eIO\u3002\u5728 innovus \u4e2d\u53ef\u4ee5\u52a0\u5165IO\uff0c\u4f46\u662f\u9700\u8981\u5728\u7efc\u5408\u7684\u65f6\u5019\u52a0\u5165\u5bf9\u5e94\u7684IO\u5e93\u548c\u7f51\u8868 \u793a\u4f8b Tips: \u7efc\u5408\u9636\u6bb5\u6216\u8005Place\u9636\u6bb5\u9047\u5230setup timing\u4e0d\u6ee1\u8db3\u65f6\uff0c\u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u63d2\u5165pipeline\u7684\u65b9\u5f0f\u4fee\u6539RTL\u6765\u89e3\u51b3setup violation\uff0c\u4f46\u662fhold timing vioation\u5f80\u5f80CTS\u540e\u624d\u80fd\u53d1\u73b0\u4e14\u53ea\u80fd\u901a\u8fc7\u540e\u7aef\u4fee\u590d\u3002\u6240\u4ee5\u5982\u679c\u6709hold time, \u5728\u7efc\u5408\u9636\u6bb5\u662f\u5f88\u96be\u4fee\u7684\u3002 \u4e00\u822c\u505a\u5b8c\u7efc\u5408\u4e4b\u540e\u8981\u505a\u4e00\u6b21\u7f51\u8868\u7b49\u4ef7\u6027\u9a8c\u8bc1\uff0c \u5b9e\u4f8b\u4ee3\u7801 hjf\u5e08\u5144\u5728\u7d2b\u5149\u5c31\u662f\u505a\u8fd9\u4e2a \u540e\u7aef \u00b6 \u4e66\u7c4d\u63a8\u8350\uff1aCMOS\u96c6\u6210\u7535\u8def\u540e\u7aef\u8bbe\u8ba1\u4e0e\u5b9e\u6218 (\u5218\u5cf0, 2015) \u7528\u811a\u672c\u8fdb\u884cInnovus\u8bbe\u8ba1 - \u767d\u53d1\u6234\u82b1\u541b\u83ab\u7b11 - \u535a\u5ba2\u56ed \u751f\u6210\u6a21\u677f writeFlowTemplate -directory <\u8f93\u51fa\u76ee\u5f55\u8def\u5f84> \u53ef\u4ee5\u57fa\u4e8e\u8fd9\u4e2a\u6765\u505a \u4f46\u662f\u4ed6\u7ed9\u7684\u4e5f\u4e0d\u80fd\u76f4\u63a5\u8dd1\uff0c\u7f3a\u4e86\u6587\u4ef6\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48 \u6211\u611f\u89c9\u8fd9\u4e2a template \u8fd8\u662f\u592a\u81c3\u80bf\u4e86\uff0c\u8fd8\u662f\u81ea\u5df1\u5199\u54270.0 \u6ce8\u610f\u5b66\u6821\u670d\u52a1\u5668\u76ee\u524d(2025/06) \u9ed8\u8ba4\u7528\u7684innovus 15, \u5176\u5b9e\u53ef\u4ee5\u6539\u6210innovus 19: alias innovus=\"/SM01/eda/cadence/INNOVUS191/bin/innovus\" \u51c6\u5907\u6574\u4f53\u8f93\u5165\u6587\u4ef6\uff1a \u7efc\u5408\u7f51\u8868 \u7ea6\u675fsdc\u6587\u4ef6 tech lef, STD lef, ANT lef, .lib(\u65f6\u5e8f\u529f\u8017) qrcTechfile&capTable \u53ef\u4ee5\u901a\u8fc7 .ict \u6587\u4ef6\u751f\u6210\uff0c \u8be6\u60c5 \u4e4b\u524d\u505aSMIC 28\u7684\u65f6\u5019\u6709\u4e00\u4e9b\u4e0d\u540c\u91d1\u5c5e\u5c42\u8bbe\u7f6e\u7684pdk\u5b89\u88c5\u540e\u6ca1\u5bf9\u5e94\u7684 .ict \u6587\u4ef6.\u8981\u548cfoundary\u7684\u4ee3\u7406\u8981 innovus \u811a\u672c flow.tcl \uff08\u81ea\u5df1\u5199\uff0c\u53ef\u4ee5\u6a21\u4eff template \u5199\uff0c\u4f46\u662f\u611f\u89c9 template \u592a\u7410\u788e\u4e86\uff0c\u9002\u5408\u516c\u53f8\uff0c\u4e0d\u9002\u5408\u4e2a\u4eba\uff09 mmmc.tcl\uff08\u8fd9\u4e2a\u8981\u81ea\u5df1\u5199\uff0c\u5404\u79cdcorner\uff09 \u8d34\u4e24\u4e2a\u76f8\u5173\u7684\u793a\u4f8b\u811a\u672c ############################################################### # Author: Pxmmmm # Description: Innovus flow for mydsm # Version: 1.5 # Date: 2025-06-05 # Usage: innovus -init flow.tcl ############################################################### # freeDesign # Set basic environment variables set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set DESIGN \"mydsm\" # set DESIGN \"lock_det\" set PDK_DIR \"$WORKSPACE/pdk\" set NETLIST \"$WORKSPACE/digtal/syn/outputs/${DESIGN}_syn.v\" set OUTPUTS \"$WORKSPACE/digtal/back/outputs\" set REPORTS \"$WORKSPACE/digtal/back/reports\" set DBS_DIR \"$WORKSPACE/digtal/back/DBS\" # # Create output directories # file mkdir $OUTPUTS # file mkdir $REPORTS # file mkdir $DBS_DIR # Set multi-CPU usage setMultiCpuUsage - localCpu 8 - verbose # Set design parameters set init_verilog $NETLIST set init_top_cell $DESIGN # Set LEF files set TECH_LEF_PATH \"$PDK_DIR/SCC28NHKCP_TF_V0p2/innovus/hd/tf_mtt\" set TECH_LEF_FILE \"$TECH_LEF_PATH/scc28n_1p9m_7ic_1tmc_1mttc_alpa2.lef\" set STDCELL_LEF_PATH \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/lef/macro\" set STDCELL_LEF_FILE \"$STDCELL_LEF_PATH/scc28nhkcp_hdc30p140_rvt.lef\" set ANTENNA_LEF_FILE \"$STDCELL_LEF_PATH/scc28nhkcp_hdc30p140_rvt_ant.lef\" # set init_lef_file \"$TECH_LEF_FILE $ANTENNA_LEF_FILE\" set init_lef_file \"$TECH_LEF_FILE $STDCELL_LEF_FILE $ANTENNA_LEF_FILE\" # Initialize design setup set init_mmmc_file \"$WORKSPACE/digtal/back/scripts/mmmc.tcl\" set init_pwr_net \"VDD\" set init_gnd_net \"VSS\" set init_design_settop 1 puts \"\\n==============================================\" puts \"Starting Innovus flow for design: $DESIGN\" puts \"==============================================\" # Initialize design setDesignMode - process 28 # pre_init setImportMode - bufferTieAssign true init_design # checkDesign -all -noHtml -outfile $REPORTS/check_design.rpt # check_timing # check_timing > $REPORTS/check_timing.rpt # report_metric -file $REPORTS/metrics.html -format html saveNetlist $OUTPUTS / ${DESIGN} _init.v ########################################### # 1. Global Settings and Analysis Modes ########################################### # Set global optimization parameters setOptMode - effort high setOptMode - fixCap true setOptMode - fixTran true setOptMode - fixFanoutLoad true setOptMode - holdFixingCells { CLKBUFV10_140P7T30R CLKBUFV12_140P7T30R CLKBUFV16_140P7T30R CLKBUFV20_140P7T30R CLKBUFV24_140P7T30R CLKBUFV2_140P7T30R CLKBUFV32_140P7T30R CLKBUFV3_140P7T30R CLKBUFV40_140P7T30R CLKBUFV48_140P7T30R CLKBUFV4_140P7T30R CLKBUFV5_140P7T30R CLKBUFV6_140P7T30R CLKBUFV7_140P7T30R CLKBUFV8_140P7T30R } # BUFV10_140P7T30R BUFV12_140P7T30R BUFV16_140P7T30R BUFV1P5_140P7T30R BUFV1_140P7T30R BUFV20_140P7T30R BUFV24_140P7T30R BUFV2_140P7T30R BUFV32_140P7T30R BUFV3_140P7T30R BUFV40_140P7T30R BUFV48_140P7T30R BUFV4_140P7T30R BUFV5_140P7T30R BUFV6_140P7T30R BUFV7_140P7T30R BUFV8_140P7T30R # setOptMode -holdFixingCells {DEL1V1P5_140P7T30RDEL1V1_140P7T30RDEL1V2_140P7T30RDEL1V4_140P7T30RDEL2V1P5_140P7T30RDEL2V1_140P7T30RDEL2V2_140P7T30RDEL2V4_140P7T30RDEL4V1P5_140P7T30RDEL4V1_140P7T30RDEL4V2_140P7T30RDEL4V4_140P7T30R # } setOptMode - allEndPoints true # setOptMode -holdTargetSlack 0.04 # setOptMode -fixHoldAllowSetupTnsDegrade true # setOptMode -fixHoldAllowOverlap true setOptMode - checkRoutingCongestion true # via gen mode # setViaGenMode -parameterized_via_only true # setViaGenMode -optimize_via_on_routing_track true # Set RC extraction mode setExtractRCMode - engine postRoute - effortLevel high - coupled true # Other setPinAssignMode - pinEditInBatch true # dbget top.insts.cell.name \"*INV*\" ########################################### # 2. Floorplanning and Power Planning ########################################### # Floorplan # floorPlan -site hd_p140_CoreSite -r 1 0.6 3 4.3 3 4.3 # floorPlan -site hd_p140_CoreSite -r 0.5 0.65 11 5 11 5 floorPlan - site hd_p140_CoreSite - r 1 0.55 7 7 7 7 # Edit pins for mixed-signal interface editPin - pin { clk } - layer M3 - spacing 0.6 - spreadType CENTER - side TOP - fixedPin 1 editPin - pin { rst_n } - layer M3 - spacing 0.6 - spreadType CENTER - side BOTTOM - fixedPin 1 editPin - pin { in_i [ * ] in_f [ * ]} - layer M4 - spacing 1 - spreadType CENTER - side LEFT - fixedPin 1 editPin - pin { out_p [ * ] out_s [ * ]} - layer M4 - spacing 1.5 - spreadType CENTER - side RIGHT - fixedPin 1 globalNetConnect VDD - type pgpin - pin VDD - inst * globalNetConnect VSS - type pgpin - pin VSS - inst * globalNetConnect VDD - type pgpin - pin VNW - inst * globalNetConnect VSS - type pgpin - pin VPW - inst * # Power Planning deleteAllPowerPreroutes addRing - nets { VDD VSS } - type core_rings - follow io \\ -layer { top TM1 bottom TM1 left M7 right M7 } \\ -width { top 2 bottom 2 left 2 right 2 } \\ -spacing { top 1 bottom 1 left 1 right 1 } \\ -center 1 # addRing -nets {VDD VSS} -type core_rings -follow io \\ # -layer {top TM1 bottom TM1 left MTT2 right MTT2} \\ # -width {top 1 bottom 1 left 2 right 2} \\ # -spacing {top 0.9 bottom 0.9 left 3.1 right 3.1} \\ # -center 1 # addRing -nets {VDD VSS} -type core_rings -follow io \\ # -layer {top TM1 bottom TM1 left MTT2 right MTT2} \\ # -width {top 1 bottom 1 left 2 right 2} \\ # -spacing {top 0.9 bottom 0.9 left 3.1 right 3.1} \\ # -center 1 # addStripe -nets {VDD VSS} -layer M7 -direction vertical -width 0.45 -spacing 1 -set_to_set_distance 11 -start_offset 7.5 # addStripe -nets {VDD VSS} -layer MTT2 -direction vertical -width 2 -spacing 3.1 -set_to_set_distance 13 -start_offset 1 # addStripe -nets {VDD VSS} -layer M7 -direction vertical -width 2 -spacing 6 -set_to_set_distance 20 -start_offset 4 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 0.45 -spacing 1 -set_to_set_distance 11 -start_offset 7 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 0.45 -spacing 1 -set_to_set_distance 5 -start_offset 2 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 2 -spacing 6 -set_to_set_distance 20 -start_offset 4 # Add power rail # sroute -nets {VDD VSS} -connect {corePin} \\ # -layerChangeRange {M2 M2} \\ # -blockPinTarget nearestTarget \\ # -allowJogging true \\ # -allowLayerChange true \\ # -crossoverViaLayerRange {M2 M2} \\ # -targetViaLayerRange {M2 M2} # fixVia -minCut # fixVia -short # fixVia -minStep ## srout setNanoRouteMode - routeBottomRoutingLayer 2 sroute - nets { VDD VSS } - connect { corePin } - blockPinTarget { nearestTarget } - checkAlignedSecondaryPin 1 - corePinLayer { M1 } - allowJogging 1 - crossoverViaBottomLayer M1 - allowLayerChange 1 - targetViaTopLayer TM1 - crossoverViaTopLayer TM1 - targetViaBottomLayer M1 verifyPowerVia verifyConnectivity - nets { VDD VSS } sroute - nets { VDD VSS } - connect { blockPin padPin padRing floatingStripe } - allowJogging 1 - allowLayerChange 1 - stripeLayerRange { M1 TM1 } - targetViaLayerRange { M1 TM1 } checkDesign - all - noHtml - outfile $REPORTS / check_design.rpt ########################################### # 3. Placement and Placement Optimization ########################################### # # reportDontUseCells # Set placement mode setPlaceMode - fp false - timingDriven true - place_global_timing_effort high - ignoreScan true ## 0.28 means 2xminimum pitch,or when your design pitch=135,you must change 0.28 to 0.27 setPlaceMode - fillerGapMinGap 0.28 - fillerGapEffort high setPlaceMode - checkImplantWidth true setPlaceMode - honorImplantSpacing true setEndCapMode - prefix ENDCAP setEndCapMode - leftEdge \"ENDCAP_ROW_140P7T30R\" - rightEdge \"ENDCAP_ROW_140P7T30R\" addEndCap - prefix ENDCAP # deleteFiller -cell FILLTIE_140P7T30R # addWellTap -cell FILLTIE_140P7T30R -cellInterval 40 -prefix WELLTAP addWellTap - cell FILLTIE_140P7T30R - cellInterval 20 - prefix WELLTAP # Run placement placeDesign - prePlaceOpt # placeDesign -prePlaceOpt -incremental # saveDesign $DBS_DIR/place.enc # Placement optimization # optDesign -preCTS optDesign - preCTS - setup # optDesign -preCTS -incremental saveDesign $DBS_DIR / preCTS.enc checkDesign - all - noHtml - outfile $REPORTS / check_design_preCTS.rpt ########################################### # 4. Clock Tree Synthesis and Optimization ########################################### setAnalysisMode - analysisType onChipVariation setAnalysisMode - cppr both # set_ccopt_mode -integration \"native\" -ccopt_modify_clock_latency true # create_route_type -name leaf_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # create_route_type -name trunk_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # # -shield_net VSS # create_route_type -name top_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # set_ccopt_property -net_type leaf route_type leaf_rule # set_ccopt_property -net_type trunk route_type trunk_rule # set_ccopt_property -net_type top route_type top_rule set_ccopt_property buffer_cells { CLKBUFV10_140P7T30R CLKBUFV12_140P7T30R CLKBUFV16_140P7T30R CLKBUFV20_140P7T30R CLKBUFV24_140P7T30R CLKBUFV2_140P7T30R CLKBUFV32_140P7T30R CLKBUFV3_140P7T30R CLKBUFV40_140P7T30R CLKBUFV48_140P7T30R CLKBUFV4_140P7T30R CLKBUFV5_140P7T30R CLKBUFV6_140P7T30R CLKBUFV7_140P7T30R CLKBUFV8_140P7T30R } set_ccopt_property inverter_cells { INV10_140P7T30R INV12_140P7T30R INV16_140P7T30R INV1P5_140P7T30R INV1P5M_140P7T30R INV1_140P7T30R INV1M_140P7T30R INV20_140P7T30R INV24_140P7T30R INV2_140P7T30R INV2M_140P7T30R INV32_140P7T30R INV3_140P7T30R INV40_140P7T30R INV48_140P7T30R INV4_140P7T30R INV5_140P7T30R INV6_140P7T30R INV7_140P7T30R INV8_140P7T30R } set_ccopt_property use_inverters true create_ccopt_clock_tree_spec - file ccopt.spec # source ccopt.spec # Run clock tree synthesis ccopt_design - CTS - outDir $REPORTS / CTS_opt # selectNet -clock report_ccopt_clock_trees - file $REPORTS / clock_trees.rpt report_ccopt_skew_groups - file $REPORTS / skew_groups.rpt saveNetlist $OUTPUTS / ${DESIGN} _cts.v saveDesign $DBS_DIR / cts.enc #check timing # Post-CTS optimization # setOptMode -fixHoldAllowResizing true # setOptMode -fixHoldAllowSetupTnsDegrade true # optDesign -postCTS -hold -setup # optDesign -postCTS -hold -expandedViews # optDesign -postCTS -hold -expandedViews -incremental # optDesign -postCTS -expandedViews optDesign - postCTS - setup - expandedViews optDesign - postCTS - setup - expandedViews - incremental saveNetlist $OUTPUTS / ${DESIGN} _postcts.v checkDesign - all - noHtml - outfile $REPORTS / check_design_postcts.rpt verify_drc verifyConnectivity ########################################### # 5. Routing and Post-Route Optimization ########################################### setDelayCalMode - siAware true - engine aae setAnalysisMode - cppr both setNanoRouteMode - routeWithLithoDriven true \\ -routeWithTimingDriven true \\ -routeWithSiDriven true \\ -routeTopRoutingLayer 6 # setNanoRouteMode -dbViaWeight { *R_40x40x40x40_dfm* 21 , *R_30x30x30x30_dfm* 20 , *R_20x20x20x20_dfm* 19 , \\ # *R_10x30x10x30_dfm* 18 , *R_30x10x30x10_dfm* 17 , *HR_40x40x40x00_dfm* 16 , *VR_40x40x00x40_dfm* 15 , *HR_30x30x40x00_dfm* 14 , \\ # *VR_30x30x00x40_dfm* 13 , *HR_20x20x40x00_dfm* 12 , *VR_20x20x00x40_dfm* 11 , *HR_40x00x20x20_dfm* 10 , *VR_00x40x20x20_dfm* 9 , \\ # *HR_40x00x40x00_dfm* 8 , *VR_00x40x00x40_dfm* 7 , *V*_40x40x40x40_dfm* 6 , *V*_30x30x30x30_dfm* 5 , *V*_25x25x25x25_dfm* 4 , *25x10x30x00_dfm* 3 , \\ # *30x00x25x10_dfm* 2 , *10x50x10x50_dfm* 1} # Run routing routeDesign saveDesign $DBS_DIR / route.enc saveNetlist $OUTPUTS / ${DESIGN} _route.v # Post-route optimization setExtractRCMode - engine postRoute # setOptMode -holdTargetSlack 0.01 # setOptMode -fixHoldAllowSetupTnsDegrade true optDesign - postRoute - hold - setup - expandedViews # optDesign -postRoute -hold -setup -incremental optDesign - postRoute - setup - incremental # optDesign -postRoute -hold -expandedViews saveDesign $DBS_DIR / postRoute.enc saveNetlist $OUTPUTS / ${DESIGN} _postroute.v checkDesign - all - noHtml - outfile $REPORTS / check_design_postroute.rpt ########################################### # 6. signoff ########################################### setExtractRCMode - coupled true - effortLevel high setAnalysisMode - analysisType onChipVariation - cppr both setExtractRCMode - engine postRoute - effortLevel high - coupled true # reportDontUseCells # # Add filler cells # setFillerMode -core \"F_FILL32_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL32_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL16_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL16_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL8_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL8_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL6_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL6_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL5_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL5_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL4_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL4_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL3_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL3_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL2_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL2_140P7T30R} -prefix POSTFILL -fitGap addFiller - cell { F_FILL2_140P7T30R F_FILL3_140P7T30R F_FILL4_140P7T30R F_FILL5_140P7T30R F_FILL6_140P7T30R F_FILL8_140P7T30R F_FILL16_140P7T30R F_FILL32_140P7T30R } - prefix POSTFILL - fitGap # addMetalFill -layer {M1 M2 M3 M4 M5 M6 M7 M8 M9 M10} -timingAware on # sroute -connect {blockPin padPin padRing corePin floatingStripe} # route_fix_signoff_drc ecoRoute - target ecoRoute - fix_drc fixVia - minCut fixVia - short fixVia - minStep extractRC # saveDesign $DBS_DIR/signoff.enc # restoreDesign ../DBS/signoff.enc.dat mydsm # # ########################################### # # # 7. check # # ########################################### ## verify checkPlace - outfile $REPORTS / verify / check_place.rpt checkDesign - all - noHtml - outfile $REPORTS / check_design.rpt verifyConnectivity - type all - report $REPORTS / verify / connectivity.rpt verify_drc - report $REPORTS / verify / drc.rpt verifyGeometry - report $REPORTS / verify / geometry.rpt verifyProcessAntenna - report $REPORTS / verify / antenna.rpt verifyMetalDensity - report $REPORTS / verify / metal_density.rpt verifyACLimit - use_db_freq - report $REPORTS / verify / ac_limit.rpt saveDesign $DBS_DIR / final.enc # restoreDesign ../DBS/final.enc.dat mydsm ## output set dbgLefDefOutVersion 5.8 global dbgLefDefOutVersion saveNetlist ${OUTPUTS} / ${DESIGN} .v saveNetlist ${OUTPUTS} / ${DESIGN} _rmove_pg.v - removePowerGround saveNetlist ${OUTPUTS} / ${DESIGN} _pg.v - includePowerGround defOut - floorplan - netlist - routing ${OUTPUTS} / ${DESIGN} .def streamOut ${OUTPUTS} / ${DESIGN} .gds - mapFile .. / .. / .. / pdk / SCC28NHKCP_TF_V0p2 / innovus / hd / tf_mtt / encStreamout_mtt.map - libName DesignLib - units 2000 - mode ALL ## report report_power - view view_ss - outfile $REPORTS / ${DESIGN} _power_ss.rpt report_power - view view_tt - outfile $REPORTS / ${DESIGN} _power_tt.rpt report_power - view view_ff - outfile $REPORTS / ${DESIGN} _power_ff.rpt report_area timeDesign - prefix signoff - signoff - reportOnly - outDir $REPORTS / timeDesign timeDesign - prefix signoff_hold - signoff - reportOnly - hold - outDir $REPORTS / timeDesign report_timing - late - max_paths 100 - max_slack 0 > $REPORTS / setup_violations.rpt report_timing - early - max_paths 100 - max_slack 0 > $REPORTS / hold_violations.rpt ############################################################### # Author: pxmmmm # Date: 2025-06-04 # Description: MMMC configuration for mydsm # Version: 2.2 ############################################################### # \u8bbe\u7f6e\u57fa\u672c\u76ee\u5f55 set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set PDK_DIR \"$WORKSPACE/pdk\" set ICT_DIR \"$PDK_DIR/TD-LO28-XQ-2090v0/SMIC_CCIQRC_28HKCPlusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_0/ICT\" set QRC_DIR \"$PDK_DIR/TD-LO28-XQ-2090v0/SMIC_CCIQRC_28HKCPlusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_0/rulefiles\" create_rc_corner - name rc_corner_rcmax \\ -T 85 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / RCMAX / qrcTechFile create_rc_corner - name rc_corner_typical \\ -T 25 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / TYPICAL / qrcTechFile create_rc_corner - name rc_corner_rcmin \\ -T - 40 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / RCMIN / qrcTechFile set lib_ss \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm.lib\" set lib_tt \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_tt_v0p9_25c_ecsm.lib\" set lib_ff \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm.lib\" create_library_set - name lib_ss - timing $lib_ss create_library_set - name lib_tt - timing $lib_tt create_library_set - name lib_ff - timing $lib_ff # Create delay corners create_delay_corner - name corner_ss \\ -library_set lib_ss \\ -rc_corner rc_corner_rcmax create_delay_corner - name corner_tt \\ -library_set lib_tt \\ -rc_corner rc_corner_typical create_delay_corner - name corner_ff \\ -library_set lib_ff \\ -rc_corner rc_corner_rcmin # Create constraint mode # set constraint_file \"$WORKSPACE/digtal/back/scripts/constraint.sdc\" set syn_sdc_file \"$WORKSPACE/digtal/syn/outputs/${DESIGN}_syn.sdc\" create_constraint_mode - name constraint_mode \\ -sdc_files $syn_sdc_file # set_timing_derate, useful? set_timing_derate - data - cell_delay - early - delay_corner corner_ss 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_ss 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_ss 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_ss 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_ss 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_ss 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_ss 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_ss 1.03 set_timing_derate - data - cell_delay - early - delay_corner corner_tt 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_tt 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_tt 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_tt 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_tt 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_tt 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_tt 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_tt 1.03 set_timing_derate - data - cell_delay - early - delay_corner corner_ff 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_ff 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_ff 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_ff 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_ff 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_ff 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_ff 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_ff 1.03 # Create analysis views create_analysis_view - name view_ss - constraint_mode constraint_mode - delay_corner corner_ss create_analysis_view - name view_tt - constraint_mode constraint_mode - delay_corner corner_tt create_analysis_view - name view_ff - constraint_mode constraint_mode - delay_corner corner_ff set_analysis_view - setup { view_ss view_tt } - hold { view_ff view_tt } \u6570\u5b57\u6a21\u5757\u5bfc\u5165virtuoso Verilog In stream In \u5bfc\u5165layout \u7136\u540e\u70b9\u51fb More Options \u6ce8\u610f\uff1a \u5bfc\u51fa\u7f51\u8868\u8981\u5bfc\u51fa\u7535\u6e90\u548c\u5730\uff0c\u4f7f\u7528 -includePowerGround , \u8fd9\u6837\u624d\u80fd\u5728\u540e\u7eed\u52a0pad\u7684\u65f6\u5019\u505alvs, \u540c\u65f6\u6570\u5b57\u6a21\u5757\u624d\u80fd\u6253\u4e0a\u7535\u6e90label\u540e\u8fc7lvs\uff0c\u5426\u5219\uff1a \u53c2\u8003 \u00b6 \u4fee\u590dHold Violation\u7684\u65b9\u6cd5_\u4e13\u680f_\u6613\u767e\u7eb3\u6280\u672f\u793e\u533a \u7528\u811a\u672c\u8fdb\u884cInnovus\u8bbe\u8ba1 - \u767d\u53d1\u6234\u82b1\u541b\u83ab\u7b11 - \u535a\u5ba2\u56ed (56 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u96c6\u6210\u7535\u8def\u4e2d\u7684Physical Cells - \u77e5\u4e4e Formality \u00b6 \u8fd9\u6b21\u6ca1\u7528\u4e86\u3002\u3002\u3002 DRC \u00b6 DFM \u548c DRC \u7684\u533a\u522b\u5728\u4e8e\uff0cDRC \u6ee1\u8db3\u4e0d\u4e86\u82af\u7247\u5927\u6982\u7387\u4f1a\u5e9f\u4e86\uff0cDFM \u6ee1\u8db3\u4e0d\u4e86\u9876\u591a\u662f\u826f\u7387\u53d7\u635f\u3002\u6240\u4ee5\u6709\u4e9b\u5173\u4e8eDFM\u7684DRC violation \u53ef\u4ee5\u9009\u62e9waive\u6389 \u5ffd\u7565\u90e8\u5206violation \u00b6 \u6709\u5f88\u591aviolation\u9700\u8981\u5728\u6700\u540e\u624d\u80fd\u89e3\u51b3\uff0c\u524d\u671fcalibre drc \u53ef\u4ee5\u9009\u62e9\u5ffd\u7565\u90e8\u5206calibre \u53c2\u8003 \u00b6 \u82af\u7247\u6f2b\u8c08\u2014\u2014 DFM\u662f\u4e2a\u4ec0\u4e48\u4e1c\u897f - \u77e5\u4e4e LVS \u00b6 \u5bfc\u5165\u4e86\u6570\u5b57\u7684schematic\uff0c\u7136\u540e\u6dfb\u52a0drc rule\u6587\u4ef6\u5c31\u53ef\u4ee5\u76f4\u63a5run\u4e86 \u6ca1\u6709\u6807\u51c6\u5e93\u7684schematic\u65e0\u6cd5\u505aLVS\uff1f \u8c8c\u4f3c\u4e5f\u4e0d\u662f\uff1a \u5982\u679c\u6709\u9519\uff0c\u8fd9\u51e0\u4e2a\u90fd\u53ef\u4ee5\u70b9\u5f00\u6765\u68c0\u67e5\uff1a \u8981\u5584\u7528\u56fe\u89e3 buglist \u00b6 ERC\u62a5\u9519\uff1acheck n/pwell_not_to_power/ground \u6216\u8005 Warining: There is no data for layout net name \u4e0d\u8981\u770b\u5230\u7b11\u8138\u5c31\u4e0d\u7ba1\u4e86\uff0c\u6ce8\u610f\u6709\u65f6\u5019ERC\u53ef\u80fd\u6ca1\u8fc7\uff01 \u4e00\u6587\u641e\u61c2\u7248\u56feERC\u7c7b\u578b - \u85cd\u8272\u5929\u7a7a \u586b\u4e0a\u5bf9\u5e94\u7684\u7535\u6e90\u548c\u5730\uff0c\u5982\u679c\u6709\u6570\u5b57\u5730\u548c\u6a21\u62df\u5730\uff0c\u5c31\u5206\u522b\u586b\u4e0a\u6bd4\u5982\u201cAVDD DVDD\u201d check floating \u8fd9\u79cd\u60c5\u51b5\u662f\u53ef\u4ee5\u7684\uff0c\u6ca1\u95ee\u9898\u53ef\u4ee5waive \u53c2\u8003 \u00b6 virtuoso\u4e2d\u6570\u6a21\u6df7\u5408\u7248\u56fe\u7684lvs\u6559\u7a0b_\u7248\u56felvs\u6559\u7a0b-CSDN\u535a\u5ba2 StartRC \u00b6 \u6ce8\u610f\u6709\u5f88\u591a\u63d0\u53d6spef\u7684\u65b9\u5f0f \u540e\u4effXRC\u3001QRC \u548c StarRC \u7684\u533a\u522b\u4e0e\u8054\u7cfb_pex\u63d0\u53d6\u5de5\u5177qrc-CSDN\u535a\u5ba2 QRC \u53ef\u4ee5\u76f4\u63a5\u5728innovus\u4e0a\u7528, \u4e0d\u8fc7\u8fd9\u6b21\u66f4\u5177\u535a\u5ba2\u505a\u4e00\u76f4\u62a5\u9519\u6ca1\u6709\u89e3\u51b3\ud83d\ude2d starRC\u53ef\u6839\u636e \u6570\u5b57\u96c6\u6210\u7535\u8def\u8bfe\u7a0b\u8bbe\u8ba1 \u63d0\u5230\u7684\u811a\u672c\u505a\uff0c\u4f46\u662f\u8c8c\u4f3c\u4e00\u822cPDK\u90fd\u4f1a\u7ed9\u76f8\u5173\u811a\u672c\u548c\u6587\u6863\uff0c\u770b\u4e86\u4e00\u4e0b\u5f88\u590d\u6742\uff0c\u6ca1\u641e\u660e\u767d\uff0c\u4e0d\u77e5\u9053\u548c\u8bfe\u8bbe\u7684\u65b9\u6cd5\u6709\u4ec0\u4e48\u533a\u522b\u3002 \u8f93\u5165\uff1a .map , .nxtgrd , \u6240\u6709.lef , .def \u8f93\u51fa: .spef/.spf \u811a\u672c\u793a\u4f8b #!/bin/bash cd ../runspace StarXtract -clean ../scripts/starrc_bst_spef.tcl * Library and design BLOCK : mydsm * Extraction EXTRACTION : RC COUPLE_TO_GROUND : YES REDUCTION : YES * Processing STAR_DIRECTORY : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / digtal / starRC / runspace / bst NETS : * * MODE : 200 SKIP_CELLS : * * LEF LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SCC28NHKCP_TF_V0p2 / innovus / hd / tf_mtt / scc28n_1p9m_7ic_1tmc_1mttc_alpa2.lef LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / STDCELL / SCC28NHKCP_HDC30P140_RVT_V0p2 / lef / macro / scc28nhkcp_hdc30p140_rvt.lef LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / STDCELL / SCC28NHKCP_HDC30P140_RVT_V0p2 / lef / macro / scc28nhkcp_hdc30p140_rvt_ant.lef TOP_DEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / digtal / back / outputs / mydsm.def * Netlist SUMMARY_FILE : .. / reports / star_bst.summary NETLIST_FILE : .. / outputs / mydsm_bst.spef NETLIST_FORMAT : SPEF * Extraction TCAD_GRD_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SMIC_CCIStarRC_28HKCplusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_1 / NXTGRD / StarRC_28HKCplus_1P9M_7Ic_1TMc_1MTTc_ALPA2_RCMIN.nxtgrd MAPPING_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SMIC_CCIStarRC_28HKCplusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_1 / CCI_flow_for_CUI / StarRC_28HKCplus_1P9M_7Ic_1TMc_1MTTc_ALPA2_cell.map OPERATING_TEMPERATURE : - 40 [!CAUTION] \u8fd9\u4e2a\u811a\u672c\u672c\u6765\u60f3\u5728 .sh \u91cc\u9762\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf\u7136\u540e\u5728 .tcl \u4e2d\u4f7f\u7528\u7684\uff0c\u4f46\u662f\u62a5\u9519\u4e86\uff0c\u627e\u4e0d\u5230\u6587\u4ef6\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u3002\u7559\u7ed9\u540e\u4eba\u89e3\u51b3\u5427 \u53c2\u8003 \u00b6 \u3010StarRC\u3011StarRC\u62bd\u53d6\u5bc4\u751fRC-CSDN\u535a\u5ba2 PrimeTime \u00b6 \u540e\u4eff \u00b6 \u5982\u679c\u662f\u5355\u7eaf\u7684\u6570\u5b57\u6a21\u5757\u53ef\u4ee5\u5728VCS\u4e0a\u9762\u8dd1 \u5982\u679c\u662f\u6570\u6a21\u6df7\u4eff\u7684\u4e00\u90e8\u5206\uff0c\u611f\u89c9\u5728virtuoso\u4e0a\u8dd1\u6bd4\u8f83\u597d VCS-\u7eaf\u6570\u5b57 \u00b6 \u4f7f\u7528\u548c\u524d\u4eff\u76f8\u540c\u7684testbench\uff0c\u4e3b\u8981\u533a\u522b\u662f\u53cd\u6807\u65f6\u5e8f virtuoso \u00b6 \u53c2\u8003\u6570\u6a21\u6df7\u5408\u6d41\u7a0b\u4e2d\u7684\u540e\u4eff\u65b9\u6cd5 \u6570\u5b57\u82af\u7247\u6d41\u7247\u5de5\u5177\u94fe \u00b6 VCS \u00b6 \u7b80\u4ecb \u00b6 Synopsys \u8981VCS\u4e0eVerdi\u8054\u5408\u4eff\u771f\uff0c\u9700\u8981\u5728testbench\u91cc\u9762\u5fc5\u987b\u52a0\u5165 `ifdef FSDB \u5230 endif \u7684\u4ee3\u7801\uff0c\u8fd9\u6837\u624d\u80fd\u751f\u6210fsdb\u6587\u4ef6\u63d0\u4f9bVerdi\u8bfb\u53d6\uff0c\u4e0d\u7136\u4e0d\u4f1a\u8f93\u51fa\u6ce2\u5f62 \u8fd0\u884c\u811a\u672c\u793a\u4f8b \u00b6 #!/bin/bash # Create simulation directory if it doesn't exist mkdir -p ../rtl/sim # Go to simulation directory cd ../rtl/sim # Compile RTL and testbench vcs -full64 -sverilog -timescale = 1ns/1ps \\ -debug_all -kdb \\ +define+FSDB \\ -R \\ -P $VERDI_HOME /share/PLI/VCS/LINUX64/novas.tab \\ $VERDI_HOME /share/PLI/VCS/LINUX64/pli.a \\ ../../rtl/spi_1kb_reg.v \\ ../../rtl/tb_spi_1kb_reg.v \\ -o sim_spi_1kb_reg # Run simulation ./sim_spi_1kb_reg # ./sim_spi_1kb_reg -gui command \u00b6 AI to generate scripts is all you need \u53c2\u8003 \u00b6 Linux\u4e0bVCS\u4e0eVerdi\u8054\u5408\u4eff\u771f\u7b80\u6613\u6559\u7a0b\u53ca\u4f8b\u5b50\u793a\u8303_vcs\u548cverdi-CSDN\u535a\u5ba2 DC \u00b6 \u7b80\u4ecb \u00b6 \u6d41\u7a0b \u00b6 \u57fa\u672c\u811a\u672c \u00b6 ## \u8bbe\u7f6e\u5de5\u827a\u5e93 if { ! [ info exists syn_dc_path ]} { set syn_dc_path \"/SM05/home/phd2024/phd202411094979/project/testflow/syn_dc\" } set target_library \"$syn_dc_path/../pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/liberty/3.3v/scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db\" set link_library \"* $target_library\" # \u5982\u679c\u4f60\u4f7f\u7528\u811a\u672c\u6a21\u5f0f\u800c\u4e0d\u4f7f\u7528 GUI,\u6b64\u5e93\u53ef\u4e0d\u6307\u5b9a Symbol library set symbol_library \"scc28nhkcp_12t25od33_rvt.sdb\" ## \u68c0\u67e5\u5e93\u662f\u5426\u6b63\u786e\u52a0\u8f7d list_libs ## \u8bbe\u7f6e\u8bbe\u8ba1\u53c2\u6570 set design_name \"gcd\" set rtl_files \"$syn_dc_path/../rtl/gcd.v\" ## analyze\u547d\u4ee4\u7528\u4e8e\u8bfb\u53d6\u5e76\u5206\u6790RTL\u6e90\u4ee3\u7801 # -format verilog \u6307\u5b9a\u8f93\u5165\u6587\u4ef6\u4e3aVerilog\u683c\u5f0f # $rtl_files \u5305\u542b\u4e86\u8981\u5206\u6790\u7684RTL\u6587\u4ef6\u8def\u5f84 analyze - format verilog $rtl_files ## elaborate\u547d\u4ee4\u7528\u4e8e\u6839\u636eanalyze\u547d\u4ee4\u5206\u6790\u7684RTL\u6e90\u4ee3\u7801,\u6784\u5efa\u8bbe\u8ba1\u7684\u5185\u90e8\u6570\u636e\u7ed3\u6784 # \u5b83\u4f1a\u5c55\u5f00\u6240\u6709\u7684\u5c42\u6b21\u7ed3\u6784,\u89e3\u6790\u6240\u6709\u7684\u6a21\u5757\u5b9e\u4f8b,\u5efa\u7acb\u8bbe\u8ba1\u7684\u5b8c\u6574\u7f51\u8868\u6a21\u578b # $design_name\u6307\u5b9a\u8981elaborate\u7684\u9876\u5c42\u6a21\u5757\u540d elaborate $design_name ## \u68c0\u67e5\u8bbe\u8ba1\u662f\u5426\u6b63\u786e\u52a0\u8f7d list_designs ## \u8bbe\u7f6e\u57fa\u672c\u7684\u8bbe\u8ba1\u7ea6\u675f create_clock - period 1 - name clk [ get_ports clk ] set_input_delay - clock clk 0.5 [ all_inputs ] set_output_delay - clock clk 0.5 [ all_outputs ] set_max_area 0 ### \u68c0\u67e5\u65f6\u949f\u7ea6\u675f\u662f\u5426\u6b63\u786e\u8bbe\u7f6e report_clocks ## \u7f16\u8bd1\u8bbe\u8ba1 compile ## \u751f\u6210\u62a5\u544a report_timing > $syn_dc_path / reports / timing.rpt report_area > $syn_dc_path / reports / area.rpt report_power > $syn_dc_path / reports / power.rpt ## \u4fdd\u5b58\u7f51\u8868 write - format verilog - hierarchy - output $syn_dc_path / outputs / ${design_name} _syn.v write_sdc - version 2.0 $syn_dc_path / outputs / ${design_name} _syn.sdc \u65f6\u5e8f\u7ea6\u675f \u00b6 \u65f6\u5e8f\u8def\u5f84\u662f\u4e00\u4e2a\u70b9\u5230\u70b9\u7684\u6570\u636e\u901a\u8def\uff0c \u6570\u636e\u6cbf\u7740\u65f6\u5e8f\u8def\u5f84\u8fdb\u884c\u4f20\u9012\u3002\u6bcf\u6761\u65f6\u5e8f\u8def\u5f84\u6709\u4e00\u4e2a\u8d77\u70b9(Startpoint)\u548c\u4e00\u4e2a\u7ec8\u70b9(Endpoint)\u3002 \u56db\u6761\u8def\u5f84\uff1a \u8be6\u7ec6\u67e5\u770b\u53c2\u8003 \u5b9e\u6218 \u00b6 \u65f6\u949f\u7684\u7ea6\u675f\uff08\u5bc4\u5b58\u5668\u548c\u5bc4\u5b58\u5668\u4e4b\u95f4\u7684\u8def\u5f84\u7ea6\u675f\uff09 \u00b6 create_clock - period my_period_value [ get_ports my_clk ] #\u65f6\u949f\u6e90\u5230\u65f6\u949f\u7aef\u53e3\u7684\uff08\u6700\u5927\uff09\u5ef6\u65f6 set_clock_latency - source - max my_max_latency [ get clocks my_clk ] #\u65f6\u949f\u7aef\u53e3\u5230\u5bc4\u5b58\u5668\u7684\u65f6\u949f\u7aef\u53e3\u5ef6\u65f6 set_clock_latency - max - my_max_latency [ get_clocks clk ] #\u65f6\u949f\u6296\u52a8\u4e0e\u504f\u79fb ## \u9996\u5148\u662f\u65f6\u949f\u504f\u79fb\u4e3a\u00b130ps,\u5219\u6709\u53ef\u80fd\u662f\u524d\u7ea7\u65f6\u949f\u5f80\u540e\u79fb30ps\uff0c\u540c\u65f6\u672c\u7ea7\u65f6\u949f\u5f80\u524d\u79fb30ps\uff0c\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\u504f\u79fb\u7684\u4e0d\u786e\u5b9a\u56e0\u7d20\u4e3a30+30 =60ps\uff1b ## \u7136\u540e\u662f\u65f6\u949f\u6296\u52a8\uff0c\u524d\u7ea7\u7684\u65f6\u949f\u6296\u52a8\u5f71\u54cd\u4e0d\u5230\u672c\u7ea7\uff0c\u56e0\u6b64\u53ea\u9700\u8981\u8003\u8651\u672c\u7ea7\u7684\u65f6\u949f\u6296\u52a8\uff0c\u7531\u4e8e\u662f\u8003\u8651\u5efa\u7acb\u65f6\u95f4\uff0c\u56e0\u6b64\u8003\u8651\u672c\u7ea7\u65f6\u949f\u5f80\u524d\u629640ps\uff0c\u5373\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\u6296\u52a8\u7684\u4e0d\u786e\u5b9a\u56e0\u7d20\u4e3a40ps\uff1b ## \u6700\u540e\u662f\u8981\u755950ps\u7684\u5efa\u7acb\u65f6\u95f4\u4e0d\u786e\u5b9a\u4f59\u91cf\uff1b ## \u56e0\u6b64\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\uff0c\u603b\u7684\u4e0d\u786e\u5b9a\u65f6\u95f4\u4e3a60+40+50=150ps=0.15ns: set_clock_uncertainty - setup 0.15 [ get_clocks clk ] #\u65f6\u949f\u8f6c\u6362\u65f6\u95f4 set_clock_transition 0.12 [ get_clocks clk ] \u8f93\u5165/\u8f93\u51fa\u5ef6\u8fdf\u7ea6\u675f\uff08\u8f93\u5165\u8def\u5f84\u7684\u7ea6\u675f\uff09 \u00b6 \u6ca1\u770b\u61c2\uff0c\u611f\u89c9\u6ca1\u9053\u7406\uff0c\u4ed6\u600e\u4e48\u77e5\u9053 dalay of S \u548c register set up time \"\uff1a Tcl\u4e0eDesign Compiler \uff08\u516d\uff09\u2014\u2014\u57fa\u672c\u7684\u65f6\u5e8f\u8def\u5f84\u7ea6\u675f - IC_learner - \u535a\u5ba2\u56ed set_input_delay set_output_delay \u9762\u79ef\u7ea6\u675f \u00b6 \u5982\u679c\u4e0d\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\uff0cDesign Compiler\u5c06 \u505a\u6700\u5c0f\u9650\u5ea6\u7684\u9762\u79ef\u4f18\u5316 \u8bbe\u7f6e\u4e86\u9762\u79ef\u7684\u7ea6\u675f\u540e\uff0cDC\u5c06\u5728\u8fbe\u5230\u9762\u79ef\u7ea6\u675f\u76ee\u6807\u65f6\u9000\u51fa\u7684\u9762\u79ef\u4f18\u5316\u3002\u5982\u679c\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\u4e3a\u201c0\" , DC\u5c06\u4e3a\u9762\u79ef\u505a\u4f18\u5316\u76f4\u5230\u518d\u7ee7\u7eed\u4f18\u5316\u4e5f\u4e0d\u80fd\u6709\u5927\u7684\u6548\u679c\u3002\u8fd9\u65f6\uff0cDC\u5c06\u4e2d\u6b62\u4f18\u5316\u3002 \u6ce8\u610f\uff0c\u5bf9\u4e8e\u5f88\u5927(\u5982\u767e\u4e07\u95e8\u7535\u8def)\u7684\u8bbe\u8ba1\uff0c\u5982\u5c06\u9762\u79ef\u7684\u7ea6\u675f\u8bbe\u7f6e\u4e3a\u201c0\" , DC\u53ef\u80fd\u8981\u82b1\u5f88\u957f\u7684\u65f6\u95f4\u4e3a\u8bbe\u8ba1\u505a\u9762\u79ef\u4f18\u5316\u3002\u7efc\u5408\u65f6\uff0c\u8fd0\u884c\u7684\u65f6\u95f4\u5f88\u957f \u5728\u8d85\u6df1\u4e9a\u5fae\u7c73(deep sub-micro)\u5de5\u827a\u4e2d\uff0c\u4e00\u822c\u8bf4\u6765\uff0c\u9762\u79ef\u5e76\u4e0d\u662f\u8bbe\u8ba1\u7684\u4e3b\u8981\u76ee\u6807\uff0c\u5bf9\u8bbe\u8ba1\u7684\u6210\u672c\u5f71\u54cd\u4e0d\u5927\u3002\u56e0\u6b64\uff0c\u6211\u4eec\u5728\u521d\u6b21\u4f18\u5316\u65f6\uff0c\u53ef\u4ee5\u4e0d\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\u3002 set_max_area my_area \u9a71\u52a8\u5f3a\u5ea6\u3001\u7535\u5bb9\u8d1f\u8f7d\u7ea6\u675f \u00b6 \u8fd9\u4e9b\u7ea6\u675f\u662f\u8981\u7ecf\u9a8c\u7684\uff0c\u4e00\u65b9\u9762\u662f\u5bf9I/O\u53e3\u8fdb\u884c\u7ea6\u675f\uff0c\u5c5e\u4e8eI/O\u53e3\u7684\u7ea6\u675f\uff0c\u4e3a\u65f6\u5e8f\u7ea6\u675f\u4e0e\u65f6\u5e8f\u5206\u6790\u63d0\u4f9b\u4e86\u8def\u5f84\uff0c\u66f4\u662f\u4e3a\u8f93\u5165/\u8f93\u51fa\u8def\u5f84\u5ef6\u65f6\u7ea6\u675f\u7684\u7cbe\u786e\u6027\u63d0\u4f9b\u4fdd\u8bc1\uff1b\u4e00\u65b9\u9762\u662f\u5bf9I/O\u53e3\u5bf9\u5916\u7684\u73af\u5883\u8fdb\u884c\u7ea6\u675f\uff0c\u53ef\u4ee5\u7b97\u662f \u5c5e\u4e8e\u73af\u5883\u7ea6\u675f \u8bbe\u7f6e\u8bbe\u8ba1\u89c4\u5219\u7ea6\u675f \u00b6 set_max_transition set_max_fanout set_max_capacitance \u53c2\u8003 \u00b6 Tcl\u4e0eDesign Compiler \uff08\u516d\uff09\u2014\u2014\u57fa\u672c\u7684\u65f6\u5e8f\u8def\u5f84\u7ea6\u675f - IC_learner - \u535a\u5ba2\u56ed \u7efc\u5408\u7f16\u8bd1 \u00b6 \u7535\u8def\u7efc\u5408\u4f18\u5316\u5305\u62ec\u4e09\u4e2a\u9636\u6bb5 \u8be6\u7ec6\u53ef\u770b\uff1a Tcl\u4e0eDesign Compiler \uff08\u516b\uff09\u2014\u2014DC\u7684\u903b\u8f91\u7efc\u5408\u4e0e\u4f18\u5316 - IC_learner - \u535a\u5ba2\u56ed comand: compile \u5f53\u8fdd\u89c4\u5f97\u6bd4\u8f83\u4e25\u91cd\u65f6 \uff0c\u4e5f\u5c31\u662f \u65f6\u5e8f\u7684\u8fdd\u89c4\uff08timing violation\uff09\u5728\u65f6\u949f\u5468\u671f\u768425%\u4ee5\u4e0a \u65f6\uff0c\u5c31\u9700\u8981\u91cd\u65b0\u4fee\u6539RTL\u4ee3\u7801\u4e86\u3002 \u65f6\u5e8f\u8fdd\u89c4\u572825%\u4ee5\u4e0b \uff0c\u6709\u4e0b\u9762\u7684\u65f6\u5e8f\u4f18\u5316\u65b9\u6cd5\uff1a \u4f7f\u7528 compile_ultra \u547d\u4ee4\uff08\u5728\u62d3\u6251\u6a21\u5f0f\u4e0b\u8fd0\u884c\uff09 compile_ultra \u8ddf compile \u4e00\u6837\uff0c\u662f\u8fdb\u884c\u7f16\u8bd1\u7684\u547d\u4ee4\u3002compile_ultra\u547d\u4ee4\u9002\u7528\u4e8e\u65f6\u5e8f\u8981\u6c42\u6bd4\u8f83\u4e25\u683c\uff0c\u9ad8\u6027\u80fd\u7684\u8bbe\u8ba1\u3002\u4f7f\u7528\u8be5\u547d\u4ee4\u53ef\u4ee5\u5f97\u5230\u66f4\u597d\u7684 \u5ef6\u8fdf\u8d28\u91cf( delay QoR ) \uff0c\u7279\u522b\u9002\u7528\u4e8e\u9ad8\u6027\u80fd\u7684 \u7b97\u672f\u7535\u8def \u4f18\u5316\u3002\u8be5\u547d\u4ee4\u975e\u5e38\u5bb9\u6613\u4f7f\u7528\uff0c\u5b83\u81ea\u52a8\u8bbe\u7f6e\u6240\u6709\u6240\u9700\u7684\u9009\u9879\u548c\u53d8\u91cf\u3002 compile_ultra \u547d\u4ee4\u5305\u542b\u4e86 \u4ee5\u65f6\u95f4\u4e3a\u4e2d\u5fc3 \u7684\u4f18\u5316\u7b97\u6cd5\uff0c\u5728\u7f16\u8f91\u8fc7\u7a0b\u4e2d\u4f7f\u7528\u7684\u7b97\u6cd5\u6709: A \u4ee5 \u65f6\u95f4\u4e3a\u9a71\u52a8 \u7684\u9ad8\u7ea7\u4f18\u5316(Timing driven high-level optimization); B \u4e3a \u7b97\u672f\u8fd0\u7b97 \u9009\u62e9\u9002\u5f53\u7684\u5b8f\u5355\u5143\u7ed3\u6784; C \u4eceDesignWare\u5e93\u4e2d \u9009\u62e9\u6700\u597d\u7684\u6570\u636e\u901a\u8def \u5b9e\u73b0\u7535\u8def; D \u6620\u5c04 \u5bbd\u6247\u5165(Wide-fanin)\u95e8 \u4ee5\u51cf\u5c11\u903b\u8f91\u7ea7\u6570; E \u79ef\u6781\u8fdb\u53d6\u5730\u4f7f\u7528 \u903b\u8f91\u590d\u5236 \u8fdb\u884c\u8d1f\u8f7d\u9694\u79bb; F \u5728 \u5173\u952e\u8def\u5f84 \u81ea\u52a8 \u53d6\u6d88\u5c42\u6b21\u5212\u5206 (Auto-ungrouping of hierarchies)\u3002 \u81ea\u9876\u5411\u4e0b\uff08Top-Down\uff09\uff1a \u6574\u4f53\u4f18\u5316\uff0c\u9002\u7528\u4e8e\u4e2d\u5c0f\u578b\u8bbe\u8ba1 \u81ea\u5e95\u5411\u4e0a\uff08Bottom-Up\uff09\uff1a \u5206\u5c42\u7f16\u8bd1\uff0c\u9002\u5408\u5927\u578b\u8bbe\u8ba1==\uff08\u9700\u8bbe\u7f6e dont_touch \u4fdd\u62a4\u5b50\u6a21\u5757\uff09== notes \u00b6 target_library \u548c link_library \u7684\u533a\u522b \u00b6 target_library: \u8fd9\u662f\u7efc\u5408\u5de5\u5177\u6700\u7ec8\u6620\u5c04\u5230\u7684\u76ee\u6807\u5de5\u827a\u5e93, \u5728\u95e8\u7ea7\u4f18\u5316\u53ca\u6620\u5c04\u7684\u65f6\u5019\u63d0\u4f9b\u751f\u6210\u7f51\u8868\u7684 cell,\u5373DC \u7528\u4e8e\u521b\u5efa\u5b9e\u9645\u7535\u8def\u7684\u5e93\u3002 \u5305\u542b\u5b9e\u9645\u8981\u4f7f\u7528\u7684\u6807\u51c6\u5355\u5143\uff08\u5982 SMIC28 \u7684\u5355\u5143\uff09 \u7efc\u5408\u5de5\u5177\u4f1a\u4f18\u5148\u4f7f\u7528\u8fd9\u4e2a\u5e93\u4e2d\u7684\u5355\u5143 \u901a\u5e38\u53ea\u8bbe\u7f6e\u4e00\u4e2a\u76ee\u6807\u5e93 link_library: \u8fd9\u662f\u94fe\u63a5\u5e93\uff0c\u7528\u4e8e\u89e3\u6790\u8bbe\u8ba1\u4e2d\u5f15\u7528\u7684\u6240\u6709\u5355\u5143. \u63d0\u4f9b\u8bbe\u8ba1\u7f51\u8868\u4e2d\u7684 cell\uff0c\u53ef\u4ee5\u8ddftarget_library\u4f7f\u7528\u540c\u4e00\u4e2a\u5e93\uff0c\u4f46\u662f DC \u4e0d\u7528 link library\u4e2d\u7684 cell \u6765\u7efc\u5408\u8bbe\u8ba1 \u53ef\u4ee5\u5305\u542b\u591a\u4e2a\u5e93\u6587\u4ef6 \u5fc5\u987b\u5305\u542b target_library \u4e2d\u6307\u5b9a\u7684\u5e93 \u6b64\u5f53\u8bfb\u5165\u7684\u6587\u4ef6\u662f\u95e8\u7ea7\u7f51\u8868\uff08\u6bd4\u5982\u7528\u5230\u4e86IP\u6838\u7684\u7f51\u8868\uff09\u65f6\uff0c\u9700\u8981\u628a link library \u8bbe\u6210\u6307\u5411\u751f\u6210\u8be5\u95e8\u7ea7\u7f51\u8868\u7684\u76ee\u6807\u5e93\uff0c\u5426\u5219 DC \u56e0\u4e0d\u77e5\u9053\u7f51\u8868\u4e2d\u95e8\u5355\u5143\u7535\u8def\u7684\u529f\u80fd\u800c\u62a5\u9519\u3002 \u5982\u679c\u9700\u8981\u5c06\u5df2\u6709\u7684\u8bbe\u8ba1\u4ece\u5de5\u827aA\u8f6c\u5230\u5de5\u827aB\u65f6\uff0c\u53ef\u4ee5\u5c06\u5f53\u524d\u7684\u5355\u5143\u7efc\u5408\u5e93A\u8bbe\u4e3alink_library\uff0c\u800c\u5c06\u5355\u5143\u7efc\u5408\u5e93B\u8bbe\u4e3atarget_library\uff0c\u91cd\u65b0\u6620\u5c04\u4e00\u4e0b\u5c31\u53ef\u4ee5\u4e86\u3002 \u901a\u5e38\u5305\u542b\uff1a \u76ee\u6807\u5de5\u827a\u5e93 \u5185\u5b58\u7f16\u8bd1\u5668\u751f\u6210\u7684\u5e93 IP \u6838\u7684\u5e93 \u5176\u4ed6\u7279\u6b8a\u5355\u5143\u7684\u5e93 link_library\u4e2d\u7684\u201c*\u201d \u00b6 * \u7684\u5177\u4f53\u542b\u4e49\uff1a \u4ee3\u8868\u5f53\u524d\u5728 Design Compiler \u5185\u5b58\u4e2d\u5df2\u7ecf\u52a0\u8f7d\u7684\u8bbe\u8ba1 \u5305\u62ec\u4f60\u901a\u8fc7 analyze \u548c elaborate \u547d\u4ee4\u8bfb\u5165\u7684 RTL \u8bbe\u8ba1 \u4e5f\u5305\u62ec\u7efc\u5408\u8fc7\u7a0b\u4e2d\u751f\u6210\u7684\u4e2d\u95f4\u8bbe\u8ba1 \u4e3a\u4ec0\u4e48\u9700\u8981 *\uff1a\u5f53 Design Compiler \u8fdb\u884c\u94fe\u63a5\uff08linking\uff09\u65f6\uff0c\u5b83\u9700\u8981\u80fd\u591f\u627e\u5230\u6240\u6709\u88ab\u5f15\u7528\u7684\u5355\u5143\uff0c\u8fd9\u4e9b\u5355\u5143\u53ef\u80fd\u6765\u81ea\uff1a \u5de5\u827a\u5e93\uff08\u5982 scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db\uff09 \u5185\u5b58\u4e2d\u7684\u8bbe\u8ba1\uff08 \uff09 \u5176\u4ed6\u5e93\uff08\u5982 memory_compiler.db, ip_core.db\uff09 \u4e24\u79cd\u7f16\u8bd1\u7b56\u7565 \u00b6 top down & bottom up command\u8865\u5145\u89e3\u91ca \u00b6 list_libs \u00b6 Logical Libraries: ------------------------------------------------------------------------- Library File Path ------- ---- ---- scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db / SM05 / home / phd2024 / phd202411094979 / project / testflow / pdk / STDCELL / SCC28NHKCP_12T25OD33_RVT_V0p2 / liberty / 3.3 v gtech gtech.db / SM01 / eda / synopsys / syn / R-2020.09-SP4 / libraries / syn standard.sldb standard.sldb / SM01 / eda / synopsys / syn / R-2020.09-SP4 / libraries / syn gtech.db (Generic Technology Library): \u8fd9\u662f Synopsys \u63d0\u4f9b\u7684\u4e00\u4e2a\u901a\u7528\u6280\u672f\u5e93 \u5305\u542b\u57fa\u672c\u7684\u903b\u8f91\u95e8\u5355\u5143\uff08\u5982 AND, OR, NOT, NAND, NOR \u7b49\uff09 \u7528\u4e8e\u5728\u7efc\u5408\u7684\u65e9\u671f\u9636\u6bb5\uff0c\u5f53\u8bbe\u8ba1\u8fd8\u6ca1\u6709\u6620\u5c04\u5230\u5177\u4f53\u5de5\u827a\u5e93\u65f6\u4f7f\u7528 \u63d0\u4f9b\u57fa\u672c\u7684\u65f6\u5e8f\u548c\u9762\u79ef\u4fe1\u606f \u8def\u5f84\uff1a/SM01/eda/synopsys/syn/R-2020.09-SP4/libraries/syn standard.sldb (Standard Symbol Library): \u8fd9\u662f\u7b26\u53f7\u5e93\u6587\u4ef6 \u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u56fe\u5f62\u7b26\u53f7\u5b9a\u4e49 \u7528\u4e8e Design Compiler \u7684\u56fe\u5f62\u754c\u9762\u663e\u793a \u63d0\u4f9b\u5355\u5143\u7684\u53ef\u89c6\u5316\u8868\u793a \u8def\u5f84\uff1a/SM01/eda/synopsys/syn/R-2020.09-SP4/libraries/syn search path \u00b6 \u53ef\u4ee5\u901a\u8fc7 search_path \u51cf\u5c11\u6587\u4ef6\u8def\u5f84\u524d\u7f00 # 1. \u9996\u5148\u8bbe\u7f6e\u57fa\u672c\u8def\u5f84 set search_path [ list \".\" ] # 2. \u6dfb\u52a0\u5de5\u827a\u5e93\u8def\u5f84 lappend search_path \"pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/liberty/3.3v\" lappend search_path \"pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/verilog\" # 3. \u6dfb\u52a0\u8bbe\u8ba1\u6587\u4ef6\u8def\u5f84 lappend search_path \"rtl\" # 4. \u6dfb\u52a0\u5176\u4ed6\u5fc5\u8981\u8def\u5f84 lappend search_path \"ip\" lappend search_path \"memory\" set_addribute \u00b6 \u8bb8\u591a\u8bbe\u8ba1\u8005\u90fd\u4f1a\u62b1\u6028\u5de5\u827a\u5e93\u4e2d\u5bf9\u5355\u5143\u7684DRC\u5c5e\u6027\u8bbe\u7f6e\u4e0d\u5f53\uff0c\u8fd9\u662f\u7531\u4e8e\u5e93\u7684\u80fd\u529b\u662f\u6709\u9650\u7684\u6240\u81f4\u3002\u5bf9\u4e8e\u4e00\u4e2a\u8bbe\u8ba1\uff0c\u7efc\u5408\u5e93\u7684DRC\u8bbe\u7f6e\u53ef\u80fd\u5f88\u5408\u9002\uff0c\u800c\u5bf9\u4e8e\u53e6\u4e00\u4e2a\u8bbe\u8ba1\u5c31\u53ef\u80fd\u4e0d\u592a\u5408\u9002\u3002\u8fd9\u65f6\u5019\uff0c\u9700\u8981\u8bbe \u8ba1\u8005\u5bf9\u7efc\u5408\u5e93\u8fdb\u884c\u201c\u526a\u88c1\u201d \u3002\u5f53\u7136\uff0c\u8fd9\u79cd \u201c\u526a\u88c1\u201d\u5fc5\u987b\u6bd4\u5e93\u4e2d\u7684\u5b9a\u4e49\u66f4\u4e3a\u4e25\u683c \u3002\u5982\u5c06\u4e00\u4e2a\u5e93\u4e2dbuffd0\u7684Z\u7aef\u7684max_fanout\u75314.0\u6539\u4e3a2.0\u7684\u547d\u4ee4\uff1a set_addribute find(pin, ex25/BUFFDO/Z) max_fanout 2.0 change_names \u00b6 change_names \u547d\u4ee4\u662f Design Compiler \u4e2d\u7684\u4e00\u4e2a\u91cd\u8981\u529f\u80fd\uff0c\u4e3b\u8981\u7528\u4e8e\u4fee\u6539\u8bbe\u8ba1\u4e2d\u7684\u540d\u79f0\u4ee5\u7b26\u5408\u7279\u5b9a\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u6216\u5de5\u5177\u7684\u547d\u540d\u89c4\u5219\u3002\u5177\u4f53\u4f5c\u7528\u5982\u4e0b\uff1a \u5728\u811a\u672c\u4e2d\u7684 change_names -rules verilog -hierarchy \u547d\u4ee4\uff1a \u540d\u79f0\u6807\u51c6\u5316\uff1a -rules verilog \u53c2\u6570\u6307\u5b9a\u4f7f\u7528 Verilog HDL \u7684\u547d\u540d\u89c4\u5219 \u786e\u4fdd\u6240\u6709\u7684\u4fe1\u53f7\u3001\u6a21\u5757\u548c\u5355\u5143\u540d\u79f0\u7b26\u5408 Verilog \u8bed\u6cd5\u89c4\u8303 \u89e3\u51b3\u547d\u540d\u51b2\u7a81\uff1a \u5728\u7efc\u5408\u8fc7\u7a0b\u4e2d\uff0c\u7f16\u8bd1\u5668\u53ef\u80fd\u751f\u6210\u4e0d\u7b26\u5408\u76ee\u6807\u8bed\u8a00\u89c4\u8303\u7684\u540d\u79f0 \u53ef\u80fd\u5b58\u5728\u4fdd\u7559\u5b57\u51b2\u7a81\u3001\u975e\u6cd5\u5b57\u7b26\u6216\u5176\u4ed6\u547d\u540d\u95ee\u9898 \u5c42\u6b21\u7ed3\u6784\u5904\u7406\uff1a -hierarchy \u53c2\u6570\u8868\u793a\u5e94\u7528\u4e8e\u6574\u4e2a\u8bbe\u8ba1\u5c42\u6b21\u7ed3\u6784 \u4e0d\u4ec5\u4fee\u6539\u9876\u5c42\u6a21\u5757\u540d\u79f0\uff0c\u8fd8\u9012\u5f52\u5730\u5904\u7406\u6240\u6709\u5b50\u6a21\u5757\u548c\u4fe1\u53f7\u540d\u79f0 \u5199\u51fa\u7f51\u8868\u524d\u7684\u51c6\u5907\uff1a \u8fd9\u4e2a\u547d\u4ee4\u901a\u5e38\u5728\u4f7f\u7528 write -format verilog \u547d\u4ee4\u8f93\u51fa\u7f51\u8868\u4e4b\u524d\u6267\u884c \u786e\u4fdd\u751f\u6210\u7684\u7f51\u8868\u53ef\u4ee5\u88ab\u4e0b\u6e38\u5de5\u5177\uff08\u5982\u5e03\u5c40\u5e03\u7ebf\u5de5\u5177\uff09\u6b63\u786e\u89e3\u6790 \u5b9e\u9645\u8f6c\u6362\u5305\u62ec\uff1a \u66ff\u6362\u975e\u6cd5\u5b57\u7b26\uff08\u5982 $, ., [, ] \u7b49\uff09 \u5904\u7406\u4ee5\u6570\u5b57\u5f00\u5934\u7684\u540d\u79f0\uff08Verilog \u8981\u6c42\u6807\u8bc6\u7b26\u4ee5\u5b57\u6bcd\u6216\u4e0b\u5212\u7ebf\u5f00\u5934\uff09 \u4fee\u6539\u4e0e Verilog \u5173\u952e\u5b57\u51b2\u7a81\u7684\u540d\u79f0 \u5982\u679c\u4e0d\u6267\u884c\u8fd9\u4e2a\u547d\u4ee4\uff0c\u751f\u6210\u7684\u7f51\u8868\u53ef\u80fd\u5305\u542b\u4e0d\u7b26\u5408 Verilog \u8bed\u6cd5\u7684\u540d\u79f0\uff0c\u5bfc\u81f4\u4e0b\u6e38\u5de5\u5177\u65e0\u6cd5\u6b63\u786e\u8bfb\u53d6\uff0c\u6216\u8005\u5728\u4eff\u771f\u548c\u9a8c\u8bc1\u9636\u6bb5\u51fa\u73b0\u95ee\u9898\u3002 redirect \u00b6 \u91cd\u5b9a\u5411 redirect -file file.rpt {command} \u53c2\u8003 \u00b6 Design Compiler (DC) \u5de5\u5177\u57fa\u672c\u7efc\u5408\u6d41\u7a0b_design compiler\u6559\u7a0b-CSDN\u535a\u5ba2 Design Compiler - \u6807\u7b7e - IC_learner - \u535a\u5ba2\u56ed Innovus_ \u00b6 \u8be6\u7ec6\u5185\u5bb9 Cerebrus \u00b6 PR tool Cadence AI-based StarRC \u00b6 Synopsys Sign-off\u7ea7\u522bRC\u53c2\u6570\u63d0\u53d6 \u4e0ePrimeTime STA\u6df1\u5ea6\u96c6\u6210 Formality \u00b6 Synopsys \u7f51\u8868\u903b\u8f91\u7b49\u4ef7\u6027\u9a8c\u8bc1\uff0c\u4e00\u822c\u4f1a\u5728\u7efc\u5408\u4ee5\u540e\u548c\u7efc\u5408\u524d\u7684\u7f51\u8868\u505a\u4e00\u6b21\u9a8c\u8bc1\uff0c \u505a\u5b8c\u540e\u7aef\u7269\u7406\u8bbe\u8ba1\u4ee5\u540e\u518d\u8fdb\u884c\u4e00\u6b21\u9a8c\u8bc1 \u5b9e\u4f8b\u811a\u672c #dc_setup.tcl set DESIGN_NAME \"function_gen\" set REPORTS_DIR \"reports\" file mkdir ${REPORTS_DIR} set DC_DIR \"../1_dc/output\" set DCRM_SVF_OUTPUT_FILE \"function_gen.svf\" set INNOVUS_DIR \"../4_innovus/postlayout\" set DCRM_FINAL_VERILOG_OUTPUT_FILE \"function_gen.v\" set FMRM_UNMATCHED_POINTS_REPORT \"unmatched_points\" set FMRM_FAILING_SESSION_NAME \"failing_session\" set FMRM_FAILING_POINTS_REPORT \"failing_points\" set FMRM_ABORTED_POINTS_REPORT \"aborted_points\" set FMRM_ANALYZE_POINTS_REPORT \"analyze_points\" # specify library set library_dir \"/SM01/teaching/bs/digitalic/gb18_dc_lib\" # specify timing library set ADDITIONAL_LINK_LIB_FILES \" \\ ${library_dir}/scx_csm_18ic_tt_1p8v_25c.db \\ \" # specify RTL directory set rtl_dir \"../1_dc/output\" # specify RTL set RTL_SOURCE_FILES \" \\ ${rtl_dir}/function_gen.v \\ \" #fm.tcl source - echo - verbose . / tcl / dc_setup.tcl # setup for handing undriven signals in the design set verification_set_undriven_signals x # to treat simulation and synthesis mismatch messages as warning set_app_var hdlin_error_on_mismatch_message false #read in the SVF file set_svf ${DC_DIR} / ${DCRM_SVF_OUTPUT_FILE} # read in the SVF file read_db - technology_library ${ADDITIONAL_LINK_LIB_FILES} # read in the Ref design read_verilog - r ${RTL_SOURCE_FILES} - work_library WORK set_top r: / WORK / ${DESIGN_NAME} # read in the Impl design read_verilog - i ${INNOVUS_DIR} / ${DCRM_FINAL_VERILOG_OUTPUT_FILE} set_top i: / WORK / ${DESIGN_NAME} # match compare points and report unmatched points match report_unmatched_points > . / reports / unmatch_points.rpt report_matched_points > fm_match.rpt # Verify and report if { ! [ verify ] } { save_session - replace ${REPORTS_DIR} / ${FMRM_FAILING_SESSION_NAME} report_failing_points > ${REPORTS_DIR} / ${FMRM_FAILING_POINTS_REPORT} report_aborted > ${REPORTS_DIR} / ${FMRM_ABORTED_POINTS_REPORT} analyze_points - all > ${REPORTS_DIR} / ${FMRM_ANALYZE_POINTS_REPORT} } \u53c2\u8003 \u00b6 Formality \u5feb\u901f\u4e0a\u624b\u6307\u5357 | EasyFormal Calibre \u00b6 Synopsys DRC/LVS/ERC\u9a8c\u8bc1\u4e8b\u5b9e\u6807\u51c6\uff0c\u652f\u6301\u5148\u8fdb\u5c01\u88c5\uff083DIC\uff09 Prime Time \u00b6 \u6a21\u62df\u82af\u7247\u6d41\u7247\u5de5\u5177\u94fe \u00b6 Virtuoso \u00b6 schematic \u00b6 simulation ADE \u00b6 \u7b80\u4ecb \u00b6 \u65e9\u671f\u7684\u4eff\u771f\u73af\u5883\u4e3b\u8981\u5305\u542b ADE L \u548c ADE XL \uff0c\u4f46\u662f\u5728 Virtuoso IC617 \u7248\u672c \u540e\uff0cCadence \u516c\u53f8\u65b0\u63a8\u51fa\u4e86\u4e24\u6b3e\u4eff\u771f\u5de5\u5177 ADE Explorer \u548c ADE Assembler \uff0c\u7528\u4e8e\u66ff\u4ee3\u539f\u672c\u7684 ADE L\u3001ADE XL \u4ee5\u53ca ADE GXL \u73af\u5883\u3002\u76f8\u6bd4\u4e8e\u539f\u672c\u7684 ADE L \u4eff\u771f\u73af\u5883\uff0cADE Explorer \u5c06\u5355\u6b21\u4eff\u771f\u3001corners\u3001sweeps\u3001\u8499\u7279\u5361\u7f57\u4ee5\u53ca\u53c2\u6570\u5bf9\u6bd4\u7b49\u529f\u80fd\u90fd\u6574\u5408\u5728\u4e86 ADE Explorer \u4e2d\uff0c\u800c ADE Assembler \u5219\u4e3b\u8981\u53d6\u4ee3\u4e86\u4e4b\u524d\u7684 ADE XL \u4ee5\u53ca ADE GXL \u529f\u80fd\u3002 ADE Explorer \u00b6 \u662f ADE Assembler \u7684\u5b50\u96c6\uff0c\u76f4\u63a5\u7528 ADE Assembler \u5427 ADE Assembler \u7684\u64cd\u4f5c\u903b\u8f91\u548c ADE Explorer \u7c7b\u4f3c\uff0c\u53ef\u4ee5\u8ba4\u4e3a\u662f\u5168\u5c40\u8bbe\u7f6e\u548c\u5c40\u90e8\u8bbe\u7f6e\u7684\u533a\u522b ADE Assembler \u00b6 Assembler \u5177\u6709\u6781\u9ad8\u7684\u81ea\u7531\u5ea6\uff0c\u53ef\u4ee5\u5728\u53f3\u4fa7\u540c\u65f6\u6dfb\u52a0\u591a\u4e2a ADE Explorer\uff0c\u800c\u6bcf\u4e2a ADE Explorer \u5c31\u5bf9\u5e94\u7740\u4e00\u4e2a Test\u3002 \u6dfb\u52a0\u4fe1\u53f7 \u76f4\u63a5\u53f3\u952e\u4e5f\u53ef\u4ee5\u6dfb\u52a0 signal \u70b9\u8fd9\u4e09\u4e2a\u70b9\u53ef\u4ee5\u4ece\u539f\u7406\u56fe\u9009\u53d6 \u6279\u91cf\u6dfb\u52a0\uff1a\u53f3\u952e\u7a7a\u767d\u5904--> To be plotted --> \u5728\u539f\u7406\u56fe\u70b9\u51fb \u6bcf\u6b21\u8dd1\u5b8c\u7684\u7ed3\u679c\u90fd\u4f1a\u8bb0\u5f55\uff1a \u4e00\u822c\u8dd1\u5b8c\u540e\uff0c\u53f3\u952e plot all \u5c31\u884c \u6216\u8005\u9009\u62e9 Direct Plot \uff0c \u53ef\u4ee5\u5728 schematic \u70b9\u90a3\u4e2a\u4fe1\u53f7\u5c31\u753b\u90a3\u4e2a \u53c2\u8003 \u00b6 Cadence maestro \u5feb\u901f\u4eff\u771f\u5b9e\u7528\u6559\u7a0b\uff08ADE Explorer \u4e0e ADE Assembler\uff09 \u2013 Analog-Life Layout \u00b6 \u76f8\u5173\u8bbe\u7f6e \u00b6 \u6ce8\u610f\u4e00\u5b9a\u8981\u65b0\u5efa\u539f\u7406\u56fe\u9700\u8981attach\u5bf9\u5e94\u7684PDK\u624d\u884c \u9700\u8981\u4e00\u4e2a .cdsinit \u6587\u4ef6\u624d\u80fd\u5728Virtuosovi'jx\u7528 Calibre \u505aDRC\u548cLVS \u9700\u8981\u4e00\u4e2a runset \u6587\u4ef6 \u9ad8\u4eae/\u8bbe\u7f6e\u7f51\u683c\uff08\u4e00\u822c\u90fd\u4f1a\u8bbe\u7f6e\u62100.005)\uff1a \u6709\u65f6\u5019\u6eda\u8f6e\u7f29\u653e\u5230\u5f88\u5927\u624d\u4f1a\u663e\u793a\uff0c\u53ef\u4ee5\u9002\u5f53\u63d0\u9ad8 Resolution \u7cbe\u5ea6 \u200b \u81ea\u52a8\u5e03\u7ebf \u00b6 \u6ce8\u610f\u8981\u6253\u4e0apin \u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf\u4f7f\u7528\u8bf4\u660e - \u5c0f\u5c0f\u6842\u82b1\u7cd5 - \u535a\u5ba2\u56ed tips \u00b6 \u6ca1\u6709\u8fde\u63a5\u7684\uff0c\u9ed8\u8ba4\u4f1a\u8b66\u544a\uff0c\u53ef\u4ee5\u7528 basic--> noCon \u66ff\u4ee3 \u6d4b\u8bd5\u7684\u65f6\u5019\uff0c\u8d1f\u8f7d\u53ef\u4ee5\u63a5\u5230NMOS\u6805\u6781\uff0c\u4e0d\u7528\u7535\u963b ADE A \u5e76\u884c\u52a0\u901f Outputs Setup\u6709\u53d8\u91cf\u66f4\u65b0\u4e86\u6216\u8005\u6709\u65b0\u7684\u8868\u8fbe\u5f0f\uff0c\u53ef\u662f\u70b9\u51fb\u8fd9\u4e2a\u9ec4\u8272\u6309\u94ae\uff0c\u4e0d\u9700\u8981\u91cd\u65b0\u8dd1\uff0c\u5c31\u53ef\u4ee5plot \u8bbe\u7f6e\u53d8\u91cf\uff1a\u6839\u636e\u8f93\u5165\u9891\u7387\u53d8\u91cf\u786e\u5b9a\u77ac\u6001\u4eff\u771f\u7684\u65f6\u95f4 \u53ef\u4ee5\u901a\u8fc7corner\u8bbe\u7f6e\uff0c\u628a\u9009\u62e9\u591a\u4e2a\u8f93\u5165\u9891\u7387\u540c\u65f6\u4eff\u771f \u53ef\u4ee5\u5bfc\u51fa\u6570\u5b57\u6807\u51c6\u5355\u5143\u7684layout\u67e5\u770b \u76f8\u5173\u5feb\u6377\u952e \u00b6 \u5bf9\u4e00\u4e2asymbol\u6309\u7a7a\u683c\u53ef\u4ee5\u5feb\u901f\u5f15\u51falabel \u539f\u7406\u56fe\u7f16\u8f91\u5668 (Schematic Editor) \u00b6 i: \u653e\u7f6e\u5b9e\u4f8b/\u7ec4\u4ef6 w: \u7ed8\u5236\u5bfc\u7ebf l: \u521b\u5efa\u6807\u7b7e p: \u521b\u5efa\u5f15\u811a r: \u65cb\u8f6c\u6240\u9009\u5bf9\u8c61 m: \u955c\u50cf\u6240\u9009\u5bf9\u8c61 c: \u590d\u5236\u6240\u9009\u5bf9\u8c61 q: \u67e5\u770b\u5c5e\u6027 Shift+f: \u9002\u5e94\u7a97\u53e3\u5927\u5c0f f: \u653e\u5927\u9009\u4e2d\u533a\u57df Ctrl+f: \u7f29\u5c0f\u89c6\u56fe Ctrl+z: \u64a4\u9500 Ctrl+y: \u91cd\u505a Delete: \u5220\u9664\u6240\u9009\u5bf9\u8c61 Esc: \u53d6\u6d88\u5f53\u524d\u64cd\u4f5c e: \u7f16\u8f91\u5c5e\u6027 Tab: \u5728\u5bf9\u8c61\u4e4b\u95f4\u5faa\u73af\u9009\u62e9 \u7248\u56fe\u7f16\u8f91\u5668 (Layout Editor) \u00b6 Ctrl+a: \u521b\u5efa\u65b0\u56fe\u5c42 p: \u521b\u5efa\u8def\u5f84 r: \u521b\u5efa\u77e9\u5f62 c: \u590d\u5236\u5bf9\u8c61 m: \u79fb\u52a8\u5bf9\u8c61 s: \u62c9\u4f38\u5bf9\u8c61 Shift+f: \u9002\u5e94\u7a97\u53e3\u5927\u5c0f f: \u653e\u5927\u9009\u4e2d\u533a\u57df k: \u6d4b\u91cf\u8ddd\u79bb Ctrl+d: DRC\u68c0\u67e5 Ctrl+e: \u63d0\u53d6\u5668(Extractor) Ctrl+l: LVS\u68c0\u67e5 \u5168\u5c40\u5feb\u6377\u952e \u00b6 Ctrl+s: \u4fdd\u5b58 o: \u6253\u5f00\u5bf9\u8c61 h: \u5e2e\u52a9 x: \u526a\u5207 v: \u7c98\u8d34 ADE (\u6a21\u62df\u8bbe\u8ba1\u73af\u5883) \u00b6 Alt+s: \u4eff\u771f Alt+p: \u7ed8\u5236\u6ce2\u5f62 Alt+a: \u6dfb\u52a0\u65b0\u5206\u6790 Alt+v: \u8bbe\u7f6e\u53d8\u91cf \u6df7\u5408\u4eff\u771f\u6d41\u7a0b \u00b6 \u524d\u4eff \u00b6 \u524d\u63d0\uff1a\u6a21\u62df\u6a21\u5757\u548c\u6570\u5b57\u6a21\u5757(\u7efc\u5408\u524d)\u5206\u522b\u642d\u597d \u65b0\u5efaverilog veiw, \u5e76\u751f\u6210symbol \u65b0\u5efaconfig \u9009\u62e9\u5916\u90e8\u7684HDL\u4ee3\u7801\uff0c\u4e5f\u5c31\u662f\u6e90\u7801 \u753b\u597dtestbench\u539f\u7406\u56fe \u65b0\u5efa maestro \uff0c\u9009\u62e9 AMS \u4eff\u771f\u5668 \u200b \u8fd9\u91cc\u4e3b\u8981\u662f\u4fee\u6539\u9ad8\u4f4e\u7535\u5e73\uff0c\u6839\u636e\u4f7f\u7528\u7684\u5668\u4ef6\u4fee\u6539 \u6ce8\u610f, \u5982\u679c\u662f\u7efc\u5408\u540e\u7684\uff0c\u8981\u52a0\u4e0a\u6570\u5b57\u5e93\u7684functional \u5bfc\u5165\u6bcf\u4e2a\u6570\u5b57\u6807\u51c6\u5355\u5143\u7684functional\uff0c\u628a\u6240\u6709\u6a21\u5757\u7684verilog\u4ee3\u7801\u653e\u5230\u4e00\u4e2a\u6587\u4ef6\u53ef\u4ee5\u8dd1\uff0c\u5206\u5f00\u6765\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u4e0d\u884c\u3002\u3002\u3002 cadence AMS\u6570\u6a21\u6df7\u5408\u4eff\u771f_ams\u4eff\u771f-CSDN\u535a\u5ba2 \u4f7f\u7528 Cadence AMS \u4eff\u771f\u5668\u8fdb\u884c\u6570\u6a21\u6df7\u4eff\u6559\u7a0b \u2013 Analog-Life \u4e0a\u56fe\u7684\u4e24\u4e2a\u6846\u9009\u6a21\u5757 mydsm \u7684\u4e24\u4e2a\u5b50\u6a21\u5757\uff0c\u672c\u6765\u662f\u7ea2\u8272\u7684 \u53c2\u8003 \u00b6 Cadence Virtuoso\u6570\u6a21\u6df7\u5408\u4eff\u771f\u6d41\u7a0b - \u77e5\u4e4e LVS \u00b6 buglist \u00b6 \u540c\u65f6\u62e5\u6709\u6570\u5b57\u548c\u6a21\u62df\u7535\u6e90/\u5730\u7684\u60c5\u51b5\u4e0b\uff0c\u4fdd\u8bc1\u6570\u5b57\u548c\u6a21\u62df\u5730\u6ca1\u6709\u8fde\u7ebf\uff0c\u4e5f\u51fa\u73b0\u77ed\u8def\uff0c\u540c\u65f6\u6709soft check \u5728\u6a21\u62df/\u6570\u5b57\u7248\u56fe\u5468\u56f4\u52a0\u4e0a\u4e00\u5708NWell \u53c2\u8003\uff1a \u8dd1lvs\u51fa\u73b0soft connect\u600e\u4e48\u5904\u7406\uff1f - \u77e5\u4e4e \u4f46\u662f\u53c8\u51fa\u73b0\u4e86\u4ee5\u4e0bsoftcheck\uff1a \u540e\u9762\u4e0d\u5206\u6570\u5b57\u6a21\u62df\u5730\u4e86\uff0c\u4e5f\u88abNWell\u53bb\u6389\u4e86\uff0cclean\u4e86 [!WARNING] \u4f46\u662f\u539f\u56e0\u662f\u4ec0\u4e48\uff1f\u4e0d\u5206\u4f1a\u6709\u4ec0\u4e48\u540e\u679c\uff1f DRC \u00b6 Buglist \u00b6 LU3. \u89e3\u51b3\u65b9\u6cd5\uff1a\u5728VDD/VSS\u7684PAD\u4e0a\u76d6\u4e0aVDDMK/VSSMK\u5c42 \u6a21\u62dfant drc: \u53d1\u751f\u5728\u8fde\u63a5\u4e86pad\u7684gt\u4e0a\u3002 \u89e3\u51b3\u65b9\u6cd5\uff1a\u4fe1\u53f7\u7ebf\u8fde\u63a5\u4e8c\u6781\u7ba1 \u5929\u7ebf\u6548\u5e94antenna effect\u9519\u8bef\u6c42\u52a9 - Layout\u8ba8\u8bba\u533a - EETOP \u521b\u82af\u7f51\u8bba\u575b (\u539f\u540d\uff1a\u7535\u5b50\u9876\u7ea7\u5f00\u53d1\u7f51) - \u540e\u4eff \u00b6 [!WARNING] \u6ce8\u610f\uff0c\u6570\u5b57\u6a21\u5757\u7406\u8bba\u4e0a\u53ef\u4ee5\u8fdb\u884c\u6676\u4f53\u7ba1\u7ea7\u7684\uff08\u52a8\u6001\uff1f\uff09\u4eff\u771f\uff0c\u4f46\u662f\u9879\u76ee\u5927\u7684\u8bdd\u5343\u4e07\u4e0d\u8981\u600e\u4e48\u505a\uff01\u5f88\u5361 \u6570\u5b57\u6a21\u5757\u65f6\u5e8f\u53cd\u6807 \u00b6 simulation \u2013>option -->AMS simulator \u4e2d\u70b9\u51fb SDF \uff0c\u5728 sdf command file \u4e2d\u8f93\u5165 .sdf \u6587\u4ef6\u8def\u5f84\u5373\u53ef [!WARNING] \u8c8c\u4f3c\u8dd1\u4e00\u6b21 .sdf \u6587\u4ef6\u53ea\u80fd\u9009\u4e00\u4e2a\uff0c\u8fd9\u6837\u4e0d\u597d\u5728plot\u51fa\u6765\u7684\u56fe\u4e0a\u6bd4\u8f83\u3002\u4e0d\u77e5\u9053\u600e\u4e48\u89e3\u51b3 \u6a21\u62df\u6a21\u5757\u63d0\u53d6\u5bc4\u751f\u53c2\u6570\u5e76\u66ff\u6362\u7f51\u8868 \u00b6 \u540c 9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09 \u8bbe\u7f6ecorner \u00b6 \u540c \u524d\u4effPVT\u9a8c\u8bc1 \u52a0I/O PAD \u00b6 IO \u7535\u8def\u7684\u4f5c\u7528\u6709\u51e0\u65b9\u9762\uff1aESD\u4fdd\u62a4\uff0clevel shifter\uff0c\u65bd\u5bc6\u7279\u89e6\u53d1\u5668\u7b49\u7b49\u3002\u8fd8\u6709\u63d0\u4f9b\u7535\u6e90\u73af\u8def\u3002 PAD Ring\u90e8\u5206\u5728\u8bbe\u8ba1\u9879\u76ee\u4e2d\u5341\u5206\u91cd\u8981 \uff0c\u5305\u62ec\u6574\u4e2a\u82af\u7247\u7684\u7535\u6e90\u7f51\u7edc\u90fd\u5728\u8fd9\u90e8\u5206\u5b8c\u6210\uff0c\u56e0\u6b64\u4e5f\u4f1a \u5360\u636e\u5f88\u5927\u4e00\u90e8\u5206\u82af\u7247\u9762\u79ef \u3002\u5728\u5148\u8fdb\u5de5\u827a\u8bbe\u8ba1\u4e2d\uff0c\u6838\u5fc3\u7535\u8def\u7684\u5c3a\u5bf8\u53ef\u80fd\u4e00\u76f4\u5728\u51cf\u5c0f\uff0c\u4f46\u662f\u7531\u4e8e \u7535\u6e90\u7ebf\u5bbd \u3001 PAD\u5c3a\u5bf8 \u3001 ESD\u4fdd\u62a4\u7535\u8def\u5c3a\u5bf8 \u7b49\u9650\u5236\uff0cPAD Ring\u7684\u5c3a\u5bf8\u5e76\u6ca1\u6709\u6309\u6bd4\u4f8b\u51cf\u5c0f\u3002 \u826f\u597d\u7684PAD\u89c4\u5212\u4e00\u65b9\u9762\u53ef\u4ee5\u8282\u7701\u82af\u7247\u9762\u79ef \u4e00\u4e2a\u57fa\u672c\u7684pad library\uff0c\u5e94\u8be5\u53ef\u4ee5\u63d0\u4f9b\u5982\u4e0b\u51e0\u79cdpad\uff1a \u7ed9pad\u4f9b\u7535\u7684pad\uff0c\u4f8b\u5982\uff1aPAD_VDD, PAD_VSS; \u7ed9core\u4f9b\u7535\u7684pad\uff0c\u4f8b\u5982\uff1aVDD, VSS; \uff08\u5982\u679c\u5b58\u5728\u591a\u4e2aVDD domain\uff0c \u8fd8\u6709AVDD, AVSS\uff0c\u4e4b\u7c7b\u7684pad\uff09 \u6a21\u62df\u4fe1\u53f7\u7684pad\uff0c\u4f8b\u5982ANIN (analog\u7684pad\u4e00\u822c\u5c31\u662f\u4e00\u5757\u94c1\u7247\uff0c\u6709\u7684vendor\u63a8\u8350\u7528\u6237\u53ef\u4ee5\u81ea\u5df1\u57fa\u4e8e\u8981\u6c42\u81ea\u5df1\u518d\u52a0\u4e0a\u4e00\u5b9a\u7684ESD\u4fdd\u62a4\u7535\u8def) \u6570\u5b57\u4fe1\u53f7\u7684pad\uff0c\u4e00\u822c\u6709input\u548coutput\u7684\u533a\u522b\uff0c\u91cc\u9762\u8fd8\u6709\u5305\u62eclevel shifter(\u7535\u5e73\u8f6c\u6362)\uff0cbuffers\u4e4b\u7c7b\u7684\u6570\u5b57\u7535\u8def \u5efa\u8bae\u8bbe\u8ba1pad ring\u4e4b\u524d\uff0c\u5148\u53bb\u8bfb\u4e00\u4e0bvendor\u7684\u6587\u6863\uff0c\u6587\u6863\u4e00\u822c\u4f1a\u8bf4\u660e\u5404\u79cd\u7c7b\u578b\u7684pad\u7684\u7528\u6cd5\uff0c\u8fd8\u6709\u5404\u79cd\u6ce8\u610f\u4e8b\u9879\u3002\u4e0d\u540c\u7684vendor\u63d0\u4f9b\u7684pad library\u4e0d\u4e00\u6837\uff0c\u6240\u4ee5\u6709\u65f6\u5019\u8fd8\u662f\u8c28\u614e\u4e00\u70b9\u3002 \u6bd4\u5982SMIC28\u7684 SMIC_SPC28NHKCPD2OV3RNP_IO_DataBook_Ver0p5.pdf : SPC28NHKCPD2OV3RNP: Where SP stands for SMIC pad, 28HKCP is 28nm Logic HKC plus process and D2 means 2.5V voltage application, OV3 means the IO Power can be overdriven 3.3V, R means regular, N means narrow and the second P is DUP (Device Under Pad). All I/O pads are matched with the design requirement of SMIC 28nm Logic HKC plus 0.9V/1.8V/2.5V Design Rules (TD-LO28-DR-2013). Table 1 describes the process and physical specification of the Library. It should be noted that SPC28NHKCPD2OV3RNP support design with 7, 8, 9 and 10 layers of metal application. \u57fa\u7840\u77e5\u8bc6 \u00b6 \u7ed3\u6784 \u00b6 pre-driver \u00b6 Pre-driver provides logic operation for I/O circuit The pre-driver section contains VDD and VSS ports. VDD is connecting to the 0.9V power ring post-driver \u00b6 post-driver provides large driving capability and ESD protection ability. The post-driver section contains various ports and their functions are connecting to the 3.3V or 1.8V power, and connecting to various guard rings for latch-up and ESD protection purposes FP \u00b6 FP stands for \u2018From Power Pad\u2019. FP and FPB pin is for global signal FP is activated by PVDD2PUDCRNC_X or PVDD2PUDCRNC_Y to \u2018HIGH\u2019 ( 3.3V or 1.8V ) FPB is activated by PVDD2PUDCRNC_X or PVDD2P UDCRNC_Y to \u2018LOW\u2019 ( 0V ) FP and FPB rail will be automatically connected while joining with other digital I/O cells Cell categories \u00b6 Digital I/O Cells \u00b6 Analog I/O Cells \u00b6 ESD clamp Cells \u00b6 Filler Cells \u00b6 DC and AC Specification \u00b6 \u6709\u5f88\u591a\uff0c\u9700\u8981\u5177\u4f53\u5728\u6587\u6863\u770b Data Sheet \u00b6 3-state output pad\uff08\u90fd\u662f\u6570\u5b57\u7684\uff09 \u00b6 PBSxRNC_X/_Y PBCDxRNC_X/_Y PBCUxRNC_X/_Y PBCSUD4RNC_HD _X/_Y [!WARNING] \u8fd9\u6b21SMIC28PAD\uff0c\u6ca1\u6709\u539f\u7406\u56fe\uff0c\u505a\u4e0d\u4e86LVS \u6280\u5de7\uff1a \u00b6 layout \u91cc\u9762\u53ef\u4ee5\u4f7f\u7528\u5feb\u6377\u952e\u5bf9\u9f50\u5de5\u5177 \u4e0e\u5feb\u6377\u952e a \u5728\u67d0\u4e2a\u91d1\u5c5e\u5c42\u4e0a\u5b9e\u73b0\u5bf9\u9f50\u4e0e\u5438\u9644 [!WARNING] \u53c8\u4e0d\u4f1a\u4f9d\u65e7\u4f1a\u5bf9\u4e0d\u9f50\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\uff0c\u6700\u540e\u7684\u5c0f\u90e8\u5206\u624b\u52a8\u89e3\u51b3\u4e86 \u53c2\u8003 \u00b6 \u4e00\u70b9\u7684\u5173\u4e8epad\u7684\u57fa\u7840\u77e5\u8bc6\u5206\u4eab - \u77e5\u4e4e \u6a21\u62df\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u6d41\u7a0b--ESD\u4fdd\u62a4\u7535\u8def\u548cPAD\u7535\u8def-\u7535\u5b50\u5de5\u7a0b\u4e13\u8f91 \u5173\u4e8e\u7535\u6e90IO\u7684\u6570\u91cf LVS/DRC \u00b6 \u518d\u6b21\u505aLVS\u548cDRC \u52a0seal ring \u00b6 \u5728\u6574\u4e2a\u82af\u7247\u7684\u5916\u56f4\uff0c\u4e00\u822c\u8fd8\u8981\u6c42 \u653e\u7f6e\u4e00\u5708Seal Ring Seal Ring\u662f\u4e00\u79cd \u6c27\u5316\u3001\u949d\u5316\u5c42\u7ed3\u6784 \uff0c\u5728\u7248\u56fe\u4e0aSeal Ring\u662f\u4e00\u4e2a\u7531 \u79bb\u5b50\u6ce8\u5165 \u3001 \u8fc7\u5b54 \u3001 \u91d1\u5c5e \u7b49\u5404\u5c42\u6309\u7167\u4e00\u5b9a\u7684\u89c4\u5219\u53e0\u52a0\u5b9e\u73b0\u7684\u3002\u7279\u522b\u662f \u8fc7\u5b54\u5728Seal Ring\u4e0a\u7684\u5b9e\u73b0\u53ef\u80fd\u548c\u5176\u5b83\u7535\u8def\u4e2d\u4e0d\u4e00\u81f4 \uff0c\u6240\u4ee5\u5927\u90e8\u5206\u5de5\u827a\u9488\u5bf9Seal Ring\u6709\u76f8\u5e94\u7684\u8bbe\u8ba1\u89c4\u5219\u3002 \u8bbe\u8ba1\u4eba\u5458\u53ef\u4ee5\u6839\u636e\u81ea\u5df1\u7684\u9700\u8981\u5728\u7248\u56fe\u5916\u56f4\u6dfb\u52a0Seal Ring\uff0c\u6709\u4e9b \u4ee3\u5de5\u5382\u4e5f\u53ef\u4ee5\u4e3a\u7248\u56fe\u6dfb\u52a0Seal Ring \u4f5c\u7528 \u9632\u6b62\u82af\u7247\u5728\u5207\u5272\u7684\u65f6\u5019\u53d7\u5230\u673a\u68b0\u5e94\u529b\u635f\u4f24 \u5982\u679c\u628aSeal Ring\u63a5\u5730\uff0c\u4e5f\u53ef\u4ee5 \u8d77\u5230\u5c4f\u853d\u82af\u7247\u5916\u5e72\u6270\u7684\u4f5c\u7528 Seal Ring\u53ef\u4ee5 \u9632\u6b62\u6f6e\u6c14\u4ece\u4fa7\u9762\u65ad\u53e3\u4fb5\u5165\u82af\u7247 \uff0c \u5bf9\u9759\u7535\u4fdd\u62a4\u4e5f\u6709\u4e00\u5b9a\u7684\u4f5c\u7528 \u3002 SMIC28\u5b9e\u4f8b \u00b6 \u5bfc\u5165seal ring\u7684 .gds \u6587\u4ef6\u5230\u65b0\u7684library \u4f1a\u6709\u4e00\u4e2a\u957f\u6761\u548c\u4e00\u4e2a\u62d0\u89d2\u6a21\u5757 \u62fc\u63a5\u6210\u5408\u9002\u7684\u5927\u5c0f \u53c2\u8003 \u00b6 \u4fdd\u62a4\u795e\u2014\u2014Seal ring - \u77e5\u4e4e \u8fd0\u884cdummy\u811a\u672c\u586b\u5145FIller \u00b6 SMIC28 \u6d41\u7a0b\u793a\u4f8b \u00b6 \u5728\u9876\u5c42\u4e2d\u753b\u4e00\u4e2a `BORDER \u5c42\u76d6\u4f4f\u8bbe\u8ba1\u6574\u4e2a\u8bbe\u8ba1 Stream Out \u5bfc\u51fa\u9876\u5c42 top.gds \u4fee\u6539foundary\u7ed9\u7684\u811a\u672c\u7684\u76f8\u5173\u8def\u5f84 \u793a\u4f8b: #! tvf namespace import tvf::* tvf::VERBATIM { //##| Note 1 : This script could fill OCCD/OCOVL,AA/GT/P2/P4,1X metal (M1~M8),1X Via (V1~V7),8X/10X Top metal (TM1,TM2; STM1,STM2),MTT2,ALPA layers. //##| Note 2 : This runset must be run with hierarchy mode. //##| Note 3 : Output GDS datatype is 1 & 7. //##| Note 4 : Please keep all tech file at same folder, or change the attachment file path within main file. //##| Note 5 : Please designers ensure timing closure post dummy insertion. //##| Note 6 : This runset required \"calibredrc/calibrehdrc/calyieldenhance\" license by Mentor Graphics. //##| Note 7 : Please make sure your EDA tool&tool version: Calibre\u00ae Calibre nmDRC/Calibre nmDRC-H2 & \"v2014.4_18.13\". //##| Note 8 : Any question about this utility, please don't hesitate to contact me, email: Tyzy_Lee@smics.com. //##| Note 9 : Please read this utility's release note carefully, which release together with utility. //##******************************************************************************** //##| Calibre Model-Based dummy fills program //##******************************************************************************** //##================================================================================ //##| SMIC: 28nm Logic HKC Plus Auto Dummy Insertion Rules //##| Doc.No: TD-LO28-IR-2004 //##| Doc.Rev: 4 //##| Tech.Dev.Rev: V1.0_REV1 //##| //##| Document for reference: //##| SMIC: 28nm Logic HKC plus 0.9V/1.8V/2.5V Design Rules //##| Doc.No: TD-LO28-DR-2013 //##| Doc.Rev: 10 //##| Tech.Dev.Rev: V1.0_REV6 //##|===============================================================================| //##|===============================================================================| //##| QA level : I -> pass nothing | //##| II -> pass testchip QA | //##| III -> pass standart QA flow (official release) | //##|===============================================================================| //##|===============================================================================| //##| Revision History : | //##| Rev Date Who What | //##| -------- ------------ ------------ ----------------------------------------| //##|V1.0_REV1_0 20210819 Jinyan Wang 1. Add P4 dummy insertion | //##| -------- ------------ ------------ ----------------------------------------| //##| V1.0 20180604 Robben_Lee 1. Just follow up dummy rule version. rule optimization but coding not need update. //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.9 20180115 Robben_Lee 1. update HiR area rules //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.6_1 20171017 Robben_Lee 1. Change chip corner defination from 70um to 74um //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.6 20170607 Robben_Lee 1. Initial, This deck refer 28HKMG V1.0 //##| 2. Change MTT2 dummy rules and follow 65nm MTT2 rules to decrease the density to avoid wafer warpage issue. //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| SVRF VERSION \"v2014.4_18.13\" //##|===============================================================================| //##| User configuration section | //##|===============================================================================| //##|===============================================================================| //##|Chip window size defines: \"If use coordinate input\", //##| \"pleae un-comment the following code\" //##| \"wxLB\",\"wyLB\",\"wxRT\",\"wyRT\" are Chip window left-bottom and right-top coordinate //##| user should define it according to your real layout //##|===============================================================================| //LAYER ChipWindow 2999 //VARIABLE wxLB 1000 //VARIABLE wyLB 1000 //VARIABLE wxRT 10000 //VARIABLE wyRT 10000 //POLYGON wxLB wyLB wxRT wyRT ChipWindow //BULK_1 = COPY ChipWindow //##|===============================================================================| //##|Chip window size defines: \"If use layer 127;0 (BORDER) as chip boundary\", //##| \"please un-comment the following code\"; and \"comment out above code\" //##|===============================================================================| BULK_1 = COPY BORDER //##|===============================================================================| //##|Switches selection 1 ///////////////////////////////// //##|This action for chip corner cut YES or NO ///////////////////////////////// //##|If you will use SMIC seal ring, please select \"CUTCORNER\" as YES//////////// //##|And user should define \"Chamfer_Size\" according to your real layout ////// //##|V0.6_1 Dummy rules default Chamfer_Size value is \"74um\" ///////////////////// //##|===============================================================================| #DEFINE CUTCORNER NO VARIABLE Chamfer_Size 74 //##|===============================================================================| //##|CREATE FILL OR OCCD ///////////////////////////////////////// //##|===============================================================================| #DEFINE Dummy_Fill YES #DEFINE OCCD_Fill NO #DEFINE OCOVL_Fill NO //##|===============================================================================| //##|CREATE FILL LAYERS (starts here) ///////////////////////////////////////// //##|If you need to fill below layers dummy, please set \"YES\", otherwise \"NO\"./// //##|Only fill via dummy is not supported, If you want to fill via dummy, /// //##|please make sure below and above metal fill also \"YES\". ///// //##|===============================================================================| #DEFINE AAGT_Fill YES #DEFINE P2_Fill YES #DEFINE 1X_M1_Fill YES #DEFINE 1X_V1_Fill NO #DEFINE 1X_M2_Fill YES #DEFINE 1X_V2_Fill NO #DEFINE 1X_M3_Fill YES #DEFINE 1X_V3_Fill NO #DEFINE 1X_M4_Fill YES #DEFINE 1X_V4_Fill NO #DEFINE 1X_M5_Fill YES #DEFINE 1X_V5_Fill NO #DEFINE 1X_M6_Fill YES #DEFINE 1X_V6_Fill NO #DEFINE 1X_M7_Fill YES #DEFINE 1X_V7_Fill NO #DEFINE 1X_M8_Fill NO #DEFINE 8X_TM1_Fill YES #DEFINE 8X_TM2_Fill NO #DEFINE 10X_STM1_Fill NO #DEFINE 10X_STM2_Fill NO #DEFINE MTT2_Fill YES #DEFINE ALPA_Fill YES ////////////////////////////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////////////////////////// PRECISION 1000 //Input Layout database precision RESOLUTION 5 LAYOUT SYSTEM GDSII //Input Layout database type LAYOUT PRIMARY \"*\" //Input primary cell LAYOUT PATH \"/SM05/home/phd2024/phd202411094979/project/cpicp25/analog/runspace/top.gds\" //Input database path } set ::env(ResultsDB) \"Dummy.gds\" ;# Output database path and file tvf::VERBATIM { ///////////////////////////////////////////////////////////////////////////////////////////////////// //// Do not modify below code //////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////////////////////// DRC RESULTS DATABASE \"./cal.rpt\" ASCII append _Dummy DRC SUMMARY REPORT \"./cal.sum\" DRC MAXIMUM RESULTS ALL DRC KEEP EMPTY NO ///////////////////////////////////////////////////////////////////////////////////////////////////// Include ../V1.0_1_HKC_Plus_layermapping_20210819.tvf Include ../V1.0_1_HKC_Plus_model_recipe_20210819.tbc #IFDEF Dummy_Fill YES Include ../V1.0_1_HKC_Plus_Density_map_20210819.tvf #ENDIF ///////////////////////////////////////////////////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////////////////////// LAYOUT TURBO FLEX YES LAYOUT BASE LAYER AA GT NW SP CTi M1 M2 } \u8fd9\u91cc\u6ca1\u6709\u52a0fill via, \u8fd8\u6709\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u662fOCCD\u548cOCOVL\uff0c\u6ca1\u89c1\u8fc7\u6240\u4ee5\u4e5f\u6ca1\u52a0 \u6839\u636e\u6587\u6863 TD-LO28-DT-2074v4.pdf \u793a\u4f8bcmd\u8fd0\u884c\u811a\u672c\uff0c\u5f97\u5230 Dummy.gds [!WARNING] \u5fae\u7535\u5b50\u5b66\u9662\u7684\u670d\u52a1\u5668\u7684\u542f\u52a8\u6307\u4ee4\u548c\u6587\u6863\u7684calibre\u6307\u4ee4\u4e0d\u4e00\u6837\uff1a calibre -64 -drc -hier -turbo 8 ../SMIC_Cal_Model_Based_Dummy_28HKCPlusLG_091825_V1.0_REV1_0_20210819.tvf Stream In \u751f\u6210\u7684 Dummy.gds , \u6ce8\u610f\u751f\u6210\u7684\u662f\u4e00\u4e2a\u540c\u540d\u7684 cellview , \u8981\u65b0\u5efa\u4e00\u4e2alibrary\uff0c\u907f\u514d\u8986\u76d6\uff08\u6211\u6ca1\u8bd5\u8fc7\u662f\u5426\u4f1a\u88ab\u8986\u76d6\uff09 \u5bfc\u5165Dummy layout\u5230\u9876\u5c42\uff0c q \u8bbe\u7f6edummy\u6a21\u5757\u7684\u5750\u6807\u4e3a==\uff080,0\uff09==\u5b9e\u73b0\u8d34\u5408 \u505aDRC\uff0c\u6253\u5f00\u5bc6\u5ea6\u68c0\u67e5\u9009\u9879 SMIC28\u7684IO\u9644\u8fd1\u6709dummy\u7684Block\uff0c\u6709\u90e8\u5206\u5bc6\u5ea6\u8fc7\u4e0d\u4e86\uff0c\u9700\u8981\u624b\u52a8\u52a0\u4e00\u70b9 \u518d\u6b21\u540e\u4eff \u00b6 [!TIP] \u5bfc\u5165IO\u7684\u539f\u7406\u56fe PAD\u6ca1\u6709\u7f51\u8868\u3002\u3002\u8fd9\u6b21\u662f\u6ca1\u505a\u4e86 \u63d0\u4ea4 \u00b6 \u591a\u4e8efoundary\u6c9f\u901a DRC waive list Sealring \u4e4b\u95f4\u6700\u77ed\u8ddd\u79bb \u52a0\u5bc6\uff0c\u4f1a\u7ed9\u811a\u672c\uff0c\u8dd1\u4e00\u4e0b\u5c31\u597d \u63d0\u4ea4\u7528\u5230\u7684\u5668\u4ef6\u5217\u8868 [!TIP] \u4e0d\u77e5\u9053\u662f\u4e0d\u662f\u90fd\u9700\u8981 tips \u00b6 rst_n\u4fe1\u53f7\u4e5f\u53ef\u4ee5\u7528vdc\u6765\u505a\uff0c\u8bbe\u6210\u53d8\u91cf innovus \u00b6 15\u5e74\u540e Encounter --> Innovus flow \u00b6 \u9700\u8981\u51c6\u5907\u4ee5\u4e0b\u6587\u4ef6\uff1a floorplan \u00b6 \u8003\u8651\u56e0\u7d20 \u00b6 \u5c01\u88c5\u5f62\u5f0f \u9762\u79ef\u3001\u7ed5\u901a\u6027\u3001\u7535\u6e90\u5b8c\u6574\u6027\u3001\u65f6\u5e8f\u6027\u80fd\u3001\u529f\u8017 Hard IP \u4f7f\u7528\u9700\u6c42 \u57fa\u7840\u6982\u5ff5 \u00b6 Box \u00b6 Die Box : \u6574\u4e2a\u82af\u7247\u533a\u57df Core Box : \u6807\u51c6\u5355\u5143\u548c IP \u6446\u653e\u5355\u5143 IO Box : IO \u5355\u5143\u6446\u653e\u533a\u57df(\u7ea2\u8272\u4e0e\u9ec4\u8272\u4e4b\u95f4) Core2IO Box : \u9694\u79bb\u8ddd\u79bb\uff0c\u7535\u538b\u9694\u79bb\uff0cESD \u4fdd\u62a4\uff0cCore \u7535\u6e90\u73af\u521b\u5efa\uff08\u7eff\u8272\u7ea2\u8272\u4e4b\u95f4\uff09 site, row, \u00b6 Site(\u6700\u5c0f\u5e03\u5c40\u5355\u4f4d) \u00b6 SITE \u7684\u7c7b\u522b\u901a\u5e38\u5206\u4e3a core \u548c pad\uff0c\u5206\u522b\u5bf9\u5e94\u7740 std cell \u7684 row \u548c io cell \u7684 row\u3002 SITE \u7684\u65b9\u5411\u901a\u5e38\u6709 X\uff0cY\uff0cR90 \u4e09\u4e2a\u53c2\u6570\u3002X \u4ee3\u8868\u53ef\u4ee5\u6cbf X \u8f74\u7ffb\u8f6c\uff0cY \u4ee3\u8868\u53ef\u4ee5\u6cbf Y \u8f74\u7ffb\u8f6c\uff0cR90 \u4ee3\u8868\u53ef\u4ee5\u4efb\u610f\u7ffb\u8f6c\u3002 SIZE \u5b9a\u4e49\u4e86 site \u7684\u5bbd\u5ea6\uff0c\u901a\u5e38 std cell \u90fd\u662f site \u7684\u6574\u6570\u500d\u9ad8\u5ea6\uff0c\u5bbd\u5ea6 Row(Standard/l0 cell \u6446\u653e\u4f4d\u7f6e) \u00b6 \u6574\u6570\u500d Site Row \u4e5f\u6709\u81ea\u5df1\u7684\u65b9\u5411\uff0c\u5982\u4e0a\u56fe\u7bad\u5934\u6240\u793a\uff0c\u901a\u5e38\u76f8\u90bb\u7684 row \u4f1a abut \u4e14 flip\uff0c\u8fd9\u6837\u76f8\u90bb site \u53ef\u4ee5 \u5171\u7528\u4e00\u6839\u7535\u6e90\u7ebf \uff0c\u8282\u7701 Power \u8d44\u6e90\u3002 Row Cut \u95ee\u9898 \u975e\u6574\u6570\u500d Row \u4f4e\u529f\u8017\u8bbe\u8ba1 \u6240\u6709 std cell \u90fd\u5fc5\u987b snap \u5230 row \u4e0a\u9762\uff0c\u8fd9\u662f\u6700\u57fa\u672c\u7684 place \u89c4\u5219 \u9ed8\u8ba4\u7684 std cell \u6446\u653e\u65b9\u5411\u9075\u4ece Row \u7684\u65b9\u5411\uff0c\u5373\u65b9\u5411\u7bad\u5934\u4e00\u81f4\uff0c\u4f46\u662f\u6839\u636e cell \u672c\u8eab\u7684 symmetry\uff0cstd cell \u7684\u6446\u653e\u4f4d\u7f6e\u4e5f\u53ef\u4ee5\u6709\u5982\u4e0a\u56fe\u6240\u793a\u7684\u9009\u62e9 \u5b9e\u9645 design \u4e2d\uff0c\u6211\u4eec\u8fd8\u80fd\u7ecf\u5e38\u89c1\u5230\u4e00\u4e9b\u5176\u4ed6\u79cd\u7c7b\u7684 row\u3002\u5e38\u89c1\u7684\u6709 double height\uff0ctrible height \u7684 row\uff0c\u7528\u6765\u6446\u653e\u4e24\u500d\u9ad8\uff0c\u4e09\u500d\u9ad8\u7684 cell\u3002 \u4e00\u822c\u6211\u4eec\u53ea\u5141\u8bb8\u521b\u5efa\u6574\u6570\u500d\u9ad8\u7684 row\uff0c\u800c\u5728 Voltage island \u4e2d\uff0c\u6211\u4eec\u5141\u8bb8\u521b\u5efa\u975e\u6574\u6570\u500d\u9ad8\u7684 Row\uff0c\u6bd4\u5982\u9ed8\u8ba4\u7535\u538b\u533a\u57df\u7528\u7684\u662f 9T \u5355\u5143\uff0c\u800c\u5728 Voltage island \u4e2d\u6211\u4eec\u4f7f\u7528\u4e86 12T \u7684 cell\uff0c\u8fd9\u65f6\u5019\u5c31\u9700\u8981\u521b\u5efa\u975e\u6574\u6570\u500d\u9ad8\u5ea6\u7684 row EndCap, WellTap, Decap \u00b6 \u5728\u540e\u7aef\u7269\u7406\u8bbe\u8ba1\u4e2d\uff0c\u9664\u4e86\u4e0e\uff0c\u975e\uff0c\u6216\u7b49\u4e00\u4e9b\u5e38\u89c1\u7684\u6807\u51c6\u5355\u5143\u5916\uff0c\u8fd8\u6709\u4e00\u4e9b\u7279\u6b8a\u7684\u7269\u7406\u5355\u5143(physical cell)\uff0c\u5b83\u4eec\u901a\u5e38 \u6ca1\u6709\u903b\u8f91\u7535\u8def \uff0c\u4e0d\u5b58\u5728\u4e0e netlist \u5f53\u4e2d\uff0c\u4f46\u662f\u5bf9\u6574\u4e2a\u82af\u7247\u7684\u8fd0\u884c\uff0c\u7a33\u5b9a\u5374\u8d77\u7740\u4e3e\u8db3\u8f7b\u91cd\u7684\u4f5c\u7528\u3002 EndCap \u00b6 \u4e5f\u53eb boundary cell\uff0c \u62d0\u89d2\u5355\u5143 \u662f\u4e00\u79cd\u7279\u6b8a\u7684\u6807\u51c6\u5355\u5143\u3002 \u4f5c\u7528\u662f\u786e\u4fdd\u6bcf\u4e2a nwell \u90fd\u662f nwell enclosed\uff0c\u7c7b\u4f3c\u4e00\u4e2a\u5c01\u95ed\u73af\u3002\u4e3b\u8981\u52a0\u5728 row \u7684\u7ed3\u5c3e(\u4e24\u8fb9\u90fd\u8981\u52a0)\uff0c\u4ee5\u53ca memory \u6216\u8005\u5176\u4ed6 block \u7684\u5468\u56f4\u5305\u8fb9 WellTap \u00b6 welltap \u662f\u53ea\u5305\u542b well contact \u7684 cell\uff0c\u5c06\u886c\u5e95\u63a5\u5230\u7535\u6e90\u548c\u5730\u7f51\u7edc\uff0c\u907f\u514d\u886c\u5e95\u60ac\u6d6e\u3002\u4e3b\u8981\u9632\u6b62 CMOS \u5668\u4ef6\u7684\u5bc4\u751f\u95e9\u9501\u6548\u5e94(latch-up) \u4e00\u822c tap cell \u7684\u4f5c\u7528\u8303\u56f4\u662f 30~40um, \u5373\u6bcf\u9694 60um \u5de6\u53f3\u653e\u7f6e\u4e00\u4e2a tap cell\uff0c\u5177\u4f53\u7684\u6570\u636e\u8981\u53c2\u8003\u827a\u5546\u7ed9\u7684 document well tap cell \u4e00\u822c\u4ea4\u9519\u6446\u653e\uff0c\u7c7b\u4f3c\u68cb\u76d8\u5206\u5e03\u3002 Decap \u00b6 Decap cell\uff0c\u53bb\u8026\u5355\u5143\uff0c\u8fd9\u662f\u4e00\u79cd\u7279\u6b8a\u7684 Filler cell \u3002 \u5f53\u7535\u8def\u4e2d\u5927\u91cf\u5355\u5143\u540c\u65f6\u7ffb\u8f6c\u65f6\u4f1a\u5bfc\u81f4\u51b2\u653e\u7535\u77ac\u95f4\u7535\u6d41\u589e\u5927\uff0c\u4f7f\u5f97\u7535\u8def \u52a8\u6001\u4f9b\u7535\u7535\u538b\u4e0b\u964d \u6216\u5730\u7ebf\u7535\u538b\u5347\u9ad8\uff0c\u5f15\u8d77\u52a8\u6001\u7535\u538b\u964d\u4fd7\u79f0 IR-drop \u3002\u4e3a\u4e86\u907f\u514d IR-drop \u5bf9\u7535\u8def\u6027\u80fd\u7684\u5f71\u54cd\uff0c\u901a\u5e38\u5728\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u653e\u7f6e \u7531 MOS \u7ba1\u6784\u6210\u7684\u7535\u5bb9 \uff0c\u8fd9\u79cd\u7535\u5bb9\u88ab\u79f0\u4e3a\u53bb\u8026\u7535\u5bb9\u6216\u8005\u53bb\u8026\u5355\u5143\uff0c\u5b83\u7684\u4f5c\u7528\u662f\u5728\u77ac\u6001\u7535\u6d41\u589e\u5927\uff0c\u7535\u538b\u4e0b\u964d\u65f6\u5411\u7535\u8def\u8865\u5145\u7535\u6d41\u4ee5\u4fdd\u6301\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u7684\u7535\u538b\u7a33\u5b9a\uff0c\u9632\u6b62\u7535\u6e90\u7ebf\u7684\u7535\u538b\u964d\u548c\u5730\u7ebf\u7535\u538b\u7684\u5347\u9ad8\u3002 Filler \u00b6 \u7f13\u89e3 dynamic IR drop, eco \u901a\u5e38\u662f\u5355\u5143\u5e93\u4e2d\u4e0e\u903b\u8f91\u65e0\u5173\u7684\u586b\u5145\u7269 \u53ef\u4ee5\u5206\u4e3a I/O filler(pad filler)\u4ee5\u53ca\u666e\u901a\u7684 standard cell filler. pad filer \uff0c\u901a\u5e38\u662f\u7528\u6765\u586b\u5145 I/O \u5355\u5143\u4e0e I/O \u5355\u5143\u4e4b\u95f4\u7684\u7a7a\u9699\u3002\u4e3a\u4e86\u66f4\u597d\u7684\u5b8c\u6210 power ring\uff0c\u4e5f\u5c31\u662f ESD \u4e4b\u95f4\u7684\u7535\u6e90\u8fde\u63a5\u3002\u901a\u5e38\u662f\u5728 Floorplan \u9636\u6bb5\u65f6\u6dfb\u52a0\u3002 standard cell filler , \u4e5f\u662f\u4e3a\u4e86\u586b\u5145 std cell \u4e4b\u95f4\u7684\u7a7a\u9699\u3002\u4e3b\u8981\u662f\u4e3a\u4e86\u6ee1\u8db3 DRC \u89c4\u5219\u548c\u8bbe\u8ba1\u9700\u6c42\uff0c\u5e76\u5f62\u6210 power rails\u3002\u8fd9\u4e2a\u5728 route \u4e4b\u524d\uff0c\u4e4b\u540e\u52a0\u90fd\u53ef\u4ee5\u3002 Decap cell\uff0c\u53bb\u8026\u5355\u5143 \uff0c\u8fd9\u662f\u4e00\u79cd\u7279\u6b8a\u7684 Filler cell \u3002 \u5f53\u7535\u8def\u4e2d\u5927\u91cf\u5355\u5143\u540c\u65f6\u7ffb\u8f6c\u65f6\u4f1a\u5bfc\u81f4\u51b2\u653e\u7535\u77ac\u95f4\u7535\u6d41\u589e\u5927\uff0c\u4f7f\u5f97\u7535\u8def \u52a8\u6001\u4f9b\u7535\u7535\u538b\u4e0b\u964d \u6216\u5730\u7ebf\u7535\u538b\u5347\u9ad8\uff0c\u5f15\u8d77\u52a8\u6001\u7535\u538b\u964d\u4fd7\u79f0 IR-drop \u3002\u4e3a\u4e86\u907f\u514d IR-drop \u5bf9\u7535\u8def\u6027\u80fd\u7684\u5f71\u54cd\uff0c\u901a\u5e38\u5728\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u653e\u7f6e \u7531 MOS \u7ba1\u6784\u6210\u7684\u7535\u5bb9 \uff0c\u8fd9\u79cd\u7535\u5bb9\u88ab\u79f0\u4e3a\u53bb\u8026\u7535\u5bb9\u6216\u8005\u53bb\u8026\u5355\u5143\uff0c\u5b83\u7684\u4f5c\u7528\u662f\u5728\u77ac\u6001\u7535\u6d41\u589e\u5927\uff0c\u7535\u538b\u4e0b\u964d\u65f6\u5411\u7535\u8def\u8865\u5145\u7535\u6d41\u4ee5\u4fdd\u6301\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u7684\u7535\u538b\u7a33\u5b9a\uff0c\u9632\u6b62\u7535\u6e90\u7ebf\u7684\u7535\u538b\u964d\u548c\u5730\u7ebf\u7535\u538b\u7684\u5347\u9ad8\u3002 \u9700\u8981\u6ce8\u610f\u7684\u662f Decap cell \u662f \u5e26\u6709 metal \u5c42 \u7684\uff0c\u4e3a\u4e86\u4e0d\u5f71\u54cd\u5de5\u5177 routing resource\uff0c\u4e00\u822c\u5efa\u8bae\u662f\u6700\u540e routing \u5168\u90e8\u7ed3\u675f\u540e\u518d\u52a0 \uff0c\u52a0\u5b8c\u4e4b\u540e\u518d\u6dfb\u52a0\u666e\u901a\u7684\u4e0d\u5e26 metal \u7684 filer. hard IP \u00b6 hard IP \u5c31\u662f macro macro \u6709\u81ea\u5df1 \u5355\u72ec\u7684 lef \u6587\u4ef6 \uff0c \u5b9a\u4e49\u5f62\u72b6\uff0cpin \u4fe1\u606f\u7b49\u7b49 hard IP \u4e00\u822c\u6709\uff1aSRAM/DDR/PLL/AD/DA \u5e38\u7528\u539f\u5219 Macro \u4e00\u822c\u6446\u653e\u5728\u82af\u7247\u6216\u6a21\u5757(block)\u8fb9\u7f18 Macro \u6446\u653e\u65f6\u5c3d\u91cf\u7f29\u77ed\u4e0e\u5176\u901a\u4fe1\u7684 10 \u6216 Macro \u7684\u8ddd\u79bb Macro \u6446\u653e\u65f6\u5c3d\u91cf\u7f29\u77ed\u5176 pins \u4e0e standard cell \u8c21\u8f91\u7684\u8ddd\u79bb Macro \u4e4b\u95f4\u7559\u591f\u5b89\u5168\u8ddd\u79bb \u91cd\u89c6 macro \u4e4b\u95f4\u7684 channel\uff0c\u53ef\u4ee5 abut \u5c3d\u91cf abut, channel \u4e2d\u5728 place \u65f6\u6839\u636e\u9700\u6c42\u52a0\u5165 soft blockage \u6807\u51c6\u5355\u5143\u533a\u57df\u5c3d\u91cf\u4fdd\u6301\u8fde\u7eed\uff0c\u4e0d\u8981\u4ea7\u751f\u5c0f\u5bbd\u5ea6\u7684 channel; \u957f\u5bbd\u6bd4\u63a5\u8fd1 1 backbox \u00b6 BlackBox \u7c7b\u4f3c\u4e8e\u4e00\u4e2a HardMacro\uff0c\u5b83\u5185\u90e8\u7684\u4e1c\u897f\u5b8c\u5168\u770b\u4e0d\u89c1\uff0c\u53ea\u662f\u4e00\u4e2a\u9ed1\u76d2\u5b50\uff0c\u4f46\u662f\u5b83\u53c8\u7c7b\u4f3c\u4e8e\u4e00\u4e2a ModuleBoundary\u3002\u5b83\u53ef\u4ee5\u88ab\u6539\u53d8\u5f62\u72b6\uff0c\u800c\u4e14\u5b83\u53ef\u4ee5\u88ab\u5206\u914d pin \u548c\u88ab\u5206\u5272\u51fa\u53bb(partition)\u3002\u5982\u4e0b\u56fe\u6240\u793a\uff0c\u7070\u8272\u7684\u5f62\u72b6\u5c31\u662f Black Box\u3002 BlackBox \u662f\u4e00\u79cd\u8f83\u4e3a\u7c97\u7cd9\u7684\u6a21\u578b\uff0c\u7531\u4e8e\u5b83\u770b\u4e0d\u89c1\u91cc\u9762\u7684\u4e1c\u897f\uff0c\u8fd9\u6837\u7684\u7ed3\u6784\u4f7f\u5f97\u5b83\u505a\u4efb\u4f55 implementation \u901f\u5ea6\u90fd\u5f88\u5feb\uff0c\u53d6\u800c\u4ee3\u4e4b\u7684\u7cbe\u51c6\u5ea6\u5c31\u4f1a\u76f8\u5bf9\u8f83\u4f4e track, pitch \u00b6 track \u00b6 \u8d70\u7ebf\u8f68\u9053\uff0c\u4fe1\u53f7\u7ebf\u901a\u5e38\u5728 track \u4e0a \u53ef\u4ee5\u7ea6\u675f\u8d70\u7ebf\u7684\u65b9\u5411 Std Cell \u7684\u9ad8\u5ea6\u901a\u5e38\u7528 metal2 track pitch \u6765\u8868\u793a\uff0c\u5e38\u7528\u7684 std cell \u5e93\u6709 7T/9T /12T\uff0c\u5c31\u662f\u4ee5 track \u6765\u533a\u5206\u7684\uff0c 9T \u5c31\u662f\u8bf4 std cell \u7684\u9ad8\u5ea6\u8303\u56f4\u5185\u53ef\u4ee5\u8d70\u4e5d\u6761\u7ebf\uff0c\u6240\u4ee5\u4e00\u822c\u6765\u8bb2\uff0c 7Tcell \u7684 size \u6700\u5c0f\uff0c 9T cell \u7684 size \u7a0d\u5927\u3002 \u5e03\u7ebf\u65f6\uff0c\u5f80\u5f80\u7b2c\u4e00\u5c42\u4e00\u822c\u662f\u6c34\u5e73\uff0c\u7b2c\u4e8c\u5c42\u5782\u76f4\uff0c\u76f8\u4e92\u4ea4\u66ff .lef \u4e2d\u5b9a\u4e49\u5982\u4e0b\uff0c\u4e3e\u4f8b\uff1a LAYER M1 TYPE ROUTING ; #TYPE ROUTING\u4ee3\u8868\u8fd9\u662f\u4e00\u5c42\u8d70\u7ebf\u5c42\uff0c\u6211\u4eec\u8fd8\u6709\u5176\u4ed6\u7684type\u5305\u62ecImplant, Masterslice\u7b49. DIRECTION VERTICAL ; #DIRECTION\u4ee3\u8868\u8fd9\u5c42Metal prefer\u8d70\u7ebf\u65b9\u5411\uff0c\u8fd9\u8fb9\u503c\u5f97\u6ce8\u610f\u7684\u662f\uff0c\u6bcf\u5c42track\u4f1a\u5206\u4e3apref track\u548cnon pref track\u3002pref track\u5c31\u662f\u8fd9\u5c42layer\u4e0a\u4e3b\u6d41\u7684\u8d70\u7ebf\u65b9\u5411\uff0c\u90a3\u5269\u4e0b\u7684non pref track\u5c31\u662f\u975e\u4e3b\u6d41\u65b9\u5411\u3002\u56e0\u6b64\u4e0a\u8ff0\u4f8b\u5b50\u4e2d\u7684\u4e3b\u6d41\u8d70\u7ebf\u65b9\u5411\u5c31\u662fvertical(\u7eb5\u5411)\uff0c\u975e\u4e3b\u6d41\u5c31\u662f\u6a2a\u5411(honrizontal)\u3002\u901a\u5e38\u3002\u8d70non-pref track\u7684wire\u4f1a\u6bd4\u8f83\u5bbd\uff0c\u8fd9\u6837\u5c31\u6bd4\u8f83\u5360\u7528\u7ed5\u7ebf\u8d44\u6e90\u3002\u6240\u4ee5\uff0c\u4e00\u822c\u4e0d\u63a8\u8350\u4f7f\u7528non-pref track\u3002\u7279\u522b\u662f\u5728\u5148\u8fdb\u5de5\u827a\u7684\u8bbe\u8ba1\u4e2d\uff0c\u7ed5\u7ebf\u8d44\u6e90\u6781\u5176\u7d27\u5f20\uff0c\u4e00\u822c\u5f88\u5c11\u7528\u5230non-pref track. PITCH 0.090 0.064 # track\u4e4b\u95f4\u7684\u95f4\u8ddd \uff0c \u5782\u76f4\u65b9\u5411\u95f4\u8ddd\u662f0.09 \uff0c \u6c34\u5e73\u65b9\u5411\u662f0.064. OFFSET 0.000 0.000 # \u7b2c\u4e00\u6761track\u504f\u79bb\u8d77\u59cb\u70b9\u7684\u4e3e\u4f8b MAXWIDTH 2 ; #WIDTH\u5c31\u4ee3\u8868\u9ed8\u8ba4\u8fd9\u5c42layer\u4e0awire\u7684\u5bbd\u5ea6\uff1fMAXWIDTH\u5c31\u4ee3\u8868\u6700\u9ad8\u4e0d\u80fd\u8d85\u8fc7\u591a\u5c11width WIDTH 0.032 ; Grid \u00b6 Litho Grid\uff0c\u4e2d\u6587\u540d\uff0c\u5149\u523b\u683c\u70b9\u3002\u53c8\u88ab\u79f0\u4e3a\u5236\u9020\u5355\u5143\u683c\u70b9\uff0c\u8fd9\u662f \u6700\u57fa\u672c\u7684\u7f51\u683c\u5355\u5143 \uff0c\u4efb\u4f55\u5143\u4ef6\u90fd\u8981\u5bf9 Litho Grid \u4e0a\uff0c\u4e0d\u7136\u5c31\u65e0\u6cd5\u88ab\u5236\u9020 \u5b83\u5b9a\u4e49\u5728 design \u7684 technology LEF . e.g.: MANUFACTURINGGRID 0.001; . \u8fd9\u5c31\u4ee3\u8868\u7740\u6539\u8bbe\u8ba1\u7684\u5236\u9020\u5355\u5143\u683c\u70b9\u95f4\u8ddd\u4e3a 0.001, \u8d77\u59cb\u70b9\u662f Die Box \u7684 lower left \u89d2\u4e0a Blockage, halo \u00b6 Net, Wire \u00b6 Net \u00b6 \u7ebf\u7f51\uff0c\u4e5f\u5c31\u662f Verilog \u91cc\u7684 wire(\u8fd8\u6709 tri\u3001wor\u3001trior\u3001wand\u3001triand\u3001trireg\u3001tri1\u3001tri0\u3001supply0\u3001supply1) Wire \u540e\u7aef\u5de5\u5177\u4e2d\u7684 wire \u6307\u7684\u662f net \u7684 \u7269\u7406\u5316\u6982\u5ff5 \u6bcf\u4e00\u6761 net \u5728\u540e\u7aef\u5de5\u5177\u91cc\u9762\u662f\u7531\u8bb8\u591a\u5c0f\u6bb5\u7684 wire \u7ec4\u6210\uff0c\u6bcf\u4e00\u5c0f\u6bb5 wire \u6211\u4eec\u79f0\u4e4b\u4e3a wire segment. wire \u6309\u7167\u7c7b\u578b\u53ef\u4ee5\u5206\u4e3a Regular Wire(\u4fe1\u53f7\u7ebf)\uff0cSpecial Wire(\u7535\u6e90\u7ebf)\uff0cPatch Wire(\u8865\u4e01\u7ebf)\u3002 Regular Wire \u5c31\u662f\u6211\u4eec\u5e73\u5e38\u89c1\u5230\u7684\u4fe1\u53f7\u8fde\u7ebf\uff0c\u8fde\u63a5\u5404\u4e2a Siqnal Pin \u7684\u91d1\u5c5e\u7ebf\u6bb5\u3002\u6bcf\u5c42\u91d1\u5c5e\u5c42\u4e0a\u7684 Regular wire \u9ed8\u8ba4\u7684\u5bbd\u5ea6\u90fd\u662f\u4e00\u6837\u7684\u3002 Special Wire \u5c31\u662f\u7535\u6e90\u63a5\u5730\u7ebf\uff0c\u5e73\u5e38\u6211\u4eec\u6240\u89c1\u5230\u7684 power ring\uff0cstripes\uff0cpower rail \u7b49\u90fd\u662f Special Wire\u3002 \u4e00\u822c\u7528\u9ad8\u5c42\u91d1\u5c5e\u8d70\u7ebf. Patch Wire\uff0c\u6211\u4eec\u79f0\u4e4b\u4e3a\u8865\u4e01\u7ebf\u3002\u8fd9\u662f\u5148\u8fdb\u5de5\u827a\u4e2d\u7684\u4e00\u79cd\u8d70\u7ebf\uff0c\u7528\u4e8e\u4fee\u590d Min Area\uff0cMinStep \u7b49 DRC\uff0c\u4e0d\u5c5e\u4e8e\u4efb\u4f55 net\u3002 Pin \u00b6 \u5f15\u811a \u5206\u4e3a Instance Pin, I/O Pin, Physical Pin, Partition Pin: Instance Pin: cell \u7684 pin I/O Pin: \u6a21\u5757\u8f93\u5165\u8f93\u51fa\uff0c\u4e5f\u53eb IO port Physical Pin: Physical Pin \u662f IO pin \u5177\u4f53\u7269\u7406\u5316\u7684\u4fe1\u606f\uff0c\u8be5\u5f15\u811a\u7528\u4e8e\u5e95\u5c42\u6a21\u5757\u4e0e\u4e0a\u5c42\u6a21\u5757\u62fc\u63a5\u65f6\u7684\u63a5\u53e3\uff0c\u7c7b\u4f3c\u4e00\u4e2a\u7ebd\u6263\u4e00\u6837\uff0c\u5b9a\u4e49\u6a21\u5757\u8d70\u7ebf\u7684\u8d77\u70b9\u548c\u7ec8\u70b9\u3002\u5b83\u4e5f\u662f\u6709\u5177\u4f53\u7684\u91d1\u5c5e\u5c42\u53c2\u6570\u4fe1\u606f\uff0c\u548c\u666e\u901a wire \u4e00\u6837\u3002 Partition Pin: \u5207\u5206\u6a21\u5757\u7684\u5f15\u811a\u3002\u7528\u4e8e\u5728\u9876\u5c42\u6a21\u5757\u672a\u5207\u5206\u65f6\uff0c\u5b9a\u4e49 physical pin \u7684\u4f4d\u7f6e\uff0c\u8fd9\u4e2a\u9636\u6bb5\u7684 physical pin\uff0c\u6211\u4eec\u79f0\u4e4b\u4e3a partition pin\u3002\u548c Physical Pin \u4e00\u6837\uff0c\u4ed6\u5177\u6709\u5b9e\u9645\u7684\u91d1\u5c5e\u5c42\u53c2\u6570\u4fe1\u606f\u3002 Power Rings (\u7535\u6e90\u73af) & Power Stripes \u00b6 Power Rings (\u7535\u6e90\u73af) \u5b9a\u4e49 \u7535\u6e90\u73af\u662f\u56f4\u7ed5\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u5c01\u95ed\u73af\u5f62\u7535\u6e90\u7f51\u7edc\uff0c\u901a\u5e38\u4f4d\u4e8e\u6807\u51c6\u5355\u5143\u9635\u5217\u7684\u5916\u4fa7\u8fb9\u7f18\u3002 \u7ed3\u6784\u7279\u70b9 \u5f62\u6210\u95ed\u5408\u73af\u8def\uff0c\u56f4\u7ed5\u6574\u4e2a\u8bbe\u8ba1\u6838\u5fc3 \u4f7f\u7528\u8f83\u5bbd\u7684\u91d1\u5c5e\u7ebf\u4ee5\u51cf\u5c11\u7535\u963b \u901a\u5e38\u5728\u9876\u5c42\u91d1\u5c5e\u5b9e\u73b0\uff08\u5982\u60a8\u7684\u8bbe\u8ba1\u4e2d\u4f7f\u7528MTTC/M7\uff09 \u4e3b\u8981\u4f5c\u7528 \u4f9b\u7535\u5165\u53e3\u70b9\uff1a\u4f5c\u4e3a\u7535\u6e90\u8fdb\u5165\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u4e3b\u8981\u5165\u53e3 \u964d\u4f4e\u7535\u963b\uff1a\u63d0\u4f9b\u4f4e\u963b\u6297\u7535\u6e90\u5206\u53d1\u8def\u5f84 \u5747\u5300\u5206\u5e03\uff1a\u786e\u4fdd\u7535\u6e90\u5747\u5300\u5730\u5206\u5e03\u5230\u82af\u7247\u56db\u5468 \u51cf\u5c11IR\u538b\u964d\uff1a\u73af\u5f62\u7ed3\u6784\u53ef\u4ece\u591a\u4e2a\u65b9\u5411\u63d0\u4f9b\u7535\u6e90\uff0c\u51cf\u5c11\u538b\u964d Power Stripes (\u7535\u6e90\u6761) \u5b9a\u4e49 \u7535\u6e90\u6761\u662f\u8d2f\u7a7f\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u76f4\u7ebf\u7535\u6e90\u7f51\u7edc\uff0c\u901a\u5e38\u5448\u5782\u76f4\u548c\u6c34\u5e73\u4ea4\u9519\u6392\u5217\u3002 \u7ed3\u6784\u7279\u70b9 \u5e73\u884c\u6392\u5217\u7684\u76f4\u7ebf\u7ed3\u6784 \u5782\u76f4\u548c\u6c34\u5e73\u65b9\u5411\u4ea4\u9519\u5e03\u7f6e \u4e0e\u7535\u6e90\u73af\u76f8\u8fde\u63a5 \u4e3b\u8981\u4f5c\u7528 \u7ec6\u7c92\u5ea6\u5206\u53d1\uff1a\u5c06\u7535\u6e90\u4ece\u5916\u56f4\u73af\u5206\u53d1\u5230\u82af\u7247\u5185\u90e8\u5404\u5904 \u51cf\u5c11\u5c40\u90e8IR\u538b\u964d\uff1a\u964d\u4f4e\u82af\u7247\u5185\u90e8\u533a\u57df\u7684\u7535\u6e90\u7535\u538b\u53d8\u5316 \u63d0\u4f9b\u4f9b\u7535\u7f51\u683c\uff1a\u5f62\u6210\u8986\u76d6\u6574\u4e2a\u82af\u7247\u7684\u7535\u6e90\u7f51\u683c \u964d\u4f4e\u7535\u8fc1\u79fb\u98ce\u9669\uff1a\u901a\u8fc7\u63d0\u4f9b\u591a\u8def\u5f84\u4f9b\u7535\u51cf\u5c11\u5355\u4e00\u91d1\u5c5e\u7ebf\u7684\u7535\u6d41\u5bc6\u5ea6 placement \u00b6 \u6446\u653e\u6807\u51c6\u5355\u5143\uff0c\u540c\u65f6\u6ee1\u8db3\u5404\u79cd constraint \u4f1a\u5220\u6389\u7efc\u5408\u540e\u52a0\u5165\u7684 buffer \u57fa\u7840\u6982\u5ff5 \u00b6 Tie High/Low \u7535\u538b\u8f6c\u6362 \u5c3a\u5bf8\u8d8a\u5c0f\u8d8a\u91cd\u8981\uff0c\u9759\u7535 Global/Detail Place Detail \u662f\u628a Global \u540e\u7684\u5355\u5143\u653e\u5230\u7f51\u683c\u4e0a\u540c\u65f6\u6ee1\u8db3 constraint \u8981\u6c42 CTS \u00b6 placement \u540e\u7684 clock tree \u662f\u7406\u60f3\u7684\uff08\u6ca1\u6709\u5ef6\u65f6\uff09 \u4e3b\u8981\u7684\u884c\u4e3a\u662f\u63d2\u5165 buffer/inverter \u5e0c\u671b\u5230\u540c\u4e00\u7ea7\uff08\u6d41\u6c34\u7ebf\u7684\u7ea7\uff1f\uff09\u7684\u65f6\u949f delay \u662f\u4e00\u81f4\u7684 \u5982\u679c\u6709\u4e0d\u540c clock\uff0c\u4e5f\u8981\u8003\u8651 clock \u4e4b\u95f4\u7684\u5f71\u54cd innouvs \u7684 CTS \u5de5\u5177\u53eb ccopt \u8bc4\u4ef7\u6307\u6807\uff1a(latency (insertion delay), skew, clock power, clock em, long common path(cppr), duty cycle) \u57fa\u672c\u6982\u5ff5 \u00b6 route \u00b6 \u4e09\u4e2a\u6b65\u9aa4\uff1aglobal route, track assignment\uff08\u5206\u914d global route \u7684 track \u7ed9\u5bf9\u5e94\u7684 net\uff09, detail route \u57fa\u672c\u77e5\u8bc6 \u00b6 nano \u00b6 SI \u00b6 Antenna \u00b6 eco route \u00b6 \u5de5\u827a\u5236\u9020\uff0c\u6805\u6781\u653e\u7535\u7834\u574f signoff \u7684\u65f6\u5019\u4f1a\u68c0\u67e5\u8fd9\u4e2a\u95ee\u9898\uff0c\u5de5\u5177\u4f1a\u52a0\u4e0a \u8fde\u63a5\u5230\u6805\u6781\u7684\u9762\u79ef\u4e0d\u8981\u592a\u5927 sign off \u00b6 \u57fa\u672c\u77e5\u8bc6 \u00b6 mode \u00b6 function \u00b6 \u6700\u5e38\u89c1 \u6807\u51c6\u65f6\u5e8f\u7ea6\u675f\u6a21\u5f0f Scan shift \u00b6 \u79fb\u4f4d\u626b\u63cf\u6a21\u5f0f \u7531\u4e8e\u82af\u7247\u5185\u90e8\u662f\u4e2a\u9ed1\u76d2\u5b50\uff0c\u5728\u5916\u90e8\u96be\u4ee5\u63a7\u5236\u3002\u6211\u4eec\u5c06\u82af\u7247\u4e2d\u7684\u6240\u5e94\u7528\u7684\u666e\u901a\u5bc4\u5b58\u5668\u66ff\u6362\u6210\u5e26\u6709\u626b\u63cf\u529f\u80fd\u7684\u626b\u63cf\u5bc4\u5b58\u5668\uff0c\u9996\u5c3e\u76f8\u8fde\u6210\u4e32\uff0c\u4ece\u800c\u53ef\u4ee5\u5b9e\u73b0\u9644\u52a0\u7684\u6d4b\u8bd5\u529f\u80fd\uff0c\u8fd9\u5c31\u662f Scan chain \u7684\u6982\u5ff5\u3002\u4e0b\u56fe\u4e00\u5c31\u662f\u626b\u63cf\u5bc4\u5b58\u5668\uff0c\u4e0b\u56fe\u4e8c\u5c31\u662f\u5c06\u626b\u63cf\u5bc4\u5b58\u5668\u4e32\u8d77\u6765\u7684 Scan Chain Capture \u00b6 \u4e5f\u53eb Stuck-at \u6a21\u5f0f DC \u6a21\u5f0f\uff1a\u4e3b\u8981\u68c0\u67e5\u6211\u4eec\u5e73\u65f6\u5e38\u89c1\u7684 stuckat 0/1 \u9519\u8bef\u3002\u6bd4\u5982\u4e0b\u56fe\u4e2d\u7684 inverter A \u7aef\u5982\u679c\u88ab\u63a5\u5230\u4e86 VSS \u7aef\u7684\u8bdd\uff0c\u5c31\u662f\u4e00\u4e2a stuck at 1 \u7684 fault ASST \u00b6 At Speed MBIST \u00b6 Boundary Scan \u00b6 common command \u00b6 #gui innovus - no_gui win / win_off # gui \u5f00\u5173 win_off\u7528\u4e0d\u4e86 \uff1f #run innovus - init init.tcl source xxx.tcl dbGet top.insts.name selectInst xxx_insts_name dbGet selected.pgInstTerms.name #kill ps - ef | grep innovus killall - 9 innovus \u5b9e\u6218 \u00b6 0_\u6240\u9700\u6587\u4ef6\uff1a \u00b6 netlist tech_lef, cell_lef(standard cell, io, ip(ram)) pex_tech(best, worst, typ_qrcTechFile) mmmc.viewDefinition.tcl library_set fast standard cell's .lib, ip's .lib slow standard cell's .lib, ip's .lib rc corner best/worst qrcTechFile(unreadable) delay_corner constraint_mode config sdc_file analysis_view 1_\u6570\u636e\u521d\u59cb\u5316 \u00b6 \u8bbe\u7f6e netlist tech_lef\uff0ccell_lef pex_tech set scenarios set cell type ############################################################## # Common design settings # Created by Yanfuti ############################################################## ### design information set design \"leon\" ### design data directory set project_root \"..\" set library_root \"~/BackEnd/innovus_learn/library\" set reports_root \"${project_root}/reports\" ### gate level netlist files set import_netlists \"\" lappend import_netlists \"${project_root}/netlist/post_syn_netlist/${design}.vnet.gz\" ### SDC files ### tech lef set tech_lef \"${library_root}/tlef/gsclib045_tech.lef\" ### library files set cell_lef \"\" lappend lef_files \"${library_root}/lef/gsclib045_hvt_macro.lef\" lappend lef_files \"${library_root}/lef/gsclib045_macro.lef\" lappend lef_files \"${library_root}/lef/MEM1_256X32.lef\" lappend lef_files \"${library_root}/lef/MEM2_128X32.lef\" lappend lef_files \"${library_root}/lef/pdkIO.lef\" lappend lef_files \"${library_root}/lef/pads.lef\" ### PEX tech set qrc_tech ( rcbest ) \"${library_root}/tech/qrc/rcbest/qrcTechFile\" set qrc_tech ( rcworst ) \"${library_root}/tech/qrc/rcworst/qrcTechFile\" set qrc_tech ( typical ) \"${library_root}/tech/qrc/typical/qrcTechFile\" ### view (scenarios) of each step set default_scenarios \"func_slow_rcworst\" set placeopt_scenarios \"func_slow_rcworst\" set cts_scenarios \"cts_slow_rcworst\" set clockopt_scenarios \"func_slow_rcworst func_fast_rcbest\" set routeopt_scenarios \"func_slow_rcworst func_fast_rcbest\" ### cells type settings set fillers_ref \"FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8\" set welltap_ref \"DECAP8\" ############################################################## # END ############################################################## 2_import \u00b6 set init_top_cell $design # \u7ed9\u8be5design\u8d4b\u4e00\u4e2a\u540d\u5b57 set init_verilog $import_netlists # \u8bbe\u7f6everilog\u6587\u4ef6\u7684\u8def\u5f84 set init_lef_file [ concat $tech_lef $lef_files ] # \u8bbe\u7f6elef file\u7684\u8def\u5f84 set init_pwr_net \"VDD\" # \u8868\u793a\u521d\u59cb\u7535\u6e90\u7f51\u7edc\u7684\u6807\u8bc6\u7b26\u6216\u540d\u79f0 set init_gnd_net \"VSS\" # \u8868\u793a\u521d\u59cb\u63a5\u5730\u7f51\u7edc\u7684\u6807\u8bc6\u7b26\u6216\u540d\u79f0 set init_mmmc_file \"../viewDefinition.tcl\" # \u8bbe\u7f6emmmc\u6587\u4ef6\u7684\u8def\u5f84 setImportMode - keepEmptyModule true # - keepEmptyModule\u662f\u4e00\u4e2a\u547d\u4ee4\u7684\u53c2\u6570 \uff0c \u5b83\u6307\u5b9a\u662f\u5426\u5728\u5bfc\u5165\u8bbe\u8ba1\u65f6\u4fdd\u7559\u7a7a\u7684\u6a21\u5757 \uff0c \u7a7a\u7684\u6a21\u5757 \uff0c \u987e\u540d\u601d\u4e49 \uff0c \u6ca1\u6709\u4efb\u4f55\u5185\u5bb9 \uff08 \u5982\u5b9e\u4f8b\u5316 \uff0c \u4fe1\u53f7 \uff0c \u903b\u8f91 \uff0c \u58f0\u660e\u7b49 \uff09 \u7684\u6a21\u5757 \u3002 \u901a\u8fc7\u4fdd\u7559\u8fd9\u4e9b\u6a21\u5757 \uff0c \u53ef\u4ee5\u786e\u4fdd\u8bbe\u8ba1\u7684\u5c42\u6b21\u7ed3\u6784\u4e0d\u53d8 \uff0c \u65b9\u4fbf\u540e\u7eed\u7684\u8bbe\u8ba1\u8fed\u4ee3\u4e0e\u8c03\u8bd5 \u3002 ### read design init_design # \u5f00\u59cb\u5bfc\u5165\u8bbe\u8ba1 setIoFlowFlag 0 # \u6b64\u5185\u5bb9\u53ef\u4ee5\u5148\u5ffd\u7565 ### connect pg (pg--power ground) globalNetConnect $init_pwr_net - type pgpin - pin VDD - all # globalNetConnect \uff0c \u7528\u4e8e\u8fde\u63a5\u5168\u5c40\u7f51\u7edc\u4e5f\u5c31\u662f\u7528\u4e8e\u5b9a\u4e49\u5168\u5c40\u7535\u6e90 \uff08 Power \uff09 \u548c\u5730 \uff08 Ground \uff09 \u8fde\u63a5 \u3002 \u5728\u540e\u7aef\u8bbe\u8ba1\u9636\u6bb5 \uff0c \u9700\u8981\u660e\u786e\u7684\u5b9a\u4e49\u7535\u6e90\u548c\u5730\u5982\u4f55\u8fde\u63a5\u5230\u5404\u4e2a\u6a21\u5757\u548c\u5355\u5143 \u3002 $init_pwr_net \u662f\u4e00\u4e2a\u53d8\u91cf \uff0c \u8868\u793a\u521d\u59cb\u7535\u6e90\u7f51\u7edc\u7684\u540d\u79f0 \uff0c \u6b64\u5904\u7b49\u4ef7\u4e8eVDD \uff0c - type \u662f\u6307\u5b9a\u8fde\u63a5\u7684\u7c7b\u578b\u662f\u7535\u6e90 / \u5730\u5f15\u811a \uff08 pgpin \uff09 ------- pgpin \uff08 power ground pin \uff09\uff0c - pin VDD \uff0c \u8fd9\u662f\u53e6\u4e00\u4e2a\u53c2\u6570 \uff0c \u7528\u4e8e\u6307\u5b9a\u8fde\u63a5\u7684\u5f15\u811a\u540d\u79f0\u6216\u6807\u8bc6\u7b26 \uff0c \u8fd9\u91cc\u662f\u6307\u5b9a\u8fde\u63a5\u5230\u7535\u6e90\u5f15\u811a \uff0c \u4e5f\u5c31\u662f\u8981\u5c06 $init_pwr_net \u8fde\u63a5\u5230\u6240\u6709\u540d\u4e3aVDD\u7684\u5f15\u811a\u4e0a \uff0c - all \u8868\u793a\u8be5\u8fde\u63a5\u9002\u7528\u4e8e\u8bbe\u8ba1\u4e2d\u7684\u6240\u6709\u5b9e\u4f8b \u3002 globalNetConnect $init_gnd_net - type pgpin - pin VSS - all # \u540c\u4e0a \uff0c \u8fd9\u91cc\u4e0d\u6328\u4e2a\u89e3\u91ca \uff0c \u7efc\u5408\u8bf4\u660e\u4e00\u4e0b \uff0c \u4e5f\u53ef\u770b\u4f5c\u662f\u4e0a\u4e00\u6761\u7684\u603b\u7ed3 \uff1a \u5c06\u53d8\u91cf $init_pwr_net \uff08 \u901a\u5e38\u662f\u8868\u793a\u67d0\u4e2a\u7535\u6e90\u7f51\u7edc \uff0c \u4f8b\u5982 VSS \uff09 \u8fde\u63a5\u5230\u8bbe\u8ba1\u4e2d\u6240\u6709\u5355\u5143\u548c\u6a21\u5757\u4e2d\u7684 VSS \u5f15\u811a \u3002 \u8fd9\u79cd\u5168\u5c40\u8fde\u63a5\u662f\u4e3a\u4e86\u786e\u4fdd\u8bbe\u8ba1\u4e2d\u7684\u6240\u6709\u6a21\u5757\u548c\u5355\u5143\u90fd\u80fd\u6b63\u786e\u5730\u8fde\u63a5\u5230\u7535\u6e90\u7f51\u7edc \uff0c \u786e\u4fdd\u7535\u6e90\u4f9b\u7ed9\u7684\u4e00\u81f4\u6027\u548c\u53ef\u9760\u6027 \u3002 ### save design file delete - force ${data_dir} / ${current_step} .enc * # \u4fdd\u5b58\u8bbe\u8ba1\u4e4b\u524d\u628a\u8be5\u8def\u5f84\u4e0b\u5b58\u5728\u7684.enc\u6587\u4ef6\u5168\u90e8\u5220\u9664 saveDesign ${data_dir} / ${current_step} .enc # saveDesign\u547d\u4ee4 \uff0c \u7528\u4e8e\u4fdd\u5b58\u8bbe\u8ba1 \uff0c \u5176\u540e\u63a5\u7684\u662f\u4fdd\u5b58\u8bbe\u8ba1\u7684\u6587\u4ef6\u8def\u5f84 mmmc(viewDefinition.tcl) ### library set (-aocv or lvf, spatial socv) create_library_set - name \"fast\" - timing \\ [ list \\ ${library_root} / liberty / fast_vdd1v2_basicCells.lib \\ ${library_root} / liberty / fast_vdd1v2_basicCells_hvt.lib \\ ${library_root} / liberty / MEM1_256X32_slow.lib \\ ${library_root} / liberty / MEM2_128X32_slow.lib \\ ] create_library_set - name \"slow\" - timing \\ [ list \\ ${library_root} / liberty / slow_vdd1v0_basicCells.lib \\ ${library_root} / liberty / slow_vdd1v0_basicCells_hvt.lib \\ ${library_root} / liberty / MEM1_256X32_slow.lib \\ ${library_root} / liberty / MEM2_128X32_slow.lib \\ ] ### rc corner create_rc_corner - name \"rc_best\" \\ -preRoute_res 1.34236 \\ -postRoute_res 1.34236 \\ -preRoute_cap 1.10066 \\ -postRoute_cap 0.960235 \\ -postRoute_xcap 1.22327 \\ -preRoute_clkres 0 \\ -preRoute_clkcap 0 \\ -postRoute_clkcap { 0.969117 0 0 } \\ -T 0 \\ -qx_tech_file ${library_root} / tech / qrc / rcbest / qrcTechFile create_rc_corner - name \"rc_worst\" \\ -preRoute_res 1.34236 \\ -postRoute_res 1.34236 \\ -preRoute_cap 1.10066 \\ -postRoute_cap 0.960234 \\ -postRoute_xcap 1.22327 \\ -preRoute_clkres 0 \\ -preRoute_clkcap 0 \\ -postRoute_clkcap { 0.969117 0 0 } \\ -T 125 \\ -qx_tech_file ${library_root} / tech / qrc / rcworst / qrcTechFile ### delay corner for each pvt (process voltage temperature) : library set + rc corner create_delay_corner - name slow_rcworst \\ -library_set slow \\ -rc_corner rc_worst create_delay_corner - name fast_rcbest \\ -library_set fast \\ -rc_corner rc_best ### mode : (func + shift + capture) #\u4e00\u822c\u5bf9\u4e0d\u540c\u60c5\u51b5\u6709\u591a\u4e2asdc\u6587\u4ef6\uff0c\u6bd4\u5982\u73b0\u5728\u6709\u4e24\u79cddelay_corner,\u5c31\u53ef\u4ee5\u5199\u4e24\u4e2a\uff0c\u4e0d\u8fc7\u73b0\u5728\u53ea\u6709\u4e00\u4e2a\u73b0\u6210\u7684sdc\u6587\u4ef6\u6240\u4ee5\u53ea\u5199\u4e00\u4e2a create_constraint_mode - name functional \\ -sdc_files [ list ${sdc_file} ] ### define view (mode + delay corner) create_analysis_view - name func_slow_rcworst - constraint_mode functional - delay_corner slow_rcworst create_analysis_view - name func_fast_rcbest - constraint_mode functional - delay_corner fast_rcbest ### set analysis view status set_analysis_view - setup [ list func_slow_rcworst ] - hold [ list func_fast_rcbest ] 3_floorPlan \u00b6 floorPlan - site CoreSite - d 930 600.28 0 1.71 0 1.71 - fplanOrigin llcorner # - d < W H Left Bottom Right Top > \u5f97\u5230\u7684\u662fDie size ; -s \u5f97\u5230\u7684\u662fCore size ; #-fplanOrigin llcorner \u8bbe\u7f6e\u539f\u70b9\u5750\u6807 #\u624b\u52a8\u653e\u7f6emarco: shift+r\u8fdb\u5165\u79fb\u52a8\u6a21\u5f0f\uff0c\u9009\u4e2d\u540e\u79fb\u52a8marco \u5bf9\u9f50\uff0c\u79fb\u52a8\uff1a\u7528 ctrl \u9009\u62e9\u591a\u4e2a macro \u5bfc\u51fa\u4f4d\u7f6e tcl \u6587\u4ef6\uff0c\u65b9\u4fbf\u4e0b\u6b21\u81ea\u52a8\u5316\uff1a \u6ce8\u610f\uff01\u8fd9\u90e8\u5206\u8981\u624b\u5de5\uff01\uff01 1. \u9009\u4e2dmacrof 2. writeFPlanScript - selected - fileName ${project_root} / scripts / macro_placement.tcl 3. source ${project_root} / scripts / macro_placement.tcl #fix macro dbGet top.insts.cell.subClass block dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name dbSet [ dbGet top.insts.cell.subClass block - p2 ] .pStatus fixed ### create placement and routing halo around hard macros (instance name vs cell name, and reference name) set halo_left 2.0 set halo_right 2.0 set halo_top 2.0 set halo_bottom 2.0 set rhalo_space 2.0 deleteHaloFromBlock - allBlock deleteRoutingHalo - allBlocks #addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top -allBlock foreach macro [ dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name ] { addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top $macro addRoutingHalo - space $rhalo_space - top Metal11 - bottom Metal1 - inst $macro } ### place ports set input_ports [ dbGet [ dbGet top.terms.direction input - p ] .name ] editPin - pinWidth 0.08 - pinDepth 0.32 - fixOverlap 1 - unit TRACK - spreadDirection clockwise - layer 5 - spreadType START - spacing 4 - start 0 - 200 - pin $input_ports - fixedPin - side LEFT set output_ports [ dbGet [ dbGet top.terms.direction output - p ] .name ] editPin - pinWidth 0.08 - pinDepth 0.32 - fixOverlap 1 - unit TRACK - spreadDirection counterclockwise - layer 5 - spreadType START - spacing 4 - start 0 - 200 - pin $output_ports - fixedPin - side RIGHT dbSet top.terms.pStatus fixed #\u653e\u7f6eblockage 2. writeFPlanScript - selected - fileName ${project_root} / scripts / blockage_placement.tcl 3. source ${project_root} / scripts / blockage_placement.tcl #\u4e00\u4e9bendcap, welltap ### insert boundary cells (endcap) set endcap_prefix \"ENDCAP\" set endcap_left \"FILL2\" set endcap_right \"FILL2\" set endcap_top \"FILL1\" set endcap_bottom \"FILL1\" deleteFiller - prefix $endcap_prefix setEndCapMode - reset setEndCapMode - topEdge $endcap_top setEndCapMode - bottomEdge $endcap_bottom setEndCapMode - leftEdge $endcap_left setEndCapMode - rightEdge $endcap_left setEndCapMode - leftBottomCorner $endcap_bottom setEndCapMode - leftTopCorner $endcap_top setEndCapMode - rightBottomCorner $endcap_bottom setEndCapMode - rightTopCorner $endcap_top setEndCapMode - leftBottomEdge $endcap_left setEndCapMode - leftTopEdge $endcap_left setEndCapMode - rightBottomEdge $endcap_right setEndCapMode - rightTopEdge $endcap_right addEndCap - prefix $endcap_prefix ### create well tap cells (fix latch up) set welltap_prefix \"WELLTAP\" deleteFiller - prefix $welltap_prefix addWellTap - prefix $welltap_prefix - cell $welltap_ref - cellInterval 70 - checkerBoard 4_powerPlan \u00b6 ### remove all existing power routing editDelete - use { POWER } - shape { RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL } #Add power Stripe setAddStripeMode - reset setAddStripeMode - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal1 # \u6307\u5b9a\u6700\u5e95\u5c42\u548c\u6700\u9876\u5c42\u8981\u7528via\u8fde\u63a5\u7684\u662f\u54ea\u4e9b\u5c42 \uff0c \u6b64\u5904\u6211\u4eec\u53eacreate Metal1\u6700\u5e95\u5c42\u7684rails \uff0c \u6240\u4ee5top_layer\u548cbottom_layer\u90fd\u662fMetal1 \u3002 addStripe - nets { VDD } - layer Metal1 - direction horizontal - width 0.120 - spacing 1.710 - set_to_set_distance 3.420 - start [expr 1.71 - 0.120 / 2.0 ] - stop $die_y1 - area $die_area - area_blockage $macro_region # - nets \u6307\u5b9a\u662fVDD #-layer \u6307\u5b9a\u4f7f\u7528\u7684\u5c42\uff0c\u6b64\u5904\u662fMetal1 #-direction \u6307\u5b9a\u65b9\u5411\uff0c\u6b64\u5904\u4e3ahorizontal #-width \u4e00\u822c\u6765\u8bf4\u662fstd cell\u7684VDD\u7684width\u662f\u591a\u5c11\u5c31\u8bbe\u4e3a\u591a\u5c11\uff0c\u4e0b\u56fe\u6240\u793a\u662f0.12\uff0c\u6240\u4ee5\u6211\u4eec\u4e5f\u8bbe\u4e3a0.12 addStripe - nets { VSS } - layer Metal1 - direction horizontal - width 0.120 - spacing 1.710 - set_to_set_distance 3.420 - start [expr 1.71 * 2 - 0.120 / 2.0 ] - stop $die_y1 - area $die_area - area_blockage $macro_region ##\u7ed9macro\u901a\u8fc7ring\u52a0\u4e0apower strip ### create power rings for memory cells {Metal8 & Metal9} setAddRingMode - reset deselectAll selectInst [ dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name ] setAddRingMode - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addRing - nets { VDD VSS } - type block_rings - around selected - layer { top Metal9 bottom Metal9 left Metal8 right Metal8 } - width { top 5 bottom 5 left 5 right 5 } - spacing { top 1.25 bottom 1.25 left 1.25 right 1.25 } - offset { top 5 bottom 5 left 5 right 5 } deselectAll ### create power stripes (Metal8 and Metal9) #editDelete -use {POWER} -shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL} setAddStripeMode - reset setAddStripeMode - break_at { block_ring } - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addStripe - nets { VDD VSS } - layer Metal9 - direction horizontal - width 5 - spacing 1.25 - set_to_set_distance 72 - start_from bottom - start_offset 40 - stop_offset 0 - block_ring_top_layer_limit Metal9 - block_ring_bottom_layer_limit Metal1 setAddStripeMode - reset setAddStripeMode - break_at { block_ring } - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addStripe - nets { VDD VSS } - layer Metal8 - direction vertical - width 5 - spacing 1.25 - set_to_set_distance 75 - start_from left - start_offset 35 - stop_offset 0 - block_ring_top_layer_limit Metal9 - block_ring_bottom_layer_limit Metal1 #check set report_drc_dir ${project_root} / reports / ${current_step} file mkdir ${report_drc_dir} verify_drc - limit 99999 - report ${report_drc_dir} / verify_drc.rpt # \u7ed9\u4e00\u4e2aerror\u6570\u91cf\u7684\u9650\u5236 - limit 99999 verifyConnectivity - net { VDD VSS } - error 99999 - report ${report_drc_dir} / verifyConnectivity.rpt # \u7ed9\u4e00\u4e2aerror\u6570\u91cf\u7684\u9650\u5236 - limit 99999 redirect - tee ${report_drc_dir} / checkPlace.rpt { checkPlace } \u53ef\u4ee5\u5728\u8fd9\u91cc\u67e5\u770b\u62a5\u544a\uff1a #\u4e0a\u9762\u8fd9\u4e2abug\uff1a deleteRouteBlk - name $rblkg_prefix 5_place_opt \u00b6 setDesignMode -node\uff0c\u522b\u79f0\u201c\u8d85\u7ea7\u5f00\u5173\u201d\uff0c\u662f\u6bd4\u8f83\u91cd\u8981\u7684\u4e00\u4e2a\u8bbe\u7f6e\uff0c\u53ef\u4ee5\u9488\u5bf9 \u67d0\u4e00\u79cd\u7279\u5b9a\u7684\u5de5\u827a\u505a\u4e00\u4e9b\u57fa\u7840\u7684\u8bbe\u7f6e \u3002\u5b83\u7684\u9009\u9879\u5f88\u591a\uff0c\u5206\u522b\u5bf9\u5e94\u4e0d\u540c Foundary \u7684\u4e0d\u540c\u5de5\u827a\u7684\u533a\u522b\uff0cN \u7cfb\u5217\u5c31\u662f\u53f0\u79ef\u7535\u7684\uff0cS \u7cfb\u5217\u5c31\u662f\u4e09\u661f\u7684\u3002\u3002\u3002 -process\uff0c\u76f8\u6bd4\u4e8e-node\uff0c-process \u662f\u66f4 \u901a\u7528\u7684\u8bbe\u7f6e \uff0c\u56e0\u4e3a\u53ef\u4ee5\u770b\u5230-node \u91cc\u9762\u7684\u90fd\u662f 20 \u4ee5\u4e0b\u7684\uff0c\u6b64\u5904\u7528\u5230\u7684\u5de5\u827a\u662f 45\uff0c\u6240\u4ee5\u4f7f\u7528\u66f4\u4e3a\u901a\u7528\u7684-process 45\u3002\u5728\u6210\u719f\u7684\u5de5\u827a\u4e2d\uff0c\u90fd\u6709\u7279\u5b9a\u7684\u6570\u5b57\u53bb\u4ee3\u66ff\uff0c\u6bd4\u5982 40\uff0c28 \u7b49\u7b49\u3002 -topRoutingLayer,-bottomRoutingLayer. \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u53ea\u80fd\u7528\u54ea\u4e9b\u5c42\u8fdb\u884c\u7ed5\u7ebf setAnalysisMode -analysisType {single | bcwc | onChipVariation} \u5176\u4e2d(onChipVariation)\u6a21\u62df\u7684 PVT \u6761\u4ef6\u7684\u504f\u5dee\u4f1a\u66f4\u63a5\u8fd1\u5b9e\u9645\u60c5\u51b5\uff0c\u4f1a\u51cf\u5c11\u4e00\u4e9b\u4e0d\u5fc5\u8981\u7684\u60b2\u89c2\u91cf\u3002 \u4e00\u822c\u90fd\u7528 OCV -cppr \u662f\u5173\u4e8e clock line \u4e0a\u7684 common path \u7684\u4e00\u4e2a\u5904\u7406\u65b9\u5f0f setOptMode -addInstancePrefix, -addNetPrefix \u5de5\u5177\u5728\u4f18\u5316\u7684\u8fc7\u7a0b\u4e2d\u4f1a\u589e\u52a0\u5f88\u591a\u65b0\u7684 Cell\uff0c\u5bf9\u4e8e\u8fd9\u4e9b Cell\uff0c\u6211\u4eec\u5e0c\u671b\u4ed6\u4eec\u90fd\u5e26\u4e00\u4e2a\u6211\u4eec\u80fd\u5feb\u901f\u8fa8\u522b\u4ed6\u4eec\u7684\u540d\u5b57\u3002\u4e5f\u5c31\u662f Prefix\uff08\u524d\u7f00\uff09\u3002\u5f53\u7136\uff0c\u53ef\u4ee5\u7ed9 Instance \u52a0 Prefix\uff0c\u90a3\u4e48\u4e5f\u53ef\u4ee5\u7ed9 Net \u52a0 Prefix e.g.: setOptMode - addInstancePrefix \"PRECTS_\" - addNetPrefix \"PRECTS_NET_\" -powerEffort {none|low|high} -maxDensity -maxLength setTieHiLoMode \u8fd9\u6761\u547d\u4ee4\u672c\u8eab\u53ea\u662f\u53bb\u63a7\u5236\u90a3\u4e9b\u52a0\u7684 Tie-high \u548c Tie-low \u7684 Cell\uff0c\u4e5f\u5c31\u662f\u8bf4\u5728\u7535\u8def\u4e2d\u67d0\u4e9b\u5730\u65b9\u7535\u5e73\u9700\u8981\u62c9\u9ad8\u548c\u62c9\u4f4e\uff0c\u5c31\u9700\u8981 \u4e13\u95e8\u7684 Cell \u53bb\u505a\u8fd9\u4e9b\u8fde\u63a5\u3002 -maxFanout 2 \uff0c\u5c31\u662f\u8bbe\u7f6e\u4e00\u4e2a Tie cell \u53ef\u4ee5\u8fde\u63a5\u51e0\u4e2a Fanout\u3002\u82e5\u8bbe\u7f6e\u7684\u592a\u5927\uff0c\u53ef\u80fd\u51fa\u73b0\u7684\u95ee\u9898\uff1a\u9700\u8981\u62c9\u9ad8\u7684\u65f6\u5019\u62c9\u4e0d\u9ad8\uff0c\u9700\u8981\u62c9\u4f4e\u7684\u65f6\u5019\u62c9\u4e0d\u4f4e\u3002\u82e5\u662f\u8bbe\u7f6e\u7684\u592a\u5c0f\uff0c\u53ef\u80fd\u5bfc\u81f4 Tie Cell \u6700\u540e\u5c40\u90e8\u7684 density \u4f1a\u51fa\u73b0\u95ee\u9898\u3002 -honorDontTouch true \uff0c\u5c31\u662f\u8bbe\u7f6e\u4e3a honorDontTouch \u7684\u60c5\u51b5\u4e0b\u5230\u5e95\u8981\u4e0d\u8981\u52a0 Tie\uff0c\u4e00\u822c\u52a0\u7684 DontTouch \u90fd\u662f\u5de5\u7a0b\u5e08\u81ea\u5df1\u52a0\u7684\uff0c\u4e5f\u5c31\u662f\u771f\u7684\u4e0d\u5e0c\u671b\u52a8\u7684\u5730\u65b9\uff0c\u6240\u4ee5\u8bbe\u7f6e\u4e3a true -honorDontUse true\uff0c\u540c\u4e0a\u4e00\u6837\uff0c\u662f\u5de5\u7a0b\u5e08\u771f\u7684\u4e0d\u9700\u8981\u7528\u5230\u7684\uff0c\u6240\u4ee5\u8bbe\u7f6e\u4e3a true\u3002 -prefix \u201cPRECTS_TIE_\u201d , \u7ed9\u52a0\u7684 Tie cell \u52a0\u4e00\u4e2a Prefix\uff08\u524d\u7f00\uff09\u3002\u4fbf\u4e8e\u8bc6\u522b\u3002 -cell {TIEHI TIELO} \u5c31\u662f\u6307\u5b9a\u6211\u4eec\u9700\u8981\u52a0\u7684 Tie Cell \u7684\u7c7b\u578b setNanoRouteMode \u8fd9\u91cc\u7684\u7ed5\u7ebf\u662f global route -routeWithTimingDriven -true \u4e5f\u5c31\u662f\u544a\u8bc9\u5de5\u5177\u5728\u7ed5\u7ebf\u7684\u65f6\u5019\u8003\u8651\u65f6\u5e8f\u3002 group_path, setPathGroupOptions -effortLevel \u5bf9\u4e0d\u540c\u7684 path group \u7684\u5173\u6ce8\u4e0d\u4e00\u6837\uff0c\u5982\u6b64\u5904\uff0c\u6211\u4eec \u5173\u5fc3 reg2reg \uff0c\u6240\u4ee5\u628a reg2reg \u7684 effortLevel \u8bbe\u7f6e\u4e3a high set_dont_use_cells \u4e00\u822c\u7528\u4e8e\u4f18\u5316 PPA \u7684\u65f6\u5019, \u628a\u4e00\u4e9b\u9762\u79ef\u5927\u7684, \u529f\u8017\u5927\u7684\u5220\u6389 set_clock_uncertainty set_clock_uncertainty 150 [all_clocks] -setup place : jitter + clock skew + route correlation (si) + extra margin clock : jitter + route correlation (si) + extra margin route : jitter + extra margin signoff : jitter + extra margin set_max_transition \u4e00\u822c\u53ef\u4ee5\u6309\u7167 clock_cycle \u7684\u6bd4\u4f8b\u6765\u5b9a\uff0c\u5bf9 clock \u4e0a\u9762\u7684 transition \u4e00\u822c\u5b9a\u4e3a 5%-8%\uff0c\u5bf9 data \u4e0a\u9762\u7684 transition \u4e00\u822c\u5b9a\u4e3a 15%-20% \u5e93\u91cc\u9762\u4e5f\u6709\u4e00\u4e9b\u5173\u4e8e max_transition \u7684\u9650\u5236, \u4f46\u662f\u5f80\u5f80\u6bd4\u8f83\u5bbd\u677e, \u9700\u8981\u81ea\u5df1\u8bbe\u7f6e -clock_path xxx [all_clocks] -data_path xxx [all_clocks] -override, \u8986\u76d6\u5176\u4ed6\u5730\u65b9\u7684\u5173\u4e8e max_transition \u7684\u8bbe\u7f6e place_opt_design \u4f7f\u7528 GigaPlace \u8fdb\u884c\u5e03\u5c40\u4f18\u5316 -expanded_views \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u4e0d\u8981\u505a view \u7684 merge -out_dir \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u8f93\u51fa\u7684 path \u653e\u5728\u54ea\u4e2a\u5730\u65b9 -prefix \u201dinnovus_placeopt\u201c 6_CTS \u00b6 set_ccopt_property \u67e5\u770b clk_buffer \u79cd\u7c7b\uff1a get_lib_cell *CLK*BUF* \uff0c\u4e00\u822c\u4e0d\u9009 hvt buffer_cells clock_gating_cells use_inverters effort max_fanout target_skew target_max_trans target_insertion_delay route_type use_estimated_routes_during_final_implementation add_ndr NDR:(Non-Default Rule) clock \u4e0a\u7684 route \u9700\u8981\u548c standard cell \u4e0a\u7684\u4e0d\u4e00\u6837\uff0c\u9700\u8981\u66f4\u5927\u7684\u95f4\u8ddd\u3002\u3002\u3002 ccopt_design 7_cts_opt \u00b6 optDesign -expandedViews -setup -hold -drv -outDir \"myreports/${current_step}/innovus_clockopt\" -postCTS -prefix \"innovus_clockopt\" 8_route \u00b6 \u4f18\u5316 \u00b6 \u4f18\u5316\u76ee\u6807 \u00b6 \u65f6\u5e8f(Performance) \u8bbe\u8ba1\u89c4\u5219(DRV): transition(slew)/cap/wire length setup / hold /recovery/ removal /other \u566a\u58f0: Sl violation \u529f\u8017(Power): leakage/internal/switching \u9762\u79ef(Area): total standard cell area DFM: \u7535\u8fc1\u79fb(EM) innovus \u4f18\u5316\u6d41\u7a0b \u00b6 \u6709\u4e9b\u516c\u53f8\u4e0d\u505a postCTS_opt, \u5e94\u4e3a\u8fd8\u6ca1\u6709\u8fdb\u884c\u771f\u5b9e\u7684\u5e03\u7ebf\uff0cRC \u5ef6\u65f6\u4f30\u7b97\u4e0d\u51c6\uff0c\u5c24\u5176\u662f\u5bf9 hold \u6765\u8bf4\u3002 \u505a\u5173\u4e8e hold \u7684\u4f18\u5316\u662f\u5f88\u6709\u9650\u7684\uff0c\u57fa\u672c\u4e0a\u53ea\u6709\u63d2\u5165 buffer \u548c\u8c03\u6574 size\uff0cCTS \u4e4b\u540e\u57fa\u672c\u4e0d\u4f1a\u5c06\u5b58\u5728\u7684 buffer \u5220\u6389\uff0c\u56e0\u6b64\u4e00\u822c\u6ca1\u4ec0\u4e48\u4f18\u5316 \u5728 placement \u5c31\u5b58\u5728\u7684 vio \u5f88\u96be\u5728\u540e\u9762\u7684\u4f18\u5316\u4e2d\u53bb\u6389 \u6587\u4ef6\u540d\u79f0 \u00b6 install \u00b6 \u73af\u5883\uff1aubuntu20.04, innovus20 \u5b89\u88c5\u5305\uff1a innovus20_install \u4f9d\u8d56 \u00b6 sudo apt-get -y install openjdk-11-jdk sudo apt-get install ksh sudo apt-get install csh sudo apt-get install xterm sudo add-apt-repository ppa:linuxuprising/libpng12 sudo apt update sudo apt install libpng12-0 sudo apt install libjpeg62 sudo apt install libncurses5 1.\u8fdb\u5165 \u5b98\u7f51 \u4e0b\u8f7d Xbin.tgz \u8fd9\u4e2a\u6587\u4ef6 \u89e3\u538b \u00b6 #\u89e3\u538b3\u4e2ainnovus20\u538b\u7f29\u5305 #InstallScape\u662f\u4e00\u4e2a\u5b89\u88c5cadence\u8f6f\u4ef6\u7684\u5de5\u5177\uff0c\u89e3\u538b\u4ee5\u540e\u8fdb\u516503.InstallScape/iscape/bin/ sh iscape.sh \u5b89\u88c5 \u00b6 \u7b49\u5f85\uff0c\u5f39\u51fa\u7ec8\u7aef\u9009 no\uff0c\u7136\u540e\u56de\u8f66\u7ed3\u675f \u7834\u89e3 \u00b6 #\u5728crack\u6587\u4ef6\u5939\u4e2d ./1patch.sh /your/install/path python cdslicgen.py #\u751f\u6210license.dat cp patch/license.dat /path/you/want/to/place/License/ #\u628alicense\u653e\u5230\u4e00\u4e2a\u4f60\u8981\u653e\u7684\u4f4d\u7f6e cdslicgen.py \u7834\u89e3\u6539\u52a8\u5728\u8fd9\u91cc\uff0c\u6211\u53ea\u662f\u53d1\u73b0\u4e86\u522b\u4eba\u7684\u811a\u672c\u5728\u8fd9\u91cc\u4f1a\u62a5\u9519\uff0c\u6539\u4e86\u4e00\u70b9\uff1a \u73af\u5883\u53d8\u91cf \u00b6 \u6839\u636e\u4f60\u7684\u5b89\u88c5\u8def\u5f84\u548c license \u8def\u5f84\u5bf9\u5e94\u4fee\u6539 # >>> innovus initialize >>> export INNOVUS_HOME = /opt/EDA_Tools/cadence/innovus20 # license export LM_LICENSE_FILE = ${ INNOVUS_HOME } /License/license.dat export LD_LIBRARY_PATH = ${ LD_LIBRARY_PATH } : ${ INNOVUS_HOME } /tools.lnx86/lib/64bit: ${ INNOVUS_HOME } /tools.lnx86 export PATH = ${ PATH } : ${ INNOVUS_HOME } /tools.lnx86/bin # <<< innovus initialize <<< \u5927\u81f4\u7ed3\u675f \u00b6 innovus & \u5176\u4ed6\u76f8\u5173 bug \u00b6 1.libstdc++.so.6 Cadence Innovus2020 \u5728 Ubuntu20.04 \u4e0a\u7684\u5b89\u88c5\u6559\u7a0b\u3010\u8d85\u8be6\u7ec6\u3011_innovus \u5b89\u88c5-CSDN \u535a\u5ba2 sudo ln -s /lib/x86_64-linux-gnu/libstdc++.so.6.0.30 libstdc++.so.6 2.No LSB modules are available. sudo apt-get install lsb-core 3.place_opt_design \u540e terminate called after throwing an instance of 'std::runtime_error' what(): locale::facet::_S_create_c_locale name not valid Innovus terminated by internal (ABORT) error/signal... *** Stack trace: /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x12f9ffe5] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xa5)[0x12fa0456] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa5ef3] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler13executeActionEiP7siginfoPv+0x47)[0x7c97667] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler16executeSigActionEiP7siginfoPv+0x84)[0x7c98494] /lib/x86_64-linux-gnu/libc.so.6(+0x4251f)[0x7f2653c1951f] /lib/x86_64-linux-gnu/libc.so.6(pthread_kill+0x12c)[0x7f2653c6d9fc] /lib/x86_64-linux-gnu/libc.so.6(raise+0x15)[0x7f2653c19475] /lib/x86_64-linux-gnu/libc.so.6(abort+0xd2)[0x7f2653bff7f2] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xa2b9d)[0x7f265ac76b9d] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xae20b)[0x7f265ac8220b] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt9terminatev+0x16)[0x7f265ac82276] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(__cxa_throw+0x47)[0x7f265ac824d7] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt21__throw_runtime_errorPKc+0x3f)[0x7f265ac7951c] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5facet18_S_create_c_localeERP15_ _locale_structPKcS2_+0x27)[0x7f265aca5257] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5_ImplC2EPKcm+0x54)[0x7f265ac96d04] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6localeC1EPKc+0x144)[0x7f265ac978e4] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK11oiInstCntCL5printERKSsb+0x2a)[0x7490eaa] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15oiPhyDesignMcCL6createERK22oiPhyDesignGridParamCLiib+0x290)[0x74948e0] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17oiPhyInitDesignMci+0x22)[0x7495112] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d546fb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x693)[0x15257fe3] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_Eval+0x14)[0x20edce74] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5oiTcl9CmdInterp6evalOKEPKc+0x2d)[0x4d87a8d] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK14rdaOptDesignCL3runEv+0x9c3)[0x4d2b543] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d4da81] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xad2)[0x15258422] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6e)[0x20edcefe] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20f9270a] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20ef0150] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf3)[0x20f78753] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x37)[0x20f788b7] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x344)[0x4b68f44] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc6)[0xfb3bc66] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3b)[0x10cac8eb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x10cb4e70] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x10cc46ca] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x10cc43eb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xdf)[0x10ca8f0f] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20fdce36] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x86)[0x20f9e886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x128)[0x20f9eb88] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x7f265741b239] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x7f2656ad00c9] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x7f2656ad8953] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x7f265741a896] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2a8)[0x4b510d8] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_MainEx+0x176)[0x20f993c6] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(main+0x1d1)[0x41d4b71] /lib/x86_64-linux-gnu/libc.so.6(+0x29d8f)[0x7f2653c00d8f] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x7f)[0x7f2653c00e3f] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa2c1c] ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== gdb ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== Using: gdb Could not attach to process. If your uid matches the uid of the target process, check the setting of /proc/sys/kernel/yama/ptrace_scope, or try again as the root user. For more details, see /etc/sysctl.d/10-ptrace.conf ptrace: Operation not permitted. /home/pengxuan/Project/mylab/innovus/lab2/work/1314912: No such file or directory. \u53c2\u8003 \u00b6 Cadence Innovus2020 \u5728Ubuntu20.04\u4e0a\u7684\u5b89\u88c5\u6559\u7a0b\u3010\u8d85\u8be6\u7ec6\u3011_innovus\u5b89\u88c5-CSDN\u535a\u5ba2 innovus2020\u5b89\u88c5_innovus\u5b89\u88c5-CSDN\u535a\u5ba2 Ubuntu18.04\u5b89\u88c5Cadence Innovus2021_innovus\u5b89\u88c5-CSDN\u535a\u5ba2 \u53c2\u8003 \u00b6 \u5b98\u65b9\u6587\u6863\uff1aUserGuide, Command reference \u6570\u5b57\u540e\u7aef\u5b9e\u8badInnovus\u8f6f\u4ef6\u53ca\u540e\u7aef\u6d41\u7a0b\u4ecb\u7ecd1_\u54d4\u54e9\u54d4\u54e9_bilibili Innovus\u6d41\u7a0b\uff084\uff09-Route\u548cECO - \u77e5\u4e4e PDK \u00b6 DK\u5373Process Design Kit \u5de5\u827a\u8bbe\u8ba1\u5305\uff0c\u662f\u8fde\u63a5IC\u8bbe\u8ba1\u516c\u53f8\u3001\u4ee3\u5de5\u5382\u548cEDA\u516c\u53f8\u7684\u6865\u6881. PDK\u5305\u542b\u4e86\u4ece\u82af\u7247\u8bbe\u8ba1\u5230\u5236\u9020\u7684\u5404\u4e2a\u73af\u8282\u6240\u9700\u7684\u6570\u636e\u548c\u4fe1\u606f\uff0c\u4e3a\u4e86\u66f4\u76f4\u89c2\u5730\u4e86\u89e3\u5b83\uff0c\u6211\u4eec\u53ef\u4ee5\u5c06 PDK\u6bd4\u4f5c\u82af\u7247\u8bbe\u8ba1\u8fc7\u7a0b\u4e2d\u7684\u201c\u6307\u5bfc\u624b\u518c\u201d PDK\u7684\u4e3b\u8981\u4f5c\u7528\u662f\u5c06\u6676\u5706\u4ee3\u5de5\u5382\u7684\u5236\u9020\u5de5\u827a\u8981\u6c42\u8f6c\u5316\u4e3a\u82af\u7247\u8bbe\u8ba1\u5e08\u80fd\u591f\u7406\u89e3\u7684\u4fe1\u606f\u3002\u8bbe\u8ba1\u5e08\u5229\u7528PDK\u4e2d\u7684\u6570\u636e\u6765\u786e\u4fdd\u4ed6\u4eec\u7684\u8bbe\u8ba1\u80fd\u591f\u987a\u5229\u5236\u9020\uff0c\u5e76\u5c06PDK\u5bfc\u5165\u5230EDA\u8f6f\u4ef6\u4e2d\uff0c\u8fdb\u884c\u8bbe\u8ba1\u3001\u6a21\u62df\u548c\u9a8c\u8bc1\u3002\u4e00\u65e6\u5b8c\u6210\u8bbe\u8ba1\uff0c\u8bbe\u8ba1\u5e08\u5c31\u53ef\u4ee5\u5c06\u8bbe\u8ba1\u6587\u4ef6\u53d1\u9001\u7ed9\u6676\u5706\u4ee3\u5de5\u5382\u8fdb\u884c\u751f\u4ea7\u3002 A Process Design Kit (PDK) serves as the fundamental building block for integrated circuit (IC) design, playing a crucial role in transforming chip designs into silicon reality . These files serve as essential inputs for Electronic Design Automation (EDA) tools during chip design. Clients engage with a foundry's PDKs before production to ensure that their chip designs align with the foundry's capabilities and intended functionality.EDA Tool Ecosystem and PDK Integration. These tools rely on accurate PDK data to generate layouts, verify designs, and simulate performance. Standardized interfaces across diverse technology platforms enhance PDK usability. \u6982\u8ff0 \u00b6 \u751f\u6001 \u00b6 \u4e0a\u6e38\u5230\u4e0b\u6e38 \u91d1\u5c5e\u5c42 \u00b6 (59 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) PDK\u4e2d\u7684Design Layer\u548cMask Layer\u4ee5\u53caFEOL\u548cBEOL - \u77e5\u4e4e [!WARNING] \u6bcf\u4e2aPDK\u540d\u79f0\u4f1a\u6709\u4e9b\u4e0d\u4e00\u6837 AA \u00b6 \u79bb\u5b50\u6ce8\u5165\u7684\u4e3b\u8981\u4f4d\u7f6e POLY \u00b6 \u591a\u6676\u7845\u6750\u8d28\uff0c\u7535\u538b\u5c31\u662f\u538b\u5728\u4ed6\u4e0a\u9762 gate \u548c poly \u7684\u533a\u522b\uff1a poly\u6307\u7684\u662f\u591a\u6676\u7845\u8fd9\u79cd\u6750\u6599\uff0cgate\u6307\u7684\u662fmos\u7ba1\u7684\u6805\u6781\u3001\u6e90\u7ea7\u3001\u6f0f\u7ea7\u4e2d\u7684\u6805\u6781 \u5728\u5f88\u591a\u5c3a\u5bf8\u7684\u5de5\u827a\u4e2d\uff0cmos\u7ba1\u7684\u6805\u6781\u662f\u7528poly\u8fd9\u79cd\u6750\u6599\u5236\u4f5c\u7684\u3002 \u4f46\u662fpoly\u4e0d\u4ec5\u53ef\u4ee5\u7528\u5728\u6805\u6781\u8fd9\u4e2a\u5730\u65b9\uff0c\u5728\u4e00\u4e9b\u5c0f\u7684cell\u4e2d\uff0cpoly\u53ef\u4ee5\u7528\u6765\u505a\u77ed\u8ddd\u79bb\u7684\u5bfc\u7ebf\u8d77\u8fde\u63a5\u7684\u4f5c\u7528\uff0c\u4ee5\u6b64\u6765\u51cf\u5c11\u8fd9\u4e2acell\u6240\u7528\u7684metal\u7684\u5c42\u6570\u3002 PC \u00b6 poly connect layer CT \u00b6 \u4e0b\u9762\u6676\u4f53\u7ba1Drain/Source\u8ddf\u4e0a\u9762\u91d1\u5c5e\u7ebf\u7684\u8fde\u63a5\u5c42 GT \u00b6 gate Mx \u00b6 \u91d1\u5c5e\u5c42 Vx \u00b6 \u8fc7\u5b54 Fin \u00b6 for FinFET \u6587\u4ef6\u6c47\u603b \u00b6 sp/cdl \u00b6 \u6a21\u62df\u7f51\u8868 cdl \u57fa\u672c\u662f spcie \u683c\u5f0f\u7684\uff0c\u7565\u6709\u4e0d\u540c\uff0c\u4e3b\u8981\u662f\u7528\u6765\u505aLVS\u7684\uff0c\u53ea\u5305\u542b LVS \u4e2d\u9700\u8981\u6bd4\u8f83\u7684\u53c2\u6570\u3002\u901a\u8fc7\u5b50\u7535\u8def\u7684\u5f62\u5f0f\u6765\u5199\u7684\uff0c\u5373\u4f7f\u662f\u9876\u5c42\u5355\u5143\uff0c\u4e5f\u8981\u7528\u5b50\u7535\u8def\u5f62\u5f0f\u3002 spice\u5219\u7565\u6709\u4e0d\u540c\uff0c\u9876\u5c42\u6a21\u5757\u6ca1\u6709\u5b50\u7535\u8def\u7684\u5916\u6846\u3002\u4e5f\u53ef\u4ee5\u7528\u6765\u505aLVS\uff0c\u9700\u8981\u624b\u52a8\u63d0\u53d6\u3002\u76f4\u63a5\u63d0\u53d6\u7684\u4e3acdl\u5f62\u5f0f\u7684\u3002spice\u8fd8\u53ef\u4ee5\u7528\u6765==\u4eff\u771f==\u3002 \u8bed\u6cd5 \u00b6 \u884c\u7c7b\u578b \uff1a\u4ee5 * \u5f00\u5934\u4e3a\u6ce8\u91ca\uff0c + \u8868\u793a\u4e0a\u4e00\u884c\u7eed\u884c\uff1b . \u5f00\u5934\u662f\u63a7\u5236\u8bed\u53e5\uff0c\u5982 .TITLE \u3001 .LIB \u3001 .PARAM \u3001 .OP \u3001 .AC \u3001 .TRAN \u3001 .TEMP \u3001 .OPTION \u3001 .PRINT \u7b49\u3002 \u5143\u4ef6\u8bed\u6cd5 \uff1a\u9996\u5b57\u6bcd\u533a\u5206\u5668\u4ef6\u7c7b\u578b\uff0c\u540e\u63a5\u8282\u70b9\u5217\u8868\u548c\u53c2\u6570\uff1b\u5e38\u89c1\u5982 Rname n1 n2 value \u3001 Cname n1 n2 value \u3001 Mname nd ng ns nb model L=... W=... \u3001 Vname n+ n- type(...) \u3002 \u5b50\u7535\u8def \uff1a\u7528 .SUBCKT name pin1 pin2 ... \u5b9a\u4e49\uff0c\u5185\u90e8\u53ef\u5b9e\u4f8b\u5316\u5668\u4ef6\u6216\u5176\u4ed6\u5b50\u7535\u8def\uff0c\u7ed3\u675f\u7528 .ENDS name \u3002\u5b9e\u4f8b\u5316\u8bed\u6cd5\u4e3a Xname node... subckt_name [\u53c2\u6570] \u3002 \u6a21\u578b\u4e0e\u5e93 \uff1a\u901a\u8fc7 .MODEL \u5b9a\u4e49\u7b80\u5355\u6a21\u578b\uff0c\u6216\u7528 .LIB filepath libname \u5f15\u7528\u5de5\u827a\u5e93\uff1b\u8c03\u7528\u65f6\u5728\u5668\u4ef6\u884c\u5199\u6a21\u578b\u540d\u3002 \u5206\u6790\u4e0e\u8f93\u51fa \uff1a\u5728\u4e3b\u4f53\u7ed3\u6784\u540e\u653e\u7f6e\u5206\u6790\u6307\u4ee4\uff08\u5982 .DC \u3001 .TRAN \uff09\u548c\u8f93\u51fa\u63a7\u5236\uff08\u5982 .PRINT \u3001 .MEASURE \uff09\uff0c\u6587\u4ef6\u4ee5 .END \u7ed3\u675f\u3002 \u53c2\u8003\uff1a \u3010HSPICE\u3011\u8f93\u5165\u7f51\u8868\u6587\u4ef6 --- \u57fa\u672c\u5185\u5bb9_hspice\u5199\u7f51\u8868-CSDN\u535a\u5ba2 LEF \u00b6 \uff08library exchange format\uff09, \u53eb\u5e93\u4ea4\u6362\u683c\u5f0f\uff0c \u5b83\u662f\u63cf\u8ff0\u5e93\u5355\u5143\u7684\u7269\u7406\u5c5e\u6027\uff0c\u5305\u62ec\u7aef\u53e3\u4f4d\u7f6e\u3001\u5c42\u5b9a\u4e49\u548c\u901a\u5b54\u5b9a\u4e49\u3002 \u5b83\u62bd\u8c61\u4e86\u5355\u5143\u7684\u5e95\u5c42\u51e0\u4f55\u7ec6\u8282\uff0c\u63d0\u4f9b\u4e86\u8db3\u591f\u7684\u4fe1\u606f\uff0c\u4ee5\u4fbf\u5141\u8bb8\u5e03\u7ebf\u5668\u5728\u4e0d\u5bf9\u5185\u90e8\u5355\u5143\u7ea6\u675f\u6765\u8fdb\u884c\u4fee\u8ba2\u7684\u57fa\u7840\u4e0a\u8fdb\u884c\u5355\u5143\u8fde\u63a5\u3002 \u5305\u542b\u4e86==\u5de5\u827a\u7684\u6280\u672f\u4fe1\u606f==\uff0c\u5982\u5e03\u7ebf\u7684\u5c42\u6570\u3001\u6700\u5c0f\u7684\u7ebf\u5bbd\u3001\u7ebf\u4e0e\u7ebf\u4e4b\u95f4\u7684\u6700\u5c0f\u8ddd\u79bb\u4ee5\u53ca\u6bcf\u4e2a\u88ab\u9009\u7528 cell\uff0cBLOCK\uff0cPAD \u7684\u5927\u5c0f\u548c pin \u7684\u5b9e\u9645\u4f4d\u7f6e\u3002 cell\uff0cPAD \u7684\u8fd9\u4e9b\u4fe1\u606f\u7531\u5382\u5bb6\u63d0\u4f9b\u7684 LEF \u6587\u4ef6\u7ed9\u51fa\uff0c\u81ea\u5df1\u5b9a\u5236\u7684 BLOCK \u7684 LEF \u6587\u4ef6\u63cf\u8ff0\u7ecf ABSTRACT \u540e\u751f\u6210\uff0c\u53ea\u8981\u628a\u8fd9\u4e24\u4e2a LEF \u6587\u4ef6\u6574\u5408\u8d77\u6765\u5c31\u53ef\u4ee5\u4e86\u3002 \u6848\u4f8b DATABASE MICRONS 2000 \u8868\u793a 1 \u5fae\u7c73 = 2000DBU\u3002 \u6709\u4e9b.lef\u4f1a\u5b9a\u4e49\u4e3a DISTANCE MICRONS <dbu> MANUFACTURINGGRID 0.0005 ; 0.0005 \u5fae\u7c73 = 1/2000 \u5fae\u7c73\uff0c\u8bf4\u660e\u6700\u5c0f\u7f51\u683c\u662f 1 DBU\u3002 LAYER Metal1 TYPE ROUTING ; DIRECTION HORIZONTAL ; PITCH 0.19 0.19 ; WIDTH 0.06 ; AREA 0.02 ; SPACINGTABLE PARALLELRUNLENGTH 0 WIDTH 0 0.06 WIDTH 0.1 0.1 WIDTH 0.75 0.25 WIDTH 1.5 0.45 ; SPACING 0.09 ENDOFLINE 0.09 WITHIN 0.025 ; END Metal1 LAYER Via1 TYPE CUT ; SPACING 0.07 ; WIDTH 0.07 ; END Via1 SITE CoreSite CLASS CORE ; SIZE 0.2 BY 1.71 ; END CoreSite DEF \u00b6 \uff08design exchange format\uff09\uff0c\u53eb\u8bbe\u8ba1\u4ea4\u6362\u683c\u5f0f \u5b83\u63cf\u8ff0\u7684\u662f \u5b9e\u9645\u7684\u8bbe\u8ba1\uff0c\u5bf9\u5e93\u5355\u5143\u53ca\u5b83\u4eec\u7684\u4f4d\u7f6e\u548c\u8fde\u63a5\u5173\u7cfb\u8fdb\u884c\u4e86\u5217\u8868\uff0c\u4f7f\u7528 DEF \u6765\u5728\u4e0d\u540c\u7684\u8bbe\u8ba1\u7cfb\u7edf\u95f4\u4f20\u9012\u8bbe\u8ba1\uff0c\u540c\u65f6\u53c8\u53ef\u4ee5\u4fdd\u6301\u8bbe\u8ba1\u7684\u5185\u5bb9\u4e0d\u53d8\u3002DEF \u4e0e\u53ea\u4f20\u9012\u51e0\u4f55\u4fe1\u606f\u7684 GDSII \u4e0d\u4e00\u6837\u3002\u5b83\u8fd8\u7ed9\u51fa\u4e86\u5668\u4ef6\u7684\u7269\u7406\u4f4d\u7f6e\u5173\u7cfb\u548c\u65f6\u5e8f\u9650\u5236\u7b49\u4fe1\u606f\u3002 \u6848\u4f8b\uff1a \u7248\u56fe\u9762\u79ef DIEAREA ( 0 0 ) ( 390800 383040 ) ; \u6570\u5b57\u6807\u51c6\u5355\u5143\u884c\u4fe1\u606f\uff1a ROW ROW_93 CoreSite 0 318060 N DO 977 BY 1 STEP 400 0 ROW ROW_93\uff1a\u884c\u540d\uff08\u552f\u4e00\u6807\u8bc6\uff09\u3002 CoreSite\uff1a\u5f15\u7528\u7684 SITE \u7c7b\u578b\uff08\u5728 LEF \u91cc\u5b9a\u4e49\u5355\u5143\u9ad8\u5ea6/\u5bf9\u9f50\u7f51\u683c\uff09\u3002 0 318060\uff1a\u884c\u8d77\u70b9\u5750\u6807 (x y)\u3002 N \u6216 FS\uff1a\u884c\u7684\u671d\u5411/\u7ffb\u8f6c\u3002N=\u4e0d\u7ffb\u8f6c\u671d\u4e0a\uff0cFS=\u6cbf X \u8f74\u7ffb\u8f6c\u4e14\u884c\u65b9\u5411\u53cd\u5411\u3002 DO 977 BY 1\uff1a\u91cd\u590d\u6b21\u6570\uff0cX \u65b9\u5411 977 \u4e2a site\uff0cY \u65b9\u5411 1 \u884c\u3002 STEP 400 0\uff1a\u76f8\u90bb\u91cd\u590d\u7684\u6b65\u957f\uff08X \u6b65\u957f 400\uff0cY \u6b65\u957f 0\uff09\uff0c\u5bf9\u5e94 site \u5bbd\u5ea6\u548c\u884c\u95f4\u8ddd\u3002 \u6bcf\u884c\u672b\u5c3e ;\uff1a\u8bed\u53e5\u7ed3\u675f\u3002 \u4e3a\u4ec0\u4e48\u662f STEP 400 0? \u5df2\u77e5\uff1a UNITS DISTANCE MICRONS 2000 CoreSite \u5bbd\u5ea6 0.2 \u5fae\u7c73 \u2192 0.2 * 2000 = 400 DBU\uff0c\u56e0\u6b64 X \u6b65\u957f\u5199\u6210 400 TRACK \u4fe1\u606f\uff1a TRACKS X 200 DO 977 STEP 400 LAYER Metal9 ; \u5728 X \u65b9\u5411\u7684\u626b\u63cf\u7ebf\u4e0a\u653e\u7f6e 977 \u6761\u5e73\u884c\u4e8e Y \u8f74\u7684\u8f68\u8ff9\uff0c\u8d77\u59cb\u4e8e x=200\uff08DBU\uff09\uff0c\u76f8\u90bb\u8f68\u8ff9\u7684\u95f4\u8ddd 400\uff08DBU\uff09\uff0c\u9002\u7528\u4e8e Metal9\u3002 TRACKS Y 950 DO 503 STEP 760 LAYER Metal9 ; \u5728 Y \u65b9\u5411\u7684\u626b\u63cf\u7ebf\u4e0a\u653e\u7f6e 503 \u6761\u5e73\u884c\u4e8e X \u8f74\u7684\u8f68\u8ff9\uff0c\u8d77\u59cb\u4e8e y=950\uff08DBU\uff09\uff0c\u95f4\u8ddd 760\uff08DBU\uff09\uff0c\u9002\u7528\u4e8e Metal9\u3002 \u6ce8\u610f\uff0c\u6839\u636eTRACK\u7b97\u9762\u79ef\u4e0d\u662f\uff1a200+977*400 = 391000 \u800c\u662f\uff1a \u8fd9\u4e2a\u53ef\u4ee5\u4e0d\u7b49\u4e8ediearea GCELLGRID X 0 DO 65 STEP 6000 ; GCELLGRID X 384000 DO 2 STEP 6800 ; GCell \uff0865-1\uff09*6000 = 384000 384000+6800 = 390800 == die_are.width Lib \u00b6 \u6587\u672c\u683c\u5f0f: .lib \u6587\u4ef6\u901a\u5e38\u662f\u6587\u672c\u6587\u4ef6\uff0c\u4f7f\u7528\u4eba\u7c7b\u53ef\u8bfb\u7684 ASCII \u6587\u672c\u6765\u63cf\u8ff0\u3002 \u6807\u51c6\u5316: .lib \u6587\u4ef6\u4f7f\u7528\u7684\u662f Liberty \u683c\u5f0f \uff0c\u8fd9\u662f\u4e00\u4e2a\u4e1a\u754c\u6807\u51c6\uff0c\u7528\u4e8e\u63cf\u8ff0\u7535\u5b50\u7535\u8def\u5e93\u7684\u6027\u80fd\u3002 \u53ef\u643a\u5e26\u6027\u548c\u53ef\u8bfb\u6027: \u7531\u4e8e\u5b83\u662f\u4e00\u4e2a\u6587\u672c\u6587\u4ef6\uff0c\u6240\u4ee5\u5f88\u5bb9\u6613\u901a\u8fc7\u6587\u672c\u7f16\u8f91\u5668\u67e5\u770b\u548c\u4fee\u6539\uff0c\u5e76\u4e14\u5bb9\u6613\u5728\u4e0d\u540c\u7684\u8bbe\u8ba1\u5de5\u5177\u548c\u5e73\u53f0\u4e4b\u95f4\u8f6c\u79fb\u3002 \u7528\u9014: Liberty \u6587\u4ef6\u4e3b\u8981\u7528\u4e8e\u903b\u8f91\u5408\u6210\u548c\u9759\u6001\u65f6\u5e8f\u5206\u6790\uff08STA\uff09\u3002\u5b83\u5305\u542b\u6709\u5173\u5355\u5143\uff08\u5982\u95e8\u3001\u89e6\u53d1\u5668\u7b49\uff09\u7684\u65f6\u5e8f\u548c\u529f\u8017\u7279\u6027 \u8fde\u7ebf\u8d1f\u8f7d\u6a21\u578b\uff08wire load models\uff09\uff1a\u7535\u963b\u3001\u7535\u5bb9\u3001\u9762\u79ef\u3002 \u5de5\u4f5c\u73af\u5883/\u6761\u4ef6\uff08Operating conditions\uff09:\u5236\u7a0b\uff08process\uff09\uff08\u7535\u538b\u548c\u6e29\u5ea6\u7684\u6bd4\u4f8b\u56e0\u6570k\uff0c\u8868\u793a\u4e0d\u540c\u7684\u73af\u5883\u4e4b\u95f4\uff0c\u5404\u53c2\u6570\u7f29\u653e\u7684\u6bd4\u4f8b\uff09 \u8bbe\u8ba1\u89c4\u5219\u7ea6\u675f\uff08Design \uff09:\u6700\u5927\u6700\u5c0f\u7535\u5bb9\u3001\u6700\u5927\u6700\u5c0f\u8f6c\u6362\u65f6\u95f4\u3001\u6700\u5927\u6700\u5c0f\u6247\u51fa\u3002 \u5ef6\u8fdf\u6a21\u578b\uff1a\u6307\u660e\u5728\u8ba1\u7b97\u5ef6\u8fdf\u65f6\u7528\u7684\u90a3\u4e2a\u6a21\u578b\uff0c\u4e3b\u8981\u6709generic_cmos(\u9ed8\u8ba4\u503c)\u3001table-lookup(\u975e\u7ebf\u6027\u6a21\u578b)\u3001piecewise-cmos(optional)\u3001dcm(Delay Calculation Module)\u3001polynomial\u3002\u8fd9\u4e2a\u5e93\u4f7f\u7528\u7684\u975e\u7ebf\u6027\u6a21\u578b\u3002 Design Compiler\u5de5\u5177\u672c\u8eab\u662f\u6ca1\u6709\u5355\u4f4d\u7684\u3002\u7136\u800c\u5728\u5efa\u7acb\u5de5\u827a\u5e93\u548c\u4ea7\u751f\u62a5\u544a\u65f6\uff0c\u5fc5\u987b\u8981\u6709\u5355\u4f4d\u3002\u5e93\u4e2d\u67096\u4e2a\u5e93\u7ea7\u5c5e\u6027\u5b9a\u4e49\u5355\u4f4d:time_ unit(\u65f6\u95f4\u5355\u4f4d)\u3001voltage_unit(\u7535\u538b\u5355\u4f4d)\u3001current_ unit(\u7535\u6d41\u5355\u4f4d)\u3001pulling_resistance_unit(\u4e0a/\u4e0b\u62c9\u7535\u963b\u5355\u4f4d)\u3001capacitive_load_unit(\u7535\u5bb9\u8d1f\u8f7d\u5355\u4f4d)\u3001leakage_power_unit(\u6f0f\u7535\u529f\u8017\u5355\u4f4d)\u3002 I/Opad\u5c5e\u6027\uff08pad attributes\uff09\uff1a\u4e3b\u8981\u5c31\u662f\u5b9a\u4e49I/O\u5f15\u811a\u7684\u7535\u5e73\u5c5e\u6027\uff0c\u544a\u8bc9\u4f60\u8f93\u5165\u662fCOMS\u8fd8\u662fTTL\uff0c\u4ec0\u4e48\u65f6\u5019\u8fbe\u5230\u9ad8\u7535\u5e73\u3001\u4ec0\u4e48\u65f6\u5019\u662f\u4f4e\u7535\u5e73\u3002 \u7ebf\u8d1f\u8f7d\u6a21\u578b\uff08wire-loads\uff09 DC\u91c7\u7528wire-load\u6a21\u578b\u5728 \u5e03\u5c40\u524d \u9884\u4f30\u8fde\u7ebf\u7684\u5ef6\u65f6\u3002\u901a\u5e38\uff0c\u5728\u5de5\u827a\u5e93\u4e2d\uff0c\u6839\u636e\u4e0d\u540c\u7684\u82af\u7247\u9762\u79ef\u7ed9\u51fa\u4e86\u51e0\u79cd\u6a21\u578b\uff08\u4e0a\u56fe\u6240\u793a\uff09\u3002\u8fd9\u4e9b\u6a21\u578b\u5b9a\u4e49\u4e86 \u7535\u5bb9\u3001\u7535\u963b\u4e0e\u9762\u79ef\u56e0\u5b50 \u3002\u6b64\u5916\uff0c\u5bfc\u7ebf\u8d1f\u8f7d\u6a21\u578b\u8fd8\u8bbe\u7f6e\u4e86slope\u4e0efanout_length\uff0cfanout-length\u8bbe\u7f6e\u4e86\u4e0e\u6247\u51fa\u6570\u76f8\u5173\u7684\u5bfc\u7ebf\u7684\u957f\u5ea6\u3002 \u6709\u65f6\u5019\uff0c\u9664\u4e86\u6247\u51fa\u4e0e\u957f\u5ea6\uff0c\u8be5\u5c5e\u6027\u8fd8\u5305\u62ec\u5176\u4ed6\u53c2\u6570\u7684\u503c\uff08\u8fd9\u4e2a\u5de5\u827a\u5e93\u6ca1\u6709\uff09\uff0c\u4f8b\u5982average_capacitance\u3001standard_deviation\u4e0enumber_of_nets\uff0c\u5728DC\u4ea7\u751f\u5bfc\u7ebf\u8d1f\u8f7d\u6a21\u578b\u65f6\u4f1a\u81ea\u52a8\u5199\u51fa\u8fd9\u4e9b\u503c\u3002\u5bf9\u4e8e\u8d85\u8fc7fanout-length\u5c5e\u6027\u7684\u8282\u70b9\uff0c\u53ef\u5c06\u8be5\u5bfc\u7ebf\u5206\u6210\u659c\u7387\u4e0d\u540c\u7684\u51e0\u6bb5\uff0c\u4ee5\u786e\u5b9a\u5b83\u7684\u503c \u6bd4\u4f8b\u7f29\u653e\u56e0\u5b50\uff08k-factors\uff09 \u6807\u51c6\u5355\u5143 \u8f93\u5165\u5f15\u811a\u7684fanout-load\u5c5e\u6027\u3001\u8f93\u51fa\u5f15\u811a\u7684max_fanout\u5c5e\u6027\u3001\u8f93\u5165\u6216\u8f93\u51fa\u5f15\u811a\u7684max_transition\u5c5e\u6027\u3001\u8f93\u51fa\u6216\u8005inout\u5f15\u811a\u7684max_capacitance\u5c5e\u6027 \u5982\u679c\u67d0\u4e2a\u5355\u5143\u7684\u8f93\u51fa\u6700\u5927\u53ea\u80fd\u63a50.2pF\u7684\u8d1f\u8f7d\uff0c\u4f46\u5728\u5b9e\u9645\u7efc\u5408\u7684\u7f51\u8868\u4e2d\u5374\u8fde\u63a5\u4e860.3pF\u7684\u8d1f\u8f7d\uff0c\u8fd9\u65f6\u5019\u7efc\u5408\u5de5\u5177\u5c31\u4f1a\u62a5\u51faDRC\u9519\u8bef \u901a\u5e38\uff0cfanout_load\u4e0emax_fanout\u4e00\u8d77\u4f7f\u7528max_transition\u4e0emax_capacitance\u4e00\u8d77\u4f7f\u7528\u3002 \u5982\u679c\u4e00\u4e2a\u8282\u70b9\u7684\u6247\u51fa\u4e3a4\uff0c\u5b83\u9a71\u52a83\u4e2a\u4e0e\u975e\u95e8\uff0c\u6bcf\u4e2a\u4e0e\u975e\u95e8\u7684fanout-load\u662f2\uff0c\u5219\u8fd9\u4e09\u4e2a\u4e0e\u975e\u95e8\u65e0\u6cd5\u88ab\u9a71\u52a8(\u56e0\u4e3a3*2>4)\u3002 \u53c2\u8003 \u00b6 Tcl\u4e0eDesign Compiler \uff08\u4e94\uff09\u2014\u2014\u7efc\u5408\u5e93\uff08\u65f6\u5e8f\u5e93\uff09\u548cDC\u7684\u8bbe\u8ba1\u5bf9\u8c61 - IC_learner - \u535a\u5ba2\u56ed DB \u00b6 .lib\u6587\u4ef6\uff0c\u7ecf\u8fc7LC\u7f16\u8bd1\u540e\uff0c\u4ea7\u751f.db\u6587\u4ef6\u3002 \u4e0d\u53ef\u8bfb ITF, ICT \u00b6 \u5de5\u827a\u53c2\u6570\u6587\u4ef6\uff0c\u8bb0\u5f55\u4e86\u6bcf\u5c42\u6750\u6599\u7684\u7535\u963b\u7387\u3001\u4ecb\u7535\u5e38\u6570\u3001\u6e29\u5ea6\u7cfb\u6570\u3001\u6700\u5c0f\u5bbd\u5ea6\u7b49\u8be6\u7ec6\u4fe1\u606f\u3002EDA\u5de5\u5177\u6ca1\u6709\u76f4\u63a5\u4f7f\u7528\u8fd9\u7c7b\u6587\u4ef6\u8fdb\u884cRC\u7684\u62bd\u53d6\uff0c\u56e0\u4e3a\u8ba1\u7b97\u91cf\u662f\u5de8\u5927\u7684\uff0c\u5c06\u4e25\u91cd\u5f71\u54cdEDA\u5de5\u5177\u7684\u901f\u5ea6\u3002 itf \uff08S\u5bb6\u5de5\u5177\u7528\u5230\u7684\u4e92\u8054\u5de5\u827a\u683c\u5f0f\u6587\u4ef6\uff09 ict \u6587\u4ef6\uff08C\u5bb6\u5de5\u5177\u7528\u5230\u7684\u4e92\u8fde\u5de5\u827a\u683c\u5f0f\u6587\u4ef6\uff09 \u4e92\u8fde\u7ebf\u5de5\u827a\u6587\u4ef6\uff0c\u4e3b\u8981\u5305\u62ec\uff1a \u5de5\u827a\u53c2\u6570\uff1a\u6bd4\u5982\u91d1\u5c5e\u7684\u539a\u5ea6\uff0c\u91d1\u5c5e\u5c42\u7684\u65b9\u5757\u7535\u963b\u503c\uff0c\u4ecb\u8d28\u5c42\u7684\u539a\u5ea6\uff0c\u4ecb\u8d28\u5c42\u7684\u4ecb\u7535\u5e38\u6570\u7b49\u3002 \u5de5\u827a\u6548\u5e94\u7cfb\u6570\u548cPVT\u7cfb\u6570\uff1a\u6bd4\u5982\u7ebf\u5bbd\u589e\u5927\u6548\u5e94\uff0c\u6e29\u5ea6\u7cfb\u6570\u7b49\u3002 ICT \u548c ITF \u6587\u4ef6\u53ef\u4ee5\u76f8\u4e92\u8f6c\u6362 \u4e0d\u540c\u91d1\u5c5e\u5c42\u6709\u4e0d\u540c\u7684\u5bf9\u5e94 .ict/itf \u6587\u4ef6 tluplus, capTable \u00b6 2D model \u4e3a\u4e86\u51cf\u5c11RC\u62bd\u53d6\u8fc7\u7a0b\u4e2d\u7684\u8ba1\u7b97\u91cf\uff0c\u8282\u7701RC\u62bd\u53d6\u7684\u65f6\u95f4\uff0c\u6211\u4eec\u4e00\u822c\u4e0d\u76f4\u63a5\u4f7f\u7528\u8fd9\u79cd\u6587\u4ef6\u800c\u662f\u5148\u5c06\u5176\u8f6c\u6362\u6210 \u67e5\u627e\u8868 \u6587\u4ef6\uff08TLU+\u4ee5\u53cacapTable\uff09\u3002PR\u5de5\u5177\u6839\u636e\u5bfc\u7ebf\u7684\u957f\u5ea6\u548c\u5bbd\u5ea6\u67e5\u8868\u5373\u53ef\u5f97\u5230\u7535\u963b\u7535\u5bb9\u503c\uff0c\u867d\u7136\u8fc7\u7a0b\u4e2d\u4e5f\u8981\u8ba1\u7b97\u4e00\u4e9b\u7cfb\u6570\u7684\u5f71\u54cd(\u6bd4\u5982\u6e29\u5ea6\u7cfb\u6570)\uff0c\u4f46\u8ba1\u7b97\u91cf\u5df2\u7ecf\u5927\u5e45\u964d\u4f4e\u4e86\u3002 tluplus S\u5bb6PR\u5de5\u5177\uff08 ICC2 \uff09\u7528\u7684net\u7535\u963b\u7535\u5bb9\u67e5\u627e\u8868\uff0ctlu\u5347\u7ea7\u7248\u683c\u5f0f itf\u6587\u4ef6\u53ef\u4ee5\u8f6c\u6362\u4e3a tluplus \u901a\u8fc7 grdgenxo \u547d\u4ee4\uff0c capTable captable\u7684\u7cbe\u5ea6\u4f4e\u4e8eqrcTechfile C\u5bb6PR\u5de5\u5177\uff08Innovous\uff09\u7528\u7684net\u7535\u963b\u7535\u5bb9\u67e5\u627e\u8868 ict \u6587\u4ef6\u53ef\u4ee5\u8f6c\u6362\u4e3acaptable\u6587\u4ef6 \u901a\u8fc7 generateCapTbl \u547d\u4ee4\uff0c generateCapTbl \u662fInnovus\u5b89\u88c5\u5305\u91cc\u9762\u7684\u4e00\u4e2a\u7a0b\u5e8f captable\u7684\u751f\u6210\u8fc7\u7a0b\u5c31\u662f\u7531ict\u4e2d\u7684\u5de5\u827a\u53c2\u6570\u6309\u7167\u4e00\u4e9b\u7279\u5b9a\u7684\u5bfc\u7ebf\u5c3a\u5bf8\u8ba1\u7b97\u51fa\u76f8\u5e94\u7535\u963b\u7535\u5bb9\u503c\u7684\u8fc7\u7a0b\u3002 tcl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_min.ict -output LIB/captable/cmin.captbl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_typ.ict -output LIB/captable/typ.captbl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_max.ict -output LIB/captable/cmax.captbl nxtgrd\uff0cqrcTechFile \u00b6 3D model ict \u6587\u4ef6\u53ef\u4ee5\u4f7f\u7528 techgen \u547d\u4ee4\uff08qrc\uff09\u751f\u6210 qrcTechFile \uff0cqrc\u5403 qrcTechFile \u53ef\u4ee5\u62bd\u53d6 spef qrcTechFile \u7531 ict \u6587\u4ef6\u751f\u6210\uff0c\u5176\u5185\u5bb9\u4e3b\u8981\u662f\u7535\u5bb9\u7535\u963b\u7684\u67e5\u627e\u8868\uff0c\u901a\u5e38\u7531\u534a\u5bfc\u4f53\u5382\u63d0\u4f9b\u3002 \u4e3a\u4e86\u63d0\u9ad8RC\u63d0\u53d6\u7684\u7cbe\u5ea6\uff0c\u6211\u4eec\u4f1a\u4f7f\u7528\u66f4\u52a0\u7cbe\u786e\u7684RC\u63d0\u53d6\u5f15\u64ce\u6216\u8005RC\u63d0\u53d6\u5de5\u5177\uff08\u5982 StarRC \uff09\uff0c\u5b83\u4eec\u7684\u8f93\u5165\u662f nxtgrd / qrcTechfile \u6587\u4ef6\u3002\u540c\u6837\uff0c\u5b83\u4eec\u4e5f\u53ef\u4ee5\u7531 itf \u548c ict \u6587\u4ef6\u8f6c\u6362\u800c\u6210\uff0c\u7528\u7684\u547d\u4ee4\u5206\u522b\u662f Techgen \u548c grdgenxo \u3002 32nm\u53ca\u4ee5\u4e0a\u5de5\u827a\uff0c\u8981\u4e48\u7528 qrcTechfile \u6587\u4ef6\uff0c\u8981\u4e48\u7528 captable \u3002\u82e5 qrcTechfile \u548c captable \u90fd\u6ca1\u6709\uff0cInnovus\u4f1a\u5229\u7528\u9ed8\u8ba4\u5de5\u827a\u53c2\u6570\u751f\u6210\u4e00\u4e2acaptable\uff0c\u4f46\u7cbe\u5ea6\u4f1a\u5dee\u5f88\u591a\u3002 32nm\u53ca\u4ee5\u4e0b\u66f4\u5148\u8fdb\u5de5\u827a\u5219\u5fc5\u987b\u8981 qrcTechfile \u3002 SDF \u00b6 (Standard delay format), \u53eb\u6807\u51c6\u5ef6\u65f6\u683c\u5f0f\uff0c\u662f IEEE \u6807\u51c6\uff0c\u5b83\u63cf\u8ff0\u8bbe\u8ba1\u4e2d\u7684\u65f6\u5e8f\u4fe1\u606f\uff0c\u6307\u660e\u4e86\u6a21\u5757\u7ba1\u811a\u548c\u7ba1\u811a\u4e4b\u95f4\u7684\u5ef6\u8fdf\u3001\u65f6\u949f\u5230\u6570\u636e\u7684\u5ef6\u8fdf\u548c\u5185\u90e8\u8fde\u63a5\u5ef6\u8fdf\u3002 GDS \u00b6 \u901a\u7528\u7684\u7248\u56fe\u6587\u4ef6\uff0c\u53ef\u4ee5\u8ba4\u4e3a\u8be5\u6587\u4ef6\u4e0d\u53d7\u9650\u4e8eEDA\u5de5\u5177\u548c\u5382\u5546\u3002 \u6570\u5b57\u6a21\u5757\u751f\u6210\u7ed3\u675f\u540e\uff0c\u5c06\u5176\u751f\u6210\u4e3a.gds\u518d\u5bfc\u5165\u5230\u7248\u56fe\u5de5\u5177\uff08\u6bd4\u5982Virtuoso\uff09\u4e2d\u3002\u5728\u82af\u7247\u7248\u56fe\u753b\u5b8c\u540e\uff0c\u4e5f\u662f\u5c06\u5176\u751f\u6210\u4e3a.gds\u63d0\u4ea4\u6d41\u7247\u3002 map \u00b6 \u7248\u56fe\u8f6c\u6362\u6587\u4ef6 \u5728\u7248\u56fe\u8f6c\u6362\u65f6\uff0c\u7ecf\u5e38\u7528\u5230.map\u6587\u4ef6\uff0c\u5176\u8bf4\u660e\u5404\u5c42\u7684\u540d\u79f0\u3001\u4f5c\u7528\u3001GDS\u5c42\u5e8f\u53f7\u7b49\u7b49\u3002 \u5728Innovus\u5bfc\u51fa\u7248\u56fe\u65f6\u9700\u8981\u4e00\u4e2a\u53c2\u8003.map\u6587\u4ef6\u3002\u4f46\u662f\u5176\u5b9e\u6709\u82e5\u5e72\u4e2a.map\u6587\u4ef6\uff0c\u5728\u4e0d\u540c\u5730\u65b9\u4f7f\u7528\u7684\u3002\u56e0\u6b64\u9700\u8981\u6839\u636e\u5185\u5bb9\u8fdb\u884c\u533a\u5206 Innovus.dat \u00b6 \u4fdd\u5b58\u6587\u4ef6 \u5404\u79cdmap, layermap \u00b6 \u5728gds\u5bfc\u5165\u5bfc\u51fa\u7684\u65f6\u5019\u4f1a\u7528\u5230\u4e00\u4e9bmap\uff08\u6620\u5c04\uff09\u6587\u4ef6 \u5728starRC\u751f\u6210 .spef \u6587\u4ef6\u65f6\u4e5f\u4f1a\u7528\u5230\u4e00\u4e2a .map \u6587\u4ef6 spef \u00b6 \u5bc4\u751f\u53c2\u6570\u7f51\u8868 nxtgrd \u00b6 \u548c\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u76f8\u5173\uff0c\u5728 starRC \u4e2d\u4f7f\u7528 \u5de5\u827a\u7c7b\u578b \u00b6 Planar \u00b6 FinFET \u00b6 Finfet\u7535\u6d41\u6a21\u578b\u91ccfin, finger, multiplier\u6307\u7684\u662f\u4ec0\u4e48\u554a\uff1f - \u77e5\u4e4e (67 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u6765\uff0c\u4e00\u5757\u4e86\u89e3\u4e0b\u534a\u5bfc\u4f53\u5de5\u827aFinFET - \u77e5\u4e4e \u6df1\u5ea6\u89e3\u6790finFET\u8bbe\u8ba1\u89c4\u5219 - \u5236\u9020/\u5c01\u88c5 - \u7535\u5b50\u53d1\u70e7\u53cb\u7f51 \u968f\u7740 \u6676\u4f53\u7ba1 \u5c3a\u5bf8\u7684\u7f29\u5c0f\uff0c\u4f20\u7edf\u7684\u9762\u7ed3\u6784\u7684FET\u7684 \u6805\u63a7\u80fd\u529b \u51cf\u5f31\uff0c\u6240\u4ee5\u5f15\u8fdb\u4e86\u65b0\u7684\u7ed3\u6784 FinFET \uff0c\u4ece\u7ed3\u6784\u4e0a\u770b\uff0cFinFET\u7ed3\u6784\u589e\u5927\u4e86\u6805\u6781\u548c\u6c9f\u9053\u7684\u63a5\u89e6\u9762\u79ef\uff0c\u4f7f\u5f97\u6805\u63a7\u80fd\u529b\u589e\u5f3a\uff0c\u6291\u5236 \u77ed\u6c9f\u9053\u6548\u5e94 \uff0c\u51cf\u5c0f \u4e9a\u9608\u503c\u6f0f\u7535\u6d41 \u53c2\u6570 nfin :\u63a7\u5236\u5bbd\u5ea6 \u7ba1\u5b50\u9ad8\u5ea6step\u662f\u9650\u5236\u7684\uff0c\u4e5f\u5c31\u662ffin\u7684\u8fb9\u754c\u548cOD\u5c42\u6b21\u7684\u9ad8\u5ea6\u5fc5\u987b\u662ffin\u7684\u500d\u6570 \u4e00\u4e2afin step = 0.048um \u4ecetechfile\u5f97\u5230\u7684\u6570\u636e \u8c03\u7528\u4e86\u4e00\u4e2alvt\u7684nmos\uff0c\u7535\u8def\u4e2d\u7ba1\u5b50\u7684\u53c2\u6570\u5982\u4e0b\uff1a nmos\u7684fin\u6570\u91cf\u4e3a5\uff0c\u5bf9\u5e94\u7684width\u4e3a202n\uff0c\u5982\u679cfin=6\uff0c\u52a0\u4e00\u4e2afin step 0.048um\uff0c\u90a3\u4e48width\u4e3a250n \u5982\u679cfin =1 width=10nm\uff0c w=(nfin-1)finpitch + findrawnwidth(\u5355\u4e2afin\u7684width\uff0c\u8fd9\u91ccwdith=10nm) GAA \u00b6 SMIC \u00b6 \u6587\u4ef6\u76ee\u5f55\u7b80\u8981\u4ecb\u7ecd \u00b6 liberty \u00b6 \u4e0b\u6587\u4f1a\u4ecb\u7ecd verilog \u00b6 \u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u903b\u8f91\u529f\u80fd\u6a21\u578b\uff0c\u7528\u4e8e\u903b\u8f91\u4eff\u771f\u548c\u7efc\u5408\u3002 \u6587\u4ef6\u7c7b\u578b\uff1a \u57fa\u672cVerilog\u6a21\u578b(.v) \u5e26\u6709\u8d1f\u8f7d\u7684Verilog\u6a21\u578b(_neg.v) \u5e26\u6709\u7535\u6e90/\u5730\u8fde\u63a5\u7684Verilog\u6a21\u578b(_pg.v) \u5e26\u6709\u7535\u6e90/\u5730\u548c\u8d1f\u8f7d\u7684Verilog\u6a21\u578b(_neg_pg.v) lef \u00b6 \u5305\u542b\u7269\u7406\u8bbe\u8ba1\u6240\u9700\u7684\u5355\u5143\u5e03\u5c40\u4fe1\u606f\u3002 scc28nhkcp_hdc30p140_pmk_rvt.lef - \u57fa\u672c\u7269\u7406\u63cf\u8ff0 scc28nhkcp_hdc30p140_pmk_rvt_ant.lef - \u5e26\u6709\u5929\u7ebf\u89c4\u5219\u7684\u63cf\u8ff0 gds \u00b6 \u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u7269\u7406\u7248\u56fe\u6570\u636e\uff0c\u7528\u4e8e\u6d41\u7247\u3002 \u6587\u4ef6\uff1ascc28nhkcp_hdc30p140_pmk_rvt.gds(\u7248\u56fe\u6570\u636e\u5e93\u6587\u4ef6) \u5176\u4ed6 \u00b6 cdl/ - \u5305\u542b\u7535\u8def\u63cf\u8ff0\u8bed\u8a00\u6587\u4ef6\uff0c\u7528\u4e8eLVS\u9a8c\u8bc1 astro/ - \u5305\u542bSynopsys Astro\u5de5\u5177\u6240\u9700\u6587\u4ef6 symbol/ - \u5305\u542b\u539f\u7406\u56fe\u7b26\u53f7 aocv/ - \u5305\u542b\u9ad8\u7ea7\u7247\u4e0a\u53d8\u5316(AOCV)\u6a21\u578b cdb/ - \u5305\u542bCadence\u8bbe\u8ba1\u5e93\u6587\u4ef6 voltagestorm/ - \u5305\u542b\u529f\u8017\u5206\u6790\u6240\u9700\u6587\u4ef6 icc2_ndm/ - \u5305\u542bICC2\u6240\u9700\u7684NDM\u5e93 \u6807\u51c6\u5355\u5143\u5e93 \u00b6 \u7edd\u5927\u591a\u6570\u7684\u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b\u90fd\u662f\u57fa\u4e8e\u6807\u51c6\u5355\u5143\u7684\u534a\u5b9a\u5236\u8bbe\u8ba1\u6d41\u7a0b\u3002\u6807\u51c6\u5355\u5143\u5e93\u5305\u542b\u4e86==\u53cd\u76f8\u5668\u3001\u7f13\u51b2\u3001\u4e0e\u975e\u3001\u6216\u975e\u3001\u4e0e\u6216\u975e\u3001\u9501\u5b58\u5668\u3001\u89e6\u53d1\u5668\u7b49\u7b49\u903b\u8f91\u5355\u5143\u7efc\u5408\u6a21\u578b\u7684\u7269\u7406\u4fe1\u606f==\uff0c\u6807\u51c6\u5355\u5143\u662f\u5b8c\u6210\u901a\u7528\u529f\u80fd\u7684\u903b\u8f91\uff0c \u5177\u6709\u540c\u7b49\u7684\u9ad8\u5ea6\uff08\u5bbd\u5ea6\u53ef\u4ee5\u4e0d\u540c\uff09 \uff0c\u8fd9\u6837\u65b9\u4fbf\u4e86\u6570\u5b57\u540e\u7aef\u7684\u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf\u3002 STDCELL\u6587\u4ef6\u5939\u4e0b\u662f\u4e0d\u540c\u7c7b\u578b\u7684\u6807\u51c6\u5355\u5143\u5e93 |-- SCC28NHKCP_12T25OD33_RVT_V0p2 |-- SCC28NHKCP_HDC30P140_PMK_RVT_V0p2 |-- SCC28NHKCP_HDC30P140_PMK_ULVT_V0p2 |-- SCC28NHKCP_HDC30P140_RVT_V0p2 |-- SCC28NHKCP_HSC30P140_RVT_V0p2 |-- SCC28NHKCP_VHSC30P140_PMK_LVT_V0p1a `-- SCC28NHKCP_VHSC30P140_PMK_RVT_V0p1a \u547d\u540d\u65b9\u5f0f \u00b6 SCC28NHKCP_12T25OD33_RVT_V0p2 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u7248\u672c\u53f7 (Version 0.2) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u9608\u503c\u7535\u538b\u7c7b\u578b (RVT: Regular Vt) \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6805\u6c27\u539a\u5ea6 (25OD33: 25\u00c5) \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6676\u4f53\u7ba1\u7c7b\u578b (12T: 12-track) \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u8282\u70b9 (28nm HKC+) \u2502 \u2502 \u2514\u2500\u2500 \u4ee3\u5de5\u5382 (SMIC) \u2502 \u2514\u2500\u2500 \u6807\u51c6\u5355\u5143\u5e93 (Standard Cell) \u5e94\u7528\u573a\u666f \u00b6 \u6ce8\u610f \u00b6 \u4e0d\u540c\u5e93\u4e4b\u95f4\u4e0d\u80fd\u6df7\u7528! \u4e0d\u8fc7\u53ef\u4ee5\u5728\u4e0d\u540c\u6a21\u5757\u4f7f\u7528\u4e0d\u540c\u5e93\uff0c\u4f46\u8981\u6ce8\u610f\u63a5\u53e3\u5339\u914d\uff08AI\u751f\u6210\u00b7\uff09 \u4e0d\u80fd\u6df7\u7528\u539f\u56e0\uff1a \u540c\u4e00\u6807\u51c6\u5355\u5143\u5e93\u4e0b\u4e0d\u540c\u65f6\u5e8f\u6a21\u578b\u548cPVT\u6761\u4ef6\u7ec4\u5408 \u00b6 \u5728 liberty \u6587\u4ef6\u5939\u4e0b \u547d\u540d\u89c4\u5219 \u00b6 scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.lib \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u65f6\u5e8f\u6a21\u578b\u7c7b\u578b (basic) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6e29\u5ea6 (25\u00b0C) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u7535\u538b (3.3V) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u89d2 (tt: typical) \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u9608\u503c\u7535\u538b\u7c7b\u578b (rvt) \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6805\u6c27\u539a\u5ea6 (25OD33) \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6676\u4f53\u7ba1\u7c7b\u578b (12T) \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u8282\u70b9 (28nm HKC+) \u2502 \u2514\u2500\u2500 \u4ee3\u5de5\u5382 (SMIC) ff/tt/ss\u8c8c\u4f3c\u662f\u6839\u636e\u7535\u538b\u533a\u5206\u7684\uff1f # \u4e0d\u540ccorner set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ss_v2p97_125c_ccs.db ss_v2p97_125c # ss: slow-slow process (\u6700\u6162\u5de5\u827a) # v2p97: 2.97V (\u6700\u4f4e\u7535\u538b) # 125c: 125\u00b0C (\u6700\u9ad8\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u6162\u7684\u65f6\u5e8f set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ff_v3p63_-40c_ccs.db ff_v3p63_-40c # ff: fast-fast process (\u6700\u5feb\u5de5\u827a) # v3p63: 3.63V (\u6700\u9ad8\u7535\u538b) # -40c: -40\u00b0C (\u6700\u4f4e\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u5feb\u7684\u65f6\u5e8f set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ff_v3p63_125c_ccs.db ff_v3p63_125c # ff: fast-fast process (\u66f4\u591a\u6f0f\u7535) # v3p63: 3.63V (\u6700\u9ad8\u7535\u538b) # 125c: 125\u00b0C (\u6700\u9ad8\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u9ad8\u7684\u52a8\u6001\u529f\u8017\u548c\u6f0f\u7535\u529f\u8017 set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ss_v2p97_-40c_ccs.db ss_v2p97_-40c # ss: slow-slow process (\u8f83\u5c11\u6f0f\u7535) # v2p97: 2.97V (\u6700\u4f4e\u7535\u538b) # -40c: -40\u00b0C (\u6700\u4f4e\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u4f4e\u7684\u529f\u8017 set_operating_conditions - library scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_ccs.db tt_v3p3_25c # tt: typical-typical process (\u5178\u578b\u5de5\u827a) # v3p3: 3.3V (\u6807\u79f0\u7535\u538b) # 25c: 25\u00b0C (\u5ba4\u6e29) # \u8fd9\u79cd\u7ec4\u5408\u4ee3\u8868\u5178\u578b\u5de5\u4f5c\u6761\u4ef6 LVT\u7684\u53d8\u51c6\u5355\u5143\u5e93\u4e00\u822c\u4f1a\u6709\u8f83\u591a\u7684\u7535\u538b\u57df\uff1a TSMC \u00b6 \u53c2\u8003 \u00b6 tsmc28nm\u6570\u5b57\u5de5\u827a\u5e93\u4ecb\u7ecd - \u77e5\u4e4e \u5f00\u6e90PDK \u00b6 sky130 \u00b6 GF180 \u00b6 FreePDK45 \u00b6 nangate45 \u00b6 FreePDK45 \u662f \u5317\u5361\u7f57\u6765\u7eb3\u5dde\u7acb\u5927\u5b66 \u7684\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u5b9e\u9a8c\u5ba4\u63d0\u4f9b\u7684\u514d\u8d39\u5f00\u6e90\u768445nm\u5de5\u827a\u5e93\uff0c\u4f7f\u7528\u4e86MOSIS\u5de5\u827a IHP Open Source PDK \u00b6 ASAP7 \u00b6 7nm Predictive PDK ASAP5 \u00b6 5nm The-OpenROAD-Project/asap5 \u8c8c\u4f3c\u8fd8\u7528\u4e0d\u4e86 \u53c2\u8003 \u00b6 DesignAutomationConference_SFO_2024 Finfet\u7535\u6d41\u6a21\u578b\u91ccfin, finger, multiplier\u6307\u7684\u662f\u4ec0\u4e48\u554a\uff1f - \u77e5\u4e4e OpenROAD/ORFS/OpenLane \u00b6 \u6570\u5b57\u540e\u7aefEDA\u9886\u57df\u7684\u5f00\u6e90\u5de5\u5177 \u7279\u70b9 \u00b6 \u4f18\u70b9 \u00b6 \u5f00\u6e90\uff0c\u53ef\u4ee5\u81ea\u5b9a\u4e49\u4fee\u6539 \u8be5\u9886\u57df\u7684\u70ed\u95e8\u5e94\u7528 \u4f5c\u8005\u56de\u590d\u8fc5\u901f\uff08\u4e00\u822c\u7b2c\u4e8c\u5929\u5c31\u4f1a\u56de\u590d\uff09 \u81ea\u52a8\u5316\u7a0b\u5ea6\u8f83\u9ad8 \u8fd8\u5728\u4e0d\u65ad\u66f4\u65b0\u4e2d\uff0c\u66f4\u65b0\u5feb \u7f3a\u70b9 \u00b6 \u6709\u4e00\u4e9b\u5546\u7528\u5de5\u5177\u6709\u7684\u529f\u80fd\u4ed6\u6ca1\u6709 relation between openroad/SRFS/openlane \u00b6 openroad \u00b6 basic model netlist2gds, \u4e5f\u53ef\u4ee5hdl2gds\uff0c\u4f46\u662f\u6bd4\u8f83\u9ebb\u70e6\uff0c \u7528abc\u505a\u7efc\u5408 \u8d8a\u6765\u8d8a\u6d41\u884c\u4e86\uff0c\u6bd4\u8d5b\u4e5f\u5f00\u59cb\u7528\u4e86 ORFS \u00b6 hdl2gds pdk friendly\uff0c \u53ef\u4ee5\u76f4\u63a5\u8dd17nm \u652f\u6301\u91cd\u65b0\u7f16\u8bd1OpenROAD\uff08\u81ea\u5b9a\u4e49\u4fee\u6539\uff09 gui\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u7528\u8d77\u6765\u5f88\u5361 \u5185\u7f6eAutoTuner\uff0c\u4e00\u4e2a\u626b\u53c2\u81ea\u52a8\u4f18\u5316PPA\u7684\u5de5\u5177 \u652f\u6301\u5728\u7ebf\u4f7f\u7528\uff08Colab\uff09 openlance \u00b6 hdl2gds most auto \u5185\u7f6e\u53ea\u6709sky130 PDK \u4e0d\u652f\u6301\u91cd\u65b0\u7f16\u8bd1OpenROAD Architecture \u00b6 openlane OpenLane Flow Stages \u00b6 OpenLane flow consists of several stages. By default all flow steps are run in sequence. Each stage may consist of multiple sub-stages. OpenLane can also be run interactively as shown [here][25]. Synthesis Yosys - Perform RTL synthesis and technology mapping. OpenSTA - Performs static timing analysis on the resulting netlist to generate timing reports Floorplaning OpenROAD/Initialize Floorplan - Defines the core area for the macro as well as the rows (used for placement) and the tracks (used for routing) OpenLane IO Placer - Places the macro input and output ports OpenROAD/PDN Generator - Generates the power distribution network OpenROAD/Tapcell - Inserts welltap and endcap cells in the floorplan Placement OpenROAD/RePlace - Performs global placement OpenROAD/Resizer - Performs optional optimizations on the design OpenROAD/OpenDP - Performs detailed placement to legalize the globally placed components CTS OpenROAD/TritonCTS - Synthesizes the clock distribution network (the clock tree) Routing OpenROAD/FastRoute - Performs global routing to generate a guide file for the detailed router OpenROAD/TritonRoute - Performs detailed routing OpenROAD/OpenRCX - Performs SPEF extraction Tapeout Magic - Streams out the final GDSII layout file from the routed def KLayout - Streams out the final GDSII layout file from the routed def as a back-up Signoff Magic - Performs DRC Checks & Antenna Checks Magic - Performs DRC Checks & an XOR sanity-check between the two generated GDS-II files Netgen - Performs LVS Checks All tools in the OpenLane flow are free, libre and open-source software. While OpenLane itself as a script (and its associated build scripts) are under the Apache License, version 2.0, tools may fall under stricter licenses. Everything in Floorplanning through Routing is done using OpenROAD and its various sub-utilities, hence the name \u201cOpenLane.\u201d PDK \u00b6 The OpenROAD application is PDK independent. However, it has been tested and validated with specific PDKs in the context of various flow controllers. OpenLane supports SkyWater 130nm and GlobalFoundries 180nm. OpenROAD-flow-scripts supports several public and private PDKs including: Open-Source PDKs \u00b6 GF180 - 180nm SKY130 - 130nm Nangate45 - 45nm ASAP7 - Predictive FinFET 7nm Proprietary PDKs \u00b6 These PDKS are supported in OpenROAD-flow-scripts only . They are used to test and calibrate OpenROAD against commercial platforms and ensure good QoR. The PDKs and platform-specific files for these kits cannot be provided due to NDA restrictions. However, if you are able to access these platforms independently, you can create the necessary platform-specific files yourself. GF55 - 55nm GF12 - 12nm Intel22 - 22nm Intel16 - 16nm TSMC65 - 65nm Basic Run \u00b6 openroad [ -help ] [ -version ] [ -no_init ] [ -exit ] [ -gui ] [ -threads count | max ] [ -log file_name ] cmd_file -help show help and exit -version show version and exit -no_init do not read .openroad init file -threads count | max use count threads -no_splash do not show the license splash at startup -exit exit after reading cmd_file -gui start in gui mode -python start with python interpreter [ limited to db operations ] -log <file_name> write a log in <file_name> cmd_file source cmd_file OpenROAD sources the Tcl command file ~/.openroad unless the command line option -no_init is specified. OpenROAD then sources the command file cmd_file if it is specified on the command line. Unless the -exit command line flag is specified, it enters an interactive Tcl command interpreter. A list of the available tools/modules included in the OpenROAD app and their descriptions are available here . Basic Command \u00b6 area \u00b6 ord::get_die_area ord::get_core_area Save Image # \u00b6 This command can be both be used when the GUI is active and not active to save a screenshot with various options. save_image [ -resolution microns_per_pixel ] [ -area { x0 y0 x1 y1 }] [ -width width ] [ -display_option { option value }] filename Options \u00b6 Switch Name Description filename path to save the image to. -area x0, y0 - first corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. x1, y1 - second corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. -resolution resolution in microns per pixel to use when saving the image, default will match what the GUI has selected. -width width of the output image in pixels, default will be computed from the resolution. Cannot be used with -resolution . -display_option specific setting for a display option to show or hide specific elements. For example, to hide metal1 -display_option {Layers/metal1 false} , to show routing tracks -display_option {Tracks/Pref true} , or to show everthing -display_option {* true} Select Objects \u00b6 This command selects object based on options. Returns: number of objects selected. select -type object_type [-name glob_pattern] [-filter attribute = value] [-case_insensitive] [-highlight group] Options \u00b6 Switch Name Description -type name of the object type. For example, Inst for instances, Net for nets, and Marker for database markers. -name (optional) filter selection by the specified name. For example, to only select clk nets *clk* . Use -case_insensitive to filter based on case insensitive instead of case sensitive. -filter (optional) filter selection based on the objects\u2019 properties. attribute represents the property\u2019s name and value the property\u2019s value. In case the property holds a collection (e. g. BTerms in a Net) or a table (e. g. Layers in a Generate Via Rule) value can be any element within those. A special case exists for checking whether a collection is empty or not by using the value CONNECTED . This can be useful to select a specific group of elements (e. g. BTerms=CONNECTED will select only Nets connected to Input/Output Pins). -highlight (optional) add the selection to the specific highlighting group. Values can be 0 to 7. Add a single net to selection \u00b6 To add a single net to the selected items: gui:: selection_add_net name Options \u00b6 Switch Name Description name name of the net to add. Add multiple nets to selection \u00b6 To add several nets to the selected items using a regex: gui:: selection_add_nets name_regex Options \u00b6 Switch Name Description name_regex regular expression of the net names to add. Add a single inst to selection \u00b6 To add a single instance to the selected items: gui:: selection_add_inst name Options \u00b6 Switch Name Description name name of the instance to add. Add multiple insts to selection \u00b6 To add several instances to the selected items using a regex: gui:: selection_add_insts name_regex Options \u00b6 Switch Name Description name_regex regular expression of the instance names to add. Select at point or area \u00b6 To add items at a specific point or in an area: Example usage: gui:: select_at x y gui:: select_at x y append gui:: select_at x0 y0 x1 y1 gui:: select_at x0 y0 x1 y1 append gui:: select_at x0 y0 x1 y1 [append] Or gui:: select_at x y [append] Options \u00b6 Switch Name Description x, y point in the layout area in microns. x0, y0, x1, y1 first and second corner of the layout area in microns. append if true (the default value) append the new selections to the current selection list, else replace the selection list with the new selections. Select next item from selection \u00b6 To navigate through multiple selected items: Returns: current index of the selected item. gui:: select_next Select previous item from selection \u00b6 To navigate through multiple selected items: Returns: current index of the selected item. gui:: select_previous Clear Selection \u00b6 To clear the current set of selected items: gui:: clear_selections Set Heatmap \u00b6 To control the settings in the heat maps: The currently availble heat maps are: Power Routing Placement IRDrop RUDY [ 1] These options can also be modified in the GUI by double-clicking the underlined display control for the heat map. gui:: set_heatmap name [option] [value] Options \u00b6 Switch Name Description name is the name of the heatmap. option is the name of the option to modify. If option is rebuild the map will be destroyed and rebuilt. value is the new value for the specified option. This is not used when rebuilding map. Dump Heatmap to file \u00b6 To save the raw data from the heat maps ins a comma separated value (CSV) format: gui:: dump_heatmap name filename Options \u00b6 Switch Name Description name is the name of the heatmap. filename path to the file to write the data to. init \u00b6 floorplant \u00b6 placement \u00b6 Routing \u00b6 globle routing \u00b6 Write Guides \u00b6 This command writes global routing guides, which can be used as input for global routing. Example: write_guides route.guide . write_guides file_name Options \u00b6 Switch Name Description file_name Guide file name. report and dump \u00b6 Write Macro Placement \u00b6 This command writes macro placement. write_macro_placement file_name Global Routing - FastRoute4.1 \u00b6 OpenROAD/src/grt at master \u00b7 The-OpenROAD-Project/OpenROAD Switch Name Description -guide_file Set the output guides file name (e.g., route.guide ). -congestion_iterations Set the number of iterations made to remove the overflow of the routing. The default value is 50 , and the allowed values are integers [0, MAX_INT] . -congestion_report_file Set the file name to save the congestion report. The file generated can be read by the DRC viewer in the GUI (e.g., report_file.rpt ). -congestion_report_iter_step Set the number of iterations to report. The default value is 0 , and the allowed values are integers [0, MAX_INT] . -grid_origin Set the (x, y) origin of the routing grid in DBU. For example, -grid_origin {1 1} corresponds to the die (0, 0) + 1 DBU in each x--, y- direction. -critical_nets_percentage Set the percentage of nets with the worst slack value that are considered timing critical, having preference over other nets during congestion iterations (e.g. -critical_nets_percentage 30 ). The default value is 0 , and the allowed values are integers [0, MAX_INT] . -allow_congestion Allow global routing results to be generated with remaining congestion. The default is false. -verbose This flag enables the full reporting of the global routing. -start_incremental This flag initializes the GRT listener to get the net modified. The default is false. -end_incremental This flag run incremental GRT with the nets modified. The default is false. Using Macro in openlane \u00b6 debug in openroad \u00b6 make as follow \u00b6 cd OpenROAD mkdir build_debug cd build_debug cmake .. -DCMAKE_BUILD_TYPE = DEBUG #wait make #make -j $thread_to_make my lancun.json \u00b6 { \"configurations\": [ { \"name\": \"(gdb) Launch\", \"type\": \"cppdbg\", \"request\": \"launch\", \"program\": \"/you/path/OpenROAD/build_debug/src/openroad\", \"args\": [], \"stopAtEntry\": false, \"cwd\": \"/you/path/OpenROAD-flow-scripts/tools/OpenROAD/build_debug/src/\", \"environment\": [], \"externalConsole\": false, \"MIMode\": \"gdb\", \"setupCommands\": [ { \"description\": \"Enable pretty-printing for gdb\", \"text\": \"-enable-pretty-printing\", \"ignoreFailures\": true }, { \"description\": \"Set Disassembly Flavor to Intel\", \"text\": \"-gdb-set disassembly-flavor intel\", \"ignoreFailures\": true } ] } ] } after add your breakpoints, click the triangle to debug and you have to wait a minutes then you can input you command to debug openroad in terminal I just found out how to do that too, holp this help. install \u00b6 Installing OpenROAD \u2014 OpenROAD documentation #\u5728ubuntu:20.04\u65b0\u7684docker\u5bb9\u5668\u4e2d apt update apt-get update --fix-missing apt install git git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD.git cd OpenROAD/ ./etc/DependencyInstaller.sh cd build/ make make install openroad -help install in a new ubuntu20.04 container \u73b0\u5728openroad\u4e2d\u5b89\u88c5\u4f9d\u8d56\uff0c\u518d\u76f4\u63a5build ORFS Build from sources using Docker \u2014 OpenROAD Flow documentation apt install swig apt-get install libboost-all-dev a bug: Ign:1 https://download.docker.com/linux/ubuntu focal InRelease Err:2 https://download.docker.com/linux/ubuntu focal Release Could not handshake: Error in the pull function. [IP: 13.35.210.84 443] Hit:3 http://security.ubuntu.com/ubuntu focal-security InRelease Hit:4 http://archive.ubuntu.com/ubuntu focal InRelease Hit:5 http://archive.ubuntu.com/ubuntu focal-updates InRelease Hit:6 http://archive.ubuntu.com/ubuntu focal-backports InRelease Reading package lists... Done E: The repository 'https://download.docker.com/linux/ubuntu focal Release' no longer has a Release file. N: Updating from such a repository can't be done securely, and is therefore disabled by default. N: See apt-secure(8) manpage for repository creation and user configuration details. build in docker, not in locally iEDA \u00b6 OSCC-Project/iEDA: An open-source EDA infrastructure and tools from netlist to GDS \u6570\u5b57\u540e\u7aefEDA\u9886\u57df\u7684\u5f00\u6e90\u5de5\u5177 Magical \u00b6 magical-eda/MAGICAL: Machine Generated Analog IC Layout MAGICAL: Machine Generated Analog IC Layout ML-enhance maintain seperate components, such as constraint generation, placement and routing, in different repository. And we integrate each component through top-level python flow. ALIGN \u00b6 ALIGN-analoglayout/ALIGN-public Detail Notes ALIGN is an open-source automatic layout generator for analog circuits jointly developed under the DARPA IDEA program by the University of Minnesota, Texas A&M University, and Intel Corporation. The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout. The repository also releases a set of analog circuit designs. ML-enhance KLayout \u00b6","title":"Flow"},{"location":"flow/#flow","text":"","title":"flow"},{"location":"flow/#_1","text":"\u4ee5\u4e00\u4e2a\u73af\u632fPLL\u7684\u6a21\u62df\u90e8\u5206\u4e3a\u4f8b PDK: SMIC 28nm \u5de5\u5177\u94fe\uff1avirtuoso \u73af\u5883: \u5b66\u9662\u670d\u52a1\u5668, \u4f7f\u7528\u670d\u52a1\u5668\u7684\u811a\u672csource \u76f8\u5173\u7684\u8f6f\u4ef6\u73af\u5883","title":"\u6a21\u62df\u8bbe\u8ba1\u6d41\u7a0b"},{"location":"flow/#1-pdk-install","text":"\u4e00\u822c\u4f1a\u7ed9\u591a\u4e2a\u5de5\u827a\u5e93\u9009\u9879\uff0c\u8fd9\u6b21SMIC 28 \u9879\u76ee\u4e2d:SPDK28HKCPlus==LG==_0925_OA_CDS_V1\u548cSPDK28HKCPlus==RF==_0925_OA_CDS_V1.0_REV5_1\u9700\u8981\u9009\u62e9\u4e00\u4e2a\u8fdb\u884c\u5b89\u88c5 SPDK28HKCPlusLG_0925_OA_CDS_V1.0_REV5_2\u548cSPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1\u8fd9\u4e24\u4e2aPDK\u7684\u4e3b\u8981\u533a\u522b\u5982\u4e0b\uff1a \u4e3b\u8981\u533a\u522b \u5de5\u827a\u6280\u672f\u5b9a\u4f4d: LG (Logic Gate): \u4e3b\u8981\u7528\u4e8e\u5e38\u89c4\u6570\u5b57\u903b\u8f91\u7535\u8def\u8bbe\u8ba1\uff0c\u4e13\u6ce8\u4e8e\u4f4e\u529f\u8017\u548c\u9ad8\u6027\u80fd\u7684\u901a\u7528\u903b\u8f91\u7535\u8def RF (Radio Frequency): \u7279\u522b\u9488\u5bf9\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\u4f18\u5316\uff0c\u5305\u542b\u4e13\u95e8\u7684\u5c04\u9891\u5143\u5668\u4ef6\u6a21\u578b\u548c\u53c2\u6570 \u7279\u6b8a\u5668\u4ef6\u652f\u6301: RF PDK \u5305\u542b\u4e86\u5927\u91cf\u5c04\u9891\u4e13\u7528\u5668\u4ef6\u6a21\u578b: \u9ad8Q\u503c\u7535\u611f (ind_spiral, ind_2Tdiff, ind_3Tdiff) \u5c04\u9891\u53d8\u5bb9\u4e8c\u6781\u7ba1 (rf_var) \u5c04\u9891\u7535\u963b\u6a21\u578b (rf_res) MOM\u7535\u5bb9 (rf_mom) LG PDK \u4e3b\u8981\u5305\u542b\u6807\u51c6\u903b\u8f91\u5355\u5143\u6240\u9700\u7684\u57fa\u672c\u5668\u4ef6\u6a21\u578b \u6587\u4ef6\u7ed3\u6784: RF PDK\u7684spectre\u76ee\u5f55\u6709\u660e\u663e\u66f4\u591a\u7684\u5c04\u9891\u7279\u5b9a\u6a21\u578b\u6587\u4ef6 RF PDK\u5305\u542b\u989d\u5916\u7684emxkit\u76ee\u5f55\uff0c\u7528\u4e8e\u7535\u78c1\u4eff\u771f \u7248\u672c\u5dee\u5f02: LG\u662fREV5_2\u7248\u672c\uff0c\u6bd4RF\u7684REV5_1\u7248\u672c\u66f4\u65b0 RF\u7279\u522b\u6807\u660e\u4e86\u91d1\u5c5e\u5c42\u914d\u7f6e: 1P10M_8Ic_1TMc_1MTTc_ALPA2\uff081\u4e2apoly\u5c42\uff0c10\u4e2a\u91d1\u5c5e\u5c42\uff09 \u9002\u7528\u573a\u666f SPDK28HKCPlusLG: \u9002\u5408\u7eaf\u6570\u5b57\u7535\u8def\u8bbe\u8ba1 \u9002\u5408\u4f4e\u529f\u8017\u5e94\u7528 \u66f4\u9002\u5408\u6807\u51c6\u5355\u5143\u5e93\u5f00\u53d1\u548cASIC\u8bbe\u8ba1 SPDK28HKCPlusRF: \u9002\u5408\u5c04\u9891\u7535\u8def\u8bbe\u8ba1\uff08\u5982RF\u6536\u53d1\u5668\u3001PLL\u3001\u6df7\u9891\u5668\u7b49\uff09 \u652f\u6301\u9ad8\u9891\u6a21\u62df\u7535\u8def \u5305\u542b\u7279\u6b8a\u5c04\u9891\u5668\u4ef6\u6a21\u578b\uff08\u7535\u611f\u3001\u53d8\u5bb9\u4e8c\u6781\u7ba1\u7b49\uff09 \u9002\u5408\u6df7\u5408\u4fe1\u53f7RF SoC\u8bbe\u8ba1 \u8fd9\u91cc\u9009\u62e9RF\uff0c\u7136\u540e\u5b89\u88c5\uff1a 1. README.INSTALL ---> This file. 2. SMIC_PDK_install ---> Perl script to install SMIC PDK. 3. smic28hkcPlusrf_Enhance_0925_oa_cds_vxx ---> PDK source data for installation. How to Install: 1. Type \"SMIC_PDK_install\" in command line to execute the script, then follow the instruction step by step to install your required PDK option. 2. User can get help by typing \"SMIC_PDK_install -h\", or refer to the quick start located at \"smic28hkcPluslg_0925_oa_cds_vxx/docs/SMIC_OA_CDS_quick_start_28HKCPlusLG_0925_Vxx.pdf\"for more details. \u6709\u4e2a\u70b9\u9700\u8981\u6ce8\u610f\uff1a NOTICE: This PDK only contains RC extraction files for below metal options: 1P8M for 8X + ultra thick Cu top metal layers ALPA2=28k, For the other metal options, user can download RC files from SMICNOW, or raise request if no such supply, we will deliver upon request.","title":"1. PDK install"},{"location":"flow/#11","text":"\u7b2c\u4e00\u6b21\u505a\u7684\u65f6\u5019\u6240\u6709\u7684\u57fa\u672c\u903b\u8f91\u95e8\u90fd\u662f\u81ea\u5df1\u642d\u7684\uff0c\u8fd9\u662f\u4e0d\u9700\u8981\u7684\uff0c\u81f3\u5c11\u5bf9\u4e8e\u5927\u591a\u6570\u975e\u5173\u952e\u6027\u80fd\u7684\u903b\u8f91\u95e8\u3002 \u6570\u5b57\u6807\u51c6\u5e93\u4e2d\u7684\u5668\u4ef6\u76f8\u6bd4\u81ea\u5df1\u624b\u753b\uff0c\u5f80\u5f80\u5177\u6709\u66f4\u9ad8\u7684\u6027\u80fd\uff0c\u6240\u4ee5\u8981\u5bfc\u5165\u6570\u5b57\u5e93","title":"1.1 \u5bfc\u5165\u6570\u5b57\u5e93"},{"location":"flow/#111-symbol","text":"\u53ef\u4ee5\u4f7f\u7528Verilog In( SMIC28 \u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u5bfc\u5165\u662f VDD!, VSS! )\uff0c \u6216\u8005\u590d\u5236pdk\u6570\u5b57\u5e93\u4e2d\u7684 cdn_symbol \u6587\u4ef6\u5230\u5f53\u524dlibrary\uff08\u8fd9\u79cd\u65b9\u6cd5\u4e0d\u77e5\u9053\u600e\u4e48\u5728virtuoso\u4e2d\u5bfc\u5165\uff0c\u6211\u662f\u76f4\u63a5\u5c06\u5bf9\u5e94\u7684\u5668\u4ef6symbol\u6587\u4ef6\u5939\u590d\u5236\u8fc7\u53bb\u7684\uff09 \u5bf9\u5e94\u811a\u672c\uff1a #!/usr/bin/env bash set - euo pipefail SRC = \"/SM05/home/phd2024/phd202411094979/project/cpicp25/pdk/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/cdn_symbol/scc28nhkcp_hdc30p140_rvt_oa\" DST = \"/SM05/home/phd2024/phd202411094979/project/cpicp25/analog/mylib_new/hdc_lib\" mkdir - p \"$DST\" # \u904d\u5386\u6240\u6709\u5668\u4ef6\u76ee\u5f55\uff0c\u82e5\u5b58\u5728 symbol \u5b50\u76ee\u5f55\u5219\u8986\u76d6\u590d\u5236\u5230\u76ee\u6807 find \"$SRC\" - mindepth 1 - maxdepth 1 - type d | while read - r cellDir ; do cellName = \"$(basename \" $cellDir \")\" if [ -d \"$cellDir/symbol\" ]; then mkdir - p \"$DST/$cellName\" # rsync -a --delete \"$cellDir/symbol/\" \"$DST/$cellName/symbol/\" cp - r \"$SRC/$cellName/symbol\" \"$DST/$cellName/symbol\" echo \"Copied: $cellName\" fi done echo \"Done.\"","title":"1.1.1 \u5bfc\u5165symbol"},{"location":"flow/#112-layout","text":"\u4f7f\u7528Stream In\uff0c \u5bfc\u5165gds \u6587\u4ef6 \u548c\u5012\u6570\u6570\u5b57\u6a21\u5757\u4e00\u6837","title":"1.1.2 \u5bfc\u5165layout"},{"location":"flow/#113-schematic","text":"\u6709\u7684\u6807\u51c6\u5e93\u7684verilog\u6587\u4ef6\u662f\u53ef\u4ee5\u5728Verilog In \u7684\u65f6\u5019\u5bfc\u5165\u7684\uff0c\u4f46\u662f\u6709\u4e9b\u4e0d\u884c\uff08\u81f3\u5c11SMIC28\u4e0d\u884c\uff09\u3002 \u4f7f\u7528Spice In, \u901a\u8fc7 .cdl \u6587\u4ef6\u5bfc\u5165 \u6ce8\u610f device_map \u6587\u4ef6\u7684\u4e66\u5199, \u8c8c\u4f3c\u53ea\u8981\u628a .cdl \u6587\u4ef6\u91cc\u9762\u7684pmos, nmos, diode \u5199\u8fdb\u6765\u5c31\u884c \u6ce8\u610f\u8fdb\u884c\u53c2\u6570\u6620\u5c04\uff0c .cdl \u7684\u53c2\u6570\u548cpdk\u4e2d\u7684\u53c2\u6570\u5b9a\u4e49\u53ef\u80fd\u4e0d\u4e00\u6837\uff0c\u533a\u5206\u5927\u5c0f\u5199 -- Device Mapping file generated from SpiceIn GUI devSelect := p09_ckt p09_ckt propMap := W w L l devSelect := n09_ckt n09_ckt propMap := W w L l devSelect := ndio09 ndio09 propMap := AREA area [!WARNING] \u53d1\u73b0\u8fd9\u90e8\u5206\u5668\u4ef6\u957f\u5bbd\u5bf9\u4e0d\u4e0a\u7684\u60c5\u51b5","title":"1.1.3 \u5bfc\u5165schematic"},{"location":"flow/#_2","text":"\u6570\u5b57\u6807\u51c6\u5355\u5143\u5e93cdl\u5bfc\u5165virtuoso_virtuoso\u5bfc\u5165cdl-CSDN\u535a\u5ba2 \u901a\u8fc7virtuoso\u7684spice in\u529f\u80fd\u6279\u91cf\u5c06\u6570\u5b57\u6807\u51c6\u5355\u5143\u5e93\u7f51\u8868\u8f6c\u6362\u6210schematic\u7684\u65b9\u6cd5 - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#2-new-liabrary","text":"","title":"2. New Liabrary"},{"location":"flow/#1-new-cdslib","text":"DEFINE cdsDefTechLib $CDSHOME /tools/dfII/etc/cdsDefTechLib DEFINE basic $CDSHOME /tools/dfII/etc/cdslib/basic DEFINE analogLib $CDSHOME /tools/dfII/etc/cdslib/artist/analogLib DEFINE smic28hkmg ~/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/ cdsDefTechLib: Cadence\u9ed8\u8ba4\u6280\u672f\u5e93\uff0c\u5305\u542b\u57fa\u672c\u7684\u6280\u672f\u5b9a\u4e49\u548c\u53c2\u6570\u3002\u5b83\u4e3aVirtuoso\u73af\u5883\u63d0\u4f9b\u9ed8\u8ba4\u8bbe\u7f6e\u548c\u914d\u7f6e\uff0c\u662fCadence\u5de5\u5177\u8fd0\u884c\u7684\u57fa\u7840\u5e93\u3002 basic: \u57fa\u672c\u5143\u4ef6\u5e93\uff0c\u5305\u542b\u7535\u8def\u8bbe\u8ba1\u6240\u9700\u7684\u6700\u57fa\u7840\u7ec4\u4ef6\u548c\u539f\u8bed\u3002\u5b83\u63d0\u4f9b\u4e86\u5982\u5f15\u811a(pin)\u3001\u7aef\u53e3(port)\u7b49\u57fa\u672c\u5143\u7d20\uff0c\u8fd9\u4e9b\u662f\u539f\u7406\u56fe\u7ed8\u5236\u548c\u7248\u56fe\u8bbe\u8ba1\u7684\u57fa\u7840\u6784\u5efa\u6a21\u5757\u3002 analogLib: : \u6a21\u62df\u7ec4\u4ef6\u5e93\uff0c\u5305\u542b\u7528\u4e8e\u6a21\u62df\u7535\u8def\u4eff\u771f\u7684==\u7406\u60f3\u5316\u7ec4\u4ef6==\u3002\u8fd9\u4e2a\u5e93\u4e2d\u6709\u7406\u60f3\u7535\u538b\u6e90/\u7535\u6d41\u6e90\u3001\u65e0\u6e90\u5143\u4ef6(\u7535\u963b\u3001\u7535\u5bb9\u3001\u7535\u611f)\u3001\u5404\u79cd\u5206\u6790\u6a21\u578b\uff0c\u4ee5\u53ca\u57fa\u672c\u7684\u6570\u5b57\u7ec4\u4ef6\u5982\u7f13\u51b2\u5668\u3001\u53cd\u76f8\u5668\u7b49\u3002\u8fd9\u4e9b\u7ec4\u4ef6\u90fd\u662f\u4e0e\u5de5\u827a\u65e0\u5173\u7684\uff0c\u901a\u5e38\u7528\u4e8e\u521d\u59cb\u8bbe\u8ba1\u63a2\u7d22\u548c\u4eff\u771f\u3002 smic28hkmg: PDK \u5b89\u88c5\u540e\u751f\u6210\u7684\u8def\u5f84","title":"1. new cds.lib"},{"location":"flow/#2-run-virtuoso","text":"\u5f53\u524d\u6587\u4ef6\u5939 | -- README.md -> .cursor/rules/analogdesign.mdc | -- bak | ` -- scripts | -- docs | ` -- xxx.pdf | -- mylib | -- runspace | | -- cds.lib -> ../scripts/cds.lib | | -- libManager.log | ` -- logs_phd202411094979 ` -- scripts ` -- cds.lib ./scripts\uff1a\u4e0b\u653e\u6240\u6709\u811a\u672c ./runspace: virtuoso\u7684\u542f\u52a8\u8def\u5f84\uff0c\u8fd0\u884c\u540evirtuoso\u4f1a\u5728\u8fd9\u4e2a\u76ee\u5f55\u4e0b\u751f\u6210\u4e00\u4e9blog\u6587\u4ef6\u3002\u6211\u8fd9\u91cc\u5728 runspace \u4e0b\u5efa\u4e86\u4e00\u4e2a scripts/cds.lib \u7684\u8f6f\u94fe ./docs\uff1a\u653e\u4e00\u4e9b\u76f8\u5173\u6587\u6863 ./mylib: \u4e4b\u540e\u653e\u6709\u4e00\u4e9b\u65b0\u5efa\u7684 library bash CMD: virtuoso Click: Tools --> Library Manager \u5982\u679ccds\u6ca1\u5199\u9519\uff0c Library Manager \u957f\u8fd9\u6837\uff0c smic28hkmg \u5c31\u662fPDK\u5b89\u88c5\u540e\u7684\u5e93 my_div_lib\u662f\u6211\u5df2\u7ecf\u5efa\u597d\u7684\uff0c\u6309\u7167\u6559\u7a0b\u73b0\u5728\u5176\u5b9e\u662f\u6ca1\u6709\u7684 \u7ea2\u6846\u5185\u5c31\u662f\u5bf9\u5e94\u7684\u5668\u4ef6 \u4e2d\u95f4\u7684 Cell \u662f\u5404\u79cd\u5668\u4ef6 \u53f3\u8fb9\u7684 View \u5c31\u662f\u6bcf\u4e2a Cell \u7684\u4e00\u4e9b\u539f\u7406\u56fe schematic , \u56fe\u6807 symbol , \u7248\u56fe layout , \u6d4b\u8bd5\u73af\u5883 state & maestro , constraint \u7b49","title":"2. run virtuoso"},{"location":"flow/#3-new-library","text":"Compile an ASCII technology file (\u7f16\u8bd1ASCII\u6280\u672f\u6587\u4ef6) \u5f53\u4f60\u6709\u81ea\u5b9a\u4e49\u7684ASCII\u683c\u5f0f\u6280\u672f\u6587\u4ef6(.tf)\u65f6\u4f7f\u7528 \u7cfb\u7edf\u4f1a\u6839\u636e\u6b64\u6587\u4ef6\u7f16\u8bd1\u5e76\u521b\u5efa\u65b0\u7684\u6280\u672f\u5e93 \u9002\u7528\u4e8e: \u9700\u8981\u81ea\u5b9a\u4e49\u5de5\u827a\u89c4\u5219\u7684\u60c5\u51b5 Reference existing technology libraries (\u5f15\u7528\u73b0\u6709\u6280\u672f\u5e93) \u5141\u8bb8 \u5f15\u7528\u591a\u4e2a\u5df2\u5b58\u5728\u7684\u6280\u672f\u5e93 \u4e0d\u521b\u5efa\u65b0\u7684\u6280\u672f\u5e93\uff0c\u800c\u662f\u5f15\u7528\u73b0\u6709\u5e93\u7684\u6280\u672f\u4fe1\u606f \u9002\u7528\u4e8e: \u9700\u8981\u591a\u4e2a\u6280\u672f\u5e93\u4fe1\u606f\u7684\u8bbe\u8ba1 Attach to an existing technology library (\u9644\u52a0\u5230\u73b0\u6709\u6280\u672f\u5e93) \u76f4\u63a5\u5c06\u65b0\u5e93\u9644\u52a0\u5230\u4e00\u4e2a\u73b0\u6709\u7684\u5df2\u7f16\u8bd1\u6280\u672f\u5e93 \u65b0\u5e93\u5c06\u5b8c\u5168\u7ee7\u627f\u8be5\u6280\u672f\u5e93\u7684\u6240\u6709\u8bbe\u7f6e\uff0c\u5305\u62ec\u5c42\u7ea7\u5b9a\u4e49\u3001DRC\u89c4\u5219\u7b49 \u9002\u7528\u4e8e:\u5728\u73b0\u6709\u5de5\u827a\u4e0b\u521b\u5efa\u6807\u51c6\u8bbe\u8ba1\u5e93(\u6700\u5e38\u7528\u9009\u9879) Do not need process information (\u4e0d\u9700\u8981\u5de5\u827a\u4fe1\u606f) \u521b\u5efa\u4e0d\u542b\u4efb\u4f55\u5de5\u827a\u4fe1\u606f\u7684\u5e93 \u9002\u7528\u4e8e:\u4ec5\u542b\u7b26\u53f7\u7684\u5e93\u3001\u884c\u4e3a\u6a21\u578b\u5e93\u7b49\u4e0d\u9700\u7269\u7406\u7248\u56fe\u4fe1\u606f\u7684\u5e93 \u5728SMIC 28nm\u8bbe\u8ba1\u4e2d\uff0c\u9009\u62e9\u7b2c3\u4e2a\u9009\u9879\uff0c\u9644\u52a0\u5230\u5df2\u6709\u7684\u5de5\u827a\u5e93( smic28hkmg )\u3002 \u4e5f\u53ef\u4ee5\u4f7f\u7528 Tools --> Library Path Editor \u65b0\u5efa\u6216\u8005\u6dfb\u52a0\u522b\u4eba\u7684 Library cds.lib \u73b0\u5728\u53d8\u4e3a\uff1a # File Created by at Mon May 26 10:59:50 2025 # assisted by CdsLibEditor DEFINE cdsDefTechLib $CDSHOME /tools/dfII/etc/cdsDefTechLib DEFINE basic $CDSHOME /tools/dfII/etc/cdslib/basic DEFINE analogLib $CDSHOME /tools/dfII/etc/cdslib/artist/analogLib DEFINE smic28hkmg ~/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/ DEFINE my_div_lib /SM05/home/phd2024/phd202411094979/project/cpicp25/mylib/my_div_lib DEFINE ropll /SM05/home/pgs2024/pgs202421065159/s28/ropll/ropll DEFINE test_library /SM05/home/phd2024/phd202411094979/project/cpicp25/mylib/test_library","title":"3. new Library"},{"location":"flow/#3-new-cells-schematic-and-symbol","text":"import basic logic gate from imported digtal library \u65b0\u5efa Cell \u4e00\u822c\u662f\u5148\u65b0\u5efa schematic \uff0c\u8fd9\u91cc OR \u5c31\u662f\u8981\u65b0\u5efa\u7684 Cell \u7684\u540d\u5b57 \u7f16\u8f91 schematic \u539f\u7406\u56fe \u7528\u5feb\u6377\u952e i \u63d2\u5165\u5668\u4ef6 \u7528\u5feb\u6377\u952e q \u7f16\u8f91\u5668\u4ef6\u5c5e\u6027 \u7528\u5feb\u6377\u952e c \u590d\u5236\u5668\u4ef6 \u7528\u5feb\u6377\u952e u \u64a4\u9500\u7f16\u8f91 \u7528\u5feb\u6377\u952e w \u5e03\u7ebf \u7528\u5feb\u6377\u952e L\uff08\u5c0f\u5199\uff09 \u52a0\u5165 label , \u76f8\u540c\u7684 label \u7684 wire \u662f\u8fde\u5728\u4e00\u8d77\u7684 \u7528\u5feb\u6377\u952e r \u65cb\u8f6c\u5668\u4ef6\u7b49 \u7528\u5feb\u6377\u952e p \u52a0\u5165 port , \u4e5f\u5c31\u662f\u8fd9\u4e2a Cell \u7684\u5916\u90e8\u5f15\u811a\uff0c\u6ce8\u610f\u8f93\u5165\u8f93\u51fa\u7b49 \u6a21\u62df\u7535\u6e90\u4e00\u822c\u547d\u540d\u4e3aAVDD\u548cAVSS \u6570\u5b57\u5219\u662fDVDD, DVSS Ctrl +s \u4fdd\u5b58 schematic \uff0c\u518d\u70b9\u51fb Check and Save \u73b0\u5728Library Manager \u91cc\u9762\u5c31\u6709\u4e86\u76f8\u5e94\u7684View\uff0c \u5176\u4ed6\u4e5f\u662f\u4e00\u6837\u7684 \u5bf9\u5e94\u7684\u6587\u4ef6\u4e5f\u5728`./mylib/my_div_lib/NOR/\u4e0b\u9762 \u65b0\u5efa symbol \u8fd9\u91cc\u53ef\u4ee5\u7b80\u5355\u7ed8\u5236\u4e00\u4e0b\uff0c\u9ed8\u8ba4\u4e5f\u884c\uff0c\u5c31\u662f\u4e00\u4e2a\u77e9\u5f62 \u4fdd\u5b58 \u540c\u7406\uff0c\u65b0\u5efa OR \u7684 schematic \uff0c \u4f7f\u7528\u521b\u5efa\u597d\u7684 symbol \u6765\u753b\u539f\u7406\u56fe\uff0c\u5b9e\u73b0\u590d\u7528 NOR + INV = OR","title":"3. new Cell\u2018s schematic and symbol"},{"location":"flow/#4-testbench","text":"\u65b0\u5efa\u539f\u7406\u56fe \u63d2\u5165\u81ea\u5df1\u8bbe\u8ba1\u7684\u6a21\u5757\u7684 symbol \u4e00\u4e2a\u5206\u9891\u5668\u793a\u4f8b gnd, \u76f4\u6d41\u6e90, clk\u7b49\u5728 anlogLib \u4e2d","title":"4. \u642d\u5efatestbench"},{"location":"flow/#5-ade","text":"\u7b80\u5355\u7684\u4efb\u52a1\u53ef\u4ee5\u7528 ADE L , \u590d\u6742\u4e86\u53ef\u4ee5\u7528 ADE Explorer \u548c ADE Assembler , \u5177\u4f53\u4f7f\u7528\u67e5\u770b \u8fd9\u91cc \u8c8c\u4f3c\u73b0\u5728\u8fd8\u7528 ADE L \u6709\u70b9\u843d\u4f0d\u4e860.0 \u8fd9\u91cc\u9009\u62e9\u505a\u4e00\u4e2a\u7b80\u5355\u7684\u77ac\u6001\u4eff\u771f \u9009\u62e9\u89c2\u5bdf\u4fe1\u53f7 ADE Explorer \u4e2d\u7684\u505a\u6cd5\uff1a \u7b80\u5355\u9009\u53d6 schematic \u4e2d\u7684 wire \u4e5f\u53ef\u4ee5\u81ea\u5b9a\u4e49\u4e00\u4e9b\u8868\u8fbe\u5f0f \u70b9\u51fb\u540e\u4f1a\u53d8\u989c\u8272 \u70b9\u51fb wire \u662f\u7535\u538b\uff0c pin \u662f\u7535\u6d41 \u53ef\u4ee5\u7ed9\u539f\u7406\u56fe\u4e00\u4e9b label \u660e\u786e\u4e00\u4e0b\u662f\u54ea\u4e2a\u4fe1\u53f7 \u5f00\u542f\u4eff\u771f ADE Explorer \u4eff\u771f\u8fd0\u884c\u4e2d\uff1a \u4eff\u771f\u7ed3\u675f\uff0c\u5f39\u51fa\u6ce2\u5f62 ADE Explorer \u53ef\u4ee5\u53f3\u952e split current strip-->trace \u628a\u6ce2\u5f62\u5206\u5f00\uff0c\u7136\u540e\u53ef\u4ee5\u62d6\u52a8\u3001\u7f29\u653e\u6ce2\u5f62 \u68c0\u67e5\u6ce2\u5f62 \u53ef\u4ee5\u4f7f\u7528\u5feb\u6377\u952e v \u5b9e\u73b0\u6d4b\u91cf \u9009\u4e2d\u4e00\u4e2a\u5149\u6807\u4ee5\u540e\u6309 d , \u53ef\u4ee5\u770b\u4e24\u4e2a\u5149\u6807\u4e4b\u95f4\u7684\u8ddd\u79bb \u4e5f\u53ef\u4ee5\u4f7f\u7528 calculator \u7684\u8868\u8fbe\u5f0f\u529f\u80fd \u4eff\u771f\u7ed3\u675f\u53ef\u4ee5\u4fdd\u5b58\u4e3a state \uff0c\u4e00\u822c\u7528 cellview \u7136\u540e\u5728\u8fd9\u4e2a Cell \u7684 Veiw \u91cc\u9762\u5c31\u4f1a\u6709\u4e2a state , \u8fd9\u4e2a\u4e5f\u53ef\u4ee5\u5bfc\u5165\u5230 ADE Explorer","title":"5. ADE\u524d\u4eff"},{"location":"flow/#6pvt","text":"[!NOTE] \u611f\u89c9\u8fd9\u4e00\u6b65\u53ef\u4ee5\u4e0d\u505a\uff1f\u5982\u679c\u6ca1\u65f6\u95f4\uff0c\u6216\u8005\u6027\u80fd\u5361\u5f97\u5f88\u6b7b\u624d\u505a \u83b7\u53d6 corner.scs \u522b\u4eba\u7ed9\u6211\u7684\uff0c\u4e0d\u77e5\u9053, \u5b89\u88c5\u76ee\u5f55\u6709\u81ea\u5e26\u7684\uff0c\u5728 install/models/spectre/**.scs , \u6216\u8005 install/models/spectre/**.lib ADE Explorer \u4e0b\u4e5f\u53ef\u4ee5\u770b\u5230 smic28 \u7684\u4e00\u4e2a\u793a\u4f8b .scs\u6587\u4ef6 section top_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_tt endsection top_tt section top_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ff endsection top_ff section top_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ss endsection top_ss \u4e00\u4e2a8\u79cd\u5de5\u827a\u89d2\u793a\u4f8b\uff1a Slow NMOS\u3001slow PMOS\u3001slow \u7535\u5bb9 Slow NMOS\u3001slow PMOS\u3001fast \u7535\u5bb9 Slow NMOS\u3001fast PMOS\u3001slow \u7535\u5bb9 Slow NMOS\u3001fast PMOS\u3001fast \u7535\u5bb9 Fast NMOS\u3001slow PMOS\u3001slow \u7535\u5bb9 Fast NMOS\u3001slow PMOS\u3001fast \u7535\u5bb9 Fast NMOS\u3001fast PMOS\u3001slow \u7535\u5bb9 Fast NMOS\u3001fast PMOS\u3001fast \u7535\u5bb9 \u5bfc\u5165 corner.scs section pre_layout include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=pre_layout endsection pre_layout section noise_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=noise_tt endsection noise_tt section top_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_tt include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_tt endsection top_tt section top_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ff include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ff endsection top_ff section top_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=bjt_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=ldmos_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev5_spe.lib\" section=esd_dio_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=res_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=var_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=mom_ss include \"/SM05/home/phd2024/phd202411094979/pdk/SMIC28_uncomp/PDK/SPDK28HKCPlusRF_0925_OA_CDS_V1.0_REV5_1/smic28hkcPlusrf_0925_1P10M_8Ic_1TMc_1MTTc_ALPA2_oa_cds_2021_12_15_v1.0_rev5_1/smic28hkmg/../models/spectre/l0028hkcplus_io25_v1p0_rev0_rf_spe.lib\" section=dio_ss endsection top_ss \u9009\u62e9 corner \u8bbe\u7f6e\u6e29\u5ea6\u548c\u7535\u538b \u8bbe\u7f6e\u7535\u6e90 AVDD \u7535\u538b\u53d8\u91cf\u4e3a0.9 test \u53f3\u952e Design Variables \u4e0b\u5bfc\u5165\u53d8\u91cf\uff0c\u8bbe\u7f6e\u9ed8\u8ba4\u503c \u4fee\u6539\u4e0d\u540c corner \u5bf9\u5e94\u7684\u6e29\u5ea6\u548c\u7535\u538b \u70b9\u51fb OK \uff0c \u91cd\u65b0\u5f00\u542f\u4eff\u771f plot \u53ef\u4ee5\u8fc7\u6ee4\u5177\u4f53\u7684corner\u6216\u4fe1\u53f7 \u53c2\u8003 cadence\u7684\u5de5\u827a\u89d2\u4eff\u771f\u3001\u8499\u7279\u5361\u6d1b\u4eff\u771f\u3001PSRR-CSDN\u535a\u5ba2","title":"6.\u524d\u4effPVT\u9a8c\u8bc1"},{"location":"flow/#7","text":"Cadence Virtuoso Layout \u5feb\u6377\u952e_virtuoso\u955c\u50cf\u7ffb\u8f6c\u5feb\u6377\u952e-CSDN\u535a\u5ba2 \u53d1\u73b0SMIC28\u5de5\u827a\u4e0d\u80fd90\u00b0\u65cb\u8f6c \u524d\u4eff\u6b63\u786e\u540e\uff0c\u5c31\u53ef\u4ee5\u7ed8\u5236\u7248\u56fe\u4e86 \u5728\u539f\u7406\u56fe\u9009\u62e9 Layout XL \u628a\u5668\u4ef6\u62ff\u8fc7\u6765 \u8fde\u7ebf(\u5feb\u6377\u952ep) \u753b\u77e9\u5f62(r) \u81ea\u52a8\u6253\u5b54(o) \u52a0garding(shift+g) \u5982\u679c\u67d0\u4e2apin\u627e\u4e0d\u5230\u4e86\uff0c\u53ef\u4ee5 ctrl+a \u7136\u540e\u53f3\u952e\u6309 q , \u53ef\u4ee5\u770b\u5230\u6240\u6709\u4fe1\u606f \u53ef\u4ee5\u901a\u8fc7\u53f3\u952e keep \u9009\u4e2d\uff0c\u7136\u540e\u5220\u9664dv'y; \u5e38\u89c4\u8bbe\u7f6e(e)","title":"7.\u753b\u7248\u56fe"},{"location":"flow/#_3","text":"\u6a21\u62df\u96c6\u6210\u7535\u8def\u7248\u56fe\u8981\u70b9\u5c0f\u7ed3 - \u77e5\u4e4e","title":"\u5e38\u7528\u6280\u5de7"},{"location":"flow/#_4","text":"\u76f8\u9694\u7684\u5c42\u4f7f\u7528\u4e0d\u540c\u7684\u8d70\u7ebf\u65b9\u5411\uff08\u7c7b\u4f3c\u6570\u5b57\u7684\u65b9\u6cd5\uff09\uff0c\u8fd9\u6837\u53ef\u4ee5\u4e0d\u7528\u4ed4\u7ec6\u770b\u662f\u5426\u4f1a\u77ed\u8def\u3002 \u7f3a\u70b9\u662f\u8fc7\u5b54\u6bd4\u8f83\u591a","title":"\u4e00\u4e2a\u80fd\u591f\u8f83\u5feb\u624b\u52a8\u5e03\u7ebf\u7684\u6280\u5de7"},{"location":"flow/#_5","text":"12-\u6e90\u6f0f\u5171\u7528_\u54d4\u54e9\u54d4\u54e9_bilibili \u4e00\u4e2a\u5b9e\u4f8b\uff1a\u5de6\u8fb9\u4e3a\u6ca1\u6709\u6e90\u6f0f\u5171\u7528\u7684NAND\u7248\u56fe\uff0c\u53f3\u8fb9\u4e3a\u6e90\u6f0f\u5171\u7528NAND\u7248\u56fe\uff0c\u9762\u79ef\u5c0f\u4e86 [!TIP] \u5e94\u8be5\u4e5f\u53ef\u4ee5\u7528\u6570\u5b57\u5e93\u7684\u7248\u56fe\uff0c\u5c31\u662f\u6ca1\u6709\u90a3\u4e48general\u4e86","title":"\u6e90\u6f0f\u5171\u7528"},{"location":"flow/#mos","text":"","title":"MOS\u5339\u914d"},{"location":"flow/#tips","text":"\u6ce8\u610f\u6bcf\u4e00\u4e2amodule\u5206\u5f00\u753b\uff0c\u753b\u5b8c\u5c3d\u91cf\u52a0\u4e0aboundry\u7136\u540e\u5de6\u4e0b\u89d2\u653e\u5230\u5750\u6807\u539f\u70b9","title":"Tips"},{"location":"flow/#8drc-lvs","text":"[!NOTE] \u8981\u901a\u8fc7\u811a\u672c\u624d\u80fd\u628a\u8fd9\u4e2acalibre\u653e\u5230\u83dc\u5355\u680f\u7684\uff0ccalibre\u662f\u897f\u95e8\u5b50\u7684\uff0cvirtuoso\u662f \u548c\u6570\u5b57\u7684\u6ca1\u533a\u522b\uff0c\u90fd\u662f\u9009pdk\u91cc\u9762\u7684rule\u6587\u4ef6\uff08\u540e\u7f00\u4e3a .drc , .lvs \uff09 [!WARNING] \u73b0\u5728\u7684\u6bd4\u8f83\u5148\u8fdb\u7684\u5de5\u827a\u90fd\u5bf9\u65b9\u5411\u6709\u8981\u6c42\uff0c\u4e0d\u80fd\u4e00\u4e9bmos\u6c34\u5e73\u4e00\u4e9bmos\u5782\u76f4\u653e\u7f6e","title":"8.DRC, LVS"},{"location":"flow/#9pex","text":"\u627e\u5230 .pex \u6587\u4ef6 \u5bfc\u5165 \u8bbe\u7f6e\u8f93\u51fa [!NOTE] spectre\u65b9\u5f0f\u63d0\u53d6\u7684\u7f51\u8868\u8fdb\u884c\u540e\u4eff\u771f\uff0c\u662f\u4f7f==\u7528\u5e26\u6709\u5bc4\u751f\u53c2\u6570\u7684\u7f51\u8868\u66ff\u6362\u539f\u7406\u56fe\u7f51\u8868==\uff0c\u6309\u7167\u539f\u7406\u56fe\u4eff\u771f\u65b9\u5f0f\u8fdb\u884c\u4eff\u771f\u3002 \u4e5f\u53ef\u4ee5\u4f7f\u7528 Calibreview \u00b7 Spectre\u662f\u4eff\u771f\u5668\u4eff\u771f\u65f6\u8bfb\u53d6\u7684\u7f51\u8868\u683c\u5f0f\u3002 Calibreview\u4f1a\u5c06\u4ea7\u751f\u7684\u7f51\u8868\u5c01\u88c5\u5728\u4e00\u4e2aschematic\u6587\u4ef6\u4e2d\uff0c\u540c\u65f6\u5176\u540e\u7eed\u9009\u9879\u4e2d\u4e5f\u53ef\u4ee5\u9009\u62e9\u751f\u6210\u5bf9\u5e94\u7684spectre\u7f51\u8868\u3002 \u6a21\u62dfIC\u4eff\u771f\u9a8c\u8bc1\uff1a\u57fa\u4e8eCadence Virtuoso\u7684\u7535\u8def\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u4e0e\u540e\u4eff\u771f - \u54d4\u54e9\u54d4\u54e9 \u5176\u4ed6\u8bbe\u7f6e config\u4e2d\u4fee\u6539\u6a21\u62df\u6a21\u5757\u7f51\u8868\uff1a","title":"9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09"},{"location":"flow/#10","text":"\u5bfc\u5165\u5bc4\u751f\u63d0\u53d6\u540e\u7684\u7f51\u8868 \u9700\u8981\u5efa\u7acbtb\u5bf9\u5e94\u7684config\u6587\u4ef6\uff0c\u7136\u540e\u4fee\u6539\u6a21\u5757\u7684view \u8fd9\u91cc\u4ee5\u4e00\u4e2a\u6570\u6a21\u6df7\u5408\u7684config\u4e3a\u4f8b \u53ea\u9700\u8981\u66ff\u6362\u6a21\u62df\u6a21\u5757\u9876\u5c42\uff08\u8fd9\u91cc\u662f DIV_INT_P5S4 \uff09\u5c31\u884c\u4e86\uff0c\u53d1\u73b0\u8fd8\u6709\u5f88\u591a\u6a21\u62df\u6a21\u5757\u7684\u5b50\u6a21\u5757\u4e5f\u5728\u8868\u4e0a\u663e\u793a\u4e86, \u4e0d\u8fc7\u66ff\u6362\u4ee5\u540e\u70b9\u51fb\u4fdd\u5b58\u5b50\u6a21\u5757\u5c31\u6ca1\u4e86 \u7136\u540e\u548c\u524d\u4eff\u4e00\u6837\uff0c\u8fdb\u884c\u4eff\u771f","title":"10.\u540e\u4eff"},{"location":"flow/#_6","text":"CMOS\u6a21\u62df\u96c6\u6210\u7535\u8def\u5168\u6d41\u7a0b\u8bbe\u8ba1\uff0c\u674e\u91d1\u57ce\uff0c\u673a\u68b0\u5de5\u4e1a\u51fa\u7248\u793e\uff0c\u7b2c7\u7ae0","title":"\u53c2\u8003\uff1a"},{"location":"flow/#_7","text":"\u4ee5\u4e00\u4e2aDSM\u6a21\u5757\u4e3a\u4f8b \u53c2\u8003\u59cb\u7ec8 24MHz \u5de5\u5177\u94fe\uff1a use VCS and Verdi to font-end digtal chip design use design compiler to synthesize rtl design to netlist use innovus to do placement and routing use starrc to do RC parameter extraction use formality to do logic equivalence checking use calibre to do DRC/LVS/ERC sign-off use prime time to do STA","title":"\u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b"},{"location":"flow/#_8","text":"","title":"\u524d\u7aef"},{"location":"flow/#0","text":"\u5927\u578b\u9879\u76ee\u8981\u505a\uff0c\u5728\u7c7b\u4f3c Matlab \u7684\u5e73\u53f0","title":"0. \u7cfb\u7edf\u7ea7\u4eff\u771f"},{"location":"flow/#1-hdl","text":"\u73b0\u5728\u8c8c\u4f3c\u90fd\u662f\u7528\u7684 verilog \u6ce8\u610f\u6839\u636e\u7cfb\u7edf\u9700\u6c42\u4f18\u5316\u903b\u8f91\u9762\u79ef\u65f6\u5e8f\uff0c\u6211\u662f\u4e0d\u592a\u61c2","title":"1. \u5199HDL"},{"location":"flow/#2-testbench-vcsverdi","text":"\u53ef\u4ee5\u7528AI\u5199\uff0c\u5feb\u3002 \u53ef\u4ee5\u76f4\u63a5\u7528\u811a\u672c\u6765\u8fd0\u884c\uff0c\u7b80\u5355\u7684\u4f7f\u7528\u8fd8\u662f\u975e\u5e38\u65b9\u4fbf\u7684 \u5584\u7528\u65ad\u8a00, \u8fd9\u6837\u5c31\u4e0d\u7528\u4eba\u5de5\u53bb\u68c0\u67e5\u6ce2\u5f62\u4e86\uff0c\u8fd9\u4e5f\u662fAI\u7684\u5f3a\u9879\uff0c\u4e0d\u719f\u6089\u4e0d\u592a\u786e\u5b9a\u7684\u8fd8\u662f\u6700\u597d\u4eba\u5de5\u770b\u770b\u6ce2\u5f62 \u590d\u6742\u9879\u76ee\u8981\u7528 system verilog/system C \u6216 UVM \uff0c \u8fd9\u53ea\u662f\u4e00\u4e2a\u7b80\u5355\u793a\u4f8b\uff0c\u6240\u4ee5\u76f4\u63a5\u7528 verilog \uff0c \u516c\u53f8\u91cc\u9762\u8fd8\u8981\u7528VCS\u505a\u68c0\u67e5==\u4ee3\u7801\u548c\u529f\u80fd\u8986\u76d6\u7387== \u5177\u4f53\u547d\u4ee4\u53ef\u4ee5\u770b VCS , Verdi \u793a\u4f8b\uff1a \u6587\u4ef6\u7ed3\u6784\uff1a | -- outputs | | -- mydsm_eachinf.fsdb | | -- mydsm_eachinf.vcd | | -- mydsm_eachinf_sim | | -- mydsm_max.fsdb | | -- mydsm_max.vcd | | -- mydsm_max_sim | | -- mydsm_random.fsdb | | -- mydsm_random.vcd | ` -- mydsm_random_sim | -- runspace #\u8fd9\u91cc\u662fVCS\u548cVerdi\u7684\u8fd0\u884c\u8def\u5f84\uff0c\u6bcf\u6b21\u7f16\u8bd1\u4eff\u771f\u4f1a\u5728\u8fd9\u91cc\u8f93\u51fa\u4e00\u4e9b\u4e0d\u5e38\u7528\u7684\u6587\u4ef6\uff0c\u8ba9\u6587\u4ef6\u5939\u5e72\u51c0\u70b9\u5c31\u90fd\u653e\u5230\u8fd9\u91cc\u4e86 | -- scripts | | -- calculate_average.py | | -- clean.sh | | -- file.f | | -- sim.sh | ` -- sim4tb_hk_mash111.sh | -- src | | -- dff.v | | -- hk_efm.v | | -- hk_mash111.v | | -- ifa.v | | -- mydsm.v | ` -- ncl.v ` -- tb | -- mydsm_eachinf_tb.v | -- mydsm_max_tb.v | -- mydsm_min_tb.v | -- mydsm_random_tb.v ` -- tb_hk_mash111.v AI promt # Digtal module - a DSM, its top design name is `mydsm` : mash 1-1-1 module + IFA(Integer and Frac Adapter) - `hk_mash111` module: input fraction part and output 2's complement code [-3, 4] - IFA module: a adapter to combine integer and frac part ## input and output - input - clk, - rst_n, // Reset signal, low enable - in_i[7:0]: integer input - in_f[7:0]: fraction input - output - out_p[4:0]: connect with programable divder P - out_s[3:0]: connect with programable divder S ## rtl ### logic 1. `in_f` input to `hk_mash111` , it output a `frac_value` in range of [-3, 4] 2. `div_value = in_i + frac_value` 3. `div_value` will be Be decomposed to two part: `out_p[4:0]` and `out_s[3:0]` , formulation is `div_value = (out_p+2) * 8 + (out_s+2)` . attention: `3 <= out_s <=10 ` 4. output `out_p` and `out_s` ### testbench generate `.fsdb` files in testbench for waveform check 1. testbench1: mydsm_min_tb. - `in_i` = 0d83, `in_f` = 0, calculate the average `div_value` with 1000 times clock. 2. testbench2: mydsm_max_tb. - `in_i` = 0d255, `in_f` = 255, calculate the average `div_value` with 1000 times clock. 3. testbench3: mydsm_random_tb. - set `in_i` and `in_f` randomly get seed, randomly selet `in_i` in range [83, 255], `in_f` in range [0, 255] for 5 times, calculate the average `div_value` with 1000 times clock for each case. 4. testbench4: mydsm_eachinf_tb. - set `in_i == 255` , set `in_f` from 0 to 255, simulate 1000 times each case, calculate average `div_value` for these 256 cases, display result with a table #### warning: - Each testbench must print out the input integer frequency division ratio and the fractional frequency division ratio! - Detect through assertion whether the average frequency division ratio of the final output is within 0.5% error of the input frequency division ratio ### sim file - file path: `${WorkSpace}/digtal/front/scripts/sim.sh` - Some useful methods are defined in `sim.sh` - compile(cp): - compile one specify testbench - such as `./sim.sh cp mydsm_min` to compile `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - compile all specify testbench - cmd: `./sim.sh cp all` - return which testbench compile successfully - run: - run one specify testbench - such as `./sim.sh run mydsm_min` to run `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - plot: - plot one specify testbench - such as `./sim.sh plot mydsm_min` to plot `${WorkSpace}/digtal/front/tb/mydsm_min_tb.v` - clean: - clean all files in runspace and outputs folders.","title":"2. \u5199testbench, \u7528vcs\u7f16\u8bd1\u4eff\u771f\uff0c\u7528verdi\u770b\u6ce2\u5f62"},{"location":"flow/#3-fpga","text":"\u6700\u597d\u505a\u8fd9\u4e00\u6b65\uff0c\u8fd9\u6b21\u5c0f\u9879\u76ee\u6ca1\u505a","title":"3. FPGA\u4e0a\u677f\u9a8c\u8bc1"},{"location":"flow/#_9","text":"\u4f7f\u7528 DC , \u4e3b\u8981\u811a\u672c\uff1a constraint.sdc\uff1a\u7ea6\u675f\u6587\u4ef6 flow.tcl: dc \u811a\u672c \u4e0d\u540c\u8bbe\u8ba1\u5dee\u522b\u5f88\u5927\uff0c\u8fd9\u91cc\u5c31\u4e0d\u603b\u7ed3\u4e86\uff0c\u6211\u4e5f\u4e0d\u719f, \u8be6\u60c5 \u5728pdk\u4e2d\u9009\u62e9\u5408\u9002\u7684\u6807\u51c6\u5355\u5143\u5e93 \u53ef\u4ee5\u67e5\u770b SMIC \u793a\u4f8b\u4ee3\u7801 #flow.tcl # Set workspace path set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set SYN_PATH \"$WORKSPACE/digtal/syn\" set SRC_PATH \"$WORKSPACE/digtal/front/src\" set PDK_PATH \"$WORKSPACE/pdk\" set STD_CELL_PATH \"$PDK_PATH/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2\" # set STD_CELL_PATH \"$PDK_PATH/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2\" # Set top design name set DESIGN_NAME \"mydsm\" # Create output directories if they don't exist file mkdir $SYN_PATH / reports file mkdir $SYN_PATH / outputs puts \"==============================================\" puts \" Starting Synthesis Flow \" puts \"==============================================\" puts \"Workspace: $WORKSPACE\" puts \"Design : $DESIGN_NAME\" puts \"==============================================\" #========================================================= # Setup Libraries #========================================================= puts \"Setting up libraries...\" set LIB_SS_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm.db\" set LIB_TT_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_tt_v0p9_25c_ecsm.db\" set LIB_FF_ECSM \"$STD_CELL_PATH/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm.db\" # Set target library - use worst case for synthesis set target_library $LIB_SS_ECSM set link_library \"* $LIB_SS_ECSM $LIB_TT_ECSM $LIB_FF_ECSM\" # Set synthetic library set synthetic_library {} set synlib_list \"\" set symbol_library {} # Set search path set search_path [ list . $SRC_PATH $STD_CELL_PATH / verilog ] #========================================================= # Setup for Formality verification #========================================================= puts \"Setting up SVF for Formality verification...\" # SVF should always be written to allow Formality verification for advanced optimizations. # Once set_svf is issued, DC will begin recording all relevant operations. set_svf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.svf #========================================================= # Read Design #========================================================= puts \"Reading RTL design...\" # Define source files - can be expanded based on actual design files set RTL_FILES [ list $SRC_PATH / mydsm.v $SRC_PATH / ifa.v $SRC_PATH / mash111.v ] # Read RTL files analyze - format verilog $RTL_FILES elaborate $DESIGN_NAME # Link design current_design $DESIGN_NAME link > $SYN_PATH / reports / link.rpt # Check design check_design > $SYN_PATH / reports / check_design.rpt #========================================================= # Apply Constraints #========================================================= puts \"Applying constraints...\" # Source constraint file source $SYN_PATH / scripts / constraint_ ${DESIGN_NAME} .sdc #========================================================= # Set Optimization Options #========================================================= puts \"Setting optimization options...\" set_wire_load_mode \"top\" set_fix_multiple_port_nets - all - buffer_constants # set_fix_hold # set_fix_hold [get_clocks clk] # Compile with ultra optimization # compile_ultra -timing_high_effort -no_autoungroup -incremental # compile_ultra -only_hold_time # three steps optimization compile_ultra - timing_high_effort - no_autoungroup compile_ultra - timing_high_effort - incremental compile_ultra - only_hold_time - incremental #========================================================= # Generate Reports #========================================================= # Timing reports for different corners report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ss_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ss_min.rpt report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_tt_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_tt_min.rpt report_timing - path full - delay max - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ff_max.rpt report_timing - path full - delay min - max_paths 40 - nworst 3 > $SYN_PATH / reports / timing_ff_min.rpt # Other reports report_reference - hierarchy > $SYN_PATH / reports / reference_hierarchy.rpt report_resources - hierarchy > $SYN_PATH / reports / resources_hierarchy.rpt report_design > $SYN_PATH / reports / design.rpt report_compile_options > $SYN_PATH / reports / compile_options.rpt report_area > $SYN_PATH / reports / area.rpt report_power > $SYN_PATH / reports / power.rpt report_qor > $SYN_PATH / reports / qor.rpt report_resources > $SYN_PATH / reports / resources.rpt report_constraint - all_violators > $SYN_PATH / reports / constraints.rpt report_hierarchy > $SYN_PATH / reports / hierarchy.rpt report_reference > $SYN_PATH / reports / reference.rpt report_clock_gating > $SYN_PATH / reports / clock_gating.rpt #========================================================= # Write and close SVF file and make it available for immediate use #========================================================= set_svf - off #========================================================= # Generate Output Files #========================================================= puts \"Generating output files...\" # Write netlist write - format verilog - hierarchy - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.v # Write constraints for P&R write_sdc $SYN_PATH / outputs / ${DESIGN_NAME} _syn.sdc # Write parasitics write_parasitics - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.spef # Write SDF for gate-level simulation write_sdf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.sdf # Write DDC for Design Vision write - format ddc - hierarchy - output $SYN_PATH / outputs / ${DESIGN_NAME} _syn.ddc # Save UPF file save_upf $SYN_PATH / outputs / ${DESIGN_NAME} _syn.upf puts \"==============================================\" puts \" Synthesis Flow Completed \" puts \"==============================================\" exit # constraint.sdc ############################################################### # Author: pxmmmm # Date: 2025-09-02 # Description: Constraint file for mydsm design # Version: 1.0 ############################################################### # Clock definition # \u8bbe\u7f6e\u65f6\u949f\u540d\u79f0 set CLOCK_NAME \"clk\" # v set CLOCK_PERIOD [expr 1.0 / 200.0 * 1000 ] # 10% of period set CLOCK_UNCERTAINTY [expr $CLOCK_PERIOD * 0.1 ] # 3% of period set CLOCK_TRANSITION [expr $CLOCK_PERIOD * 0.03 ] # Create clock create_clock - name $CLOCK_NAME - period $CLOCK_PERIOD [ get_ports clk ] set_clock_uncertainty $CLOCK_UNCERTAINTY [ get_clocks $CLOCK_NAME ] # Add separate setup/hold uncertainty set_clock_uncertainty - setup [expr $CLOCK_UNCERTAINTY * 0.7 ] [ get_clocks $CLOCK_NAME ] set_clock_uncertainty - hold [expr $CLOCK_UNCERTAINTY * 0.2 ] [ get_clocks $CLOCK_NAME ] set_clock_transition $CLOCK_TRANSITION [ get_clocks $CLOCK_NAME ] # Set don't touch network for clock and reset # set_dont_touch_network [get_ports clk] # set_dont_touch_network [get_ports rst_n] # Input and output delay constraints set INPUT_DELAY_MAX [expr $CLOCK_PERIOD * 0.5 ] set INPUT_DELAY_MIN [expr $CLOCK_PERIOD * 0.15 ] set OUTPUT_DELAY_MAX [expr $CLOCK_PERIOD * 0.5 ] set OUTPUT_DELAY_MIN [expr $CLOCK_PERIOD * 0.15 ] # Set input delays set_input_delay - clock $CLOCK_NAME - max $INPUT_DELAY_MAX [ get_ports { in_i [ * ] in_f [ * ] rst_n }] set_input_delay - clock $CLOCK_NAME - min $INPUT_DELAY_MIN [ get_ports { in_i [ * ] in_f [ * ] rst_n }] # Set output delays set_output_delay - clock $CLOCK_NAME - max $OUTPUT_DELAY_MAX [ get_ports { out_p [ * ] out_s [ * ]}] set_output_delay - clock $CLOCK_NAME - min $OUTPUT_DELAY_MIN [ get_ports { out_p [ * ] out_s [ * ]}] # Set ideal network for clock and reset # set_ideal_network [get_ports clk] # set_ideal_network [get_ports rst_n] # Set max fanout set_max_fanout 10 [ current_design ] # Set driving cell for all inputs except clock and reset # Use a buffer found in the actual library set_driving_cell - lib_cell BUFV2_140P7T30R [ remove_from_collection [ all_inputs ] [ get_ports { clk rst_n }]] # Set load for all outputs # # \u57fa\u4e8e BUFV2_140P7T30R \u7684\u8f93\u5165\u7535\u5bb9\u4f7f\u7528\u6765\u81eaPDK\u7684\u4e00\u4e2a\u5b9e\u9645\u5f15\u811a\u7535\u5bb9\u503c 0.00077238pF set_load - pin_load 0.001 [ all_outputs ] # Set max area constraint # set_max_area 0 # # Set operating conditions # set_operating_conditions -min_library \"scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm\" -min \"ff_v0p99_-40c\" \\ # -max_library \"scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm\" -max \"ss_v0p81_125c\" # Set wire load model - use default since ZeroWireload wasn't found # set_wire_load_mode \"top\" \u5173\u4e8eIO\u3002\u5728 innovus \u4e2d\u53ef\u4ee5\u52a0\u5165IO\uff0c\u4f46\u662f\u9700\u8981\u5728\u7efc\u5408\u7684\u65f6\u5019\u52a0\u5165\u5bf9\u5e94\u7684IO\u5e93\u548c\u7f51\u8868 \u793a\u4f8b Tips: \u7efc\u5408\u9636\u6bb5\u6216\u8005Place\u9636\u6bb5\u9047\u5230setup timing\u4e0d\u6ee1\u8db3\u65f6\uff0c\u6211\u4eec\u53ef\u4ee5\u901a\u8fc7\u63d2\u5165pipeline\u7684\u65b9\u5f0f\u4fee\u6539RTL\u6765\u89e3\u51b3setup violation\uff0c\u4f46\u662fhold timing vioation\u5f80\u5f80CTS\u540e\u624d\u80fd\u53d1\u73b0\u4e14\u53ea\u80fd\u901a\u8fc7\u540e\u7aef\u4fee\u590d\u3002\u6240\u4ee5\u5982\u679c\u6709hold time, \u5728\u7efc\u5408\u9636\u6bb5\u662f\u5f88\u96be\u4fee\u7684\u3002 \u4e00\u822c\u505a\u5b8c\u7efc\u5408\u4e4b\u540e\u8981\u505a\u4e00\u6b21\u7f51\u8868\u7b49\u4ef7\u6027\u9a8c\u8bc1\uff0c \u5b9e\u4f8b\u4ee3\u7801 hjf\u5e08\u5144\u5728\u7d2b\u5149\u5c31\u662f\u505a\u8fd9\u4e2a","title":"\u7efc\u5408"},{"location":"flow/#_10","text":"\u4e66\u7c4d\u63a8\u8350\uff1aCMOS\u96c6\u6210\u7535\u8def\u540e\u7aef\u8bbe\u8ba1\u4e0e\u5b9e\u6218 (\u5218\u5cf0, 2015) \u7528\u811a\u672c\u8fdb\u884cInnovus\u8bbe\u8ba1 - \u767d\u53d1\u6234\u82b1\u541b\u83ab\u7b11 - \u535a\u5ba2\u56ed \u751f\u6210\u6a21\u677f writeFlowTemplate -directory <\u8f93\u51fa\u76ee\u5f55\u8def\u5f84> \u53ef\u4ee5\u57fa\u4e8e\u8fd9\u4e2a\u6765\u505a \u4f46\u662f\u4ed6\u7ed9\u7684\u4e5f\u4e0d\u80fd\u76f4\u63a5\u8dd1\uff0c\u7f3a\u4e86\u6587\u4ef6\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48 \u6211\u611f\u89c9\u8fd9\u4e2a template \u8fd8\u662f\u592a\u81c3\u80bf\u4e86\uff0c\u8fd8\u662f\u81ea\u5df1\u5199\u54270.0 \u6ce8\u610f\u5b66\u6821\u670d\u52a1\u5668\u76ee\u524d(2025/06) \u9ed8\u8ba4\u7528\u7684innovus 15, \u5176\u5b9e\u53ef\u4ee5\u6539\u6210innovus 19: alias innovus=\"/SM01/eda/cadence/INNOVUS191/bin/innovus\" \u51c6\u5907\u6574\u4f53\u8f93\u5165\u6587\u4ef6\uff1a \u7efc\u5408\u7f51\u8868 \u7ea6\u675fsdc\u6587\u4ef6 tech lef, STD lef, ANT lef, .lib(\u65f6\u5e8f\u529f\u8017) qrcTechfile&capTable \u53ef\u4ee5\u901a\u8fc7 .ict \u6587\u4ef6\u751f\u6210\uff0c \u8be6\u60c5 \u4e4b\u524d\u505aSMIC 28\u7684\u65f6\u5019\u6709\u4e00\u4e9b\u4e0d\u540c\u91d1\u5c5e\u5c42\u8bbe\u7f6e\u7684pdk\u5b89\u88c5\u540e\u6ca1\u5bf9\u5e94\u7684 .ict \u6587\u4ef6.\u8981\u548cfoundary\u7684\u4ee3\u7406\u8981 innovus \u811a\u672c flow.tcl \uff08\u81ea\u5df1\u5199\uff0c\u53ef\u4ee5\u6a21\u4eff template \u5199\uff0c\u4f46\u662f\u611f\u89c9 template \u592a\u7410\u788e\u4e86\uff0c\u9002\u5408\u516c\u53f8\uff0c\u4e0d\u9002\u5408\u4e2a\u4eba\uff09 mmmc.tcl\uff08\u8fd9\u4e2a\u8981\u81ea\u5df1\u5199\uff0c\u5404\u79cdcorner\uff09 \u8d34\u4e24\u4e2a\u76f8\u5173\u7684\u793a\u4f8b\u811a\u672c ############################################################### # Author: Pxmmmm # Description: Innovus flow for mydsm # Version: 1.5 # Date: 2025-06-05 # Usage: innovus -init flow.tcl ############################################################### # freeDesign # Set basic environment variables set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set DESIGN \"mydsm\" # set DESIGN \"lock_det\" set PDK_DIR \"$WORKSPACE/pdk\" set NETLIST \"$WORKSPACE/digtal/syn/outputs/${DESIGN}_syn.v\" set OUTPUTS \"$WORKSPACE/digtal/back/outputs\" set REPORTS \"$WORKSPACE/digtal/back/reports\" set DBS_DIR \"$WORKSPACE/digtal/back/DBS\" # # Create output directories # file mkdir $OUTPUTS # file mkdir $REPORTS # file mkdir $DBS_DIR # Set multi-CPU usage setMultiCpuUsage - localCpu 8 - verbose # Set design parameters set init_verilog $NETLIST set init_top_cell $DESIGN # Set LEF files set TECH_LEF_PATH \"$PDK_DIR/SCC28NHKCP_TF_V0p2/innovus/hd/tf_mtt\" set TECH_LEF_FILE \"$TECH_LEF_PATH/scc28n_1p9m_7ic_1tmc_1mttc_alpa2.lef\" set STDCELL_LEF_PATH \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/lef/macro\" set STDCELL_LEF_FILE \"$STDCELL_LEF_PATH/scc28nhkcp_hdc30p140_rvt.lef\" set ANTENNA_LEF_FILE \"$STDCELL_LEF_PATH/scc28nhkcp_hdc30p140_rvt_ant.lef\" # set init_lef_file \"$TECH_LEF_FILE $ANTENNA_LEF_FILE\" set init_lef_file \"$TECH_LEF_FILE $STDCELL_LEF_FILE $ANTENNA_LEF_FILE\" # Initialize design setup set init_mmmc_file \"$WORKSPACE/digtal/back/scripts/mmmc.tcl\" set init_pwr_net \"VDD\" set init_gnd_net \"VSS\" set init_design_settop 1 puts \"\\n==============================================\" puts \"Starting Innovus flow for design: $DESIGN\" puts \"==============================================\" # Initialize design setDesignMode - process 28 # pre_init setImportMode - bufferTieAssign true init_design # checkDesign -all -noHtml -outfile $REPORTS/check_design.rpt # check_timing # check_timing > $REPORTS/check_timing.rpt # report_metric -file $REPORTS/metrics.html -format html saveNetlist $OUTPUTS / ${DESIGN} _init.v ########################################### # 1. Global Settings and Analysis Modes ########################################### # Set global optimization parameters setOptMode - effort high setOptMode - fixCap true setOptMode - fixTran true setOptMode - fixFanoutLoad true setOptMode - holdFixingCells { CLKBUFV10_140P7T30R CLKBUFV12_140P7T30R CLKBUFV16_140P7T30R CLKBUFV20_140P7T30R CLKBUFV24_140P7T30R CLKBUFV2_140P7T30R CLKBUFV32_140P7T30R CLKBUFV3_140P7T30R CLKBUFV40_140P7T30R CLKBUFV48_140P7T30R CLKBUFV4_140P7T30R CLKBUFV5_140P7T30R CLKBUFV6_140P7T30R CLKBUFV7_140P7T30R CLKBUFV8_140P7T30R } # BUFV10_140P7T30R BUFV12_140P7T30R BUFV16_140P7T30R BUFV1P5_140P7T30R BUFV1_140P7T30R BUFV20_140P7T30R BUFV24_140P7T30R BUFV2_140P7T30R BUFV32_140P7T30R BUFV3_140P7T30R BUFV40_140P7T30R BUFV48_140P7T30R BUFV4_140P7T30R BUFV5_140P7T30R BUFV6_140P7T30R BUFV7_140P7T30R BUFV8_140P7T30R # setOptMode -holdFixingCells {DEL1V1P5_140P7T30RDEL1V1_140P7T30RDEL1V2_140P7T30RDEL1V4_140P7T30RDEL2V1P5_140P7T30RDEL2V1_140P7T30RDEL2V2_140P7T30RDEL2V4_140P7T30RDEL4V1P5_140P7T30RDEL4V1_140P7T30RDEL4V2_140P7T30RDEL4V4_140P7T30R # } setOptMode - allEndPoints true # setOptMode -holdTargetSlack 0.04 # setOptMode -fixHoldAllowSetupTnsDegrade true # setOptMode -fixHoldAllowOverlap true setOptMode - checkRoutingCongestion true # via gen mode # setViaGenMode -parameterized_via_only true # setViaGenMode -optimize_via_on_routing_track true # Set RC extraction mode setExtractRCMode - engine postRoute - effortLevel high - coupled true # Other setPinAssignMode - pinEditInBatch true # dbget top.insts.cell.name \"*INV*\" ########################################### # 2. Floorplanning and Power Planning ########################################### # Floorplan # floorPlan -site hd_p140_CoreSite -r 1 0.6 3 4.3 3 4.3 # floorPlan -site hd_p140_CoreSite -r 0.5 0.65 11 5 11 5 floorPlan - site hd_p140_CoreSite - r 1 0.55 7 7 7 7 # Edit pins for mixed-signal interface editPin - pin { clk } - layer M3 - spacing 0.6 - spreadType CENTER - side TOP - fixedPin 1 editPin - pin { rst_n } - layer M3 - spacing 0.6 - spreadType CENTER - side BOTTOM - fixedPin 1 editPin - pin { in_i [ * ] in_f [ * ]} - layer M4 - spacing 1 - spreadType CENTER - side LEFT - fixedPin 1 editPin - pin { out_p [ * ] out_s [ * ]} - layer M4 - spacing 1.5 - spreadType CENTER - side RIGHT - fixedPin 1 globalNetConnect VDD - type pgpin - pin VDD - inst * globalNetConnect VSS - type pgpin - pin VSS - inst * globalNetConnect VDD - type pgpin - pin VNW - inst * globalNetConnect VSS - type pgpin - pin VPW - inst * # Power Planning deleteAllPowerPreroutes addRing - nets { VDD VSS } - type core_rings - follow io \\ -layer { top TM1 bottom TM1 left M7 right M7 } \\ -width { top 2 bottom 2 left 2 right 2 } \\ -spacing { top 1 bottom 1 left 1 right 1 } \\ -center 1 # addRing -nets {VDD VSS} -type core_rings -follow io \\ # -layer {top TM1 bottom TM1 left MTT2 right MTT2} \\ # -width {top 1 bottom 1 left 2 right 2} \\ # -spacing {top 0.9 bottom 0.9 left 3.1 right 3.1} \\ # -center 1 # addRing -nets {VDD VSS} -type core_rings -follow io \\ # -layer {top TM1 bottom TM1 left MTT2 right MTT2} \\ # -width {top 1 bottom 1 left 2 right 2} \\ # -spacing {top 0.9 bottom 0.9 left 3.1 right 3.1} \\ # -center 1 # addStripe -nets {VDD VSS} -layer M7 -direction vertical -width 0.45 -spacing 1 -set_to_set_distance 11 -start_offset 7.5 # addStripe -nets {VDD VSS} -layer MTT2 -direction vertical -width 2 -spacing 3.1 -set_to_set_distance 13 -start_offset 1 # addStripe -nets {VDD VSS} -layer M7 -direction vertical -width 2 -spacing 6 -set_to_set_distance 20 -start_offset 4 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 0.45 -spacing 1 -set_to_set_distance 11 -start_offset 7 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 0.45 -spacing 1 -set_to_set_distance 5 -start_offset 2 # addStripe -nets {VDD VSS} -layer TM1 -direction horizontal -width 2 -spacing 6 -set_to_set_distance 20 -start_offset 4 # Add power rail # sroute -nets {VDD VSS} -connect {corePin} \\ # -layerChangeRange {M2 M2} \\ # -blockPinTarget nearestTarget \\ # -allowJogging true \\ # -allowLayerChange true \\ # -crossoverViaLayerRange {M2 M2} \\ # -targetViaLayerRange {M2 M2} # fixVia -minCut # fixVia -short # fixVia -minStep ## srout setNanoRouteMode - routeBottomRoutingLayer 2 sroute - nets { VDD VSS } - connect { corePin } - blockPinTarget { nearestTarget } - checkAlignedSecondaryPin 1 - corePinLayer { M1 } - allowJogging 1 - crossoverViaBottomLayer M1 - allowLayerChange 1 - targetViaTopLayer TM1 - crossoverViaTopLayer TM1 - targetViaBottomLayer M1 verifyPowerVia verifyConnectivity - nets { VDD VSS } sroute - nets { VDD VSS } - connect { blockPin padPin padRing floatingStripe } - allowJogging 1 - allowLayerChange 1 - stripeLayerRange { M1 TM1 } - targetViaLayerRange { M1 TM1 } checkDesign - all - noHtml - outfile $REPORTS / check_design.rpt ########################################### # 3. Placement and Placement Optimization ########################################### # # reportDontUseCells # Set placement mode setPlaceMode - fp false - timingDriven true - place_global_timing_effort high - ignoreScan true ## 0.28 means 2xminimum pitch,or when your design pitch=135,you must change 0.28 to 0.27 setPlaceMode - fillerGapMinGap 0.28 - fillerGapEffort high setPlaceMode - checkImplantWidth true setPlaceMode - honorImplantSpacing true setEndCapMode - prefix ENDCAP setEndCapMode - leftEdge \"ENDCAP_ROW_140P7T30R\" - rightEdge \"ENDCAP_ROW_140P7T30R\" addEndCap - prefix ENDCAP # deleteFiller -cell FILLTIE_140P7T30R # addWellTap -cell FILLTIE_140P7T30R -cellInterval 40 -prefix WELLTAP addWellTap - cell FILLTIE_140P7T30R - cellInterval 20 - prefix WELLTAP # Run placement placeDesign - prePlaceOpt # placeDesign -prePlaceOpt -incremental # saveDesign $DBS_DIR/place.enc # Placement optimization # optDesign -preCTS optDesign - preCTS - setup # optDesign -preCTS -incremental saveDesign $DBS_DIR / preCTS.enc checkDesign - all - noHtml - outfile $REPORTS / check_design_preCTS.rpt ########################################### # 4. Clock Tree Synthesis and Optimization ########################################### setAnalysisMode - analysisType onChipVariation setAnalysisMode - cppr both # set_ccopt_mode -integration \"native\" -ccopt_modify_clock_latency true # create_route_type -name leaf_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # create_route_type -name trunk_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # # -shield_net VSS # create_route_type -name top_rule -top_preferred_layer M4 \\ # -bottom_preferred_layer M2 # set_ccopt_property -net_type leaf route_type leaf_rule # set_ccopt_property -net_type trunk route_type trunk_rule # set_ccopt_property -net_type top route_type top_rule set_ccopt_property buffer_cells { CLKBUFV10_140P7T30R CLKBUFV12_140P7T30R CLKBUFV16_140P7T30R CLKBUFV20_140P7T30R CLKBUFV24_140P7T30R CLKBUFV2_140P7T30R CLKBUFV32_140P7T30R CLKBUFV3_140P7T30R CLKBUFV40_140P7T30R CLKBUFV48_140P7T30R CLKBUFV4_140P7T30R CLKBUFV5_140P7T30R CLKBUFV6_140P7T30R CLKBUFV7_140P7T30R CLKBUFV8_140P7T30R } set_ccopt_property inverter_cells { INV10_140P7T30R INV12_140P7T30R INV16_140P7T30R INV1P5_140P7T30R INV1P5M_140P7T30R INV1_140P7T30R INV1M_140P7T30R INV20_140P7T30R INV24_140P7T30R INV2_140P7T30R INV2M_140P7T30R INV32_140P7T30R INV3_140P7T30R INV40_140P7T30R INV48_140P7T30R INV4_140P7T30R INV5_140P7T30R INV6_140P7T30R INV7_140P7T30R INV8_140P7T30R } set_ccopt_property use_inverters true create_ccopt_clock_tree_spec - file ccopt.spec # source ccopt.spec # Run clock tree synthesis ccopt_design - CTS - outDir $REPORTS / CTS_opt # selectNet -clock report_ccopt_clock_trees - file $REPORTS / clock_trees.rpt report_ccopt_skew_groups - file $REPORTS / skew_groups.rpt saveNetlist $OUTPUTS / ${DESIGN} _cts.v saveDesign $DBS_DIR / cts.enc #check timing # Post-CTS optimization # setOptMode -fixHoldAllowResizing true # setOptMode -fixHoldAllowSetupTnsDegrade true # optDesign -postCTS -hold -setup # optDesign -postCTS -hold -expandedViews # optDesign -postCTS -hold -expandedViews -incremental # optDesign -postCTS -expandedViews optDesign - postCTS - setup - expandedViews optDesign - postCTS - setup - expandedViews - incremental saveNetlist $OUTPUTS / ${DESIGN} _postcts.v checkDesign - all - noHtml - outfile $REPORTS / check_design_postcts.rpt verify_drc verifyConnectivity ########################################### # 5. Routing and Post-Route Optimization ########################################### setDelayCalMode - siAware true - engine aae setAnalysisMode - cppr both setNanoRouteMode - routeWithLithoDriven true \\ -routeWithTimingDriven true \\ -routeWithSiDriven true \\ -routeTopRoutingLayer 6 # setNanoRouteMode -dbViaWeight { *R_40x40x40x40_dfm* 21 , *R_30x30x30x30_dfm* 20 , *R_20x20x20x20_dfm* 19 , \\ # *R_10x30x10x30_dfm* 18 , *R_30x10x30x10_dfm* 17 , *HR_40x40x40x00_dfm* 16 , *VR_40x40x00x40_dfm* 15 , *HR_30x30x40x00_dfm* 14 , \\ # *VR_30x30x00x40_dfm* 13 , *HR_20x20x40x00_dfm* 12 , *VR_20x20x00x40_dfm* 11 , *HR_40x00x20x20_dfm* 10 , *VR_00x40x20x20_dfm* 9 , \\ # *HR_40x00x40x00_dfm* 8 , *VR_00x40x00x40_dfm* 7 , *V*_40x40x40x40_dfm* 6 , *V*_30x30x30x30_dfm* 5 , *V*_25x25x25x25_dfm* 4 , *25x10x30x00_dfm* 3 , \\ # *30x00x25x10_dfm* 2 , *10x50x10x50_dfm* 1} # Run routing routeDesign saveDesign $DBS_DIR / route.enc saveNetlist $OUTPUTS / ${DESIGN} _route.v # Post-route optimization setExtractRCMode - engine postRoute # setOptMode -holdTargetSlack 0.01 # setOptMode -fixHoldAllowSetupTnsDegrade true optDesign - postRoute - hold - setup - expandedViews # optDesign -postRoute -hold -setup -incremental optDesign - postRoute - setup - incremental # optDesign -postRoute -hold -expandedViews saveDesign $DBS_DIR / postRoute.enc saveNetlist $OUTPUTS / ${DESIGN} _postroute.v checkDesign - all - noHtml - outfile $REPORTS / check_design_postroute.rpt ########################################### # 6. signoff ########################################### setExtractRCMode - coupled true - effortLevel high setAnalysisMode - analysisType onChipVariation - cppr both setExtractRCMode - engine postRoute - effortLevel high - coupled true # reportDontUseCells # # Add filler cells # setFillerMode -core \"F_FILL32_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL32_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL16_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL16_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL8_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL8_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL6_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL6_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL5_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL5_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL4_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL4_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL3_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL3_140P7T30R} -prefix POSTFILL -fitGap # setFillerMode -core \"F_FILL2_140P7T30R\" -add_fillers_with_drc false # addFiller -cell {F_FILL2_140P7T30R} -prefix POSTFILL -fitGap addFiller - cell { F_FILL2_140P7T30R F_FILL3_140P7T30R F_FILL4_140P7T30R F_FILL5_140P7T30R F_FILL6_140P7T30R F_FILL8_140P7T30R F_FILL16_140P7T30R F_FILL32_140P7T30R } - prefix POSTFILL - fitGap # addMetalFill -layer {M1 M2 M3 M4 M5 M6 M7 M8 M9 M10} -timingAware on # sroute -connect {blockPin padPin padRing corePin floatingStripe} # route_fix_signoff_drc ecoRoute - target ecoRoute - fix_drc fixVia - minCut fixVia - short fixVia - minStep extractRC # saveDesign $DBS_DIR/signoff.enc # restoreDesign ../DBS/signoff.enc.dat mydsm # # ########################################### # # # 7. check # # ########################################### ## verify checkPlace - outfile $REPORTS / verify / check_place.rpt checkDesign - all - noHtml - outfile $REPORTS / check_design.rpt verifyConnectivity - type all - report $REPORTS / verify / connectivity.rpt verify_drc - report $REPORTS / verify / drc.rpt verifyGeometry - report $REPORTS / verify / geometry.rpt verifyProcessAntenna - report $REPORTS / verify / antenna.rpt verifyMetalDensity - report $REPORTS / verify / metal_density.rpt verifyACLimit - use_db_freq - report $REPORTS / verify / ac_limit.rpt saveDesign $DBS_DIR / final.enc # restoreDesign ../DBS/final.enc.dat mydsm ## output set dbgLefDefOutVersion 5.8 global dbgLefDefOutVersion saveNetlist ${OUTPUTS} / ${DESIGN} .v saveNetlist ${OUTPUTS} / ${DESIGN} _rmove_pg.v - removePowerGround saveNetlist ${OUTPUTS} / ${DESIGN} _pg.v - includePowerGround defOut - floorplan - netlist - routing ${OUTPUTS} / ${DESIGN} .def streamOut ${OUTPUTS} / ${DESIGN} .gds - mapFile .. / .. / .. / pdk / SCC28NHKCP_TF_V0p2 / innovus / hd / tf_mtt / encStreamout_mtt.map - libName DesignLib - units 2000 - mode ALL ## report report_power - view view_ss - outfile $REPORTS / ${DESIGN} _power_ss.rpt report_power - view view_tt - outfile $REPORTS / ${DESIGN} _power_tt.rpt report_power - view view_ff - outfile $REPORTS / ${DESIGN} _power_ff.rpt report_area timeDesign - prefix signoff - signoff - reportOnly - outDir $REPORTS / timeDesign timeDesign - prefix signoff_hold - signoff - reportOnly - hold - outDir $REPORTS / timeDesign report_timing - late - max_paths 100 - max_slack 0 > $REPORTS / setup_violations.rpt report_timing - early - max_paths 100 - max_slack 0 > $REPORTS / hold_violations.rpt ############################################################### # Author: pxmmmm # Date: 2025-06-04 # Description: MMMC configuration for mydsm # Version: 2.2 ############################################################### # \u8bbe\u7f6e\u57fa\u672c\u76ee\u5f55 set WORKSPACE \"/SM05/home/phd2024/phd202411094979/project/cpicp25\" set PDK_DIR \"$WORKSPACE/pdk\" set ICT_DIR \"$PDK_DIR/TD-LO28-XQ-2090v0/SMIC_CCIQRC_28HKCPlusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_0/ICT\" set QRC_DIR \"$PDK_DIR/TD-LO28-XQ-2090v0/SMIC_CCIQRC_28HKCPlusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_0/rulefiles\" create_rc_corner - name rc_corner_rcmax \\ -T 85 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / RCMAX / qrcTechFile create_rc_corner - name rc_corner_typical \\ -T 25 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / TYPICAL / qrcTechFile create_rc_corner - name rc_corner_rcmin \\ -T - 40 \\ -preRoute_res 0.95 \\ -preRoute_cap 1.09 \\ -preRoute_clkres 1.0 \\ -preRoute_clkcap 1.1 \\ -postRoute_res 1.27 \\ -postRoute_cap 1.09 \\ -postRoute_xcap 1.03 \\ -postRoute_clkres 1.0 \\ -postRoute_clkcap 1.05 \\ -qx_tech_file $QRC_DIR / RCMIN / qrcTechFile set lib_ss \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ss_v0p81_125c_ecsm.lib\" set lib_tt \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_tt_v0p9_25c_ecsm.lib\" set lib_ff \"$PDK_DIR/STDCELL/SCC28NHKCP_HDC30P140_RVT_V0p2/liberty/0.9v/scc28nhkcp_hdc30p140_rvt_ff_v0p99_-40c_ecsm.lib\" create_library_set - name lib_ss - timing $lib_ss create_library_set - name lib_tt - timing $lib_tt create_library_set - name lib_ff - timing $lib_ff # Create delay corners create_delay_corner - name corner_ss \\ -library_set lib_ss \\ -rc_corner rc_corner_rcmax create_delay_corner - name corner_tt \\ -library_set lib_tt \\ -rc_corner rc_corner_typical create_delay_corner - name corner_ff \\ -library_set lib_ff \\ -rc_corner rc_corner_rcmin # Create constraint mode # set constraint_file \"$WORKSPACE/digtal/back/scripts/constraint.sdc\" set syn_sdc_file \"$WORKSPACE/digtal/syn/outputs/${DESIGN}_syn.sdc\" create_constraint_mode - name constraint_mode \\ -sdc_files $syn_sdc_file # set_timing_derate, useful? set_timing_derate - data - cell_delay - early - delay_corner corner_ss 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_ss 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_ss 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_ss 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_ss 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_ss 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_ss 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_ss 1.03 set_timing_derate - data - cell_delay - early - delay_corner corner_tt 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_tt 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_tt 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_tt 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_tt 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_tt 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_tt 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_tt 1.03 set_timing_derate - data - cell_delay - early - delay_corner corner_ff 0.97 set_timing_derate - clock - cell_delay - early - delay_corner corner_ff 0.97 set_timing_derate - data - cell_delay - late - delay_corner corner_ff 1.03 set_timing_derate - clock - cell_delay - late - delay_corner corner_ff 1.03 set_timing_derate - data - net_delay - early - delay_corner corner_ff 0.97 set_timing_derate - clock - net_delay - early - delay_corner corner_ff 0.97 set_timing_derate - data - net_delay - late - delay_corner corner_ff 1.03 set_timing_derate - clock - net_delay - late - delay_corner corner_ff 1.03 # Create analysis views create_analysis_view - name view_ss - constraint_mode constraint_mode - delay_corner corner_ss create_analysis_view - name view_tt - constraint_mode constraint_mode - delay_corner corner_tt create_analysis_view - name view_ff - constraint_mode constraint_mode - delay_corner corner_ff set_analysis_view - setup { view_ss view_tt } - hold { view_ff view_tt } \u6570\u5b57\u6a21\u5757\u5bfc\u5165virtuoso Verilog In stream In \u5bfc\u5165layout \u7136\u540e\u70b9\u51fb More Options \u6ce8\u610f\uff1a \u5bfc\u51fa\u7f51\u8868\u8981\u5bfc\u51fa\u7535\u6e90\u548c\u5730\uff0c\u4f7f\u7528 -includePowerGround , \u8fd9\u6837\u624d\u80fd\u5728\u540e\u7eed\u52a0pad\u7684\u65f6\u5019\u505alvs, \u540c\u65f6\u6570\u5b57\u6a21\u5757\u624d\u80fd\u6253\u4e0a\u7535\u6e90label\u540e\u8fc7lvs\uff0c\u5426\u5219\uff1a","title":"\u540e\u7aef"},{"location":"flow/#_11","text":"\u4fee\u590dHold Violation\u7684\u65b9\u6cd5_\u4e13\u680f_\u6613\u767e\u7eb3\u6280\u672f\u793e\u533a \u7528\u811a\u672c\u8fdb\u884cInnovus\u8bbe\u8ba1 - \u767d\u53d1\u6234\u82b1\u541b\u83ab\u7b11 - \u535a\u5ba2\u56ed (56 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u96c6\u6210\u7535\u8def\u4e2d\u7684Physical Cells - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#formality","text":"\u8fd9\u6b21\u6ca1\u7528\u4e86\u3002\u3002\u3002","title":"Formality"},{"location":"flow/#drc","text":"DFM \u548c DRC \u7684\u533a\u522b\u5728\u4e8e\uff0cDRC \u6ee1\u8db3\u4e0d\u4e86\u82af\u7247\u5927\u6982\u7387\u4f1a\u5e9f\u4e86\uff0cDFM \u6ee1\u8db3\u4e0d\u4e86\u9876\u591a\u662f\u826f\u7387\u53d7\u635f\u3002\u6240\u4ee5\u6709\u4e9b\u5173\u4e8eDFM\u7684DRC violation \u53ef\u4ee5\u9009\u62e9waive\u6389","title":"DRC"},{"location":"flow/#violation","text":"\u6709\u5f88\u591aviolation\u9700\u8981\u5728\u6700\u540e\u624d\u80fd\u89e3\u51b3\uff0c\u524d\u671fcalibre drc \u53ef\u4ee5\u9009\u62e9\u5ffd\u7565\u90e8\u5206calibre","title":"\u5ffd\u7565\u90e8\u5206violation"},{"location":"flow/#_12","text":"\u82af\u7247\u6f2b\u8c08\u2014\u2014 DFM\u662f\u4e2a\u4ec0\u4e48\u4e1c\u897f - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#lvs","text":"\u5bfc\u5165\u4e86\u6570\u5b57\u7684schematic\uff0c\u7136\u540e\u6dfb\u52a0drc rule\u6587\u4ef6\u5c31\u53ef\u4ee5\u76f4\u63a5run\u4e86 \u6ca1\u6709\u6807\u51c6\u5e93\u7684schematic\u65e0\u6cd5\u505aLVS\uff1f \u8c8c\u4f3c\u4e5f\u4e0d\u662f\uff1a \u5982\u679c\u6709\u9519\uff0c\u8fd9\u51e0\u4e2a\u90fd\u53ef\u4ee5\u70b9\u5f00\u6765\u68c0\u67e5\uff1a \u8981\u5584\u7528\u56fe\u89e3","title":"LVS"},{"location":"flow/#buglist","text":"ERC\u62a5\u9519\uff1acheck n/pwell_not_to_power/ground \u6216\u8005 Warining: There is no data for layout net name \u4e0d\u8981\u770b\u5230\u7b11\u8138\u5c31\u4e0d\u7ba1\u4e86\uff0c\u6ce8\u610f\u6709\u65f6\u5019ERC\u53ef\u80fd\u6ca1\u8fc7\uff01 \u4e00\u6587\u641e\u61c2\u7248\u56feERC\u7c7b\u578b - \u85cd\u8272\u5929\u7a7a \u586b\u4e0a\u5bf9\u5e94\u7684\u7535\u6e90\u548c\u5730\uff0c\u5982\u679c\u6709\u6570\u5b57\u5730\u548c\u6a21\u62df\u5730\uff0c\u5c31\u5206\u522b\u586b\u4e0a\u6bd4\u5982\u201cAVDD DVDD\u201d check floating \u8fd9\u79cd\u60c5\u51b5\u662f\u53ef\u4ee5\u7684\uff0c\u6ca1\u95ee\u9898\u53ef\u4ee5waive","title":"buglist"},{"location":"flow/#_13","text":"virtuoso\u4e2d\u6570\u6a21\u6df7\u5408\u7248\u56fe\u7684lvs\u6559\u7a0b_\u7248\u56felvs\u6559\u7a0b-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"flow/#startrc","text":"\u6ce8\u610f\u6709\u5f88\u591a\u63d0\u53d6spef\u7684\u65b9\u5f0f \u540e\u4effXRC\u3001QRC \u548c StarRC \u7684\u533a\u522b\u4e0e\u8054\u7cfb_pex\u63d0\u53d6\u5de5\u5177qrc-CSDN\u535a\u5ba2 QRC \u53ef\u4ee5\u76f4\u63a5\u5728innovus\u4e0a\u7528, \u4e0d\u8fc7\u8fd9\u6b21\u66f4\u5177\u535a\u5ba2\u505a\u4e00\u76f4\u62a5\u9519\u6ca1\u6709\u89e3\u51b3\ud83d\ude2d starRC\u53ef\u6839\u636e \u6570\u5b57\u96c6\u6210\u7535\u8def\u8bfe\u7a0b\u8bbe\u8ba1 \u63d0\u5230\u7684\u811a\u672c\u505a\uff0c\u4f46\u662f\u8c8c\u4f3c\u4e00\u822cPDK\u90fd\u4f1a\u7ed9\u76f8\u5173\u811a\u672c\u548c\u6587\u6863\uff0c\u770b\u4e86\u4e00\u4e0b\u5f88\u590d\u6742\uff0c\u6ca1\u641e\u660e\u767d\uff0c\u4e0d\u77e5\u9053\u548c\u8bfe\u8bbe\u7684\u65b9\u6cd5\u6709\u4ec0\u4e48\u533a\u522b\u3002 \u8f93\u5165\uff1a .map , .nxtgrd , \u6240\u6709.lef , .def \u8f93\u51fa: .spef/.spf \u811a\u672c\u793a\u4f8b #!/bin/bash cd ../runspace StarXtract -clean ../scripts/starrc_bst_spef.tcl * Library and design BLOCK : mydsm * Extraction EXTRACTION : RC COUPLE_TO_GROUND : YES REDUCTION : YES * Processing STAR_DIRECTORY : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / digtal / starRC / runspace / bst NETS : * * MODE : 200 SKIP_CELLS : * * LEF LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SCC28NHKCP_TF_V0p2 / innovus / hd / tf_mtt / scc28n_1p9m_7ic_1tmc_1mttc_alpa2.lef LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / STDCELL / SCC28NHKCP_HDC30P140_RVT_V0p2 / lef / macro / scc28nhkcp_hdc30p140_rvt.lef LEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / STDCELL / SCC28NHKCP_HDC30P140_RVT_V0p2 / lef / macro / scc28nhkcp_hdc30p140_rvt_ant.lef TOP_DEF_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / digtal / back / outputs / mydsm.def * Netlist SUMMARY_FILE : .. / reports / star_bst.summary NETLIST_FILE : .. / outputs / mydsm_bst.spef NETLIST_FORMAT : SPEF * Extraction TCAD_GRD_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SMIC_CCIStarRC_28HKCplusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_1 / NXTGRD / StarRC_28HKCplus_1P9M_7Ic_1TMc_1MTTc_ALPA2_RCMIN.nxtgrd MAPPING_FILE : / SM05 / home / phd2024 / phd202411094979 / project / cpicp25 / pdk / SMIC_CCIStarRC_28HKCplusLG_0925_1P9M_7Ic_1TMc_1MTTc_ALPA2_V1.0_REV5_1 / CCI_flow_for_CUI / StarRC_28HKCplus_1P9M_7Ic_1TMc_1MTTc_ALPA2_cell.map OPERATING_TEMPERATURE : - 40 [!CAUTION] \u8fd9\u4e2a\u811a\u672c\u672c\u6765\u60f3\u5728 .sh \u91cc\u9762\u8bbe\u7f6e\u73af\u5883\u53d8\u91cf\u7136\u540e\u5728 .tcl \u4e2d\u4f7f\u7528\u7684\uff0c\u4f46\u662f\u62a5\u9519\u4e86\uff0c\u627e\u4e0d\u5230\u6587\u4ef6\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u3002\u7559\u7ed9\u540e\u4eba\u89e3\u51b3\u5427","title":"StartRC"},{"location":"flow/#_14","text":"\u3010StarRC\u3011StarRC\u62bd\u53d6\u5bc4\u751fRC-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"flow/#primetime","text":"","title":"PrimeTime"},{"location":"flow/#_15","text":"\u5982\u679c\u662f\u5355\u7eaf\u7684\u6570\u5b57\u6a21\u5757\u53ef\u4ee5\u5728VCS\u4e0a\u9762\u8dd1 \u5982\u679c\u662f\u6570\u6a21\u6df7\u4eff\u7684\u4e00\u90e8\u5206\uff0c\u611f\u89c9\u5728virtuoso\u4e0a\u8dd1\u6bd4\u8f83\u597d","title":"\u540e\u4eff"},{"location":"flow/#vcs-","text":"\u4f7f\u7528\u548c\u524d\u4eff\u76f8\u540c\u7684testbench\uff0c\u4e3b\u8981\u533a\u522b\u662f\u53cd\u6807\u65f6\u5e8f","title":"VCS-\u7eaf\u6570\u5b57"},{"location":"flow/#virtuoso","text":"\u53c2\u8003\u6570\u6a21\u6df7\u5408\u6d41\u7a0b\u4e2d\u7684\u540e\u4eff\u65b9\u6cd5","title":"virtuoso"},{"location":"flow/#_16","text":"","title":"\u6570\u5b57\u82af\u7247\u6d41\u7247\u5de5\u5177\u94fe"},{"location":"flow/#vcs","text":"","title":"VCS"},{"location":"flow/#_17","text":"Synopsys \u8981VCS\u4e0eVerdi\u8054\u5408\u4eff\u771f\uff0c\u9700\u8981\u5728testbench\u91cc\u9762\u5fc5\u987b\u52a0\u5165 `ifdef FSDB \u5230 endif \u7684\u4ee3\u7801\uff0c\u8fd9\u6837\u624d\u80fd\u751f\u6210fsdb\u6587\u4ef6\u63d0\u4f9bVerdi\u8bfb\u53d6\uff0c\u4e0d\u7136\u4e0d\u4f1a\u8f93\u51fa\u6ce2\u5f62","title":"\u7b80\u4ecb"},{"location":"flow/#_18","text":"#!/bin/bash # Create simulation directory if it doesn't exist mkdir -p ../rtl/sim # Go to simulation directory cd ../rtl/sim # Compile RTL and testbench vcs -full64 -sverilog -timescale = 1ns/1ps \\ -debug_all -kdb \\ +define+FSDB \\ -R \\ -P $VERDI_HOME /share/PLI/VCS/LINUX64/novas.tab \\ $VERDI_HOME /share/PLI/VCS/LINUX64/pli.a \\ ../../rtl/spi_1kb_reg.v \\ ../../rtl/tb_spi_1kb_reg.v \\ -o sim_spi_1kb_reg # Run simulation ./sim_spi_1kb_reg # ./sim_spi_1kb_reg -gui","title":"\u8fd0\u884c\u811a\u672c\u793a\u4f8b"},{"location":"flow/#command","text":"AI to generate scripts is all you need","title":"command"},{"location":"flow/#_19","text":"Linux\u4e0bVCS\u4e0eVerdi\u8054\u5408\u4eff\u771f\u7b80\u6613\u6559\u7a0b\u53ca\u4f8b\u5b50\u793a\u8303_vcs\u548cverdi-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"flow/#dc","text":"","title":"DC"},{"location":"flow/#_20","text":"","title":"\u7b80\u4ecb"},{"location":"flow/#_21","text":"","title":"\u6d41\u7a0b"},{"location":"flow/#_22","text":"## \u8bbe\u7f6e\u5de5\u827a\u5e93 if { ! [ info exists syn_dc_path ]} { set syn_dc_path \"/SM05/home/phd2024/phd202411094979/project/testflow/syn_dc\" } set target_library \"$syn_dc_path/../pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/liberty/3.3v/scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db\" set link_library \"* $target_library\" # \u5982\u679c\u4f60\u4f7f\u7528\u811a\u672c\u6a21\u5f0f\u800c\u4e0d\u4f7f\u7528 GUI,\u6b64\u5e93\u53ef\u4e0d\u6307\u5b9a Symbol library set symbol_library \"scc28nhkcp_12t25od33_rvt.sdb\" ## \u68c0\u67e5\u5e93\u662f\u5426\u6b63\u786e\u52a0\u8f7d list_libs ## \u8bbe\u7f6e\u8bbe\u8ba1\u53c2\u6570 set design_name \"gcd\" set rtl_files \"$syn_dc_path/../rtl/gcd.v\" ## analyze\u547d\u4ee4\u7528\u4e8e\u8bfb\u53d6\u5e76\u5206\u6790RTL\u6e90\u4ee3\u7801 # -format verilog \u6307\u5b9a\u8f93\u5165\u6587\u4ef6\u4e3aVerilog\u683c\u5f0f # $rtl_files \u5305\u542b\u4e86\u8981\u5206\u6790\u7684RTL\u6587\u4ef6\u8def\u5f84 analyze - format verilog $rtl_files ## elaborate\u547d\u4ee4\u7528\u4e8e\u6839\u636eanalyze\u547d\u4ee4\u5206\u6790\u7684RTL\u6e90\u4ee3\u7801,\u6784\u5efa\u8bbe\u8ba1\u7684\u5185\u90e8\u6570\u636e\u7ed3\u6784 # \u5b83\u4f1a\u5c55\u5f00\u6240\u6709\u7684\u5c42\u6b21\u7ed3\u6784,\u89e3\u6790\u6240\u6709\u7684\u6a21\u5757\u5b9e\u4f8b,\u5efa\u7acb\u8bbe\u8ba1\u7684\u5b8c\u6574\u7f51\u8868\u6a21\u578b # $design_name\u6307\u5b9a\u8981elaborate\u7684\u9876\u5c42\u6a21\u5757\u540d elaborate $design_name ## \u68c0\u67e5\u8bbe\u8ba1\u662f\u5426\u6b63\u786e\u52a0\u8f7d list_designs ## \u8bbe\u7f6e\u57fa\u672c\u7684\u8bbe\u8ba1\u7ea6\u675f create_clock - period 1 - name clk [ get_ports clk ] set_input_delay - clock clk 0.5 [ all_inputs ] set_output_delay - clock clk 0.5 [ all_outputs ] set_max_area 0 ### \u68c0\u67e5\u65f6\u949f\u7ea6\u675f\u662f\u5426\u6b63\u786e\u8bbe\u7f6e report_clocks ## \u7f16\u8bd1\u8bbe\u8ba1 compile ## \u751f\u6210\u62a5\u544a report_timing > $syn_dc_path / reports / timing.rpt report_area > $syn_dc_path / reports / area.rpt report_power > $syn_dc_path / reports / power.rpt ## \u4fdd\u5b58\u7f51\u8868 write - format verilog - hierarchy - output $syn_dc_path / outputs / ${design_name} _syn.v write_sdc - version 2.0 $syn_dc_path / outputs / ${design_name} _syn.sdc","title":"\u57fa\u672c\u811a\u672c"},{"location":"flow/#_23","text":"\u65f6\u5e8f\u8def\u5f84\u662f\u4e00\u4e2a\u70b9\u5230\u70b9\u7684\u6570\u636e\u901a\u8def\uff0c \u6570\u636e\u6cbf\u7740\u65f6\u5e8f\u8def\u5f84\u8fdb\u884c\u4f20\u9012\u3002\u6bcf\u6761\u65f6\u5e8f\u8def\u5f84\u6709\u4e00\u4e2a\u8d77\u70b9(Startpoint)\u548c\u4e00\u4e2a\u7ec8\u70b9(Endpoint)\u3002 \u56db\u6761\u8def\u5f84\uff1a \u8be6\u7ec6\u67e5\u770b\u53c2\u8003","title":"\u65f6\u5e8f\u7ea6\u675f"},{"location":"flow/#_24","text":"","title":"\u5b9e\u6218"},{"location":"flow/#_25","text":"create_clock - period my_period_value [ get_ports my_clk ] #\u65f6\u949f\u6e90\u5230\u65f6\u949f\u7aef\u53e3\u7684\uff08\u6700\u5927\uff09\u5ef6\u65f6 set_clock_latency - source - max my_max_latency [ get clocks my_clk ] #\u65f6\u949f\u7aef\u53e3\u5230\u5bc4\u5b58\u5668\u7684\u65f6\u949f\u7aef\u53e3\u5ef6\u65f6 set_clock_latency - max - my_max_latency [ get_clocks clk ] #\u65f6\u949f\u6296\u52a8\u4e0e\u504f\u79fb ## \u9996\u5148\u662f\u65f6\u949f\u504f\u79fb\u4e3a\u00b130ps,\u5219\u6709\u53ef\u80fd\u662f\u524d\u7ea7\u65f6\u949f\u5f80\u540e\u79fb30ps\uff0c\u540c\u65f6\u672c\u7ea7\u65f6\u949f\u5f80\u524d\u79fb30ps\uff0c\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\u504f\u79fb\u7684\u4e0d\u786e\u5b9a\u56e0\u7d20\u4e3a30+30 =60ps\uff1b ## \u7136\u540e\u662f\u65f6\u949f\u6296\u52a8\uff0c\u524d\u7ea7\u7684\u65f6\u949f\u6296\u52a8\u5f71\u54cd\u4e0d\u5230\u672c\u7ea7\uff0c\u56e0\u6b64\u53ea\u9700\u8981\u8003\u8651\u672c\u7ea7\u7684\u65f6\u949f\u6296\u52a8\uff0c\u7531\u4e8e\u662f\u8003\u8651\u5efa\u7acb\u65f6\u95f4\uff0c\u56e0\u6b64\u8003\u8651\u672c\u7ea7\u65f6\u949f\u5f80\u524d\u629640ps\uff0c\u5373\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\u6296\u52a8\u7684\u4e0d\u786e\u5b9a\u56e0\u7d20\u4e3a40ps\uff1b ## \u6700\u540e\u662f\u8981\u755950ps\u7684\u5efa\u7acb\u65f6\u95f4\u4e0d\u786e\u5b9a\u4f59\u91cf\uff1b ## \u56e0\u6b64\u5bf9\u4e8e\u5efa\u7acb\u65f6\u95f4\uff0c\u603b\u7684\u4e0d\u786e\u5b9a\u65f6\u95f4\u4e3a60+40+50=150ps=0.15ns: set_clock_uncertainty - setup 0.15 [ get_clocks clk ] #\u65f6\u949f\u8f6c\u6362\u65f6\u95f4 set_clock_transition 0.12 [ get_clocks clk ]","title":"\u65f6\u949f\u7684\u7ea6\u675f\uff08\u5bc4\u5b58\u5668\u548c\u5bc4\u5b58\u5668\u4e4b\u95f4\u7684\u8def\u5f84\u7ea6\u675f\uff09"},{"location":"flow/#_26","text":"\u6ca1\u770b\u61c2\uff0c\u611f\u89c9\u6ca1\u9053\u7406\uff0c\u4ed6\u600e\u4e48\u77e5\u9053 dalay of S \u548c register set up time \"\uff1a Tcl\u4e0eDesign Compiler \uff08\u516d\uff09\u2014\u2014\u57fa\u672c\u7684\u65f6\u5e8f\u8def\u5f84\u7ea6\u675f - IC_learner - \u535a\u5ba2\u56ed set_input_delay set_output_delay","title":"\u8f93\u5165/\u8f93\u51fa\u5ef6\u8fdf\u7ea6\u675f\uff08\u8f93\u5165\u8def\u5f84\u7684\u7ea6\u675f\uff09"},{"location":"flow/#_27","text":"\u5982\u679c\u4e0d\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\uff0cDesign Compiler\u5c06 \u505a\u6700\u5c0f\u9650\u5ea6\u7684\u9762\u79ef\u4f18\u5316 \u8bbe\u7f6e\u4e86\u9762\u79ef\u7684\u7ea6\u675f\u540e\uff0cDC\u5c06\u5728\u8fbe\u5230\u9762\u79ef\u7ea6\u675f\u76ee\u6807\u65f6\u9000\u51fa\u7684\u9762\u79ef\u4f18\u5316\u3002\u5982\u679c\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\u4e3a\u201c0\" , DC\u5c06\u4e3a\u9762\u79ef\u505a\u4f18\u5316\u76f4\u5230\u518d\u7ee7\u7eed\u4f18\u5316\u4e5f\u4e0d\u80fd\u6709\u5927\u7684\u6548\u679c\u3002\u8fd9\u65f6\uff0cDC\u5c06\u4e2d\u6b62\u4f18\u5316\u3002 \u6ce8\u610f\uff0c\u5bf9\u4e8e\u5f88\u5927(\u5982\u767e\u4e07\u95e8\u7535\u8def)\u7684\u8bbe\u8ba1\uff0c\u5982\u5c06\u9762\u79ef\u7684\u7ea6\u675f\u8bbe\u7f6e\u4e3a\u201c0\" , DC\u53ef\u80fd\u8981\u82b1\u5f88\u957f\u7684\u65f6\u95f4\u4e3a\u8bbe\u8ba1\u505a\u9762\u79ef\u4f18\u5316\u3002\u7efc\u5408\u65f6\uff0c\u8fd0\u884c\u7684\u65f6\u95f4\u5f88\u957f \u5728\u8d85\u6df1\u4e9a\u5fae\u7c73(deep sub-micro)\u5de5\u827a\u4e2d\uff0c\u4e00\u822c\u8bf4\u6765\uff0c\u9762\u79ef\u5e76\u4e0d\u662f\u8bbe\u8ba1\u7684\u4e3b\u8981\u76ee\u6807\uff0c\u5bf9\u8bbe\u8ba1\u7684\u6210\u672c\u5f71\u54cd\u4e0d\u5927\u3002\u56e0\u6b64\uff0c\u6211\u4eec\u5728\u521d\u6b21\u4f18\u5316\u65f6\uff0c\u53ef\u4ee5\u4e0d\u8bbe\u7f6e\u9762\u79ef\u7684\u7ea6\u675f\u3002 set_max_area my_area","title":"\u9762\u79ef\u7ea6\u675f"},{"location":"flow/#_28","text":"\u8fd9\u4e9b\u7ea6\u675f\u662f\u8981\u7ecf\u9a8c\u7684\uff0c\u4e00\u65b9\u9762\u662f\u5bf9I/O\u53e3\u8fdb\u884c\u7ea6\u675f\uff0c\u5c5e\u4e8eI/O\u53e3\u7684\u7ea6\u675f\uff0c\u4e3a\u65f6\u5e8f\u7ea6\u675f\u4e0e\u65f6\u5e8f\u5206\u6790\u63d0\u4f9b\u4e86\u8def\u5f84\uff0c\u66f4\u662f\u4e3a\u8f93\u5165/\u8f93\u51fa\u8def\u5f84\u5ef6\u65f6\u7ea6\u675f\u7684\u7cbe\u786e\u6027\u63d0\u4f9b\u4fdd\u8bc1\uff1b\u4e00\u65b9\u9762\u662f\u5bf9I/O\u53e3\u5bf9\u5916\u7684\u73af\u5883\u8fdb\u884c\u7ea6\u675f\uff0c\u53ef\u4ee5\u7b97\u662f \u5c5e\u4e8e\u73af\u5883\u7ea6\u675f","title":"\u9a71\u52a8\u5f3a\u5ea6\u3001\u7535\u5bb9\u8d1f\u8f7d\u7ea6\u675f"},{"location":"flow/#_29","text":"set_max_transition set_max_fanout set_max_capacitance","title":"\u8bbe\u7f6e\u8bbe\u8ba1\u89c4\u5219\u7ea6\u675f"},{"location":"flow/#_30","text":"Tcl\u4e0eDesign Compiler \uff08\u516d\uff09\u2014\u2014\u57fa\u672c\u7684\u65f6\u5e8f\u8def\u5f84\u7ea6\u675f - IC_learner - \u535a\u5ba2\u56ed","title":"\u53c2\u8003"},{"location":"flow/#_31","text":"\u7535\u8def\u7efc\u5408\u4f18\u5316\u5305\u62ec\u4e09\u4e2a\u9636\u6bb5 \u8be6\u7ec6\u53ef\u770b\uff1a Tcl\u4e0eDesign Compiler \uff08\u516b\uff09\u2014\u2014DC\u7684\u903b\u8f91\u7efc\u5408\u4e0e\u4f18\u5316 - IC_learner - \u535a\u5ba2\u56ed comand: compile \u5f53\u8fdd\u89c4\u5f97\u6bd4\u8f83\u4e25\u91cd\u65f6 \uff0c\u4e5f\u5c31\u662f \u65f6\u5e8f\u7684\u8fdd\u89c4\uff08timing violation\uff09\u5728\u65f6\u949f\u5468\u671f\u768425%\u4ee5\u4e0a \u65f6\uff0c\u5c31\u9700\u8981\u91cd\u65b0\u4fee\u6539RTL\u4ee3\u7801\u4e86\u3002 \u65f6\u5e8f\u8fdd\u89c4\u572825%\u4ee5\u4e0b \uff0c\u6709\u4e0b\u9762\u7684\u65f6\u5e8f\u4f18\u5316\u65b9\u6cd5\uff1a \u4f7f\u7528 compile_ultra \u547d\u4ee4\uff08\u5728\u62d3\u6251\u6a21\u5f0f\u4e0b\u8fd0\u884c\uff09 compile_ultra \u8ddf compile \u4e00\u6837\uff0c\u662f\u8fdb\u884c\u7f16\u8bd1\u7684\u547d\u4ee4\u3002compile_ultra\u547d\u4ee4\u9002\u7528\u4e8e\u65f6\u5e8f\u8981\u6c42\u6bd4\u8f83\u4e25\u683c\uff0c\u9ad8\u6027\u80fd\u7684\u8bbe\u8ba1\u3002\u4f7f\u7528\u8be5\u547d\u4ee4\u53ef\u4ee5\u5f97\u5230\u66f4\u597d\u7684 \u5ef6\u8fdf\u8d28\u91cf( delay QoR ) \uff0c\u7279\u522b\u9002\u7528\u4e8e\u9ad8\u6027\u80fd\u7684 \u7b97\u672f\u7535\u8def \u4f18\u5316\u3002\u8be5\u547d\u4ee4\u975e\u5e38\u5bb9\u6613\u4f7f\u7528\uff0c\u5b83\u81ea\u52a8\u8bbe\u7f6e\u6240\u6709\u6240\u9700\u7684\u9009\u9879\u548c\u53d8\u91cf\u3002 compile_ultra \u547d\u4ee4\u5305\u542b\u4e86 \u4ee5\u65f6\u95f4\u4e3a\u4e2d\u5fc3 \u7684\u4f18\u5316\u7b97\u6cd5\uff0c\u5728\u7f16\u8f91\u8fc7\u7a0b\u4e2d\u4f7f\u7528\u7684\u7b97\u6cd5\u6709: A \u4ee5 \u65f6\u95f4\u4e3a\u9a71\u52a8 \u7684\u9ad8\u7ea7\u4f18\u5316(Timing driven high-level optimization); B \u4e3a \u7b97\u672f\u8fd0\u7b97 \u9009\u62e9\u9002\u5f53\u7684\u5b8f\u5355\u5143\u7ed3\u6784; C \u4eceDesignWare\u5e93\u4e2d \u9009\u62e9\u6700\u597d\u7684\u6570\u636e\u901a\u8def \u5b9e\u73b0\u7535\u8def; D \u6620\u5c04 \u5bbd\u6247\u5165(Wide-fanin)\u95e8 \u4ee5\u51cf\u5c11\u903b\u8f91\u7ea7\u6570; E \u79ef\u6781\u8fdb\u53d6\u5730\u4f7f\u7528 \u903b\u8f91\u590d\u5236 \u8fdb\u884c\u8d1f\u8f7d\u9694\u79bb; F \u5728 \u5173\u952e\u8def\u5f84 \u81ea\u52a8 \u53d6\u6d88\u5c42\u6b21\u5212\u5206 (Auto-ungrouping of hierarchies)\u3002 \u81ea\u9876\u5411\u4e0b\uff08Top-Down\uff09\uff1a \u6574\u4f53\u4f18\u5316\uff0c\u9002\u7528\u4e8e\u4e2d\u5c0f\u578b\u8bbe\u8ba1 \u81ea\u5e95\u5411\u4e0a\uff08Bottom-Up\uff09\uff1a \u5206\u5c42\u7f16\u8bd1\uff0c\u9002\u5408\u5927\u578b\u8bbe\u8ba1==\uff08\u9700\u8bbe\u7f6e dont_touch \u4fdd\u62a4\u5b50\u6a21\u5757\uff09==","title":"\u7efc\u5408\u7f16\u8bd1"},{"location":"flow/#notes","text":"","title":"notes"},{"location":"flow/#target_library-link_library","text":"target_library: \u8fd9\u662f\u7efc\u5408\u5de5\u5177\u6700\u7ec8\u6620\u5c04\u5230\u7684\u76ee\u6807\u5de5\u827a\u5e93, \u5728\u95e8\u7ea7\u4f18\u5316\u53ca\u6620\u5c04\u7684\u65f6\u5019\u63d0\u4f9b\u751f\u6210\u7f51\u8868\u7684 cell,\u5373DC \u7528\u4e8e\u521b\u5efa\u5b9e\u9645\u7535\u8def\u7684\u5e93\u3002 \u5305\u542b\u5b9e\u9645\u8981\u4f7f\u7528\u7684\u6807\u51c6\u5355\u5143\uff08\u5982 SMIC28 \u7684\u5355\u5143\uff09 \u7efc\u5408\u5de5\u5177\u4f1a\u4f18\u5148\u4f7f\u7528\u8fd9\u4e2a\u5e93\u4e2d\u7684\u5355\u5143 \u901a\u5e38\u53ea\u8bbe\u7f6e\u4e00\u4e2a\u76ee\u6807\u5e93 link_library: \u8fd9\u662f\u94fe\u63a5\u5e93\uff0c\u7528\u4e8e\u89e3\u6790\u8bbe\u8ba1\u4e2d\u5f15\u7528\u7684\u6240\u6709\u5355\u5143. \u63d0\u4f9b\u8bbe\u8ba1\u7f51\u8868\u4e2d\u7684 cell\uff0c\u53ef\u4ee5\u8ddftarget_library\u4f7f\u7528\u540c\u4e00\u4e2a\u5e93\uff0c\u4f46\u662f DC \u4e0d\u7528 link library\u4e2d\u7684 cell \u6765\u7efc\u5408\u8bbe\u8ba1 \u53ef\u4ee5\u5305\u542b\u591a\u4e2a\u5e93\u6587\u4ef6 \u5fc5\u987b\u5305\u542b target_library \u4e2d\u6307\u5b9a\u7684\u5e93 \u6b64\u5f53\u8bfb\u5165\u7684\u6587\u4ef6\u662f\u95e8\u7ea7\u7f51\u8868\uff08\u6bd4\u5982\u7528\u5230\u4e86IP\u6838\u7684\u7f51\u8868\uff09\u65f6\uff0c\u9700\u8981\u628a link library \u8bbe\u6210\u6307\u5411\u751f\u6210\u8be5\u95e8\u7ea7\u7f51\u8868\u7684\u76ee\u6807\u5e93\uff0c\u5426\u5219 DC \u56e0\u4e0d\u77e5\u9053\u7f51\u8868\u4e2d\u95e8\u5355\u5143\u7535\u8def\u7684\u529f\u80fd\u800c\u62a5\u9519\u3002 \u5982\u679c\u9700\u8981\u5c06\u5df2\u6709\u7684\u8bbe\u8ba1\u4ece\u5de5\u827aA\u8f6c\u5230\u5de5\u827aB\u65f6\uff0c\u53ef\u4ee5\u5c06\u5f53\u524d\u7684\u5355\u5143\u7efc\u5408\u5e93A\u8bbe\u4e3alink_library\uff0c\u800c\u5c06\u5355\u5143\u7efc\u5408\u5e93B\u8bbe\u4e3atarget_library\uff0c\u91cd\u65b0\u6620\u5c04\u4e00\u4e0b\u5c31\u53ef\u4ee5\u4e86\u3002 \u901a\u5e38\u5305\u542b\uff1a \u76ee\u6807\u5de5\u827a\u5e93 \u5185\u5b58\u7f16\u8bd1\u5668\u751f\u6210\u7684\u5e93 IP \u6838\u7684\u5e93 \u5176\u4ed6\u7279\u6b8a\u5355\u5143\u7684\u5e93","title":"target_library \u548c link_library \u7684\u533a\u522b"},{"location":"flow/#link_library","text":"* \u7684\u5177\u4f53\u542b\u4e49\uff1a \u4ee3\u8868\u5f53\u524d\u5728 Design Compiler \u5185\u5b58\u4e2d\u5df2\u7ecf\u52a0\u8f7d\u7684\u8bbe\u8ba1 \u5305\u62ec\u4f60\u901a\u8fc7 analyze \u548c elaborate \u547d\u4ee4\u8bfb\u5165\u7684 RTL \u8bbe\u8ba1 \u4e5f\u5305\u62ec\u7efc\u5408\u8fc7\u7a0b\u4e2d\u751f\u6210\u7684\u4e2d\u95f4\u8bbe\u8ba1 \u4e3a\u4ec0\u4e48\u9700\u8981 *\uff1a\u5f53 Design Compiler \u8fdb\u884c\u94fe\u63a5\uff08linking\uff09\u65f6\uff0c\u5b83\u9700\u8981\u80fd\u591f\u627e\u5230\u6240\u6709\u88ab\u5f15\u7528\u7684\u5355\u5143\uff0c\u8fd9\u4e9b\u5355\u5143\u53ef\u80fd\u6765\u81ea\uff1a \u5de5\u827a\u5e93\uff08\u5982 scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db\uff09 \u5185\u5b58\u4e2d\u7684\u8bbe\u8ba1\uff08 \uff09 \u5176\u4ed6\u5e93\uff08\u5982 memory_compiler.db, ip_core.db\uff09","title":"link_library\u4e2d\u7684\u201c*\u201d"},{"location":"flow/#_32","text":"top down & bottom up","title":"\u4e24\u79cd\u7f16\u8bd1\u7b56\u7565"},{"location":"flow/#command_1","text":"","title":"command\u8865\u5145\u89e3\u91ca"},{"location":"flow/#list_libs","text":"Logical Libraries: ------------------------------------------------------------------------- Library File Path ------- ---- ---- scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.db / SM05 / home / phd2024 / phd202411094979 / project / testflow / pdk / STDCELL / SCC28NHKCP_12T25OD33_RVT_V0p2 / liberty / 3.3 v gtech gtech.db / SM01 / eda / synopsys / syn / R-2020.09-SP4 / libraries / syn standard.sldb standard.sldb / SM01 / eda / synopsys / syn / R-2020.09-SP4 / libraries / syn gtech.db (Generic Technology Library): \u8fd9\u662f Synopsys \u63d0\u4f9b\u7684\u4e00\u4e2a\u901a\u7528\u6280\u672f\u5e93 \u5305\u542b\u57fa\u672c\u7684\u903b\u8f91\u95e8\u5355\u5143\uff08\u5982 AND, OR, NOT, NAND, NOR \u7b49\uff09 \u7528\u4e8e\u5728\u7efc\u5408\u7684\u65e9\u671f\u9636\u6bb5\uff0c\u5f53\u8bbe\u8ba1\u8fd8\u6ca1\u6709\u6620\u5c04\u5230\u5177\u4f53\u5de5\u827a\u5e93\u65f6\u4f7f\u7528 \u63d0\u4f9b\u57fa\u672c\u7684\u65f6\u5e8f\u548c\u9762\u79ef\u4fe1\u606f \u8def\u5f84\uff1a/SM01/eda/synopsys/syn/R-2020.09-SP4/libraries/syn standard.sldb (Standard Symbol Library): \u8fd9\u662f\u7b26\u53f7\u5e93\u6587\u4ef6 \u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u56fe\u5f62\u7b26\u53f7\u5b9a\u4e49 \u7528\u4e8e Design Compiler \u7684\u56fe\u5f62\u754c\u9762\u663e\u793a \u63d0\u4f9b\u5355\u5143\u7684\u53ef\u89c6\u5316\u8868\u793a \u8def\u5f84\uff1a/SM01/eda/synopsys/syn/R-2020.09-SP4/libraries/syn","title":"list_libs"},{"location":"flow/#search-path","text":"\u53ef\u4ee5\u901a\u8fc7 search_path \u51cf\u5c11\u6587\u4ef6\u8def\u5f84\u524d\u7f00 # 1. \u9996\u5148\u8bbe\u7f6e\u57fa\u672c\u8def\u5f84 set search_path [ list \".\" ] # 2. \u6dfb\u52a0\u5de5\u827a\u5e93\u8def\u5f84 lappend search_path \"pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/liberty/3.3v\" lappend search_path \"pdk/STDCELL/SCC28NHKCP_12T25OD33_RVT_V0p2/verilog\" # 3. \u6dfb\u52a0\u8bbe\u8ba1\u6587\u4ef6\u8def\u5f84 lappend search_path \"rtl\" # 4. \u6dfb\u52a0\u5176\u4ed6\u5fc5\u8981\u8def\u5f84 lappend search_path \"ip\" lappend search_path \"memory\"","title":"search path"},{"location":"flow/#set_addribute","text":"\u8bb8\u591a\u8bbe\u8ba1\u8005\u90fd\u4f1a\u62b1\u6028\u5de5\u827a\u5e93\u4e2d\u5bf9\u5355\u5143\u7684DRC\u5c5e\u6027\u8bbe\u7f6e\u4e0d\u5f53\uff0c\u8fd9\u662f\u7531\u4e8e\u5e93\u7684\u80fd\u529b\u662f\u6709\u9650\u7684\u6240\u81f4\u3002\u5bf9\u4e8e\u4e00\u4e2a\u8bbe\u8ba1\uff0c\u7efc\u5408\u5e93\u7684DRC\u8bbe\u7f6e\u53ef\u80fd\u5f88\u5408\u9002\uff0c\u800c\u5bf9\u4e8e\u53e6\u4e00\u4e2a\u8bbe\u8ba1\u5c31\u53ef\u80fd\u4e0d\u592a\u5408\u9002\u3002\u8fd9\u65f6\u5019\uff0c\u9700\u8981\u8bbe \u8ba1\u8005\u5bf9\u7efc\u5408\u5e93\u8fdb\u884c\u201c\u526a\u88c1\u201d \u3002\u5f53\u7136\uff0c\u8fd9\u79cd \u201c\u526a\u88c1\u201d\u5fc5\u987b\u6bd4\u5e93\u4e2d\u7684\u5b9a\u4e49\u66f4\u4e3a\u4e25\u683c \u3002\u5982\u5c06\u4e00\u4e2a\u5e93\u4e2dbuffd0\u7684Z\u7aef\u7684max_fanout\u75314.0\u6539\u4e3a2.0\u7684\u547d\u4ee4\uff1a set_addribute find(pin, ex25/BUFFDO/Z) max_fanout 2.0","title":"set_addribute"},{"location":"flow/#change_names","text":"change_names \u547d\u4ee4\u662f Design Compiler \u4e2d\u7684\u4e00\u4e2a\u91cd\u8981\u529f\u80fd\uff0c\u4e3b\u8981\u7528\u4e8e\u4fee\u6539\u8bbe\u8ba1\u4e2d\u7684\u540d\u79f0\u4ee5\u7b26\u5408\u7279\u5b9a\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u6216\u5de5\u5177\u7684\u547d\u540d\u89c4\u5219\u3002\u5177\u4f53\u4f5c\u7528\u5982\u4e0b\uff1a \u5728\u811a\u672c\u4e2d\u7684 change_names -rules verilog -hierarchy \u547d\u4ee4\uff1a \u540d\u79f0\u6807\u51c6\u5316\uff1a -rules verilog \u53c2\u6570\u6307\u5b9a\u4f7f\u7528 Verilog HDL \u7684\u547d\u540d\u89c4\u5219 \u786e\u4fdd\u6240\u6709\u7684\u4fe1\u53f7\u3001\u6a21\u5757\u548c\u5355\u5143\u540d\u79f0\u7b26\u5408 Verilog \u8bed\u6cd5\u89c4\u8303 \u89e3\u51b3\u547d\u540d\u51b2\u7a81\uff1a \u5728\u7efc\u5408\u8fc7\u7a0b\u4e2d\uff0c\u7f16\u8bd1\u5668\u53ef\u80fd\u751f\u6210\u4e0d\u7b26\u5408\u76ee\u6807\u8bed\u8a00\u89c4\u8303\u7684\u540d\u79f0 \u53ef\u80fd\u5b58\u5728\u4fdd\u7559\u5b57\u51b2\u7a81\u3001\u975e\u6cd5\u5b57\u7b26\u6216\u5176\u4ed6\u547d\u540d\u95ee\u9898 \u5c42\u6b21\u7ed3\u6784\u5904\u7406\uff1a -hierarchy \u53c2\u6570\u8868\u793a\u5e94\u7528\u4e8e\u6574\u4e2a\u8bbe\u8ba1\u5c42\u6b21\u7ed3\u6784 \u4e0d\u4ec5\u4fee\u6539\u9876\u5c42\u6a21\u5757\u540d\u79f0\uff0c\u8fd8\u9012\u5f52\u5730\u5904\u7406\u6240\u6709\u5b50\u6a21\u5757\u548c\u4fe1\u53f7\u540d\u79f0 \u5199\u51fa\u7f51\u8868\u524d\u7684\u51c6\u5907\uff1a \u8fd9\u4e2a\u547d\u4ee4\u901a\u5e38\u5728\u4f7f\u7528 write -format verilog \u547d\u4ee4\u8f93\u51fa\u7f51\u8868\u4e4b\u524d\u6267\u884c \u786e\u4fdd\u751f\u6210\u7684\u7f51\u8868\u53ef\u4ee5\u88ab\u4e0b\u6e38\u5de5\u5177\uff08\u5982\u5e03\u5c40\u5e03\u7ebf\u5de5\u5177\uff09\u6b63\u786e\u89e3\u6790 \u5b9e\u9645\u8f6c\u6362\u5305\u62ec\uff1a \u66ff\u6362\u975e\u6cd5\u5b57\u7b26\uff08\u5982 $, ., [, ] \u7b49\uff09 \u5904\u7406\u4ee5\u6570\u5b57\u5f00\u5934\u7684\u540d\u79f0\uff08Verilog \u8981\u6c42\u6807\u8bc6\u7b26\u4ee5\u5b57\u6bcd\u6216\u4e0b\u5212\u7ebf\u5f00\u5934\uff09 \u4fee\u6539\u4e0e Verilog \u5173\u952e\u5b57\u51b2\u7a81\u7684\u540d\u79f0 \u5982\u679c\u4e0d\u6267\u884c\u8fd9\u4e2a\u547d\u4ee4\uff0c\u751f\u6210\u7684\u7f51\u8868\u53ef\u80fd\u5305\u542b\u4e0d\u7b26\u5408 Verilog \u8bed\u6cd5\u7684\u540d\u79f0\uff0c\u5bfc\u81f4\u4e0b\u6e38\u5de5\u5177\u65e0\u6cd5\u6b63\u786e\u8bfb\u53d6\uff0c\u6216\u8005\u5728\u4eff\u771f\u548c\u9a8c\u8bc1\u9636\u6bb5\u51fa\u73b0\u95ee\u9898\u3002","title":"change_names"},{"location":"flow/#redirect","text":"\u91cd\u5b9a\u5411 redirect -file file.rpt {command}","title":"redirect"},{"location":"flow/#_33","text":"Design Compiler (DC) \u5de5\u5177\u57fa\u672c\u7efc\u5408\u6d41\u7a0b_design compiler\u6559\u7a0b-CSDN\u535a\u5ba2 Design Compiler - \u6807\u7b7e - IC_learner - \u535a\u5ba2\u56ed","title":"\u53c2\u8003"},{"location":"flow/#innovus_","text":"\u8be6\u7ec6\u5185\u5bb9","title":"Innovus_"},{"location":"flow/#cerebrus","text":"PR tool Cadence AI-based","title":"Cerebrus"},{"location":"flow/#starrc","text":"Synopsys Sign-off\u7ea7\u522bRC\u53c2\u6570\u63d0\u53d6 \u4e0ePrimeTime STA\u6df1\u5ea6\u96c6\u6210","title":"StarRC"},{"location":"flow/#formality_1","text":"Synopsys \u7f51\u8868\u903b\u8f91\u7b49\u4ef7\u6027\u9a8c\u8bc1\uff0c\u4e00\u822c\u4f1a\u5728\u7efc\u5408\u4ee5\u540e\u548c\u7efc\u5408\u524d\u7684\u7f51\u8868\u505a\u4e00\u6b21\u9a8c\u8bc1\uff0c \u505a\u5b8c\u540e\u7aef\u7269\u7406\u8bbe\u8ba1\u4ee5\u540e\u518d\u8fdb\u884c\u4e00\u6b21\u9a8c\u8bc1 \u5b9e\u4f8b\u811a\u672c #dc_setup.tcl set DESIGN_NAME \"function_gen\" set REPORTS_DIR \"reports\" file mkdir ${REPORTS_DIR} set DC_DIR \"../1_dc/output\" set DCRM_SVF_OUTPUT_FILE \"function_gen.svf\" set INNOVUS_DIR \"../4_innovus/postlayout\" set DCRM_FINAL_VERILOG_OUTPUT_FILE \"function_gen.v\" set FMRM_UNMATCHED_POINTS_REPORT \"unmatched_points\" set FMRM_FAILING_SESSION_NAME \"failing_session\" set FMRM_FAILING_POINTS_REPORT \"failing_points\" set FMRM_ABORTED_POINTS_REPORT \"aborted_points\" set FMRM_ANALYZE_POINTS_REPORT \"analyze_points\" # specify library set library_dir \"/SM01/teaching/bs/digitalic/gb18_dc_lib\" # specify timing library set ADDITIONAL_LINK_LIB_FILES \" \\ ${library_dir}/scx_csm_18ic_tt_1p8v_25c.db \\ \" # specify RTL directory set rtl_dir \"../1_dc/output\" # specify RTL set RTL_SOURCE_FILES \" \\ ${rtl_dir}/function_gen.v \\ \" #fm.tcl source - echo - verbose . / tcl / dc_setup.tcl # setup for handing undriven signals in the design set verification_set_undriven_signals x # to treat simulation and synthesis mismatch messages as warning set_app_var hdlin_error_on_mismatch_message false #read in the SVF file set_svf ${DC_DIR} / ${DCRM_SVF_OUTPUT_FILE} # read in the SVF file read_db - technology_library ${ADDITIONAL_LINK_LIB_FILES} # read in the Ref design read_verilog - r ${RTL_SOURCE_FILES} - work_library WORK set_top r: / WORK / ${DESIGN_NAME} # read in the Impl design read_verilog - i ${INNOVUS_DIR} / ${DCRM_FINAL_VERILOG_OUTPUT_FILE} set_top i: / WORK / ${DESIGN_NAME} # match compare points and report unmatched points match report_unmatched_points > . / reports / unmatch_points.rpt report_matched_points > fm_match.rpt # Verify and report if { ! [ verify ] } { save_session - replace ${REPORTS_DIR} / ${FMRM_FAILING_SESSION_NAME} report_failing_points > ${REPORTS_DIR} / ${FMRM_FAILING_POINTS_REPORT} report_aborted > ${REPORTS_DIR} / ${FMRM_ABORTED_POINTS_REPORT} analyze_points - all > ${REPORTS_DIR} / ${FMRM_ANALYZE_POINTS_REPORT} }","title":"Formality"},{"location":"flow/#_34","text":"Formality \u5feb\u901f\u4e0a\u624b\u6307\u5357 | EasyFormal","title":"\u53c2\u8003"},{"location":"flow/#calibre","text":"Synopsys DRC/LVS/ERC\u9a8c\u8bc1\u4e8b\u5b9e\u6807\u51c6\uff0c\u652f\u6301\u5148\u8fdb\u5c01\u88c5\uff083DIC\uff09","title":"Calibre"},{"location":"flow/#prime-time","text":"","title":"Prime Time"},{"location":"flow/#_35","text":"","title":"\u6a21\u62df\u82af\u7247\u6d41\u7247\u5de5\u5177\u94fe"},{"location":"flow/#virtuoso_1","text":"","title":"Virtuoso"},{"location":"flow/#schematic","text":"","title":"schematic"},{"location":"flow/#simulation-ade","text":"","title":"simulation ADE"},{"location":"flow/#_36","text":"\u65e9\u671f\u7684\u4eff\u771f\u73af\u5883\u4e3b\u8981\u5305\u542b ADE L \u548c ADE XL \uff0c\u4f46\u662f\u5728 Virtuoso IC617 \u7248\u672c \u540e\uff0cCadence \u516c\u53f8\u65b0\u63a8\u51fa\u4e86\u4e24\u6b3e\u4eff\u771f\u5de5\u5177 ADE Explorer \u548c ADE Assembler \uff0c\u7528\u4e8e\u66ff\u4ee3\u539f\u672c\u7684 ADE L\u3001ADE XL \u4ee5\u53ca ADE GXL \u73af\u5883\u3002\u76f8\u6bd4\u4e8e\u539f\u672c\u7684 ADE L \u4eff\u771f\u73af\u5883\uff0cADE Explorer \u5c06\u5355\u6b21\u4eff\u771f\u3001corners\u3001sweeps\u3001\u8499\u7279\u5361\u7f57\u4ee5\u53ca\u53c2\u6570\u5bf9\u6bd4\u7b49\u529f\u80fd\u90fd\u6574\u5408\u5728\u4e86 ADE Explorer \u4e2d\uff0c\u800c ADE Assembler \u5219\u4e3b\u8981\u53d6\u4ee3\u4e86\u4e4b\u524d\u7684 ADE XL \u4ee5\u53ca ADE GXL \u529f\u80fd\u3002","title":"\u7b80\u4ecb"},{"location":"flow/#ade-explorer","text":"\u662f ADE Assembler \u7684\u5b50\u96c6\uff0c\u76f4\u63a5\u7528 ADE Assembler \u5427 ADE Assembler \u7684\u64cd\u4f5c\u903b\u8f91\u548c ADE Explorer \u7c7b\u4f3c\uff0c\u53ef\u4ee5\u8ba4\u4e3a\u662f\u5168\u5c40\u8bbe\u7f6e\u548c\u5c40\u90e8\u8bbe\u7f6e\u7684\u533a\u522b","title":"ADE Explorer"},{"location":"flow/#ade-assembler","text":"Assembler \u5177\u6709\u6781\u9ad8\u7684\u81ea\u7531\u5ea6\uff0c\u53ef\u4ee5\u5728\u53f3\u4fa7\u540c\u65f6\u6dfb\u52a0\u591a\u4e2a ADE Explorer\uff0c\u800c\u6bcf\u4e2a ADE Explorer \u5c31\u5bf9\u5e94\u7740\u4e00\u4e2a Test\u3002 \u6dfb\u52a0\u4fe1\u53f7 \u76f4\u63a5\u53f3\u952e\u4e5f\u53ef\u4ee5\u6dfb\u52a0 signal \u70b9\u8fd9\u4e09\u4e2a\u70b9\u53ef\u4ee5\u4ece\u539f\u7406\u56fe\u9009\u53d6 \u6279\u91cf\u6dfb\u52a0\uff1a\u53f3\u952e\u7a7a\u767d\u5904--> To be plotted --> \u5728\u539f\u7406\u56fe\u70b9\u51fb \u6bcf\u6b21\u8dd1\u5b8c\u7684\u7ed3\u679c\u90fd\u4f1a\u8bb0\u5f55\uff1a \u4e00\u822c\u8dd1\u5b8c\u540e\uff0c\u53f3\u952e plot all \u5c31\u884c \u6216\u8005\u9009\u62e9 Direct Plot \uff0c \u53ef\u4ee5\u5728 schematic \u70b9\u90a3\u4e2a\u4fe1\u53f7\u5c31\u753b\u90a3\u4e2a","title":"ADE Assembler"},{"location":"flow/#_37","text":"Cadence maestro \u5feb\u901f\u4eff\u771f\u5b9e\u7528\u6559\u7a0b\uff08ADE Explorer \u4e0e ADE Assembler\uff09 \u2013 Analog-Life","title":"\u53c2\u8003"},{"location":"flow/#layout","text":"","title":"Layout"},{"location":"flow/#_38","text":"\u6ce8\u610f\u4e00\u5b9a\u8981\u65b0\u5efa\u539f\u7406\u56fe\u9700\u8981attach\u5bf9\u5e94\u7684PDK\u624d\u884c \u9700\u8981\u4e00\u4e2a .cdsinit \u6587\u4ef6\u624d\u80fd\u5728Virtuosovi'jx\u7528 Calibre \u505aDRC\u548cLVS \u9700\u8981\u4e00\u4e2a runset \u6587\u4ef6 \u9ad8\u4eae/\u8bbe\u7f6e\u7f51\u683c\uff08\u4e00\u822c\u90fd\u4f1a\u8bbe\u7f6e\u62100.005)\uff1a \u6709\u65f6\u5019\u6eda\u8f6e\u7f29\u653e\u5230\u5f88\u5927\u624d\u4f1a\u663e\u793a\uff0c\u53ef\u4ee5\u9002\u5f53\u63d0\u9ad8 Resolution \u7cbe\u5ea6 \u200b","title":"\u76f8\u5173\u8bbe\u7f6e"},{"location":"flow/#_39","text":"\u6ce8\u610f\u8981\u6253\u4e0apin \u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf\u4f7f\u7528\u8bf4\u660e - \u5c0f\u5c0f\u6842\u82b1\u7cd5 - \u535a\u5ba2\u56ed","title":"\u81ea\u52a8\u5e03\u7ebf"},{"location":"flow/#tips_1","text":"\u6ca1\u6709\u8fde\u63a5\u7684\uff0c\u9ed8\u8ba4\u4f1a\u8b66\u544a\uff0c\u53ef\u4ee5\u7528 basic--> noCon \u66ff\u4ee3 \u6d4b\u8bd5\u7684\u65f6\u5019\uff0c\u8d1f\u8f7d\u53ef\u4ee5\u63a5\u5230NMOS\u6805\u6781\uff0c\u4e0d\u7528\u7535\u963b ADE A \u5e76\u884c\u52a0\u901f Outputs Setup\u6709\u53d8\u91cf\u66f4\u65b0\u4e86\u6216\u8005\u6709\u65b0\u7684\u8868\u8fbe\u5f0f\uff0c\u53ef\u662f\u70b9\u51fb\u8fd9\u4e2a\u9ec4\u8272\u6309\u94ae\uff0c\u4e0d\u9700\u8981\u91cd\u65b0\u8dd1\uff0c\u5c31\u53ef\u4ee5plot \u8bbe\u7f6e\u53d8\u91cf\uff1a\u6839\u636e\u8f93\u5165\u9891\u7387\u53d8\u91cf\u786e\u5b9a\u77ac\u6001\u4eff\u771f\u7684\u65f6\u95f4 \u53ef\u4ee5\u901a\u8fc7corner\u8bbe\u7f6e\uff0c\u628a\u9009\u62e9\u591a\u4e2a\u8f93\u5165\u9891\u7387\u540c\u65f6\u4eff\u771f \u53ef\u4ee5\u5bfc\u51fa\u6570\u5b57\u6807\u51c6\u5355\u5143\u7684layout\u67e5\u770b","title":"tips"},{"location":"flow/#_40","text":"\u5bf9\u4e00\u4e2asymbol\u6309\u7a7a\u683c\u53ef\u4ee5\u5feb\u901f\u5f15\u51falabel","title":"\u76f8\u5173\u5feb\u6377\u952e"},{"location":"flow/#schematic-editor","text":"i: \u653e\u7f6e\u5b9e\u4f8b/\u7ec4\u4ef6 w: \u7ed8\u5236\u5bfc\u7ebf l: \u521b\u5efa\u6807\u7b7e p: \u521b\u5efa\u5f15\u811a r: \u65cb\u8f6c\u6240\u9009\u5bf9\u8c61 m: \u955c\u50cf\u6240\u9009\u5bf9\u8c61 c: \u590d\u5236\u6240\u9009\u5bf9\u8c61 q: \u67e5\u770b\u5c5e\u6027 Shift+f: \u9002\u5e94\u7a97\u53e3\u5927\u5c0f f: \u653e\u5927\u9009\u4e2d\u533a\u57df Ctrl+f: \u7f29\u5c0f\u89c6\u56fe Ctrl+z: \u64a4\u9500 Ctrl+y: \u91cd\u505a Delete: \u5220\u9664\u6240\u9009\u5bf9\u8c61 Esc: \u53d6\u6d88\u5f53\u524d\u64cd\u4f5c e: \u7f16\u8f91\u5c5e\u6027 Tab: \u5728\u5bf9\u8c61\u4e4b\u95f4\u5faa\u73af\u9009\u62e9","title":"\u539f\u7406\u56fe\u7f16\u8f91\u5668 (Schematic Editor)"},{"location":"flow/#layout-editor","text":"Ctrl+a: \u521b\u5efa\u65b0\u56fe\u5c42 p: \u521b\u5efa\u8def\u5f84 r: \u521b\u5efa\u77e9\u5f62 c: \u590d\u5236\u5bf9\u8c61 m: \u79fb\u52a8\u5bf9\u8c61 s: \u62c9\u4f38\u5bf9\u8c61 Shift+f: \u9002\u5e94\u7a97\u53e3\u5927\u5c0f f: \u653e\u5927\u9009\u4e2d\u533a\u57df k: \u6d4b\u91cf\u8ddd\u79bb Ctrl+d: DRC\u68c0\u67e5 Ctrl+e: \u63d0\u53d6\u5668(Extractor) Ctrl+l: LVS\u68c0\u67e5","title":"\u7248\u56fe\u7f16\u8f91\u5668 (Layout Editor)"},{"location":"flow/#_41","text":"Ctrl+s: \u4fdd\u5b58 o: \u6253\u5f00\u5bf9\u8c61 h: \u5e2e\u52a9 x: \u526a\u5207 v: \u7c98\u8d34","title":"\u5168\u5c40\u5feb\u6377\u952e"},{"location":"flow/#ade","text":"Alt+s: \u4eff\u771f Alt+p: \u7ed8\u5236\u6ce2\u5f62 Alt+a: \u6dfb\u52a0\u65b0\u5206\u6790 Alt+v: \u8bbe\u7f6e\u53d8\u91cf","title":"ADE (\u6a21\u62df\u8bbe\u8ba1\u73af\u5883)"},{"location":"flow/#_42","text":"","title":"\u6df7\u5408\u4eff\u771f\u6d41\u7a0b"},{"location":"flow/#_43","text":"\u524d\u63d0\uff1a\u6a21\u62df\u6a21\u5757\u548c\u6570\u5b57\u6a21\u5757(\u7efc\u5408\u524d)\u5206\u522b\u642d\u597d \u65b0\u5efaverilog veiw, \u5e76\u751f\u6210symbol \u65b0\u5efaconfig \u9009\u62e9\u5916\u90e8\u7684HDL\u4ee3\u7801\uff0c\u4e5f\u5c31\u662f\u6e90\u7801 \u753b\u597dtestbench\u539f\u7406\u56fe \u65b0\u5efa maestro \uff0c\u9009\u62e9 AMS \u4eff\u771f\u5668 \u200b \u8fd9\u91cc\u4e3b\u8981\u662f\u4fee\u6539\u9ad8\u4f4e\u7535\u5e73\uff0c\u6839\u636e\u4f7f\u7528\u7684\u5668\u4ef6\u4fee\u6539 \u6ce8\u610f, \u5982\u679c\u662f\u7efc\u5408\u540e\u7684\uff0c\u8981\u52a0\u4e0a\u6570\u5b57\u5e93\u7684functional \u5bfc\u5165\u6bcf\u4e2a\u6570\u5b57\u6807\u51c6\u5355\u5143\u7684functional\uff0c\u628a\u6240\u6709\u6a21\u5757\u7684verilog\u4ee3\u7801\u653e\u5230\u4e00\u4e2a\u6587\u4ef6\u53ef\u4ee5\u8dd1\uff0c\u5206\u5f00\u6765\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u4e0d\u884c\u3002\u3002\u3002 cadence AMS\u6570\u6a21\u6df7\u5408\u4eff\u771f_ams\u4eff\u771f-CSDN\u535a\u5ba2 \u4f7f\u7528 Cadence AMS \u4eff\u771f\u5668\u8fdb\u884c\u6570\u6a21\u6df7\u4eff\u6559\u7a0b \u2013 Analog-Life \u4e0a\u56fe\u7684\u4e24\u4e2a\u6846\u9009\u6a21\u5757 mydsm \u7684\u4e24\u4e2a\u5b50\u6a21\u5757\uff0c\u672c\u6765\u662f\u7ea2\u8272\u7684","title":"\u524d\u4eff"},{"location":"flow/#_44","text":"Cadence Virtuoso\u6570\u6a21\u6df7\u5408\u4eff\u771f\u6d41\u7a0b - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#lvs_1","text":"","title":"LVS"},{"location":"flow/#buglist_1","text":"\u540c\u65f6\u62e5\u6709\u6570\u5b57\u548c\u6a21\u62df\u7535\u6e90/\u5730\u7684\u60c5\u51b5\u4e0b\uff0c\u4fdd\u8bc1\u6570\u5b57\u548c\u6a21\u62df\u5730\u6ca1\u6709\u8fde\u7ebf\uff0c\u4e5f\u51fa\u73b0\u77ed\u8def\uff0c\u540c\u65f6\u6709soft check \u5728\u6a21\u62df/\u6570\u5b57\u7248\u56fe\u5468\u56f4\u52a0\u4e0a\u4e00\u5708NWell \u53c2\u8003\uff1a \u8dd1lvs\u51fa\u73b0soft connect\u600e\u4e48\u5904\u7406\uff1f - \u77e5\u4e4e \u4f46\u662f\u53c8\u51fa\u73b0\u4e86\u4ee5\u4e0bsoftcheck\uff1a \u540e\u9762\u4e0d\u5206\u6570\u5b57\u6a21\u62df\u5730\u4e86\uff0c\u4e5f\u88abNWell\u53bb\u6389\u4e86\uff0cclean\u4e86 [!WARNING] \u4f46\u662f\u539f\u56e0\u662f\u4ec0\u4e48\uff1f\u4e0d\u5206\u4f1a\u6709\u4ec0\u4e48\u540e\u679c\uff1f","title":"buglist"},{"location":"flow/#drc_1","text":"","title":"DRC"},{"location":"flow/#buglist_2","text":"LU3. \u89e3\u51b3\u65b9\u6cd5\uff1a\u5728VDD/VSS\u7684PAD\u4e0a\u76d6\u4e0aVDDMK/VSSMK\u5c42 \u6a21\u62dfant drc: \u53d1\u751f\u5728\u8fde\u63a5\u4e86pad\u7684gt\u4e0a\u3002 \u89e3\u51b3\u65b9\u6cd5\uff1a\u4fe1\u53f7\u7ebf\u8fde\u63a5\u4e8c\u6781\u7ba1 \u5929\u7ebf\u6548\u5e94antenna effect\u9519\u8bef\u6c42\u52a9 - Layout\u8ba8\u8bba\u533a - EETOP \u521b\u82af\u7f51\u8bba\u575b (\u539f\u540d\uff1a\u7535\u5b50\u9876\u7ea7\u5f00\u53d1\u7f51) -","title":"Buglist"},{"location":"flow/#_45","text":"[!WARNING] \u6ce8\u610f\uff0c\u6570\u5b57\u6a21\u5757\u7406\u8bba\u4e0a\u53ef\u4ee5\u8fdb\u884c\u6676\u4f53\u7ba1\u7ea7\u7684\uff08\u52a8\u6001\uff1f\uff09\u4eff\u771f\uff0c\u4f46\u662f\u9879\u76ee\u5927\u7684\u8bdd\u5343\u4e07\u4e0d\u8981\u600e\u4e48\u505a\uff01\u5f88\u5361","title":"\u540e\u4eff"},{"location":"flow/#_46","text":"simulation \u2013>option -->AMS simulator \u4e2d\u70b9\u51fb SDF \uff0c\u5728 sdf command file \u4e2d\u8f93\u5165 .sdf \u6587\u4ef6\u8def\u5f84\u5373\u53ef [!WARNING] \u8c8c\u4f3c\u8dd1\u4e00\u6b21 .sdf \u6587\u4ef6\u53ea\u80fd\u9009\u4e00\u4e2a\uff0c\u8fd9\u6837\u4e0d\u597d\u5728plot\u51fa\u6765\u7684\u56fe\u4e0a\u6bd4\u8f83\u3002\u4e0d\u77e5\u9053\u600e\u4e48\u89e3\u51b3","title":"\u6570\u5b57\u6a21\u5757\u65f6\u5e8f\u53cd\u6807"},{"location":"flow/#_47","text":"\u540c 9.\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\uff08PEX\uff09","title":"\u6a21\u62df\u6a21\u5757\u63d0\u53d6\u5bc4\u751f\u53c2\u6570\u5e76\u66ff\u6362\u7f51\u8868"},{"location":"flow/#corner","text":"\u540c \u524d\u4effPVT\u9a8c\u8bc1","title":"\u8bbe\u7f6ecorner"},{"location":"flow/#io-pad","text":"IO \u7535\u8def\u7684\u4f5c\u7528\u6709\u51e0\u65b9\u9762\uff1aESD\u4fdd\u62a4\uff0clevel shifter\uff0c\u65bd\u5bc6\u7279\u89e6\u53d1\u5668\u7b49\u7b49\u3002\u8fd8\u6709\u63d0\u4f9b\u7535\u6e90\u73af\u8def\u3002 PAD Ring\u90e8\u5206\u5728\u8bbe\u8ba1\u9879\u76ee\u4e2d\u5341\u5206\u91cd\u8981 \uff0c\u5305\u62ec\u6574\u4e2a\u82af\u7247\u7684\u7535\u6e90\u7f51\u7edc\u90fd\u5728\u8fd9\u90e8\u5206\u5b8c\u6210\uff0c\u56e0\u6b64\u4e5f\u4f1a \u5360\u636e\u5f88\u5927\u4e00\u90e8\u5206\u82af\u7247\u9762\u79ef \u3002\u5728\u5148\u8fdb\u5de5\u827a\u8bbe\u8ba1\u4e2d\uff0c\u6838\u5fc3\u7535\u8def\u7684\u5c3a\u5bf8\u53ef\u80fd\u4e00\u76f4\u5728\u51cf\u5c0f\uff0c\u4f46\u662f\u7531\u4e8e \u7535\u6e90\u7ebf\u5bbd \u3001 PAD\u5c3a\u5bf8 \u3001 ESD\u4fdd\u62a4\u7535\u8def\u5c3a\u5bf8 \u7b49\u9650\u5236\uff0cPAD Ring\u7684\u5c3a\u5bf8\u5e76\u6ca1\u6709\u6309\u6bd4\u4f8b\u51cf\u5c0f\u3002 \u826f\u597d\u7684PAD\u89c4\u5212\u4e00\u65b9\u9762\u53ef\u4ee5\u8282\u7701\u82af\u7247\u9762\u79ef \u4e00\u4e2a\u57fa\u672c\u7684pad library\uff0c\u5e94\u8be5\u53ef\u4ee5\u63d0\u4f9b\u5982\u4e0b\u51e0\u79cdpad\uff1a \u7ed9pad\u4f9b\u7535\u7684pad\uff0c\u4f8b\u5982\uff1aPAD_VDD, PAD_VSS; \u7ed9core\u4f9b\u7535\u7684pad\uff0c\u4f8b\u5982\uff1aVDD, VSS; \uff08\u5982\u679c\u5b58\u5728\u591a\u4e2aVDD domain\uff0c \u8fd8\u6709AVDD, AVSS\uff0c\u4e4b\u7c7b\u7684pad\uff09 \u6a21\u62df\u4fe1\u53f7\u7684pad\uff0c\u4f8b\u5982ANIN (analog\u7684pad\u4e00\u822c\u5c31\u662f\u4e00\u5757\u94c1\u7247\uff0c\u6709\u7684vendor\u63a8\u8350\u7528\u6237\u53ef\u4ee5\u81ea\u5df1\u57fa\u4e8e\u8981\u6c42\u81ea\u5df1\u518d\u52a0\u4e0a\u4e00\u5b9a\u7684ESD\u4fdd\u62a4\u7535\u8def) \u6570\u5b57\u4fe1\u53f7\u7684pad\uff0c\u4e00\u822c\u6709input\u548coutput\u7684\u533a\u522b\uff0c\u91cc\u9762\u8fd8\u6709\u5305\u62eclevel shifter(\u7535\u5e73\u8f6c\u6362)\uff0cbuffers\u4e4b\u7c7b\u7684\u6570\u5b57\u7535\u8def \u5efa\u8bae\u8bbe\u8ba1pad ring\u4e4b\u524d\uff0c\u5148\u53bb\u8bfb\u4e00\u4e0bvendor\u7684\u6587\u6863\uff0c\u6587\u6863\u4e00\u822c\u4f1a\u8bf4\u660e\u5404\u79cd\u7c7b\u578b\u7684pad\u7684\u7528\u6cd5\uff0c\u8fd8\u6709\u5404\u79cd\u6ce8\u610f\u4e8b\u9879\u3002\u4e0d\u540c\u7684vendor\u63d0\u4f9b\u7684pad library\u4e0d\u4e00\u6837\uff0c\u6240\u4ee5\u6709\u65f6\u5019\u8fd8\u662f\u8c28\u614e\u4e00\u70b9\u3002 \u6bd4\u5982SMIC28\u7684 SMIC_SPC28NHKCPD2OV3RNP_IO_DataBook_Ver0p5.pdf : SPC28NHKCPD2OV3RNP: Where SP stands for SMIC pad, 28HKCP is 28nm Logic HKC plus process and D2 means 2.5V voltage application, OV3 means the IO Power can be overdriven 3.3V, R means regular, N means narrow and the second P is DUP (Device Under Pad). All I/O pads are matched with the design requirement of SMIC 28nm Logic HKC plus 0.9V/1.8V/2.5V Design Rules (TD-LO28-DR-2013). Table 1 describes the process and physical specification of the Library. It should be noted that SPC28NHKCPD2OV3RNP support design with 7, 8, 9 and 10 layers of metal application.","title":"\u52a0I/O PAD"},{"location":"flow/#_48","text":"","title":"\u57fa\u7840\u77e5\u8bc6"},{"location":"flow/#_49","text":"","title":"\u7ed3\u6784"},{"location":"flow/#pre-driver","text":"Pre-driver provides logic operation for I/O circuit The pre-driver section contains VDD and VSS ports. VDD is connecting to the 0.9V power ring","title":"pre-driver"},{"location":"flow/#post-driver","text":"post-driver provides large driving capability and ESD protection ability. The post-driver section contains various ports and their functions are connecting to the 3.3V or 1.8V power, and connecting to various guard rings for latch-up and ESD protection purposes","title":"post-driver"},{"location":"flow/#fp","text":"FP stands for \u2018From Power Pad\u2019. FP and FPB pin is for global signal FP is activated by PVDD2PUDCRNC_X or PVDD2PUDCRNC_Y to \u2018HIGH\u2019 ( 3.3V or 1.8V ) FPB is activated by PVDD2PUDCRNC_X or PVDD2P UDCRNC_Y to \u2018LOW\u2019 ( 0V ) FP and FPB rail will be automatically connected while joining with other digital I/O cells","title":"FP"},{"location":"flow/#cell-categories","text":"","title":"Cell categories"},{"location":"flow/#digital-io-cells","text":"","title":"Digital I/O Cells"},{"location":"flow/#analog-io-cells","text":"","title":"Analog I/O Cells"},{"location":"flow/#esd-clamp-cells","text":"","title":"ESD clamp Cells"},{"location":"flow/#filler-cells","text":"","title":"Filler Cells"},{"location":"flow/#dc-and-ac-specification","text":"\u6709\u5f88\u591a\uff0c\u9700\u8981\u5177\u4f53\u5728\u6587\u6863\u770b","title":"DC and AC Specification"},{"location":"flow/#data-sheet","text":"","title":"Data Sheet"},{"location":"flow/#3-state-output-pad","text":"PBSxRNC_X/_Y PBCDxRNC_X/_Y PBCUxRNC_X/_Y PBCSUD4RNC_HD _X/_Y [!WARNING] \u8fd9\u6b21SMIC28PAD\uff0c\u6ca1\u6709\u539f\u7406\u56fe\uff0c\u505a\u4e0d\u4e86LVS","title":"3-state output pad\uff08\u90fd\u662f\u6570\u5b57\u7684\uff09"},{"location":"flow/#_50","text":"layout \u91cc\u9762\u53ef\u4ee5\u4f7f\u7528\u5feb\u6377\u952e\u5bf9\u9f50\u5de5\u5177 \u4e0e\u5feb\u6377\u952e a \u5728\u67d0\u4e2a\u91d1\u5c5e\u5c42\u4e0a\u5b9e\u73b0\u5bf9\u9f50\u4e0e\u5438\u9644 [!WARNING] \u53c8\u4e0d\u4f1a\u4f9d\u65e7\u4f1a\u5bf9\u4e0d\u9f50\uff0c\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\uff0c\u6700\u540e\u7684\u5c0f\u90e8\u5206\u624b\u52a8\u89e3\u51b3\u4e86","title":"\u6280\u5de7\uff1a"},{"location":"flow/#_51","text":"\u4e00\u70b9\u7684\u5173\u4e8epad\u7684\u57fa\u7840\u77e5\u8bc6\u5206\u4eab - \u77e5\u4e4e \u6a21\u62df\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u6d41\u7a0b--ESD\u4fdd\u62a4\u7535\u8def\u548cPAD\u7535\u8def-\u7535\u5b50\u5de5\u7a0b\u4e13\u8f91 \u5173\u4e8e\u7535\u6e90IO\u7684\u6570\u91cf","title":"\u53c2\u8003"},{"location":"flow/#lvsdrc","text":"\u518d\u6b21\u505aLVS\u548cDRC","title":"LVS/DRC"},{"location":"flow/#seal-ring","text":"\u5728\u6574\u4e2a\u82af\u7247\u7684\u5916\u56f4\uff0c\u4e00\u822c\u8fd8\u8981\u6c42 \u653e\u7f6e\u4e00\u5708Seal Ring Seal Ring\u662f\u4e00\u79cd \u6c27\u5316\u3001\u949d\u5316\u5c42\u7ed3\u6784 \uff0c\u5728\u7248\u56fe\u4e0aSeal Ring\u662f\u4e00\u4e2a\u7531 \u79bb\u5b50\u6ce8\u5165 \u3001 \u8fc7\u5b54 \u3001 \u91d1\u5c5e \u7b49\u5404\u5c42\u6309\u7167\u4e00\u5b9a\u7684\u89c4\u5219\u53e0\u52a0\u5b9e\u73b0\u7684\u3002\u7279\u522b\u662f \u8fc7\u5b54\u5728Seal Ring\u4e0a\u7684\u5b9e\u73b0\u53ef\u80fd\u548c\u5176\u5b83\u7535\u8def\u4e2d\u4e0d\u4e00\u81f4 \uff0c\u6240\u4ee5\u5927\u90e8\u5206\u5de5\u827a\u9488\u5bf9Seal Ring\u6709\u76f8\u5e94\u7684\u8bbe\u8ba1\u89c4\u5219\u3002 \u8bbe\u8ba1\u4eba\u5458\u53ef\u4ee5\u6839\u636e\u81ea\u5df1\u7684\u9700\u8981\u5728\u7248\u56fe\u5916\u56f4\u6dfb\u52a0Seal Ring\uff0c\u6709\u4e9b \u4ee3\u5de5\u5382\u4e5f\u53ef\u4ee5\u4e3a\u7248\u56fe\u6dfb\u52a0Seal Ring \u4f5c\u7528 \u9632\u6b62\u82af\u7247\u5728\u5207\u5272\u7684\u65f6\u5019\u53d7\u5230\u673a\u68b0\u5e94\u529b\u635f\u4f24 \u5982\u679c\u628aSeal Ring\u63a5\u5730\uff0c\u4e5f\u53ef\u4ee5 \u8d77\u5230\u5c4f\u853d\u82af\u7247\u5916\u5e72\u6270\u7684\u4f5c\u7528 Seal Ring\u53ef\u4ee5 \u9632\u6b62\u6f6e\u6c14\u4ece\u4fa7\u9762\u65ad\u53e3\u4fb5\u5165\u82af\u7247 \uff0c \u5bf9\u9759\u7535\u4fdd\u62a4\u4e5f\u6709\u4e00\u5b9a\u7684\u4f5c\u7528 \u3002","title":"\u52a0seal ring"},{"location":"flow/#smic28","text":"\u5bfc\u5165seal ring\u7684 .gds \u6587\u4ef6\u5230\u65b0\u7684library \u4f1a\u6709\u4e00\u4e2a\u957f\u6761\u548c\u4e00\u4e2a\u62d0\u89d2\u6a21\u5757 \u62fc\u63a5\u6210\u5408\u9002\u7684\u5927\u5c0f","title":"SMIC28\u5b9e\u4f8b"},{"location":"flow/#_52","text":"\u4fdd\u62a4\u795e\u2014\u2014Seal ring - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#dummyfiller","text":"","title":"\u8fd0\u884cdummy\u811a\u672c\u586b\u5145FIller"},{"location":"flow/#smic28_1","text":"\u5728\u9876\u5c42\u4e2d\u753b\u4e00\u4e2a `BORDER \u5c42\u76d6\u4f4f\u8bbe\u8ba1\u6574\u4e2a\u8bbe\u8ba1 Stream Out \u5bfc\u51fa\u9876\u5c42 top.gds \u4fee\u6539foundary\u7ed9\u7684\u811a\u672c\u7684\u76f8\u5173\u8def\u5f84 \u793a\u4f8b: #! tvf namespace import tvf::* tvf::VERBATIM { //##| Note 1 : This script could fill OCCD/OCOVL,AA/GT/P2/P4,1X metal (M1~M8),1X Via (V1~V7),8X/10X Top metal (TM1,TM2; STM1,STM2),MTT2,ALPA layers. //##| Note 2 : This runset must be run with hierarchy mode. //##| Note 3 : Output GDS datatype is 1 & 7. //##| Note 4 : Please keep all tech file at same folder, or change the attachment file path within main file. //##| Note 5 : Please designers ensure timing closure post dummy insertion. //##| Note 6 : This runset required \"calibredrc/calibrehdrc/calyieldenhance\" license by Mentor Graphics. //##| Note 7 : Please make sure your EDA tool&tool version: Calibre\u00ae Calibre nmDRC/Calibre nmDRC-H2 & \"v2014.4_18.13\". //##| Note 8 : Any question about this utility, please don't hesitate to contact me, email: Tyzy_Lee@smics.com. //##| Note 9 : Please read this utility's release note carefully, which release together with utility. //##******************************************************************************** //##| Calibre Model-Based dummy fills program //##******************************************************************************** //##================================================================================ //##| SMIC: 28nm Logic HKC Plus Auto Dummy Insertion Rules //##| Doc.No: TD-LO28-IR-2004 //##| Doc.Rev: 4 //##| Tech.Dev.Rev: V1.0_REV1 //##| //##| Document for reference: //##| SMIC: 28nm Logic HKC plus 0.9V/1.8V/2.5V Design Rules //##| Doc.No: TD-LO28-DR-2013 //##| Doc.Rev: 10 //##| Tech.Dev.Rev: V1.0_REV6 //##|===============================================================================| //##|===============================================================================| //##| QA level : I -> pass nothing | //##| II -> pass testchip QA | //##| III -> pass standart QA flow (official release) | //##|===============================================================================| //##|===============================================================================| //##| Revision History : | //##| Rev Date Who What | //##| -------- ------------ ------------ ----------------------------------------| //##|V1.0_REV1_0 20210819 Jinyan Wang 1. Add P4 dummy insertion | //##| -------- ------------ ------------ ----------------------------------------| //##| V1.0 20180604 Robben_Lee 1. Just follow up dummy rule version. rule optimization but coding not need update. //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.9 20180115 Robben_Lee 1. update HiR area rules //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.6_1 20171017 Robben_Lee 1. Change chip corner defination from 70um to 74um //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| //##| V0.6 20170607 Robben_Lee 1. Initial, This deck refer 28HKMG V1.0 //##| 2. Change MTT2 dummy rules and follow 65nm MTT2 rules to decrease the density to avoid wafer warpage issue. //##| QA level : III | //##| -------- ------------ ------------ ----------------------------------------| SVRF VERSION \"v2014.4_18.13\" //##|===============================================================================| //##| User configuration section | //##|===============================================================================| //##|===============================================================================| //##|Chip window size defines: \"If use coordinate input\", //##| \"pleae un-comment the following code\" //##| \"wxLB\",\"wyLB\",\"wxRT\",\"wyRT\" are Chip window left-bottom and right-top coordinate //##| user should define it according to your real layout //##|===============================================================================| //LAYER ChipWindow 2999 //VARIABLE wxLB 1000 //VARIABLE wyLB 1000 //VARIABLE wxRT 10000 //VARIABLE wyRT 10000 //POLYGON wxLB wyLB wxRT wyRT ChipWindow //BULK_1 = COPY ChipWindow //##|===============================================================================| //##|Chip window size defines: \"If use layer 127;0 (BORDER) as chip boundary\", //##| \"please un-comment the following code\"; and \"comment out above code\" //##|===============================================================================| BULK_1 = COPY BORDER //##|===============================================================================| //##|Switches selection 1 ///////////////////////////////// //##|This action for chip corner cut YES or NO ///////////////////////////////// //##|If you will use SMIC seal ring, please select \"CUTCORNER\" as YES//////////// //##|And user should define \"Chamfer_Size\" according to your real layout ////// //##|V0.6_1 Dummy rules default Chamfer_Size value is \"74um\" ///////////////////// //##|===============================================================================| #DEFINE CUTCORNER NO VARIABLE Chamfer_Size 74 //##|===============================================================================| //##|CREATE FILL OR OCCD ///////////////////////////////////////// //##|===============================================================================| #DEFINE Dummy_Fill YES #DEFINE OCCD_Fill NO #DEFINE OCOVL_Fill NO //##|===============================================================================| //##|CREATE FILL LAYERS (starts here) ///////////////////////////////////////// //##|If you need to fill below layers dummy, please set \"YES\", otherwise \"NO\"./// //##|Only fill via dummy is not supported, If you want to fill via dummy, /// //##|please make sure below and above metal fill also \"YES\". ///// //##|===============================================================================| #DEFINE AAGT_Fill YES #DEFINE P2_Fill YES #DEFINE 1X_M1_Fill YES #DEFINE 1X_V1_Fill NO #DEFINE 1X_M2_Fill YES #DEFINE 1X_V2_Fill NO #DEFINE 1X_M3_Fill YES #DEFINE 1X_V3_Fill NO #DEFINE 1X_M4_Fill YES #DEFINE 1X_V4_Fill NO #DEFINE 1X_M5_Fill YES #DEFINE 1X_V5_Fill NO #DEFINE 1X_M6_Fill YES #DEFINE 1X_V6_Fill NO #DEFINE 1X_M7_Fill YES #DEFINE 1X_V7_Fill NO #DEFINE 1X_M8_Fill NO #DEFINE 8X_TM1_Fill YES #DEFINE 8X_TM2_Fill NO #DEFINE 10X_STM1_Fill NO #DEFINE 10X_STM2_Fill NO #DEFINE MTT2_Fill YES #DEFINE ALPA_Fill YES ////////////////////////////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////////////////////////// PRECISION 1000 //Input Layout database precision RESOLUTION 5 LAYOUT SYSTEM GDSII //Input Layout database type LAYOUT PRIMARY \"*\" //Input primary cell LAYOUT PATH \"/SM05/home/phd2024/phd202411094979/project/cpicp25/analog/runspace/top.gds\" //Input database path } set ::env(ResultsDB) \"Dummy.gds\" ;# Output database path and file tvf::VERBATIM { ///////////////////////////////////////////////////////////////////////////////////////////////////// //// Do not modify below code //////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////////////////////// DRC RESULTS DATABASE \"./cal.rpt\" ASCII append _Dummy DRC SUMMARY REPORT \"./cal.sum\" DRC MAXIMUM RESULTS ALL DRC KEEP EMPTY NO ///////////////////////////////////////////////////////////////////////////////////////////////////// Include ../V1.0_1_HKC_Plus_layermapping_20210819.tvf Include ../V1.0_1_HKC_Plus_model_recipe_20210819.tbc #IFDEF Dummy_Fill YES Include ../V1.0_1_HKC_Plus_Density_map_20210819.tvf #ENDIF ///////////////////////////////////////////////////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////////////////////// LAYOUT TURBO FLEX YES LAYOUT BASE LAYER AA GT NW SP CTi M1 M2 } \u8fd9\u91cc\u6ca1\u6709\u52a0fill via, \u8fd8\u6709\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u662fOCCD\u548cOCOVL\uff0c\u6ca1\u89c1\u8fc7\u6240\u4ee5\u4e5f\u6ca1\u52a0 \u6839\u636e\u6587\u6863 TD-LO28-DT-2074v4.pdf \u793a\u4f8bcmd\u8fd0\u884c\u811a\u672c\uff0c\u5f97\u5230 Dummy.gds [!WARNING] \u5fae\u7535\u5b50\u5b66\u9662\u7684\u670d\u52a1\u5668\u7684\u542f\u52a8\u6307\u4ee4\u548c\u6587\u6863\u7684calibre\u6307\u4ee4\u4e0d\u4e00\u6837\uff1a calibre -64 -drc -hier -turbo 8 ../SMIC_Cal_Model_Based_Dummy_28HKCPlusLG_091825_V1.0_REV1_0_20210819.tvf Stream In \u751f\u6210\u7684 Dummy.gds , \u6ce8\u610f\u751f\u6210\u7684\u662f\u4e00\u4e2a\u540c\u540d\u7684 cellview , \u8981\u65b0\u5efa\u4e00\u4e2alibrary\uff0c\u907f\u514d\u8986\u76d6\uff08\u6211\u6ca1\u8bd5\u8fc7\u662f\u5426\u4f1a\u88ab\u8986\u76d6\uff09 \u5bfc\u5165Dummy layout\u5230\u9876\u5c42\uff0c q \u8bbe\u7f6edummy\u6a21\u5757\u7684\u5750\u6807\u4e3a==\uff080,0\uff09==\u5b9e\u73b0\u8d34\u5408 \u505aDRC\uff0c\u6253\u5f00\u5bc6\u5ea6\u68c0\u67e5\u9009\u9879 SMIC28\u7684IO\u9644\u8fd1\u6709dummy\u7684Block\uff0c\u6709\u90e8\u5206\u5bc6\u5ea6\u8fc7\u4e0d\u4e86\uff0c\u9700\u8981\u624b\u52a8\u52a0\u4e00\u70b9","title":"SMIC28 \u6d41\u7a0b\u793a\u4f8b"},{"location":"flow/#_53","text":"[!TIP] \u5bfc\u5165IO\u7684\u539f\u7406\u56fe PAD\u6ca1\u6709\u7f51\u8868\u3002\u3002\u8fd9\u6b21\u662f\u6ca1\u505a\u4e86","title":"\u518d\u6b21\u540e\u4eff"},{"location":"flow/#_54","text":"\u591a\u4e8efoundary\u6c9f\u901a DRC waive list Sealring \u4e4b\u95f4\u6700\u77ed\u8ddd\u79bb \u52a0\u5bc6\uff0c\u4f1a\u7ed9\u811a\u672c\uff0c\u8dd1\u4e00\u4e0b\u5c31\u597d \u63d0\u4ea4\u7528\u5230\u7684\u5668\u4ef6\u5217\u8868 [!TIP] \u4e0d\u77e5\u9053\u662f\u4e0d\u662f\u90fd\u9700\u8981","title":"\u63d0\u4ea4"},{"location":"flow/#tips_2","text":"rst_n\u4fe1\u53f7\u4e5f\u53ef\u4ee5\u7528vdc\u6765\u505a\uff0c\u8bbe\u6210\u53d8\u91cf","title":"tips"},{"location":"flow/#innovus","text":"15\u5e74\u540e Encounter --> Innovus","title":"innovus"},{"location":"flow/#flow_1","text":"\u9700\u8981\u51c6\u5907\u4ee5\u4e0b\u6587\u4ef6\uff1a","title":"flow"},{"location":"flow/#floorplan","text":"","title":"floorplan"},{"location":"flow/#_55","text":"\u5c01\u88c5\u5f62\u5f0f \u9762\u79ef\u3001\u7ed5\u901a\u6027\u3001\u7535\u6e90\u5b8c\u6574\u6027\u3001\u65f6\u5e8f\u6027\u80fd\u3001\u529f\u8017 Hard IP \u4f7f\u7528\u9700\u6c42","title":"\u8003\u8651\u56e0\u7d20"},{"location":"flow/#_56","text":"","title":"\u57fa\u7840\u6982\u5ff5"},{"location":"flow/#box","text":"Die Box : \u6574\u4e2a\u82af\u7247\u533a\u57df Core Box : \u6807\u51c6\u5355\u5143\u548c IP \u6446\u653e\u5355\u5143 IO Box : IO \u5355\u5143\u6446\u653e\u533a\u57df(\u7ea2\u8272\u4e0e\u9ec4\u8272\u4e4b\u95f4) Core2IO Box : \u9694\u79bb\u8ddd\u79bb\uff0c\u7535\u538b\u9694\u79bb\uff0cESD \u4fdd\u62a4\uff0cCore \u7535\u6e90\u73af\u521b\u5efa\uff08\u7eff\u8272\u7ea2\u8272\u4e4b\u95f4\uff09","title":"Box"},{"location":"flow/#site-row","text":"","title":"site, row,"},{"location":"flow/#site","text":"SITE \u7684\u7c7b\u522b\u901a\u5e38\u5206\u4e3a core \u548c pad\uff0c\u5206\u522b\u5bf9\u5e94\u7740 std cell \u7684 row \u548c io cell \u7684 row\u3002 SITE \u7684\u65b9\u5411\u901a\u5e38\u6709 X\uff0cY\uff0cR90 \u4e09\u4e2a\u53c2\u6570\u3002X \u4ee3\u8868\u53ef\u4ee5\u6cbf X \u8f74\u7ffb\u8f6c\uff0cY \u4ee3\u8868\u53ef\u4ee5\u6cbf Y \u8f74\u7ffb\u8f6c\uff0cR90 \u4ee3\u8868\u53ef\u4ee5\u4efb\u610f\u7ffb\u8f6c\u3002 SIZE \u5b9a\u4e49\u4e86 site \u7684\u5bbd\u5ea6\uff0c\u901a\u5e38 std cell \u90fd\u662f site \u7684\u6574\u6570\u500d\u9ad8\u5ea6\uff0c\u5bbd\u5ea6","title":"Site(\u6700\u5c0f\u5e03\u5c40\u5355\u4f4d)"},{"location":"flow/#rowstandardl0-cell","text":"\u6574\u6570\u500d Site Row \u4e5f\u6709\u81ea\u5df1\u7684\u65b9\u5411\uff0c\u5982\u4e0a\u56fe\u7bad\u5934\u6240\u793a\uff0c\u901a\u5e38\u76f8\u90bb\u7684 row \u4f1a abut \u4e14 flip\uff0c\u8fd9\u6837\u76f8\u90bb site \u53ef\u4ee5 \u5171\u7528\u4e00\u6839\u7535\u6e90\u7ebf \uff0c\u8282\u7701 Power \u8d44\u6e90\u3002 Row Cut \u95ee\u9898 \u975e\u6574\u6570\u500d Row \u4f4e\u529f\u8017\u8bbe\u8ba1 \u6240\u6709 std cell \u90fd\u5fc5\u987b snap \u5230 row \u4e0a\u9762\uff0c\u8fd9\u662f\u6700\u57fa\u672c\u7684 place \u89c4\u5219 \u9ed8\u8ba4\u7684 std cell \u6446\u653e\u65b9\u5411\u9075\u4ece Row \u7684\u65b9\u5411\uff0c\u5373\u65b9\u5411\u7bad\u5934\u4e00\u81f4\uff0c\u4f46\u662f\u6839\u636e cell \u672c\u8eab\u7684 symmetry\uff0cstd cell \u7684\u6446\u653e\u4f4d\u7f6e\u4e5f\u53ef\u4ee5\u6709\u5982\u4e0a\u56fe\u6240\u793a\u7684\u9009\u62e9 \u5b9e\u9645 design \u4e2d\uff0c\u6211\u4eec\u8fd8\u80fd\u7ecf\u5e38\u89c1\u5230\u4e00\u4e9b\u5176\u4ed6\u79cd\u7c7b\u7684 row\u3002\u5e38\u89c1\u7684\u6709 double height\uff0ctrible height \u7684 row\uff0c\u7528\u6765\u6446\u653e\u4e24\u500d\u9ad8\uff0c\u4e09\u500d\u9ad8\u7684 cell\u3002 \u4e00\u822c\u6211\u4eec\u53ea\u5141\u8bb8\u521b\u5efa\u6574\u6570\u500d\u9ad8\u7684 row\uff0c\u800c\u5728 Voltage island \u4e2d\uff0c\u6211\u4eec\u5141\u8bb8\u521b\u5efa\u975e\u6574\u6570\u500d\u9ad8\u7684 Row\uff0c\u6bd4\u5982\u9ed8\u8ba4\u7535\u538b\u533a\u57df\u7528\u7684\u662f 9T \u5355\u5143\uff0c\u800c\u5728 Voltage island \u4e2d\u6211\u4eec\u4f7f\u7528\u4e86 12T \u7684 cell\uff0c\u8fd9\u65f6\u5019\u5c31\u9700\u8981\u521b\u5efa\u975e\u6574\u6570\u500d\u9ad8\u5ea6\u7684 row","title":"Row(Standard/l0 cell \u6446\u653e\u4f4d\u7f6e)"},{"location":"flow/#endcap-welltap-decap","text":"\u5728\u540e\u7aef\u7269\u7406\u8bbe\u8ba1\u4e2d\uff0c\u9664\u4e86\u4e0e\uff0c\u975e\uff0c\u6216\u7b49\u4e00\u4e9b\u5e38\u89c1\u7684\u6807\u51c6\u5355\u5143\u5916\uff0c\u8fd8\u6709\u4e00\u4e9b\u7279\u6b8a\u7684\u7269\u7406\u5355\u5143(physical cell)\uff0c\u5b83\u4eec\u901a\u5e38 \u6ca1\u6709\u903b\u8f91\u7535\u8def \uff0c\u4e0d\u5b58\u5728\u4e0e netlist \u5f53\u4e2d\uff0c\u4f46\u662f\u5bf9\u6574\u4e2a\u82af\u7247\u7684\u8fd0\u884c\uff0c\u7a33\u5b9a\u5374\u8d77\u7740\u4e3e\u8db3\u8f7b\u91cd\u7684\u4f5c\u7528\u3002","title":"EndCap, WellTap, Decap"},{"location":"flow/#endcap","text":"\u4e5f\u53eb boundary cell\uff0c \u62d0\u89d2\u5355\u5143 \u662f\u4e00\u79cd\u7279\u6b8a\u7684\u6807\u51c6\u5355\u5143\u3002 \u4f5c\u7528\u662f\u786e\u4fdd\u6bcf\u4e2a nwell \u90fd\u662f nwell enclosed\uff0c\u7c7b\u4f3c\u4e00\u4e2a\u5c01\u95ed\u73af\u3002\u4e3b\u8981\u52a0\u5728 row \u7684\u7ed3\u5c3e(\u4e24\u8fb9\u90fd\u8981\u52a0)\uff0c\u4ee5\u53ca memory \u6216\u8005\u5176\u4ed6 block \u7684\u5468\u56f4\u5305\u8fb9","title":"EndCap"},{"location":"flow/#welltap","text":"welltap \u662f\u53ea\u5305\u542b well contact \u7684 cell\uff0c\u5c06\u886c\u5e95\u63a5\u5230\u7535\u6e90\u548c\u5730\u7f51\u7edc\uff0c\u907f\u514d\u886c\u5e95\u60ac\u6d6e\u3002\u4e3b\u8981\u9632\u6b62 CMOS \u5668\u4ef6\u7684\u5bc4\u751f\u95e9\u9501\u6548\u5e94(latch-up) \u4e00\u822c tap cell \u7684\u4f5c\u7528\u8303\u56f4\u662f 30~40um, \u5373\u6bcf\u9694 60um \u5de6\u53f3\u653e\u7f6e\u4e00\u4e2a tap cell\uff0c\u5177\u4f53\u7684\u6570\u636e\u8981\u53c2\u8003\u827a\u5546\u7ed9\u7684 document well tap cell \u4e00\u822c\u4ea4\u9519\u6446\u653e\uff0c\u7c7b\u4f3c\u68cb\u76d8\u5206\u5e03\u3002","title":"WellTap"},{"location":"flow/#decap","text":"Decap cell\uff0c\u53bb\u8026\u5355\u5143\uff0c\u8fd9\u662f\u4e00\u79cd\u7279\u6b8a\u7684 Filler cell \u3002 \u5f53\u7535\u8def\u4e2d\u5927\u91cf\u5355\u5143\u540c\u65f6\u7ffb\u8f6c\u65f6\u4f1a\u5bfc\u81f4\u51b2\u653e\u7535\u77ac\u95f4\u7535\u6d41\u589e\u5927\uff0c\u4f7f\u5f97\u7535\u8def \u52a8\u6001\u4f9b\u7535\u7535\u538b\u4e0b\u964d \u6216\u5730\u7ebf\u7535\u538b\u5347\u9ad8\uff0c\u5f15\u8d77\u52a8\u6001\u7535\u538b\u964d\u4fd7\u79f0 IR-drop \u3002\u4e3a\u4e86\u907f\u514d IR-drop \u5bf9\u7535\u8def\u6027\u80fd\u7684\u5f71\u54cd\uff0c\u901a\u5e38\u5728\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u653e\u7f6e \u7531 MOS \u7ba1\u6784\u6210\u7684\u7535\u5bb9 \uff0c\u8fd9\u79cd\u7535\u5bb9\u88ab\u79f0\u4e3a\u53bb\u8026\u7535\u5bb9\u6216\u8005\u53bb\u8026\u5355\u5143\uff0c\u5b83\u7684\u4f5c\u7528\u662f\u5728\u77ac\u6001\u7535\u6d41\u589e\u5927\uff0c\u7535\u538b\u4e0b\u964d\u65f6\u5411\u7535\u8def\u8865\u5145\u7535\u6d41\u4ee5\u4fdd\u6301\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u7684\u7535\u538b\u7a33\u5b9a\uff0c\u9632\u6b62\u7535\u6e90\u7ebf\u7684\u7535\u538b\u964d\u548c\u5730\u7ebf\u7535\u538b\u7684\u5347\u9ad8\u3002","title":"Decap"},{"location":"flow/#filler","text":"\u7f13\u89e3 dynamic IR drop, eco \u901a\u5e38\u662f\u5355\u5143\u5e93\u4e2d\u4e0e\u903b\u8f91\u65e0\u5173\u7684\u586b\u5145\u7269 \u53ef\u4ee5\u5206\u4e3a I/O filler(pad filler)\u4ee5\u53ca\u666e\u901a\u7684 standard cell filler. pad filer \uff0c\u901a\u5e38\u662f\u7528\u6765\u586b\u5145 I/O \u5355\u5143\u4e0e I/O \u5355\u5143\u4e4b\u95f4\u7684\u7a7a\u9699\u3002\u4e3a\u4e86\u66f4\u597d\u7684\u5b8c\u6210 power ring\uff0c\u4e5f\u5c31\u662f ESD \u4e4b\u95f4\u7684\u7535\u6e90\u8fde\u63a5\u3002\u901a\u5e38\u662f\u5728 Floorplan \u9636\u6bb5\u65f6\u6dfb\u52a0\u3002 standard cell filler , \u4e5f\u662f\u4e3a\u4e86\u586b\u5145 std cell \u4e4b\u95f4\u7684\u7a7a\u9699\u3002\u4e3b\u8981\u662f\u4e3a\u4e86\u6ee1\u8db3 DRC \u89c4\u5219\u548c\u8bbe\u8ba1\u9700\u6c42\uff0c\u5e76\u5f62\u6210 power rails\u3002\u8fd9\u4e2a\u5728 route \u4e4b\u524d\uff0c\u4e4b\u540e\u52a0\u90fd\u53ef\u4ee5\u3002 Decap cell\uff0c\u53bb\u8026\u5355\u5143 \uff0c\u8fd9\u662f\u4e00\u79cd\u7279\u6b8a\u7684 Filler cell \u3002 \u5f53\u7535\u8def\u4e2d\u5927\u91cf\u5355\u5143\u540c\u65f6\u7ffb\u8f6c\u65f6\u4f1a\u5bfc\u81f4\u51b2\u653e\u7535\u77ac\u95f4\u7535\u6d41\u589e\u5927\uff0c\u4f7f\u5f97\u7535\u8def \u52a8\u6001\u4f9b\u7535\u7535\u538b\u4e0b\u964d \u6216\u5730\u7ebf\u7535\u538b\u5347\u9ad8\uff0c\u5f15\u8d77\u52a8\u6001\u7535\u538b\u964d\u4fd7\u79f0 IR-drop \u3002\u4e3a\u4e86\u907f\u514d IR-drop \u5bf9\u7535\u8def\u6027\u80fd\u7684\u5f71\u54cd\uff0c\u901a\u5e38\u5728\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u653e\u7f6e \u7531 MOS \u7ba1\u6784\u6210\u7684\u7535\u5bb9 \uff0c\u8fd9\u79cd\u7535\u5bb9\u88ab\u79f0\u4e3a\u53bb\u8026\u7535\u5bb9\u6216\u8005\u53bb\u8026\u5355\u5143\uff0c\u5b83\u7684\u4f5c\u7528\u662f\u5728\u77ac\u6001\u7535\u6d41\u589e\u5927\uff0c\u7535\u538b\u4e0b\u964d\u65f6\u5411\u7535\u8def\u8865\u5145\u7535\u6d41\u4ee5\u4fdd\u6301\u7535\u6e90\u548c\u5730\u7ebf\u4e4b\u95f4\u7684\u7535\u538b\u7a33\u5b9a\uff0c\u9632\u6b62\u7535\u6e90\u7ebf\u7684\u7535\u538b\u964d\u548c\u5730\u7ebf\u7535\u538b\u7684\u5347\u9ad8\u3002 \u9700\u8981\u6ce8\u610f\u7684\u662f Decap cell \u662f \u5e26\u6709 metal \u5c42 \u7684\uff0c\u4e3a\u4e86\u4e0d\u5f71\u54cd\u5de5\u5177 routing resource\uff0c\u4e00\u822c\u5efa\u8bae\u662f\u6700\u540e routing \u5168\u90e8\u7ed3\u675f\u540e\u518d\u52a0 \uff0c\u52a0\u5b8c\u4e4b\u540e\u518d\u6dfb\u52a0\u666e\u901a\u7684\u4e0d\u5e26 metal \u7684 filer.","title":"Filler"},{"location":"flow/#hard-ip","text":"hard IP \u5c31\u662f macro macro \u6709\u81ea\u5df1 \u5355\u72ec\u7684 lef \u6587\u4ef6 \uff0c \u5b9a\u4e49\u5f62\u72b6\uff0cpin \u4fe1\u606f\u7b49\u7b49 hard IP \u4e00\u822c\u6709\uff1aSRAM/DDR/PLL/AD/DA \u5e38\u7528\u539f\u5219 Macro \u4e00\u822c\u6446\u653e\u5728\u82af\u7247\u6216\u6a21\u5757(block)\u8fb9\u7f18 Macro \u6446\u653e\u65f6\u5c3d\u91cf\u7f29\u77ed\u4e0e\u5176\u901a\u4fe1\u7684 10 \u6216 Macro \u7684\u8ddd\u79bb Macro \u6446\u653e\u65f6\u5c3d\u91cf\u7f29\u77ed\u5176 pins \u4e0e standard cell \u8c21\u8f91\u7684\u8ddd\u79bb Macro \u4e4b\u95f4\u7559\u591f\u5b89\u5168\u8ddd\u79bb \u91cd\u89c6 macro \u4e4b\u95f4\u7684 channel\uff0c\u53ef\u4ee5 abut \u5c3d\u91cf abut, channel \u4e2d\u5728 place \u65f6\u6839\u636e\u9700\u6c42\u52a0\u5165 soft blockage \u6807\u51c6\u5355\u5143\u533a\u57df\u5c3d\u91cf\u4fdd\u6301\u8fde\u7eed\uff0c\u4e0d\u8981\u4ea7\u751f\u5c0f\u5bbd\u5ea6\u7684 channel; \u957f\u5bbd\u6bd4\u63a5\u8fd1 1","title":"hard IP"},{"location":"flow/#backbox","text":"BlackBox \u7c7b\u4f3c\u4e8e\u4e00\u4e2a HardMacro\uff0c\u5b83\u5185\u90e8\u7684\u4e1c\u897f\u5b8c\u5168\u770b\u4e0d\u89c1\uff0c\u53ea\u662f\u4e00\u4e2a\u9ed1\u76d2\u5b50\uff0c\u4f46\u662f\u5b83\u53c8\u7c7b\u4f3c\u4e8e\u4e00\u4e2a ModuleBoundary\u3002\u5b83\u53ef\u4ee5\u88ab\u6539\u53d8\u5f62\u72b6\uff0c\u800c\u4e14\u5b83\u53ef\u4ee5\u88ab\u5206\u914d pin \u548c\u88ab\u5206\u5272\u51fa\u53bb(partition)\u3002\u5982\u4e0b\u56fe\u6240\u793a\uff0c\u7070\u8272\u7684\u5f62\u72b6\u5c31\u662f Black Box\u3002 BlackBox \u662f\u4e00\u79cd\u8f83\u4e3a\u7c97\u7cd9\u7684\u6a21\u578b\uff0c\u7531\u4e8e\u5b83\u770b\u4e0d\u89c1\u91cc\u9762\u7684\u4e1c\u897f\uff0c\u8fd9\u6837\u7684\u7ed3\u6784\u4f7f\u5f97\u5b83\u505a\u4efb\u4f55 implementation \u901f\u5ea6\u90fd\u5f88\u5feb\uff0c\u53d6\u800c\u4ee3\u4e4b\u7684\u7cbe\u51c6\u5ea6\u5c31\u4f1a\u76f8\u5bf9\u8f83\u4f4e","title":"backbox"},{"location":"flow/#track-pitch","text":"","title":"track, pitch"},{"location":"flow/#track","text":"\u8d70\u7ebf\u8f68\u9053\uff0c\u4fe1\u53f7\u7ebf\u901a\u5e38\u5728 track \u4e0a \u53ef\u4ee5\u7ea6\u675f\u8d70\u7ebf\u7684\u65b9\u5411 Std Cell \u7684\u9ad8\u5ea6\u901a\u5e38\u7528 metal2 track pitch \u6765\u8868\u793a\uff0c\u5e38\u7528\u7684 std cell \u5e93\u6709 7T/9T /12T\uff0c\u5c31\u662f\u4ee5 track \u6765\u533a\u5206\u7684\uff0c 9T \u5c31\u662f\u8bf4 std cell \u7684\u9ad8\u5ea6\u8303\u56f4\u5185\u53ef\u4ee5\u8d70\u4e5d\u6761\u7ebf\uff0c\u6240\u4ee5\u4e00\u822c\u6765\u8bb2\uff0c 7Tcell \u7684 size \u6700\u5c0f\uff0c 9T cell \u7684 size \u7a0d\u5927\u3002 \u5e03\u7ebf\u65f6\uff0c\u5f80\u5f80\u7b2c\u4e00\u5c42\u4e00\u822c\u662f\u6c34\u5e73\uff0c\u7b2c\u4e8c\u5c42\u5782\u76f4\uff0c\u76f8\u4e92\u4ea4\u66ff .lef \u4e2d\u5b9a\u4e49\u5982\u4e0b\uff0c\u4e3e\u4f8b\uff1a LAYER M1 TYPE ROUTING ; #TYPE ROUTING\u4ee3\u8868\u8fd9\u662f\u4e00\u5c42\u8d70\u7ebf\u5c42\uff0c\u6211\u4eec\u8fd8\u6709\u5176\u4ed6\u7684type\u5305\u62ecImplant, Masterslice\u7b49. DIRECTION VERTICAL ; #DIRECTION\u4ee3\u8868\u8fd9\u5c42Metal prefer\u8d70\u7ebf\u65b9\u5411\uff0c\u8fd9\u8fb9\u503c\u5f97\u6ce8\u610f\u7684\u662f\uff0c\u6bcf\u5c42track\u4f1a\u5206\u4e3apref track\u548cnon pref track\u3002pref track\u5c31\u662f\u8fd9\u5c42layer\u4e0a\u4e3b\u6d41\u7684\u8d70\u7ebf\u65b9\u5411\uff0c\u90a3\u5269\u4e0b\u7684non pref track\u5c31\u662f\u975e\u4e3b\u6d41\u65b9\u5411\u3002\u56e0\u6b64\u4e0a\u8ff0\u4f8b\u5b50\u4e2d\u7684\u4e3b\u6d41\u8d70\u7ebf\u65b9\u5411\u5c31\u662fvertical(\u7eb5\u5411)\uff0c\u975e\u4e3b\u6d41\u5c31\u662f\u6a2a\u5411(honrizontal)\u3002\u901a\u5e38\u3002\u8d70non-pref track\u7684wire\u4f1a\u6bd4\u8f83\u5bbd\uff0c\u8fd9\u6837\u5c31\u6bd4\u8f83\u5360\u7528\u7ed5\u7ebf\u8d44\u6e90\u3002\u6240\u4ee5\uff0c\u4e00\u822c\u4e0d\u63a8\u8350\u4f7f\u7528non-pref track\u3002\u7279\u522b\u662f\u5728\u5148\u8fdb\u5de5\u827a\u7684\u8bbe\u8ba1\u4e2d\uff0c\u7ed5\u7ebf\u8d44\u6e90\u6781\u5176\u7d27\u5f20\uff0c\u4e00\u822c\u5f88\u5c11\u7528\u5230non-pref track. PITCH 0.090 0.064 # track\u4e4b\u95f4\u7684\u95f4\u8ddd \uff0c \u5782\u76f4\u65b9\u5411\u95f4\u8ddd\u662f0.09 \uff0c \u6c34\u5e73\u65b9\u5411\u662f0.064. OFFSET 0.000 0.000 # \u7b2c\u4e00\u6761track\u504f\u79bb\u8d77\u59cb\u70b9\u7684\u4e3e\u4f8b MAXWIDTH 2 ; #WIDTH\u5c31\u4ee3\u8868\u9ed8\u8ba4\u8fd9\u5c42layer\u4e0awire\u7684\u5bbd\u5ea6\uff1fMAXWIDTH\u5c31\u4ee3\u8868\u6700\u9ad8\u4e0d\u80fd\u8d85\u8fc7\u591a\u5c11width WIDTH 0.032 ;","title":"track"},{"location":"flow/#grid","text":"Litho Grid\uff0c\u4e2d\u6587\u540d\uff0c\u5149\u523b\u683c\u70b9\u3002\u53c8\u88ab\u79f0\u4e3a\u5236\u9020\u5355\u5143\u683c\u70b9\uff0c\u8fd9\u662f \u6700\u57fa\u672c\u7684\u7f51\u683c\u5355\u5143 \uff0c\u4efb\u4f55\u5143\u4ef6\u90fd\u8981\u5bf9 Litho Grid \u4e0a\uff0c\u4e0d\u7136\u5c31\u65e0\u6cd5\u88ab\u5236\u9020 \u5b83\u5b9a\u4e49\u5728 design \u7684 technology LEF . e.g.: MANUFACTURINGGRID 0.001; . \u8fd9\u5c31\u4ee3\u8868\u7740\u6539\u8bbe\u8ba1\u7684\u5236\u9020\u5355\u5143\u683c\u70b9\u95f4\u8ddd\u4e3a 0.001, \u8d77\u59cb\u70b9\u662f Die Box \u7684 lower left \u89d2\u4e0a","title":"Grid"},{"location":"flow/#blockage-halo","text":"","title":"Blockage, halo"},{"location":"flow/#net-wire","text":"","title":"Net, Wire"},{"location":"flow/#net","text":"\u7ebf\u7f51\uff0c\u4e5f\u5c31\u662f Verilog \u91cc\u7684 wire(\u8fd8\u6709 tri\u3001wor\u3001trior\u3001wand\u3001triand\u3001trireg\u3001tri1\u3001tri0\u3001supply0\u3001supply1) Wire \u540e\u7aef\u5de5\u5177\u4e2d\u7684 wire \u6307\u7684\u662f net \u7684 \u7269\u7406\u5316\u6982\u5ff5 \u6bcf\u4e00\u6761 net \u5728\u540e\u7aef\u5de5\u5177\u91cc\u9762\u662f\u7531\u8bb8\u591a\u5c0f\u6bb5\u7684 wire \u7ec4\u6210\uff0c\u6bcf\u4e00\u5c0f\u6bb5 wire \u6211\u4eec\u79f0\u4e4b\u4e3a wire segment. wire \u6309\u7167\u7c7b\u578b\u53ef\u4ee5\u5206\u4e3a Regular Wire(\u4fe1\u53f7\u7ebf)\uff0cSpecial Wire(\u7535\u6e90\u7ebf)\uff0cPatch Wire(\u8865\u4e01\u7ebf)\u3002 Regular Wire \u5c31\u662f\u6211\u4eec\u5e73\u5e38\u89c1\u5230\u7684\u4fe1\u53f7\u8fde\u7ebf\uff0c\u8fde\u63a5\u5404\u4e2a Siqnal Pin \u7684\u91d1\u5c5e\u7ebf\u6bb5\u3002\u6bcf\u5c42\u91d1\u5c5e\u5c42\u4e0a\u7684 Regular wire \u9ed8\u8ba4\u7684\u5bbd\u5ea6\u90fd\u662f\u4e00\u6837\u7684\u3002 Special Wire \u5c31\u662f\u7535\u6e90\u63a5\u5730\u7ebf\uff0c\u5e73\u5e38\u6211\u4eec\u6240\u89c1\u5230\u7684 power ring\uff0cstripes\uff0cpower rail \u7b49\u90fd\u662f Special Wire\u3002 \u4e00\u822c\u7528\u9ad8\u5c42\u91d1\u5c5e\u8d70\u7ebf. Patch Wire\uff0c\u6211\u4eec\u79f0\u4e4b\u4e3a\u8865\u4e01\u7ebf\u3002\u8fd9\u662f\u5148\u8fdb\u5de5\u827a\u4e2d\u7684\u4e00\u79cd\u8d70\u7ebf\uff0c\u7528\u4e8e\u4fee\u590d Min Area\uff0cMinStep \u7b49 DRC\uff0c\u4e0d\u5c5e\u4e8e\u4efb\u4f55 net\u3002","title":"Net"},{"location":"flow/#pin","text":"\u5f15\u811a \u5206\u4e3a Instance Pin, I/O Pin, Physical Pin, Partition Pin: Instance Pin: cell \u7684 pin I/O Pin: \u6a21\u5757\u8f93\u5165\u8f93\u51fa\uff0c\u4e5f\u53eb IO port Physical Pin: Physical Pin \u662f IO pin \u5177\u4f53\u7269\u7406\u5316\u7684\u4fe1\u606f\uff0c\u8be5\u5f15\u811a\u7528\u4e8e\u5e95\u5c42\u6a21\u5757\u4e0e\u4e0a\u5c42\u6a21\u5757\u62fc\u63a5\u65f6\u7684\u63a5\u53e3\uff0c\u7c7b\u4f3c\u4e00\u4e2a\u7ebd\u6263\u4e00\u6837\uff0c\u5b9a\u4e49\u6a21\u5757\u8d70\u7ebf\u7684\u8d77\u70b9\u548c\u7ec8\u70b9\u3002\u5b83\u4e5f\u662f\u6709\u5177\u4f53\u7684\u91d1\u5c5e\u5c42\u53c2\u6570\u4fe1\u606f\uff0c\u548c\u666e\u901a wire \u4e00\u6837\u3002 Partition Pin: \u5207\u5206\u6a21\u5757\u7684\u5f15\u811a\u3002\u7528\u4e8e\u5728\u9876\u5c42\u6a21\u5757\u672a\u5207\u5206\u65f6\uff0c\u5b9a\u4e49 physical pin \u7684\u4f4d\u7f6e\uff0c\u8fd9\u4e2a\u9636\u6bb5\u7684 physical pin\uff0c\u6211\u4eec\u79f0\u4e4b\u4e3a partition pin\u3002\u548c Physical Pin \u4e00\u6837\uff0c\u4ed6\u5177\u6709\u5b9e\u9645\u7684\u91d1\u5c5e\u5c42\u53c2\u6570\u4fe1\u606f\u3002","title":"Pin"},{"location":"flow/#power-rings-power-stripes","text":"Power Rings (\u7535\u6e90\u73af) \u5b9a\u4e49 \u7535\u6e90\u73af\u662f\u56f4\u7ed5\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u5c01\u95ed\u73af\u5f62\u7535\u6e90\u7f51\u7edc\uff0c\u901a\u5e38\u4f4d\u4e8e\u6807\u51c6\u5355\u5143\u9635\u5217\u7684\u5916\u4fa7\u8fb9\u7f18\u3002 \u7ed3\u6784\u7279\u70b9 \u5f62\u6210\u95ed\u5408\u73af\u8def\uff0c\u56f4\u7ed5\u6574\u4e2a\u8bbe\u8ba1\u6838\u5fc3 \u4f7f\u7528\u8f83\u5bbd\u7684\u91d1\u5c5e\u7ebf\u4ee5\u51cf\u5c11\u7535\u963b \u901a\u5e38\u5728\u9876\u5c42\u91d1\u5c5e\u5b9e\u73b0\uff08\u5982\u60a8\u7684\u8bbe\u8ba1\u4e2d\u4f7f\u7528MTTC/M7\uff09 \u4e3b\u8981\u4f5c\u7528 \u4f9b\u7535\u5165\u53e3\u70b9\uff1a\u4f5c\u4e3a\u7535\u6e90\u8fdb\u5165\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u4e3b\u8981\u5165\u53e3 \u964d\u4f4e\u7535\u963b\uff1a\u63d0\u4f9b\u4f4e\u963b\u6297\u7535\u6e90\u5206\u53d1\u8def\u5f84 \u5747\u5300\u5206\u5e03\uff1a\u786e\u4fdd\u7535\u6e90\u5747\u5300\u5730\u5206\u5e03\u5230\u82af\u7247\u56db\u5468 \u51cf\u5c11IR\u538b\u964d\uff1a\u73af\u5f62\u7ed3\u6784\u53ef\u4ece\u591a\u4e2a\u65b9\u5411\u63d0\u4f9b\u7535\u6e90\uff0c\u51cf\u5c11\u538b\u964d Power Stripes (\u7535\u6e90\u6761) \u5b9a\u4e49 \u7535\u6e90\u6761\u662f\u8d2f\u7a7f\u82af\u7247\u6838\u5fc3\u533a\u57df\u7684\u76f4\u7ebf\u7535\u6e90\u7f51\u7edc\uff0c\u901a\u5e38\u5448\u5782\u76f4\u548c\u6c34\u5e73\u4ea4\u9519\u6392\u5217\u3002 \u7ed3\u6784\u7279\u70b9 \u5e73\u884c\u6392\u5217\u7684\u76f4\u7ebf\u7ed3\u6784 \u5782\u76f4\u548c\u6c34\u5e73\u65b9\u5411\u4ea4\u9519\u5e03\u7f6e \u4e0e\u7535\u6e90\u73af\u76f8\u8fde\u63a5 \u4e3b\u8981\u4f5c\u7528 \u7ec6\u7c92\u5ea6\u5206\u53d1\uff1a\u5c06\u7535\u6e90\u4ece\u5916\u56f4\u73af\u5206\u53d1\u5230\u82af\u7247\u5185\u90e8\u5404\u5904 \u51cf\u5c11\u5c40\u90e8IR\u538b\u964d\uff1a\u964d\u4f4e\u82af\u7247\u5185\u90e8\u533a\u57df\u7684\u7535\u6e90\u7535\u538b\u53d8\u5316 \u63d0\u4f9b\u4f9b\u7535\u7f51\u683c\uff1a\u5f62\u6210\u8986\u76d6\u6574\u4e2a\u82af\u7247\u7684\u7535\u6e90\u7f51\u683c \u964d\u4f4e\u7535\u8fc1\u79fb\u98ce\u9669\uff1a\u901a\u8fc7\u63d0\u4f9b\u591a\u8def\u5f84\u4f9b\u7535\u51cf\u5c11\u5355\u4e00\u91d1\u5c5e\u7ebf\u7684\u7535\u6d41\u5bc6\u5ea6","title":"Power Rings (\u7535\u6e90\u73af) &amp; Power Stripes"},{"location":"flow/#placement","text":"\u6446\u653e\u6807\u51c6\u5355\u5143\uff0c\u540c\u65f6\u6ee1\u8db3\u5404\u79cd constraint \u4f1a\u5220\u6389\u7efc\u5408\u540e\u52a0\u5165\u7684 buffer","title":"placement"},{"location":"flow/#_57","text":"Tie High/Low \u7535\u538b\u8f6c\u6362 \u5c3a\u5bf8\u8d8a\u5c0f\u8d8a\u91cd\u8981\uff0c\u9759\u7535 Global/Detail Place Detail \u662f\u628a Global \u540e\u7684\u5355\u5143\u653e\u5230\u7f51\u683c\u4e0a\u540c\u65f6\u6ee1\u8db3 constraint \u8981\u6c42","title":"\u57fa\u7840\u6982\u5ff5"},{"location":"flow/#cts","text":"placement \u540e\u7684 clock tree \u662f\u7406\u60f3\u7684\uff08\u6ca1\u6709\u5ef6\u65f6\uff09 \u4e3b\u8981\u7684\u884c\u4e3a\u662f\u63d2\u5165 buffer/inverter \u5e0c\u671b\u5230\u540c\u4e00\u7ea7\uff08\u6d41\u6c34\u7ebf\u7684\u7ea7\uff1f\uff09\u7684\u65f6\u949f delay \u662f\u4e00\u81f4\u7684 \u5982\u679c\u6709\u4e0d\u540c clock\uff0c\u4e5f\u8981\u8003\u8651 clock \u4e4b\u95f4\u7684\u5f71\u54cd innouvs \u7684 CTS \u5de5\u5177\u53eb ccopt \u8bc4\u4ef7\u6307\u6807\uff1a(latency (insertion delay), skew, clock power, clock em, long common path(cppr), duty cycle)","title":"CTS"},{"location":"flow/#_58","text":"","title":"\u57fa\u672c\u6982\u5ff5"},{"location":"flow/#route","text":"\u4e09\u4e2a\u6b65\u9aa4\uff1aglobal route, track assignment\uff08\u5206\u914d global route \u7684 track \u7ed9\u5bf9\u5e94\u7684 net\uff09, detail route","title":"route"},{"location":"flow/#_59","text":"","title":"\u57fa\u672c\u77e5\u8bc6"},{"location":"flow/#nano","text":"","title":"nano"},{"location":"flow/#si","text":"","title":"SI"},{"location":"flow/#antenna","text":"","title":"Antenna"},{"location":"flow/#eco-route","text":"\u5de5\u827a\u5236\u9020\uff0c\u6805\u6781\u653e\u7535\u7834\u574f signoff \u7684\u65f6\u5019\u4f1a\u68c0\u67e5\u8fd9\u4e2a\u95ee\u9898\uff0c\u5de5\u5177\u4f1a\u52a0\u4e0a \u8fde\u63a5\u5230\u6805\u6781\u7684\u9762\u79ef\u4e0d\u8981\u592a\u5927","title":"eco route"},{"location":"flow/#sign-off","text":"","title":"sign off"},{"location":"flow/#_60","text":"","title":"\u57fa\u672c\u77e5\u8bc6"},{"location":"flow/#mode","text":"","title":"mode"},{"location":"flow/#function","text":"\u6700\u5e38\u89c1 \u6807\u51c6\u65f6\u5e8f\u7ea6\u675f\u6a21\u5f0f","title":"function"},{"location":"flow/#scan-shift","text":"\u79fb\u4f4d\u626b\u63cf\u6a21\u5f0f \u7531\u4e8e\u82af\u7247\u5185\u90e8\u662f\u4e2a\u9ed1\u76d2\u5b50\uff0c\u5728\u5916\u90e8\u96be\u4ee5\u63a7\u5236\u3002\u6211\u4eec\u5c06\u82af\u7247\u4e2d\u7684\u6240\u5e94\u7528\u7684\u666e\u901a\u5bc4\u5b58\u5668\u66ff\u6362\u6210\u5e26\u6709\u626b\u63cf\u529f\u80fd\u7684\u626b\u63cf\u5bc4\u5b58\u5668\uff0c\u9996\u5c3e\u76f8\u8fde\u6210\u4e32\uff0c\u4ece\u800c\u53ef\u4ee5\u5b9e\u73b0\u9644\u52a0\u7684\u6d4b\u8bd5\u529f\u80fd\uff0c\u8fd9\u5c31\u662f Scan chain \u7684\u6982\u5ff5\u3002\u4e0b\u56fe\u4e00\u5c31\u662f\u626b\u63cf\u5bc4\u5b58\u5668\uff0c\u4e0b\u56fe\u4e8c\u5c31\u662f\u5c06\u626b\u63cf\u5bc4\u5b58\u5668\u4e32\u8d77\u6765\u7684 Scan Chain","title":"Scan shift"},{"location":"flow/#capture","text":"\u4e5f\u53eb Stuck-at \u6a21\u5f0f DC \u6a21\u5f0f\uff1a\u4e3b\u8981\u68c0\u67e5\u6211\u4eec\u5e73\u65f6\u5e38\u89c1\u7684 stuckat 0/1 \u9519\u8bef\u3002\u6bd4\u5982\u4e0b\u56fe\u4e2d\u7684 inverter A \u7aef\u5982\u679c\u88ab\u63a5\u5230\u4e86 VSS \u7aef\u7684\u8bdd\uff0c\u5c31\u662f\u4e00\u4e2a stuck at 1 \u7684 fault","title":"Capture"},{"location":"flow/#asst","text":"","title":"ASST"},{"location":"flow/#at-speed-mbist","text":"","title":"At Speed MBIST"},{"location":"flow/#boundary-scan","text":"","title":"Boundary Scan"},{"location":"flow/#common-command","text":"#gui innovus - no_gui win / win_off # gui \u5f00\u5173 win_off\u7528\u4e0d\u4e86 \uff1f #run innovus - init init.tcl source xxx.tcl dbGet top.insts.name selectInst xxx_insts_name dbGet selected.pgInstTerms.name #kill ps - ef | grep innovus killall - 9 innovus","title":"common command"},{"location":"flow/#_61","text":"","title":"\u5b9e\u6218"},{"location":"flow/#0_","text":"netlist tech_lef, cell_lef(standard cell, io, ip(ram)) pex_tech(best, worst, typ_qrcTechFile) mmmc.viewDefinition.tcl library_set fast standard cell's .lib, ip's .lib slow standard cell's .lib, ip's .lib rc corner best/worst qrcTechFile(unreadable) delay_corner constraint_mode config sdc_file analysis_view","title":"0_\u6240\u9700\u6587\u4ef6\uff1a"},{"location":"flow/#1_","text":"\u8bbe\u7f6e netlist tech_lef\uff0ccell_lef pex_tech set scenarios set cell type ############################################################## # Common design settings # Created by Yanfuti ############################################################## ### design information set design \"leon\" ### design data directory set project_root \"..\" set library_root \"~/BackEnd/innovus_learn/library\" set reports_root \"${project_root}/reports\" ### gate level netlist files set import_netlists \"\" lappend import_netlists \"${project_root}/netlist/post_syn_netlist/${design}.vnet.gz\" ### SDC files ### tech lef set tech_lef \"${library_root}/tlef/gsclib045_tech.lef\" ### library files set cell_lef \"\" lappend lef_files \"${library_root}/lef/gsclib045_hvt_macro.lef\" lappend lef_files \"${library_root}/lef/gsclib045_macro.lef\" lappend lef_files \"${library_root}/lef/MEM1_256X32.lef\" lappend lef_files \"${library_root}/lef/MEM2_128X32.lef\" lappend lef_files \"${library_root}/lef/pdkIO.lef\" lappend lef_files \"${library_root}/lef/pads.lef\" ### PEX tech set qrc_tech ( rcbest ) \"${library_root}/tech/qrc/rcbest/qrcTechFile\" set qrc_tech ( rcworst ) \"${library_root}/tech/qrc/rcworst/qrcTechFile\" set qrc_tech ( typical ) \"${library_root}/tech/qrc/typical/qrcTechFile\" ### view (scenarios) of each step set default_scenarios \"func_slow_rcworst\" set placeopt_scenarios \"func_slow_rcworst\" set cts_scenarios \"cts_slow_rcworst\" set clockopt_scenarios \"func_slow_rcworst func_fast_rcbest\" set routeopt_scenarios \"func_slow_rcworst func_fast_rcbest\" ### cells type settings set fillers_ref \"FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8\" set welltap_ref \"DECAP8\" ############################################################## # END ##############################################################","title":"1_\u6570\u636e\u521d\u59cb\u5316"},{"location":"flow/#2_import","text":"set init_top_cell $design # \u7ed9\u8be5design\u8d4b\u4e00\u4e2a\u540d\u5b57 set init_verilog $import_netlists # \u8bbe\u7f6everilog\u6587\u4ef6\u7684\u8def\u5f84 set init_lef_file [ concat $tech_lef $lef_files ] # \u8bbe\u7f6elef file\u7684\u8def\u5f84 set init_pwr_net \"VDD\" # \u8868\u793a\u521d\u59cb\u7535\u6e90\u7f51\u7edc\u7684\u6807\u8bc6\u7b26\u6216\u540d\u79f0 set init_gnd_net \"VSS\" # \u8868\u793a\u521d\u59cb\u63a5\u5730\u7f51\u7edc\u7684\u6807\u8bc6\u7b26\u6216\u540d\u79f0 set init_mmmc_file \"../viewDefinition.tcl\" # \u8bbe\u7f6emmmc\u6587\u4ef6\u7684\u8def\u5f84 setImportMode - keepEmptyModule true # - keepEmptyModule\u662f\u4e00\u4e2a\u547d\u4ee4\u7684\u53c2\u6570 \uff0c \u5b83\u6307\u5b9a\u662f\u5426\u5728\u5bfc\u5165\u8bbe\u8ba1\u65f6\u4fdd\u7559\u7a7a\u7684\u6a21\u5757 \uff0c \u7a7a\u7684\u6a21\u5757 \uff0c \u987e\u540d\u601d\u4e49 \uff0c \u6ca1\u6709\u4efb\u4f55\u5185\u5bb9 \uff08 \u5982\u5b9e\u4f8b\u5316 \uff0c \u4fe1\u53f7 \uff0c \u903b\u8f91 \uff0c \u58f0\u660e\u7b49 \uff09 \u7684\u6a21\u5757 \u3002 \u901a\u8fc7\u4fdd\u7559\u8fd9\u4e9b\u6a21\u5757 \uff0c \u53ef\u4ee5\u786e\u4fdd\u8bbe\u8ba1\u7684\u5c42\u6b21\u7ed3\u6784\u4e0d\u53d8 \uff0c \u65b9\u4fbf\u540e\u7eed\u7684\u8bbe\u8ba1\u8fed\u4ee3\u4e0e\u8c03\u8bd5 \u3002 ### read design init_design # \u5f00\u59cb\u5bfc\u5165\u8bbe\u8ba1 setIoFlowFlag 0 # \u6b64\u5185\u5bb9\u53ef\u4ee5\u5148\u5ffd\u7565 ### connect pg (pg--power ground) globalNetConnect $init_pwr_net - type pgpin - pin VDD - all # globalNetConnect \uff0c \u7528\u4e8e\u8fde\u63a5\u5168\u5c40\u7f51\u7edc\u4e5f\u5c31\u662f\u7528\u4e8e\u5b9a\u4e49\u5168\u5c40\u7535\u6e90 \uff08 Power \uff09 \u548c\u5730 \uff08 Ground \uff09 \u8fde\u63a5 \u3002 \u5728\u540e\u7aef\u8bbe\u8ba1\u9636\u6bb5 \uff0c \u9700\u8981\u660e\u786e\u7684\u5b9a\u4e49\u7535\u6e90\u548c\u5730\u5982\u4f55\u8fde\u63a5\u5230\u5404\u4e2a\u6a21\u5757\u548c\u5355\u5143 \u3002 $init_pwr_net \u662f\u4e00\u4e2a\u53d8\u91cf \uff0c \u8868\u793a\u521d\u59cb\u7535\u6e90\u7f51\u7edc\u7684\u540d\u79f0 \uff0c \u6b64\u5904\u7b49\u4ef7\u4e8eVDD \uff0c - type \u662f\u6307\u5b9a\u8fde\u63a5\u7684\u7c7b\u578b\u662f\u7535\u6e90 / \u5730\u5f15\u811a \uff08 pgpin \uff09 ------- pgpin \uff08 power ground pin \uff09\uff0c - pin VDD \uff0c \u8fd9\u662f\u53e6\u4e00\u4e2a\u53c2\u6570 \uff0c \u7528\u4e8e\u6307\u5b9a\u8fde\u63a5\u7684\u5f15\u811a\u540d\u79f0\u6216\u6807\u8bc6\u7b26 \uff0c \u8fd9\u91cc\u662f\u6307\u5b9a\u8fde\u63a5\u5230\u7535\u6e90\u5f15\u811a \uff0c \u4e5f\u5c31\u662f\u8981\u5c06 $init_pwr_net \u8fde\u63a5\u5230\u6240\u6709\u540d\u4e3aVDD\u7684\u5f15\u811a\u4e0a \uff0c - all \u8868\u793a\u8be5\u8fde\u63a5\u9002\u7528\u4e8e\u8bbe\u8ba1\u4e2d\u7684\u6240\u6709\u5b9e\u4f8b \u3002 globalNetConnect $init_gnd_net - type pgpin - pin VSS - all # \u540c\u4e0a \uff0c \u8fd9\u91cc\u4e0d\u6328\u4e2a\u89e3\u91ca \uff0c \u7efc\u5408\u8bf4\u660e\u4e00\u4e0b \uff0c \u4e5f\u53ef\u770b\u4f5c\u662f\u4e0a\u4e00\u6761\u7684\u603b\u7ed3 \uff1a \u5c06\u53d8\u91cf $init_pwr_net \uff08 \u901a\u5e38\u662f\u8868\u793a\u67d0\u4e2a\u7535\u6e90\u7f51\u7edc \uff0c \u4f8b\u5982 VSS \uff09 \u8fde\u63a5\u5230\u8bbe\u8ba1\u4e2d\u6240\u6709\u5355\u5143\u548c\u6a21\u5757\u4e2d\u7684 VSS \u5f15\u811a \u3002 \u8fd9\u79cd\u5168\u5c40\u8fde\u63a5\u662f\u4e3a\u4e86\u786e\u4fdd\u8bbe\u8ba1\u4e2d\u7684\u6240\u6709\u6a21\u5757\u548c\u5355\u5143\u90fd\u80fd\u6b63\u786e\u5730\u8fde\u63a5\u5230\u7535\u6e90\u7f51\u7edc \uff0c \u786e\u4fdd\u7535\u6e90\u4f9b\u7ed9\u7684\u4e00\u81f4\u6027\u548c\u53ef\u9760\u6027 \u3002 ### save design file delete - force ${data_dir} / ${current_step} .enc * # \u4fdd\u5b58\u8bbe\u8ba1\u4e4b\u524d\u628a\u8be5\u8def\u5f84\u4e0b\u5b58\u5728\u7684.enc\u6587\u4ef6\u5168\u90e8\u5220\u9664 saveDesign ${data_dir} / ${current_step} .enc # saveDesign\u547d\u4ee4 \uff0c \u7528\u4e8e\u4fdd\u5b58\u8bbe\u8ba1 \uff0c \u5176\u540e\u63a5\u7684\u662f\u4fdd\u5b58\u8bbe\u8ba1\u7684\u6587\u4ef6\u8def\u5f84 mmmc(viewDefinition.tcl) ### library set (-aocv or lvf, spatial socv) create_library_set - name \"fast\" - timing \\ [ list \\ ${library_root} / liberty / fast_vdd1v2_basicCells.lib \\ ${library_root} / liberty / fast_vdd1v2_basicCells_hvt.lib \\ ${library_root} / liberty / MEM1_256X32_slow.lib \\ ${library_root} / liberty / MEM2_128X32_slow.lib \\ ] create_library_set - name \"slow\" - timing \\ [ list \\ ${library_root} / liberty / slow_vdd1v0_basicCells.lib \\ ${library_root} / liberty / slow_vdd1v0_basicCells_hvt.lib \\ ${library_root} / liberty / MEM1_256X32_slow.lib \\ ${library_root} / liberty / MEM2_128X32_slow.lib \\ ] ### rc corner create_rc_corner - name \"rc_best\" \\ -preRoute_res 1.34236 \\ -postRoute_res 1.34236 \\ -preRoute_cap 1.10066 \\ -postRoute_cap 0.960235 \\ -postRoute_xcap 1.22327 \\ -preRoute_clkres 0 \\ -preRoute_clkcap 0 \\ -postRoute_clkcap { 0.969117 0 0 } \\ -T 0 \\ -qx_tech_file ${library_root} / tech / qrc / rcbest / qrcTechFile create_rc_corner - name \"rc_worst\" \\ -preRoute_res 1.34236 \\ -postRoute_res 1.34236 \\ -preRoute_cap 1.10066 \\ -postRoute_cap 0.960234 \\ -postRoute_xcap 1.22327 \\ -preRoute_clkres 0 \\ -preRoute_clkcap 0 \\ -postRoute_clkcap { 0.969117 0 0 } \\ -T 125 \\ -qx_tech_file ${library_root} / tech / qrc / rcworst / qrcTechFile ### delay corner for each pvt (process voltage temperature) : library set + rc corner create_delay_corner - name slow_rcworst \\ -library_set slow \\ -rc_corner rc_worst create_delay_corner - name fast_rcbest \\ -library_set fast \\ -rc_corner rc_best ### mode : (func + shift + capture) #\u4e00\u822c\u5bf9\u4e0d\u540c\u60c5\u51b5\u6709\u591a\u4e2asdc\u6587\u4ef6\uff0c\u6bd4\u5982\u73b0\u5728\u6709\u4e24\u79cddelay_corner,\u5c31\u53ef\u4ee5\u5199\u4e24\u4e2a\uff0c\u4e0d\u8fc7\u73b0\u5728\u53ea\u6709\u4e00\u4e2a\u73b0\u6210\u7684sdc\u6587\u4ef6\u6240\u4ee5\u53ea\u5199\u4e00\u4e2a create_constraint_mode - name functional \\ -sdc_files [ list ${sdc_file} ] ### define view (mode + delay corner) create_analysis_view - name func_slow_rcworst - constraint_mode functional - delay_corner slow_rcworst create_analysis_view - name func_fast_rcbest - constraint_mode functional - delay_corner fast_rcbest ### set analysis view status set_analysis_view - setup [ list func_slow_rcworst ] - hold [ list func_fast_rcbest ]","title":"2_import"},{"location":"flow/#3_floorplan","text":"floorPlan - site CoreSite - d 930 600.28 0 1.71 0 1.71 - fplanOrigin llcorner # - d < W H Left Bottom Right Top > \u5f97\u5230\u7684\u662fDie size ; -s \u5f97\u5230\u7684\u662fCore size ; #-fplanOrigin llcorner \u8bbe\u7f6e\u539f\u70b9\u5750\u6807 #\u624b\u52a8\u653e\u7f6emarco: shift+r\u8fdb\u5165\u79fb\u52a8\u6a21\u5f0f\uff0c\u9009\u4e2d\u540e\u79fb\u52a8marco \u5bf9\u9f50\uff0c\u79fb\u52a8\uff1a\u7528 ctrl \u9009\u62e9\u591a\u4e2a macro \u5bfc\u51fa\u4f4d\u7f6e tcl \u6587\u4ef6\uff0c\u65b9\u4fbf\u4e0b\u6b21\u81ea\u52a8\u5316\uff1a \u6ce8\u610f\uff01\u8fd9\u90e8\u5206\u8981\u624b\u5de5\uff01\uff01 1. \u9009\u4e2dmacrof 2. writeFPlanScript - selected - fileName ${project_root} / scripts / macro_placement.tcl 3. source ${project_root} / scripts / macro_placement.tcl #fix macro dbGet top.insts.cell.subClass block dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name dbSet [ dbGet top.insts.cell.subClass block - p2 ] .pStatus fixed ### create placement and routing halo around hard macros (instance name vs cell name, and reference name) set halo_left 2.0 set halo_right 2.0 set halo_top 2.0 set halo_bottom 2.0 set rhalo_space 2.0 deleteHaloFromBlock - allBlock deleteRoutingHalo - allBlocks #addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top -allBlock foreach macro [ dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name ] { addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top $macro addRoutingHalo - space $rhalo_space - top Metal11 - bottom Metal1 - inst $macro } ### place ports set input_ports [ dbGet [ dbGet top.terms.direction input - p ] .name ] editPin - pinWidth 0.08 - pinDepth 0.32 - fixOverlap 1 - unit TRACK - spreadDirection clockwise - layer 5 - spreadType START - spacing 4 - start 0 - 200 - pin $input_ports - fixedPin - side LEFT set output_ports [ dbGet [ dbGet top.terms.direction output - p ] .name ] editPin - pinWidth 0.08 - pinDepth 0.32 - fixOverlap 1 - unit TRACK - spreadDirection counterclockwise - layer 5 - spreadType START - spacing 4 - start 0 - 200 - pin $output_ports - fixedPin - side RIGHT dbSet top.terms.pStatus fixed #\u653e\u7f6eblockage 2. writeFPlanScript - selected - fileName ${project_root} / scripts / blockage_placement.tcl 3. source ${project_root} / scripts / blockage_placement.tcl #\u4e00\u4e9bendcap, welltap ### insert boundary cells (endcap) set endcap_prefix \"ENDCAP\" set endcap_left \"FILL2\" set endcap_right \"FILL2\" set endcap_top \"FILL1\" set endcap_bottom \"FILL1\" deleteFiller - prefix $endcap_prefix setEndCapMode - reset setEndCapMode - topEdge $endcap_top setEndCapMode - bottomEdge $endcap_bottom setEndCapMode - leftEdge $endcap_left setEndCapMode - rightEdge $endcap_left setEndCapMode - leftBottomCorner $endcap_bottom setEndCapMode - leftTopCorner $endcap_top setEndCapMode - rightBottomCorner $endcap_bottom setEndCapMode - rightTopCorner $endcap_top setEndCapMode - leftBottomEdge $endcap_left setEndCapMode - leftTopEdge $endcap_left setEndCapMode - rightBottomEdge $endcap_right setEndCapMode - rightTopEdge $endcap_right addEndCap - prefix $endcap_prefix ### create well tap cells (fix latch up) set welltap_prefix \"WELLTAP\" deleteFiller - prefix $welltap_prefix addWellTap - prefix $welltap_prefix - cell $welltap_ref - cellInterval 70 - checkerBoard","title":"3_floorPlan"},{"location":"flow/#4_powerplan","text":"### remove all existing power routing editDelete - use { POWER } - shape { RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL } #Add power Stripe setAddStripeMode - reset setAddStripeMode - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal1 # \u6307\u5b9a\u6700\u5e95\u5c42\u548c\u6700\u9876\u5c42\u8981\u7528via\u8fde\u63a5\u7684\u662f\u54ea\u4e9b\u5c42 \uff0c \u6b64\u5904\u6211\u4eec\u53eacreate Metal1\u6700\u5e95\u5c42\u7684rails \uff0c \u6240\u4ee5top_layer\u548cbottom_layer\u90fd\u662fMetal1 \u3002 addStripe - nets { VDD } - layer Metal1 - direction horizontal - width 0.120 - spacing 1.710 - set_to_set_distance 3.420 - start [expr 1.71 - 0.120 / 2.0 ] - stop $die_y1 - area $die_area - area_blockage $macro_region # - nets \u6307\u5b9a\u662fVDD #-layer \u6307\u5b9a\u4f7f\u7528\u7684\u5c42\uff0c\u6b64\u5904\u662fMetal1 #-direction \u6307\u5b9a\u65b9\u5411\uff0c\u6b64\u5904\u4e3ahorizontal #-width \u4e00\u822c\u6765\u8bf4\u662fstd cell\u7684VDD\u7684width\u662f\u591a\u5c11\u5c31\u8bbe\u4e3a\u591a\u5c11\uff0c\u4e0b\u56fe\u6240\u793a\u662f0.12\uff0c\u6240\u4ee5\u6211\u4eec\u4e5f\u8bbe\u4e3a0.12 addStripe - nets { VSS } - layer Metal1 - direction horizontal - width 0.120 - spacing 1.710 - set_to_set_distance 3.420 - start [expr 1.71 * 2 - 0.120 / 2.0 ] - stop $die_y1 - area $die_area - area_blockage $macro_region ##\u7ed9macro\u901a\u8fc7ring\u52a0\u4e0apower strip ### create power rings for memory cells {Metal8 & Metal9} setAddRingMode - reset deselectAll selectInst [ dbGet [ dbGet top.insts.cell.subClass block - p2 ] .name ] setAddRingMode - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addRing - nets { VDD VSS } - type block_rings - around selected - layer { top Metal9 bottom Metal9 left Metal8 right Metal8 } - width { top 5 bottom 5 left 5 right 5 } - spacing { top 1.25 bottom 1.25 left 1.25 right 1.25 } - offset { top 5 bottom 5 left 5 right 5 } deselectAll ### create power stripes (Metal8 and Metal9) #editDelete -use {POWER} -shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL} setAddStripeMode - reset setAddStripeMode - break_at { block_ring } - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addStripe - nets { VDD VSS } - layer Metal9 - direction horizontal - width 5 - spacing 1.25 - set_to_set_distance 72 - start_from bottom - start_offset 40 - stop_offset 0 - block_ring_top_layer_limit Metal9 - block_ring_bottom_layer_limit Metal1 setAddStripeMode - reset setAddStripeMode - break_at { block_ring } - stacked_via_bottom_layer Metal1 - stacked_via_top_layer Metal9 addStripe - nets { VDD VSS } - layer Metal8 - direction vertical - width 5 - spacing 1.25 - set_to_set_distance 75 - start_from left - start_offset 35 - stop_offset 0 - block_ring_top_layer_limit Metal9 - block_ring_bottom_layer_limit Metal1 #check set report_drc_dir ${project_root} / reports / ${current_step} file mkdir ${report_drc_dir} verify_drc - limit 99999 - report ${report_drc_dir} / verify_drc.rpt # \u7ed9\u4e00\u4e2aerror\u6570\u91cf\u7684\u9650\u5236 - limit 99999 verifyConnectivity - net { VDD VSS } - error 99999 - report ${report_drc_dir} / verifyConnectivity.rpt # \u7ed9\u4e00\u4e2aerror\u6570\u91cf\u7684\u9650\u5236 - limit 99999 redirect - tee ${report_drc_dir} / checkPlace.rpt { checkPlace } \u53ef\u4ee5\u5728\u8fd9\u91cc\u67e5\u770b\u62a5\u544a\uff1a #\u4e0a\u9762\u8fd9\u4e2abug\uff1a deleteRouteBlk - name $rblkg_prefix","title":"4_powerPlan"},{"location":"flow/#5_place_opt","text":"setDesignMode -node\uff0c\u522b\u79f0\u201c\u8d85\u7ea7\u5f00\u5173\u201d\uff0c\u662f\u6bd4\u8f83\u91cd\u8981\u7684\u4e00\u4e2a\u8bbe\u7f6e\uff0c\u53ef\u4ee5\u9488\u5bf9 \u67d0\u4e00\u79cd\u7279\u5b9a\u7684\u5de5\u827a\u505a\u4e00\u4e9b\u57fa\u7840\u7684\u8bbe\u7f6e \u3002\u5b83\u7684\u9009\u9879\u5f88\u591a\uff0c\u5206\u522b\u5bf9\u5e94\u4e0d\u540c Foundary \u7684\u4e0d\u540c\u5de5\u827a\u7684\u533a\u522b\uff0cN \u7cfb\u5217\u5c31\u662f\u53f0\u79ef\u7535\u7684\uff0cS \u7cfb\u5217\u5c31\u662f\u4e09\u661f\u7684\u3002\u3002\u3002 -process\uff0c\u76f8\u6bd4\u4e8e-node\uff0c-process \u662f\u66f4 \u901a\u7528\u7684\u8bbe\u7f6e \uff0c\u56e0\u4e3a\u53ef\u4ee5\u770b\u5230-node \u91cc\u9762\u7684\u90fd\u662f 20 \u4ee5\u4e0b\u7684\uff0c\u6b64\u5904\u7528\u5230\u7684\u5de5\u827a\u662f 45\uff0c\u6240\u4ee5\u4f7f\u7528\u66f4\u4e3a\u901a\u7528\u7684-process 45\u3002\u5728\u6210\u719f\u7684\u5de5\u827a\u4e2d\uff0c\u90fd\u6709\u7279\u5b9a\u7684\u6570\u5b57\u53bb\u4ee3\u66ff\uff0c\u6bd4\u5982 40\uff0c28 \u7b49\u7b49\u3002 -topRoutingLayer,-bottomRoutingLayer. \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u53ea\u80fd\u7528\u54ea\u4e9b\u5c42\u8fdb\u884c\u7ed5\u7ebf setAnalysisMode -analysisType {single | bcwc | onChipVariation} \u5176\u4e2d(onChipVariation)\u6a21\u62df\u7684 PVT \u6761\u4ef6\u7684\u504f\u5dee\u4f1a\u66f4\u63a5\u8fd1\u5b9e\u9645\u60c5\u51b5\uff0c\u4f1a\u51cf\u5c11\u4e00\u4e9b\u4e0d\u5fc5\u8981\u7684\u60b2\u89c2\u91cf\u3002 \u4e00\u822c\u90fd\u7528 OCV -cppr \u662f\u5173\u4e8e clock line \u4e0a\u7684 common path \u7684\u4e00\u4e2a\u5904\u7406\u65b9\u5f0f setOptMode -addInstancePrefix, -addNetPrefix \u5de5\u5177\u5728\u4f18\u5316\u7684\u8fc7\u7a0b\u4e2d\u4f1a\u589e\u52a0\u5f88\u591a\u65b0\u7684 Cell\uff0c\u5bf9\u4e8e\u8fd9\u4e9b Cell\uff0c\u6211\u4eec\u5e0c\u671b\u4ed6\u4eec\u90fd\u5e26\u4e00\u4e2a\u6211\u4eec\u80fd\u5feb\u901f\u8fa8\u522b\u4ed6\u4eec\u7684\u540d\u5b57\u3002\u4e5f\u5c31\u662f Prefix\uff08\u524d\u7f00\uff09\u3002\u5f53\u7136\uff0c\u53ef\u4ee5\u7ed9 Instance \u52a0 Prefix\uff0c\u90a3\u4e48\u4e5f\u53ef\u4ee5\u7ed9 Net \u52a0 Prefix e.g.: setOptMode - addInstancePrefix \"PRECTS_\" - addNetPrefix \"PRECTS_NET_\" -powerEffort {none|low|high} -maxDensity -maxLength setTieHiLoMode \u8fd9\u6761\u547d\u4ee4\u672c\u8eab\u53ea\u662f\u53bb\u63a7\u5236\u90a3\u4e9b\u52a0\u7684 Tie-high \u548c Tie-low \u7684 Cell\uff0c\u4e5f\u5c31\u662f\u8bf4\u5728\u7535\u8def\u4e2d\u67d0\u4e9b\u5730\u65b9\u7535\u5e73\u9700\u8981\u62c9\u9ad8\u548c\u62c9\u4f4e\uff0c\u5c31\u9700\u8981 \u4e13\u95e8\u7684 Cell \u53bb\u505a\u8fd9\u4e9b\u8fde\u63a5\u3002 -maxFanout 2 \uff0c\u5c31\u662f\u8bbe\u7f6e\u4e00\u4e2a Tie cell \u53ef\u4ee5\u8fde\u63a5\u51e0\u4e2a Fanout\u3002\u82e5\u8bbe\u7f6e\u7684\u592a\u5927\uff0c\u53ef\u80fd\u51fa\u73b0\u7684\u95ee\u9898\uff1a\u9700\u8981\u62c9\u9ad8\u7684\u65f6\u5019\u62c9\u4e0d\u9ad8\uff0c\u9700\u8981\u62c9\u4f4e\u7684\u65f6\u5019\u62c9\u4e0d\u4f4e\u3002\u82e5\u662f\u8bbe\u7f6e\u7684\u592a\u5c0f\uff0c\u53ef\u80fd\u5bfc\u81f4 Tie Cell \u6700\u540e\u5c40\u90e8\u7684 density \u4f1a\u51fa\u73b0\u95ee\u9898\u3002 -honorDontTouch true \uff0c\u5c31\u662f\u8bbe\u7f6e\u4e3a honorDontTouch \u7684\u60c5\u51b5\u4e0b\u5230\u5e95\u8981\u4e0d\u8981\u52a0 Tie\uff0c\u4e00\u822c\u52a0\u7684 DontTouch \u90fd\u662f\u5de5\u7a0b\u5e08\u81ea\u5df1\u52a0\u7684\uff0c\u4e5f\u5c31\u662f\u771f\u7684\u4e0d\u5e0c\u671b\u52a8\u7684\u5730\u65b9\uff0c\u6240\u4ee5\u8bbe\u7f6e\u4e3a true -honorDontUse true\uff0c\u540c\u4e0a\u4e00\u6837\uff0c\u662f\u5de5\u7a0b\u5e08\u771f\u7684\u4e0d\u9700\u8981\u7528\u5230\u7684\uff0c\u6240\u4ee5\u8bbe\u7f6e\u4e3a true\u3002 -prefix \u201cPRECTS_TIE_\u201d , \u7ed9\u52a0\u7684 Tie cell \u52a0\u4e00\u4e2a Prefix\uff08\u524d\u7f00\uff09\u3002\u4fbf\u4e8e\u8bc6\u522b\u3002 -cell {TIEHI TIELO} \u5c31\u662f\u6307\u5b9a\u6211\u4eec\u9700\u8981\u52a0\u7684 Tie Cell \u7684\u7c7b\u578b setNanoRouteMode \u8fd9\u91cc\u7684\u7ed5\u7ebf\u662f global route -routeWithTimingDriven -true \u4e5f\u5c31\u662f\u544a\u8bc9\u5de5\u5177\u5728\u7ed5\u7ebf\u7684\u65f6\u5019\u8003\u8651\u65f6\u5e8f\u3002 group_path, setPathGroupOptions -effortLevel \u5bf9\u4e0d\u540c\u7684 path group \u7684\u5173\u6ce8\u4e0d\u4e00\u6837\uff0c\u5982\u6b64\u5904\uff0c\u6211\u4eec \u5173\u5fc3 reg2reg \uff0c\u6240\u4ee5\u628a reg2reg \u7684 effortLevel \u8bbe\u7f6e\u4e3a high set_dont_use_cells \u4e00\u822c\u7528\u4e8e\u4f18\u5316 PPA \u7684\u65f6\u5019, \u628a\u4e00\u4e9b\u9762\u79ef\u5927\u7684, \u529f\u8017\u5927\u7684\u5220\u6389 set_clock_uncertainty set_clock_uncertainty 150 [all_clocks] -setup place : jitter + clock skew + route correlation (si) + extra margin clock : jitter + route correlation (si) + extra margin route : jitter + extra margin signoff : jitter + extra margin set_max_transition \u4e00\u822c\u53ef\u4ee5\u6309\u7167 clock_cycle \u7684\u6bd4\u4f8b\u6765\u5b9a\uff0c\u5bf9 clock \u4e0a\u9762\u7684 transition \u4e00\u822c\u5b9a\u4e3a 5%-8%\uff0c\u5bf9 data \u4e0a\u9762\u7684 transition \u4e00\u822c\u5b9a\u4e3a 15%-20% \u5e93\u91cc\u9762\u4e5f\u6709\u4e00\u4e9b\u5173\u4e8e max_transition \u7684\u9650\u5236, \u4f46\u662f\u5f80\u5f80\u6bd4\u8f83\u5bbd\u677e, \u9700\u8981\u81ea\u5df1\u8bbe\u7f6e -clock_path xxx [all_clocks] -data_path xxx [all_clocks] -override, \u8986\u76d6\u5176\u4ed6\u5730\u65b9\u7684\u5173\u4e8e max_transition \u7684\u8bbe\u7f6e place_opt_design \u4f7f\u7528 GigaPlace \u8fdb\u884c\u5e03\u5c40\u4f18\u5316 -expanded_views \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u4e0d\u8981\u505a view \u7684 merge -out_dir \u5c31\u662f\u544a\u8bc9\u5de5\u5177\u8f93\u51fa\u7684 path \u653e\u5728\u54ea\u4e2a\u5730\u65b9 -prefix \u201dinnovus_placeopt\u201c","title":"5_place_opt"},{"location":"flow/#6_cts","text":"set_ccopt_property \u67e5\u770b clk_buffer \u79cd\u7c7b\uff1a get_lib_cell *CLK*BUF* \uff0c\u4e00\u822c\u4e0d\u9009 hvt buffer_cells clock_gating_cells use_inverters effort max_fanout target_skew target_max_trans target_insertion_delay route_type use_estimated_routes_during_final_implementation add_ndr NDR:(Non-Default Rule) clock \u4e0a\u7684 route \u9700\u8981\u548c standard cell \u4e0a\u7684\u4e0d\u4e00\u6837\uff0c\u9700\u8981\u66f4\u5927\u7684\u95f4\u8ddd\u3002\u3002\u3002 ccopt_design","title":"6_CTS"},{"location":"flow/#7_cts_opt","text":"optDesign -expandedViews -setup -hold -drv -outDir \"myreports/${current_step}/innovus_clockopt\" -postCTS -prefix \"innovus_clockopt\"","title":"7_cts_opt"},{"location":"flow/#8_route","text":"","title":"8_route"},{"location":"flow/#_62","text":"","title":"\u4f18\u5316"},{"location":"flow/#_63","text":"\u65f6\u5e8f(Performance) \u8bbe\u8ba1\u89c4\u5219(DRV): transition(slew)/cap/wire length setup / hold /recovery/ removal /other \u566a\u58f0: Sl violation \u529f\u8017(Power): leakage/internal/switching \u9762\u79ef(Area): total standard cell area DFM: \u7535\u8fc1\u79fb(EM)","title":"\u4f18\u5316\u76ee\u6807"},{"location":"flow/#innovus_1","text":"\u6709\u4e9b\u516c\u53f8\u4e0d\u505a postCTS_opt, \u5e94\u4e3a\u8fd8\u6ca1\u6709\u8fdb\u884c\u771f\u5b9e\u7684\u5e03\u7ebf\uff0cRC \u5ef6\u65f6\u4f30\u7b97\u4e0d\u51c6\uff0c\u5c24\u5176\u662f\u5bf9 hold \u6765\u8bf4\u3002 \u505a\u5173\u4e8e hold \u7684\u4f18\u5316\u662f\u5f88\u6709\u9650\u7684\uff0c\u57fa\u672c\u4e0a\u53ea\u6709\u63d2\u5165 buffer \u548c\u8c03\u6574 size\uff0cCTS \u4e4b\u540e\u57fa\u672c\u4e0d\u4f1a\u5c06\u5b58\u5728\u7684 buffer \u5220\u6389\uff0c\u56e0\u6b64\u4e00\u822c\u6ca1\u4ec0\u4e48\u4f18\u5316 \u5728 placement \u5c31\u5b58\u5728\u7684 vio \u5f88\u96be\u5728\u540e\u9762\u7684\u4f18\u5316\u4e2d\u53bb\u6389","title":"innovus \u4f18\u5316\u6d41\u7a0b"},{"location":"flow/#_64","text":"","title":"\u6587\u4ef6\u540d\u79f0"},{"location":"flow/#install","text":"\u73af\u5883\uff1aubuntu20.04, innovus20 \u5b89\u88c5\u5305\uff1a innovus20_install","title":"install"},{"location":"flow/#_65","text":"sudo apt-get -y install openjdk-11-jdk sudo apt-get install ksh sudo apt-get install csh sudo apt-get install xterm sudo add-apt-repository ppa:linuxuprising/libpng12 sudo apt update sudo apt install libpng12-0 sudo apt install libjpeg62 sudo apt install libncurses5 1.\u8fdb\u5165 \u5b98\u7f51 \u4e0b\u8f7d Xbin.tgz \u8fd9\u4e2a\u6587\u4ef6","title":"\u4f9d\u8d56"},{"location":"flow/#_66","text":"#\u89e3\u538b3\u4e2ainnovus20\u538b\u7f29\u5305 #InstallScape\u662f\u4e00\u4e2a\u5b89\u88c5cadence\u8f6f\u4ef6\u7684\u5de5\u5177\uff0c\u89e3\u538b\u4ee5\u540e\u8fdb\u516503.InstallScape/iscape/bin/ sh iscape.sh","title":"\u89e3\u538b"},{"location":"flow/#_67","text":"\u7b49\u5f85\uff0c\u5f39\u51fa\u7ec8\u7aef\u9009 no\uff0c\u7136\u540e\u56de\u8f66\u7ed3\u675f","title":"\u5b89\u88c5"},{"location":"flow/#_68","text":"#\u5728crack\u6587\u4ef6\u5939\u4e2d ./1patch.sh /your/install/path python cdslicgen.py #\u751f\u6210license.dat cp patch/license.dat /path/you/want/to/place/License/ #\u628alicense\u653e\u5230\u4e00\u4e2a\u4f60\u8981\u653e\u7684\u4f4d\u7f6e cdslicgen.py \u7834\u89e3\u6539\u52a8\u5728\u8fd9\u91cc\uff0c\u6211\u53ea\u662f\u53d1\u73b0\u4e86\u522b\u4eba\u7684\u811a\u672c\u5728\u8fd9\u91cc\u4f1a\u62a5\u9519\uff0c\u6539\u4e86\u4e00\u70b9\uff1a","title":"\u7834\u89e3"},{"location":"flow/#_69","text":"\u6839\u636e\u4f60\u7684\u5b89\u88c5\u8def\u5f84\u548c license \u8def\u5f84\u5bf9\u5e94\u4fee\u6539 # >>> innovus initialize >>> export INNOVUS_HOME = /opt/EDA_Tools/cadence/innovus20 # license export LM_LICENSE_FILE = ${ INNOVUS_HOME } /License/license.dat export LD_LIBRARY_PATH = ${ LD_LIBRARY_PATH } : ${ INNOVUS_HOME } /tools.lnx86/lib/64bit: ${ INNOVUS_HOME } /tools.lnx86 export PATH = ${ PATH } : ${ INNOVUS_HOME } /tools.lnx86/bin # <<< innovus initialize <<<","title":"\u73af\u5883\u53d8\u91cf"},{"location":"flow/#_70","text":"innovus &","title":"\u5927\u81f4\u7ed3\u675f"},{"location":"flow/#bug","text":"1.libstdc++.so.6 Cadence Innovus2020 \u5728 Ubuntu20.04 \u4e0a\u7684\u5b89\u88c5\u6559\u7a0b\u3010\u8d85\u8be6\u7ec6\u3011_innovus \u5b89\u88c5-CSDN \u535a\u5ba2 sudo ln -s /lib/x86_64-linux-gnu/libstdc++.so.6.0.30 libstdc++.so.6 2.No LSB modules are available. sudo apt-get install lsb-core 3.place_opt_design \u540e terminate called after throwing an instance of 'std::runtime_error' what(): locale::facet::_S_create_c_locale name not valid Innovus terminated by internal (ABORT) error/signal... *** Stack trace: /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x12f9ffe5] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xa5)[0x12fa0456] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa5ef3] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler13executeActionEiP7siginfoPv+0x47)[0x7c97667] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler16executeSigActionEiP7siginfoPv+0x84)[0x7c98494] /lib/x86_64-linux-gnu/libc.so.6(+0x4251f)[0x7f2653c1951f] /lib/x86_64-linux-gnu/libc.so.6(pthread_kill+0x12c)[0x7f2653c6d9fc] /lib/x86_64-linux-gnu/libc.so.6(raise+0x15)[0x7f2653c19475] /lib/x86_64-linux-gnu/libc.so.6(abort+0xd2)[0x7f2653bff7f2] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xa2b9d)[0x7f265ac76b9d] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xae20b)[0x7f265ac8220b] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt9terminatev+0x16)[0x7f265ac82276] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(__cxa_throw+0x47)[0x7f265ac824d7] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt21__throw_runtime_errorPKc+0x3f)[0x7f265ac7951c] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5facet18_S_create_c_localeERP15_ _locale_structPKcS2_+0x27)[0x7f265aca5257] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5_ImplC2EPKcm+0x54)[0x7f265ac96d04] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6localeC1EPKc+0x144)[0x7f265ac978e4] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK11oiInstCntCL5printERKSsb+0x2a)[0x7490eaa] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15oiPhyDesignMcCL6createERK22oiPhyDesignGridParamCLiib+0x290)[0x74948e0] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17oiPhyInitDesignMci+0x22)[0x7495112] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d546fb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x693)[0x15257fe3] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_Eval+0x14)[0x20edce74] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5oiTcl9CmdInterp6evalOKEPKc+0x2d)[0x4d87a8d] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK14rdaOptDesignCL3runEv+0x9c3)[0x4d2b543] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d4da81] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xad2)[0x15258422] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6e)[0x20edcefe] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20f9270a] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20ef0150] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf3)[0x20f78753] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x37)[0x20f788b7] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x344)[0x4b68f44] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc6)[0xfb3bc66] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3b)[0x10cac8eb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x10cb4e70] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x10cc46ca] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x10cc43eb] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xdf)[0x10ca8f0f] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20fdce36] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x86)[0x20f9e886] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x128)[0x20f9eb88] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x7f265741b239] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x7f2656ad00c9] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x7f2656ad8953] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x7f265741a896] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2a8)[0x4b510d8] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_MainEx+0x176)[0x20f993c6] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(main+0x1d1)[0x41d4b71] /lib/x86_64-linux-gnu/libc.so.6(+0x29d8f)[0x7f2653c00d8f] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x7f)[0x7f2653c00e3f] /opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa2c1c] ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== gdb ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== Using: gdb Could not attach to process. If your uid matches the uid of the target process, check the setting of /proc/sys/kernel/yama/ptrace_scope, or try again as the root user. For more details, see /etc/sysctl.d/10-ptrace.conf ptrace: Operation not permitted. /home/pengxuan/Project/mylab/innovus/lab2/work/1314912: No such file or directory.","title":"\u5176\u4ed6\u76f8\u5173 bug"},{"location":"flow/#_71","text":"Cadence Innovus2020 \u5728Ubuntu20.04\u4e0a\u7684\u5b89\u88c5\u6559\u7a0b\u3010\u8d85\u8be6\u7ec6\u3011_innovus\u5b89\u88c5-CSDN\u535a\u5ba2 innovus2020\u5b89\u88c5_innovus\u5b89\u88c5-CSDN\u535a\u5ba2 Ubuntu18.04\u5b89\u88c5Cadence Innovus2021_innovus\u5b89\u88c5-CSDN\u535a\u5ba2","title":"\u53c2\u8003"},{"location":"flow/#_72","text":"\u5b98\u65b9\u6587\u6863\uff1aUserGuide, Command reference \u6570\u5b57\u540e\u7aef\u5b9e\u8badInnovus\u8f6f\u4ef6\u53ca\u540e\u7aef\u6d41\u7a0b\u4ecb\u7ecd1_\u54d4\u54e9\u54d4\u54e9_bilibili Innovus\u6d41\u7a0b\uff084\uff09-Route\u548cECO - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#pdk","text":"DK\u5373Process Design Kit \u5de5\u827a\u8bbe\u8ba1\u5305\uff0c\u662f\u8fde\u63a5IC\u8bbe\u8ba1\u516c\u53f8\u3001\u4ee3\u5de5\u5382\u548cEDA\u516c\u53f8\u7684\u6865\u6881. PDK\u5305\u542b\u4e86\u4ece\u82af\u7247\u8bbe\u8ba1\u5230\u5236\u9020\u7684\u5404\u4e2a\u73af\u8282\u6240\u9700\u7684\u6570\u636e\u548c\u4fe1\u606f\uff0c\u4e3a\u4e86\u66f4\u76f4\u89c2\u5730\u4e86\u89e3\u5b83\uff0c\u6211\u4eec\u53ef\u4ee5\u5c06 PDK\u6bd4\u4f5c\u82af\u7247\u8bbe\u8ba1\u8fc7\u7a0b\u4e2d\u7684\u201c\u6307\u5bfc\u624b\u518c\u201d PDK\u7684\u4e3b\u8981\u4f5c\u7528\u662f\u5c06\u6676\u5706\u4ee3\u5de5\u5382\u7684\u5236\u9020\u5de5\u827a\u8981\u6c42\u8f6c\u5316\u4e3a\u82af\u7247\u8bbe\u8ba1\u5e08\u80fd\u591f\u7406\u89e3\u7684\u4fe1\u606f\u3002\u8bbe\u8ba1\u5e08\u5229\u7528PDK\u4e2d\u7684\u6570\u636e\u6765\u786e\u4fdd\u4ed6\u4eec\u7684\u8bbe\u8ba1\u80fd\u591f\u987a\u5229\u5236\u9020\uff0c\u5e76\u5c06PDK\u5bfc\u5165\u5230EDA\u8f6f\u4ef6\u4e2d\uff0c\u8fdb\u884c\u8bbe\u8ba1\u3001\u6a21\u62df\u548c\u9a8c\u8bc1\u3002\u4e00\u65e6\u5b8c\u6210\u8bbe\u8ba1\uff0c\u8bbe\u8ba1\u5e08\u5c31\u53ef\u4ee5\u5c06\u8bbe\u8ba1\u6587\u4ef6\u53d1\u9001\u7ed9\u6676\u5706\u4ee3\u5de5\u5382\u8fdb\u884c\u751f\u4ea7\u3002 A Process Design Kit (PDK) serves as the fundamental building block for integrated circuit (IC) design, playing a crucial role in transforming chip designs into silicon reality . These files serve as essential inputs for Electronic Design Automation (EDA) tools during chip design. Clients engage with a foundry's PDKs before production to ensure that their chip designs align with the foundry's capabilities and intended functionality.EDA Tool Ecosystem and PDK Integration. These tools rely on accurate PDK data to generate layouts, verify designs, and simulate performance. Standardized interfaces across diverse technology platforms enhance PDK usability.","title":"PDK"},{"location":"flow/#_73","text":"","title":"\u6982\u8ff0"},{"location":"flow/#_74","text":"\u4e0a\u6e38\u5230\u4e0b\u6e38","title":"\u751f\u6001"},{"location":"flow/#_75","text":"(59 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) PDK\u4e2d\u7684Design Layer\u548cMask Layer\u4ee5\u53caFEOL\u548cBEOL - \u77e5\u4e4e [!WARNING] \u6bcf\u4e2aPDK\u540d\u79f0\u4f1a\u6709\u4e9b\u4e0d\u4e00\u6837","title":"\u91d1\u5c5e\u5c42"},{"location":"flow/#aa","text":"\u79bb\u5b50\u6ce8\u5165\u7684\u4e3b\u8981\u4f4d\u7f6e","title":"AA"},{"location":"flow/#poly","text":"\u591a\u6676\u7845\u6750\u8d28\uff0c\u7535\u538b\u5c31\u662f\u538b\u5728\u4ed6\u4e0a\u9762 gate \u548c poly \u7684\u533a\u522b\uff1a poly\u6307\u7684\u662f\u591a\u6676\u7845\u8fd9\u79cd\u6750\u6599\uff0cgate\u6307\u7684\u662fmos\u7ba1\u7684\u6805\u6781\u3001\u6e90\u7ea7\u3001\u6f0f\u7ea7\u4e2d\u7684\u6805\u6781 \u5728\u5f88\u591a\u5c3a\u5bf8\u7684\u5de5\u827a\u4e2d\uff0cmos\u7ba1\u7684\u6805\u6781\u662f\u7528poly\u8fd9\u79cd\u6750\u6599\u5236\u4f5c\u7684\u3002 \u4f46\u662fpoly\u4e0d\u4ec5\u53ef\u4ee5\u7528\u5728\u6805\u6781\u8fd9\u4e2a\u5730\u65b9\uff0c\u5728\u4e00\u4e9b\u5c0f\u7684cell\u4e2d\uff0cpoly\u53ef\u4ee5\u7528\u6765\u505a\u77ed\u8ddd\u79bb\u7684\u5bfc\u7ebf\u8d77\u8fde\u63a5\u7684\u4f5c\u7528\uff0c\u4ee5\u6b64\u6765\u51cf\u5c11\u8fd9\u4e2acell\u6240\u7528\u7684metal\u7684\u5c42\u6570\u3002","title":"POLY"},{"location":"flow/#pc","text":"poly connect layer","title":"PC"},{"location":"flow/#ct","text":"\u4e0b\u9762\u6676\u4f53\u7ba1Drain/Source\u8ddf\u4e0a\u9762\u91d1\u5c5e\u7ebf\u7684\u8fde\u63a5\u5c42","title":"CT"},{"location":"flow/#gt","text":"gate","title":"GT"},{"location":"flow/#mx","text":"\u91d1\u5c5e\u5c42","title":"Mx"},{"location":"flow/#vx","text":"\u8fc7\u5b54","title":"Vx"},{"location":"flow/#fin","text":"for FinFET","title":"Fin"},{"location":"flow/#_76","text":"","title":"\u6587\u4ef6\u6c47\u603b"},{"location":"flow/#spcdl","text":"\u6a21\u62df\u7f51\u8868 cdl \u57fa\u672c\u662f spcie \u683c\u5f0f\u7684\uff0c\u7565\u6709\u4e0d\u540c\uff0c\u4e3b\u8981\u662f\u7528\u6765\u505aLVS\u7684\uff0c\u53ea\u5305\u542b LVS \u4e2d\u9700\u8981\u6bd4\u8f83\u7684\u53c2\u6570\u3002\u901a\u8fc7\u5b50\u7535\u8def\u7684\u5f62\u5f0f\u6765\u5199\u7684\uff0c\u5373\u4f7f\u662f\u9876\u5c42\u5355\u5143\uff0c\u4e5f\u8981\u7528\u5b50\u7535\u8def\u5f62\u5f0f\u3002 spice\u5219\u7565\u6709\u4e0d\u540c\uff0c\u9876\u5c42\u6a21\u5757\u6ca1\u6709\u5b50\u7535\u8def\u7684\u5916\u6846\u3002\u4e5f\u53ef\u4ee5\u7528\u6765\u505aLVS\uff0c\u9700\u8981\u624b\u52a8\u63d0\u53d6\u3002\u76f4\u63a5\u63d0\u53d6\u7684\u4e3acdl\u5f62\u5f0f\u7684\u3002spice\u8fd8\u53ef\u4ee5\u7528\u6765==\u4eff\u771f==\u3002","title":"sp/cdl"},{"location":"flow/#_77","text":"\u884c\u7c7b\u578b \uff1a\u4ee5 * \u5f00\u5934\u4e3a\u6ce8\u91ca\uff0c + \u8868\u793a\u4e0a\u4e00\u884c\u7eed\u884c\uff1b . \u5f00\u5934\u662f\u63a7\u5236\u8bed\u53e5\uff0c\u5982 .TITLE \u3001 .LIB \u3001 .PARAM \u3001 .OP \u3001 .AC \u3001 .TRAN \u3001 .TEMP \u3001 .OPTION \u3001 .PRINT \u7b49\u3002 \u5143\u4ef6\u8bed\u6cd5 \uff1a\u9996\u5b57\u6bcd\u533a\u5206\u5668\u4ef6\u7c7b\u578b\uff0c\u540e\u63a5\u8282\u70b9\u5217\u8868\u548c\u53c2\u6570\uff1b\u5e38\u89c1\u5982 Rname n1 n2 value \u3001 Cname n1 n2 value \u3001 Mname nd ng ns nb model L=... W=... \u3001 Vname n+ n- type(...) \u3002 \u5b50\u7535\u8def \uff1a\u7528 .SUBCKT name pin1 pin2 ... \u5b9a\u4e49\uff0c\u5185\u90e8\u53ef\u5b9e\u4f8b\u5316\u5668\u4ef6\u6216\u5176\u4ed6\u5b50\u7535\u8def\uff0c\u7ed3\u675f\u7528 .ENDS name \u3002\u5b9e\u4f8b\u5316\u8bed\u6cd5\u4e3a Xname node... subckt_name [\u53c2\u6570] \u3002 \u6a21\u578b\u4e0e\u5e93 \uff1a\u901a\u8fc7 .MODEL \u5b9a\u4e49\u7b80\u5355\u6a21\u578b\uff0c\u6216\u7528 .LIB filepath libname \u5f15\u7528\u5de5\u827a\u5e93\uff1b\u8c03\u7528\u65f6\u5728\u5668\u4ef6\u884c\u5199\u6a21\u578b\u540d\u3002 \u5206\u6790\u4e0e\u8f93\u51fa \uff1a\u5728\u4e3b\u4f53\u7ed3\u6784\u540e\u653e\u7f6e\u5206\u6790\u6307\u4ee4\uff08\u5982 .DC \u3001 .TRAN \uff09\u548c\u8f93\u51fa\u63a7\u5236\uff08\u5982 .PRINT \u3001 .MEASURE \uff09\uff0c\u6587\u4ef6\u4ee5 .END \u7ed3\u675f\u3002 \u53c2\u8003\uff1a \u3010HSPICE\u3011\u8f93\u5165\u7f51\u8868\u6587\u4ef6 --- \u57fa\u672c\u5185\u5bb9_hspice\u5199\u7f51\u8868-CSDN\u535a\u5ba2","title":"\u8bed\u6cd5"},{"location":"flow/#lef","text":"\uff08library exchange format\uff09, \u53eb\u5e93\u4ea4\u6362\u683c\u5f0f\uff0c \u5b83\u662f\u63cf\u8ff0\u5e93\u5355\u5143\u7684\u7269\u7406\u5c5e\u6027\uff0c\u5305\u62ec\u7aef\u53e3\u4f4d\u7f6e\u3001\u5c42\u5b9a\u4e49\u548c\u901a\u5b54\u5b9a\u4e49\u3002 \u5b83\u62bd\u8c61\u4e86\u5355\u5143\u7684\u5e95\u5c42\u51e0\u4f55\u7ec6\u8282\uff0c\u63d0\u4f9b\u4e86\u8db3\u591f\u7684\u4fe1\u606f\uff0c\u4ee5\u4fbf\u5141\u8bb8\u5e03\u7ebf\u5668\u5728\u4e0d\u5bf9\u5185\u90e8\u5355\u5143\u7ea6\u675f\u6765\u8fdb\u884c\u4fee\u8ba2\u7684\u57fa\u7840\u4e0a\u8fdb\u884c\u5355\u5143\u8fde\u63a5\u3002 \u5305\u542b\u4e86==\u5de5\u827a\u7684\u6280\u672f\u4fe1\u606f==\uff0c\u5982\u5e03\u7ebf\u7684\u5c42\u6570\u3001\u6700\u5c0f\u7684\u7ebf\u5bbd\u3001\u7ebf\u4e0e\u7ebf\u4e4b\u95f4\u7684\u6700\u5c0f\u8ddd\u79bb\u4ee5\u53ca\u6bcf\u4e2a\u88ab\u9009\u7528 cell\uff0cBLOCK\uff0cPAD \u7684\u5927\u5c0f\u548c pin \u7684\u5b9e\u9645\u4f4d\u7f6e\u3002 cell\uff0cPAD \u7684\u8fd9\u4e9b\u4fe1\u606f\u7531\u5382\u5bb6\u63d0\u4f9b\u7684 LEF \u6587\u4ef6\u7ed9\u51fa\uff0c\u81ea\u5df1\u5b9a\u5236\u7684 BLOCK \u7684 LEF \u6587\u4ef6\u63cf\u8ff0\u7ecf ABSTRACT \u540e\u751f\u6210\uff0c\u53ea\u8981\u628a\u8fd9\u4e24\u4e2a LEF \u6587\u4ef6\u6574\u5408\u8d77\u6765\u5c31\u53ef\u4ee5\u4e86\u3002 \u6848\u4f8b DATABASE MICRONS 2000 \u8868\u793a 1 \u5fae\u7c73 = 2000DBU\u3002 \u6709\u4e9b.lef\u4f1a\u5b9a\u4e49\u4e3a DISTANCE MICRONS <dbu> MANUFACTURINGGRID 0.0005 ; 0.0005 \u5fae\u7c73 = 1/2000 \u5fae\u7c73\uff0c\u8bf4\u660e\u6700\u5c0f\u7f51\u683c\u662f 1 DBU\u3002 LAYER Metal1 TYPE ROUTING ; DIRECTION HORIZONTAL ; PITCH 0.19 0.19 ; WIDTH 0.06 ; AREA 0.02 ; SPACINGTABLE PARALLELRUNLENGTH 0 WIDTH 0 0.06 WIDTH 0.1 0.1 WIDTH 0.75 0.25 WIDTH 1.5 0.45 ; SPACING 0.09 ENDOFLINE 0.09 WITHIN 0.025 ; END Metal1 LAYER Via1 TYPE CUT ; SPACING 0.07 ; WIDTH 0.07 ; END Via1 SITE CoreSite CLASS CORE ; SIZE 0.2 BY 1.71 ; END CoreSite","title":"LEF"},{"location":"flow/#def","text":"\uff08design exchange format\uff09\uff0c\u53eb\u8bbe\u8ba1\u4ea4\u6362\u683c\u5f0f \u5b83\u63cf\u8ff0\u7684\u662f \u5b9e\u9645\u7684\u8bbe\u8ba1\uff0c\u5bf9\u5e93\u5355\u5143\u53ca\u5b83\u4eec\u7684\u4f4d\u7f6e\u548c\u8fde\u63a5\u5173\u7cfb\u8fdb\u884c\u4e86\u5217\u8868\uff0c\u4f7f\u7528 DEF \u6765\u5728\u4e0d\u540c\u7684\u8bbe\u8ba1\u7cfb\u7edf\u95f4\u4f20\u9012\u8bbe\u8ba1\uff0c\u540c\u65f6\u53c8\u53ef\u4ee5\u4fdd\u6301\u8bbe\u8ba1\u7684\u5185\u5bb9\u4e0d\u53d8\u3002DEF \u4e0e\u53ea\u4f20\u9012\u51e0\u4f55\u4fe1\u606f\u7684 GDSII \u4e0d\u4e00\u6837\u3002\u5b83\u8fd8\u7ed9\u51fa\u4e86\u5668\u4ef6\u7684\u7269\u7406\u4f4d\u7f6e\u5173\u7cfb\u548c\u65f6\u5e8f\u9650\u5236\u7b49\u4fe1\u606f\u3002 \u6848\u4f8b\uff1a \u7248\u56fe\u9762\u79ef DIEAREA ( 0 0 ) ( 390800 383040 ) ; \u6570\u5b57\u6807\u51c6\u5355\u5143\u884c\u4fe1\u606f\uff1a ROW ROW_93 CoreSite 0 318060 N DO 977 BY 1 STEP 400 0 ROW ROW_93\uff1a\u884c\u540d\uff08\u552f\u4e00\u6807\u8bc6\uff09\u3002 CoreSite\uff1a\u5f15\u7528\u7684 SITE \u7c7b\u578b\uff08\u5728 LEF \u91cc\u5b9a\u4e49\u5355\u5143\u9ad8\u5ea6/\u5bf9\u9f50\u7f51\u683c\uff09\u3002 0 318060\uff1a\u884c\u8d77\u70b9\u5750\u6807 (x y)\u3002 N \u6216 FS\uff1a\u884c\u7684\u671d\u5411/\u7ffb\u8f6c\u3002N=\u4e0d\u7ffb\u8f6c\u671d\u4e0a\uff0cFS=\u6cbf X \u8f74\u7ffb\u8f6c\u4e14\u884c\u65b9\u5411\u53cd\u5411\u3002 DO 977 BY 1\uff1a\u91cd\u590d\u6b21\u6570\uff0cX \u65b9\u5411 977 \u4e2a site\uff0cY \u65b9\u5411 1 \u884c\u3002 STEP 400 0\uff1a\u76f8\u90bb\u91cd\u590d\u7684\u6b65\u957f\uff08X \u6b65\u957f 400\uff0cY \u6b65\u957f 0\uff09\uff0c\u5bf9\u5e94 site \u5bbd\u5ea6\u548c\u884c\u95f4\u8ddd\u3002 \u6bcf\u884c\u672b\u5c3e ;\uff1a\u8bed\u53e5\u7ed3\u675f\u3002 \u4e3a\u4ec0\u4e48\u662f STEP 400 0? \u5df2\u77e5\uff1a UNITS DISTANCE MICRONS 2000 CoreSite \u5bbd\u5ea6 0.2 \u5fae\u7c73 \u2192 0.2 * 2000 = 400 DBU\uff0c\u56e0\u6b64 X \u6b65\u957f\u5199\u6210 400 TRACK \u4fe1\u606f\uff1a TRACKS X 200 DO 977 STEP 400 LAYER Metal9 ; \u5728 X \u65b9\u5411\u7684\u626b\u63cf\u7ebf\u4e0a\u653e\u7f6e 977 \u6761\u5e73\u884c\u4e8e Y \u8f74\u7684\u8f68\u8ff9\uff0c\u8d77\u59cb\u4e8e x=200\uff08DBU\uff09\uff0c\u76f8\u90bb\u8f68\u8ff9\u7684\u95f4\u8ddd 400\uff08DBU\uff09\uff0c\u9002\u7528\u4e8e Metal9\u3002 TRACKS Y 950 DO 503 STEP 760 LAYER Metal9 ; \u5728 Y \u65b9\u5411\u7684\u626b\u63cf\u7ebf\u4e0a\u653e\u7f6e 503 \u6761\u5e73\u884c\u4e8e X \u8f74\u7684\u8f68\u8ff9\uff0c\u8d77\u59cb\u4e8e y=950\uff08DBU\uff09\uff0c\u95f4\u8ddd 760\uff08DBU\uff09\uff0c\u9002\u7528\u4e8e Metal9\u3002 \u6ce8\u610f\uff0c\u6839\u636eTRACK\u7b97\u9762\u79ef\u4e0d\u662f\uff1a200+977*400 = 391000 \u800c\u662f\uff1a \u8fd9\u4e2a\u53ef\u4ee5\u4e0d\u7b49\u4e8ediearea GCELLGRID X 0 DO 65 STEP 6000 ; GCELLGRID X 384000 DO 2 STEP 6800 ; GCell \uff0865-1\uff09*6000 = 384000 384000+6800 = 390800 == die_are.width","title":"DEF"},{"location":"flow/#lib","text":"\u6587\u672c\u683c\u5f0f: .lib \u6587\u4ef6\u901a\u5e38\u662f\u6587\u672c\u6587\u4ef6\uff0c\u4f7f\u7528\u4eba\u7c7b\u53ef\u8bfb\u7684 ASCII \u6587\u672c\u6765\u63cf\u8ff0\u3002 \u6807\u51c6\u5316: .lib \u6587\u4ef6\u4f7f\u7528\u7684\u662f Liberty \u683c\u5f0f \uff0c\u8fd9\u662f\u4e00\u4e2a\u4e1a\u754c\u6807\u51c6\uff0c\u7528\u4e8e\u63cf\u8ff0\u7535\u5b50\u7535\u8def\u5e93\u7684\u6027\u80fd\u3002 \u53ef\u643a\u5e26\u6027\u548c\u53ef\u8bfb\u6027: \u7531\u4e8e\u5b83\u662f\u4e00\u4e2a\u6587\u672c\u6587\u4ef6\uff0c\u6240\u4ee5\u5f88\u5bb9\u6613\u901a\u8fc7\u6587\u672c\u7f16\u8f91\u5668\u67e5\u770b\u548c\u4fee\u6539\uff0c\u5e76\u4e14\u5bb9\u6613\u5728\u4e0d\u540c\u7684\u8bbe\u8ba1\u5de5\u5177\u548c\u5e73\u53f0\u4e4b\u95f4\u8f6c\u79fb\u3002 \u7528\u9014: Liberty \u6587\u4ef6\u4e3b\u8981\u7528\u4e8e\u903b\u8f91\u5408\u6210\u548c\u9759\u6001\u65f6\u5e8f\u5206\u6790\uff08STA\uff09\u3002\u5b83\u5305\u542b\u6709\u5173\u5355\u5143\uff08\u5982\u95e8\u3001\u89e6\u53d1\u5668\u7b49\uff09\u7684\u65f6\u5e8f\u548c\u529f\u8017\u7279\u6027 \u8fde\u7ebf\u8d1f\u8f7d\u6a21\u578b\uff08wire load models\uff09\uff1a\u7535\u963b\u3001\u7535\u5bb9\u3001\u9762\u79ef\u3002 \u5de5\u4f5c\u73af\u5883/\u6761\u4ef6\uff08Operating conditions\uff09:\u5236\u7a0b\uff08process\uff09\uff08\u7535\u538b\u548c\u6e29\u5ea6\u7684\u6bd4\u4f8b\u56e0\u6570k\uff0c\u8868\u793a\u4e0d\u540c\u7684\u73af\u5883\u4e4b\u95f4\uff0c\u5404\u53c2\u6570\u7f29\u653e\u7684\u6bd4\u4f8b\uff09 \u8bbe\u8ba1\u89c4\u5219\u7ea6\u675f\uff08Design \uff09:\u6700\u5927\u6700\u5c0f\u7535\u5bb9\u3001\u6700\u5927\u6700\u5c0f\u8f6c\u6362\u65f6\u95f4\u3001\u6700\u5927\u6700\u5c0f\u6247\u51fa\u3002 \u5ef6\u8fdf\u6a21\u578b\uff1a\u6307\u660e\u5728\u8ba1\u7b97\u5ef6\u8fdf\u65f6\u7528\u7684\u90a3\u4e2a\u6a21\u578b\uff0c\u4e3b\u8981\u6709generic_cmos(\u9ed8\u8ba4\u503c)\u3001table-lookup(\u975e\u7ebf\u6027\u6a21\u578b)\u3001piecewise-cmos(optional)\u3001dcm(Delay Calculation Module)\u3001polynomial\u3002\u8fd9\u4e2a\u5e93\u4f7f\u7528\u7684\u975e\u7ebf\u6027\u6a21\u578b\u3002 Design Compiler\u5de5\u5177\u672c\u8eab\u662f\u6ca1\u6709\u5355\u4f4d\u7684\u3002\u7136\u800c\u5728\u5efa\u7acb\u5de5\u827a\u5e93\u548c\u4ea7\u751f\u62a5\u544a\u65f6\uff0c\u5fc5\u987b\u8981\u6709\u5355\u4f4d\u3002\u5e93\u4e2d\u67096\u4e2a\u5e93\u7ea7\u5c5e\u6027\u5b9a\u4e49\u5355\u4f4d:time_ unit(\u65f6\u95f4\u5355\u4f4d)\u3001voltage_unit(\u7535\u538b\u5355\u4f4d)\u3001current_ unit(\u7535\u6d41\u5355\u4f4d)\u3001pulling_resistance_unit(\u4e0a/\u4e0b\u62c9\u7535\u963b\u5355\u4f4d)\u3001capacitive_load_unit(\u7535\u5bb9\u8d1f\u8f7d\u5355\u4f4d)\u3001leakage_power_unit(\u6f0f\u7535\u529f\u8017\u5355\u4f4d)\u3002 I/Opad\u5c5e\u6027\uff08pad attributes\uff09\uff1a\u4e3b\u8981\u5c31\u662f\u5b9a\u4e49I/O\u5f15\u811a\u7684\u7535\u5e73\u5c5e\u6027\uff0c\u544a\u8bc9\u4f60\u8f93\u5165\u662fCOMS\u8fd8\u662fTTL\uff0c\u4ec0\u4e48\u65f6\u5019\u8fbe\u5230\u9ad8\u7535\u5e73\u3001\u4ec0\u4e48\u65f6\u5019\u662f\u4f4e\u7535\u5e73\u3002 \u7ebf\u8d1f\u8f7d\u6a21\u578b\uff08wire-loads\uff09 DC\u91c7\u7528wire-load\u6a21\u578b\u5728 \u5e03\u5c40\u524d \u9884\u4f30\u8fde\u7ebf\u7684\u5ef6\u65f6\u3002\u901a\u5e38\uff0c\u5728\u5de5\u827a\u5e93\u4e2d\uff0c\u6839\u636e\u4e0d\u540c\u7684\u82af\u7247\u9762\u79ef\u7ed9\u51fa\u4e86\u51e0\u79cd\u6a21\u578b\uff08\u4e0a\u56fe\u6240\u793a\uff09\u3002\u8fd9\u4e9b\u6a21\u578b\u5b9a\u4e49\u4e86 \u7535\u5bb9\u3001\u7535\u963b\u4e0e\u9762\u79ef\u56e0\u5b50 \u3002\u6b64\u5916\uff0c\u5bfc\u7ebf\u8d1f\u8f7d\u6a21\u578b\u8fd8\u8bbe\u7f6e\u4e86slope\u4e0efanout_length\uff0cfanout-length\u8bbe\u7f6e\u4e86\u4e0e\u6247\u51fa\u6570\u76f8\u5173\u7684\u5bfc\u7ebf\u7684\u957f\u5ea6\u3002 \u6709\u65f6\u5019\uff0c\u9664\u4e86\u6247\u51fa\u4e0e\u957f\u5ea6\uff0c\u8be5\u5c5e\u6027\u8fd8\u5305\u62ec\u5176\u4ed6\u53c2\u6570\u7684\u503c\uff08\u8fd9\u4e2a\u5de5\u827a\u5e93\u6ca1\u6709\uff09\uff0c\u4f8b\u5982average_capacitance\u3001standard_deviation\u4e0enumber_of_nets\uff0c\u5728DC\u4ea7\u751f\u5bfc\u7ebf\u8d1f\u8f7d\u6a21\u578b\u65f6\u4f1a\u81ea\u52a8\u5199\u51fa\u8fd9\u4e9b\u503c\u3002\u5bf9\u4e8e\u8d85\u8fc7fanout-length\u5c5e\u6027\u7684\u8282\u70b9\uff0c\u53ef\u5c06\u8be5\u5bfc\u7ebf\u5206\u6210\u659c\u7387\u4e0d\u540c\u7684\u51e0\u6bb5\uff0c\u4ee5\u786e\u5b9a\u5b83\u7684\u503c \u6bd4\u4f8b\u7f29\u653e\u56e0\u5b50\uff08k-factors\uff09 \u6807\u51c6\u5355\u5143 \u8f93\u5165\u5f15\u811a\u7684fanout-load\u5c5e\u6027\u3001\u8f93\u51fa\u5f15\u811a\u7684max_fanout\u5c5e\u6027\u3001\u8f93\u5165\u6216\u8f93\u51fa\u5f15\u811a\u7684max_transition\u5c5e\u6027\u3001\u8f93\u51fa\u6216\u8005inout\u5f15\u811a\u7684max_capacitance\u5c5e\u6027 \u5982\u679c\u67d0\u4e2a\u5355\u5143\u7684\u8f93\u51fa\u6700\u5927\u53ea\u80fd\u63a50.2pF\u7684\u8d1f\u8f7d\uff0c\u4f46\u5728\u5b9e\u9645\u7efc\u5408\u7684\u7f51\u8868\u4e2d\u5374\u8fde\u63a5\u4e860.3pF\u7684\u8d1f\u8f7d\uff0c\u8fd9\u65f6\u5019\u7efc\u5408\u5de5\u5177\u5c31\u4f1a\u62a5\u51faDRC\u9519\u8bef \u901a\u5e38\uff0cfanout_load\u4e0emax_fanout\u4e00\u8d77\u4f7f\u7528max_transition\u4e0emax_capacitance\u4e00\u8d77\u4f7f\u7528\u3002 \u5982\u679c\u4e00\u4e2a\u8282\u70b9\u7684\u6247\u51fa\u4e3a4\uff0c\u5b83\u9a71\u52a83\u4e2a\u4e0e\u975e\u95e8\uff0c\u6bcf\u4e2a\u4e0e\u975e\u95e8\u7684fanout-load\u662f2\uff0c\u5219\u8fd9\u4e09\u4e2a\u4e0e\u975e\u95e8\u65e0\u6cd5\u88ab\u9a71\u52a8(\u56e0\u4e3a3*2>4)\u3002","title":"Lib"},{"location":"flow/#_78","text":"Tcl\u4e0eDesign Compiler \uff08\u4e94\uff09\u2014\u2014\u7efc\u5408\u5e93\uff08\u65f6\u5e8f\u5e93\uff09\u548cDC\u7684\u8bbe\u8ba1\u5bf9\u8c61 - IC_learner - \u535a\u5ba2\u56ed","title":"\u53c2\u8003"},{"location":"flow/#db","text":".lib\u6587\u4ef6\uff0c\u7ecf\u8fc7LC\u7f16\u8bd1\u540e\uff0c\u4ea7\u751f.db\u6587\u4ef6\u3002 \u4e0d\u53ef\u8bfb","title":"DB"},{"location":"flow/#itf-ict","text":"\u5de5\u827a\u53c2\u6570\u6587\u4ef6\uff0c\u8bb0\u5f55\u4e86\u6bcf\u5c42\u6750\u6599\u7684\u7535\u963b\u7387\u3001\u4ecb\u7535\u5e38\u6570\u3001\u6e29\u5ea6\u7cfb\u6570\u3001\u6700\u5c0f\u5bbd\u5ea6\u7b49\u8be6\u7ec6\u4fe1\u606f\u3002EDA\u5de5\u5177\u6ca1\u6709\u76f4\u63a5\u4f7f\u7528\u8fd9\u7c7b\u6587\u4ef6\u8fdb\u884cRC\u7684\u62bd\u53d6\uff0c\u56e0\u4e3a\u8ba1\u7b97\u91cf\u662f\u5de8\u5927\u7684\uff0c\u5c06\u4e25\u91cd\u5f71\u54cdEDA\u5de5\u5177\u7684\u901f\u5ea6\u3002 itf \uff08S\u5bb6\u5de5\u5177\u7528\u5230\u7684\u4e92\u8054\u5de5\u827a\u683c\u5f0f\u6587\u4ef6\uff09 ict \u6587\u4ef6\uff08C\u5bb6\u5de5\u5177\u7528\u5230\u7684\u4e92\u8fde\u5de5\u827a\u683c\u5f0f\u6587\u4ef6\uff09 \u4e92\u8fde\u7ebf\u5de5\u827a\u6587\u4ef6\uff0c\u4e3b\u8981\u5305\u62ec\uff1a \u5de5\u827a\u53c2\u6570\uff1a\u6bd4\u5982\u91d1\u5c5e\u7684\u539a\u5ea6\uff0c\u91d1\u5c5e\u5c42\u7684\u65b9\u5757\u7535\u963b\u503c\uff0c\u4ecb\u8d28\u5c42\u7684\u539a\u5ea6\uff0c\u4ecb\u8d28\u5c42\u7684\u4ecb\u7535\u5e38\u6570\u7b49\u3002 \u5de5\u827a\u6548\u5e94\u7cfb\u6570\u548cPVT\u7cfb\u6570\uff1a\u6bd4\u5982\u7ebf\u5bbd\u589e\u5927\u6548\u5e94\uff0c\u6e29\u5ea6\u7cfb\u6570\u7b49\u3002 ICT \u548c ITF \u6587\u4ef6\u53ef\u4ee5\u76f8\u4e92\u8f6c\u6362 \u4e0d\u540c\u91d1\u5c5e\u5c42\u6709\u4e0d\u540c\u7684\u5bf9\u5e94 .ict/itf \u6587\u4ef6","title":"ITF, ICT"},{"location":"flow/#tluplus-captable","text":"2D model \u4e3a\u4e86\u51cf\u5c11RC\u62bd\u53d6\u8fc7\u7a0b\u4e2d\u7684\u8ba1\u7b97\u91cf\uff0c\u8282\u7701RC\u62bd\u53d6\u7684\u65f6\u95f4\uff0c\u6211\u4eec\u4e00\u822c\u4e0d\u76f4\u63a5\u4f7f\u7528\u8fd9\u79cd\u6587\u4ef6\u800c\u662f\u5148\u5c06\u5176\u8f6c\u6362\u6210 \u67e5\u627e\u8868 \u6587\u4ef6\uff08TLU+\u4ee5\u53cacapTable\uff09\u3002PR\u5de5\u5177\u6839\u636e\u5bfc\u7ebf\u7684\u957f\u5ea6\u548c\u5bbd\u5ea6\u67e5\u8868\u5373\u53ef\u5f97\u5230\u7535\u963b\u7535\u5bb9\u503c\uff0c\u867d\u7136\u8fc7\u7a0b\u4e2d\u4e5f\u8981\u8ba1\u7b97\u4e00\u4e9b\u7cfb\u6570\u7684\u5f71\u54cd(\u6bd4\u5982\u6e29\u5ea6\u7cfb\u6570)\uff0c\u4f46\u8ba1\u7b97\u91cf\u5df2\u7ecf\u5927\u5e45\u964d\u4f4e\u4e86\u3002 tluplus S\u5bb6PR\u5de5\u5177\uff08 ICC2 \uff09\u7528\u7684net\u7535\u963b\u7535\u5bb9\u67e5\u627e\u8868\uff0ctlu\u5347\u7ea7\u7248\u683c\u5f0f itf\u6587\u4ef6\u53ef\u4ee5\u8f6c\u6362\u4e3a tluplus \u901a\u8fc7 grdgenxo \u547d\u4ee4\uff0c capTable captable\u7684\u7cbe\u5ea6\u4f4e\u4e8eqrcTechfile C\u5bb6PR\u5de5\u5177\uff08Innovous\uff09\u7528\u7684net\u7535\u963b\u7535\u5bb9\u67e5\u627e\u8868 ict \u6587\u4ef6\u53ef\u4ee5\u8f6c\u6362\u4e3acaptable\u6587\u4ef6 \u901a\u8fc7 generateCapTbl \u547d\u4ee4\uff0c generateCapTbl \u662fInnovus\u5b89\u88c5\u5305\u91cc\u9762\u7684\u4e00\u4e2a\u7a0b\u5e8f captable\u7684\u751f\u6210\u8fc7\u7a0b\u5c31\u662f\u7531ict\u4e2d\u7684\u5de5\u827a\u53c2\u6570\u6309\u7167\u4e00\u4e9b\u7279\u5b9a\u7684\u5bfc\u7ebf\u5c3a\u5bf8\u8ba1\u7b97\u51fa\u76f8\u5e94\u7535\u963b\u7535\u5bb9\u503c\u7684\u8fc7\u7a0b\u3002 tcl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_min.ict -output LIB/captable/cmin.captbl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_typ.ict -output LIB/captable/typ.captbl generateCapTbl -lef tech.lef -ict LIB/ICT/qrc_max.ict -output LIB/captable/cmax.captbl","title":"tluplus, capTable"},{"location":"flow/#nxtgrdqrctechfile","text":"3D model ict \u6587\u4ef6\u53ef\u4ee5\u4f7f\u7528 techgen \u547d\u4ee4\uff08qrc\uff09\u751f\u6210 qrcTechFile \uff0cqrc\u5403 qrcTechFile \u53ef\u4ee5\u62bd\u53d6 spef qrcTechFile \u7531 ict \u6587\u4ef6\u751f\u6210\uff0c\u5176\u5185\u5bb9\u4e3b\u8981\u662f\u7535\u5bb9\u7535\u963b\u7684\u67e5\u627e\u8868\uff0c\u901a\u5e38\u7531\u534a\u5bfc\u4f53\u5382\u63d0\u4f9b\u3002 \u4e3a\u4e86\u63d0\u9ad8RC\u63d0\u53d6\u7684\u7cbe\u5ea6\uff0c\u6211\u4eec\u4f1a\u4f7f\u7528\u66f4\u52a0\u7cbe\u786e\u7684RC\u63d0\u53d6\u5f15\u64ce\u6216\u8005RC\u63d0\u53d6\u5de5\u5177\uff08\u5982 StarRC \uff09\uff0c\u5b83\u4eec\u7684\u8f93\u5165\u662f nxtgrd / qrcTechfile \u6587\u4ef6\u3002\u540c\u6837\uff0c\u5b83\u4eec\u4e5f\u53ef\u4ee5\u7531 itf \u548c ict \u6587\u4ef6\u8f6c\u6362\u800c\u6210\uff0c\u7528\u7684\u547d\u4ee4\u5206\u522b\u662f Techgen \u548c grdgenxo \u3002 32nm\u53ca\u4ee5\u4e0a\u5de5\u827a\uff0c\u8981\u4e48\u7528 qrcTechfile \u6587\u4ef6\uff0c\u8981\u4e48\u7528 captable \u3002\u82e5 qrcTechfile \u548c captable \u90fd\u6ca1\u6709\uff0cInnovus\u4f1a\u5229\u7528\u9ed8\u8ba4\u5de5\u827a\u53c2\u6570\u751f\u6210\u4e00\u4e2acaptable\uff0c\u4f46\u7cbe\u5ea6\u4f1a\u5dee\u5f88\u591a\u3002 32nm\u53ca\u4ee5\u4e0b\u66f4\u5148\u8fdb\u5de5\u827a\u5219\u5fc5\u987b\u8981 qrcTechfile \u3002","title":"nxtgrd\uff0cqrcTechFile"},{"location":"flow/#sdf","text":"(Standard delay format), \u53eb\u6807\u51c6\u5ef6\u65f6\u683c\u5f0f\uff0c\u662f IEEE \u6807\u51c6\uff0c\u5b83\u63cf\u8ff0\u8bbe\u8ba1\u4e2d\u7684\u65f6\u5e8f\u4fe1\u606f\uff0c\u6307\u660e\u4e86\u6a21\u5757\u7ba1\u811a\u548c\u7ba1\u811a\u4e4b\u95f4\u7684\u5ef6\u8fdf\u3001\u65f6\u949f\u5230\u6570\u636e\u7684\u5ef6\u8fdf\u548c\u5185\u90e8\u8fde\u63a5\u5ef6\u8fdf\u3002","title":"SDF"},{"location":"flow/#gds","text":"\u901a\u7528\u7684\u7248\u56fe\u6587\u4ef6\uff0c\u53ef\u4ee5\u8ba4\u4e3a\u8be5\u6587\u4ef6\u4e0d\u53d7\u9650\u4e8eEDA\u5de5\u5177\u548c\u5382\u5546\u3002 \u6570\u5b57\u6a21\u5757\u751f\u6210\u7ed3\u675f\u540e\uff0c\u5c06\u5176\u751f\u6210\u4e3a.gds\u518d\u5bfc\u5165\u5230\u7248\u56fe\u5de5\u5177\uff08\u6bd4\u5982Virtuoso\uff09\u4e2d\u3002\u5728\u82af\u7247\u7248\u56fe\u753b\u5b8c\u540e\uff0c\u4e5f\u662f\u5c06\u5176\u751f\u6210\u4e3a.gds\u63d0\u4ea4\u6d41\u7247\u3002","title":"GDS"},{"location":"flow/#map","text":"\u7248\u56fe\u8f6c\u6362\u6587\u4ef6 \u5728\u7248\u56fe\u8f6c\u6362\u65f6\uff0c\u7ecf\u5e38\u7528\u5230.map\u6587\u4ef6\uff0c\u5176\u8bf4\u660e\u5404\u5c42\u7684\u540d\u79f0\u3001\u4f5c\u7528\u3001GDS\u5c42\u5e8f\u53f7\u7b49\u7b49\u3002 \u5728Innovus\u5bfc\u51fa\u7248\u56fe\u65f6\u9700\u8981\u4e00\u4e2a\u53c2\u8003.map\u6587\u4ef6\u3002\u4f46\u662f\u5176\u5b9e\u6709\u82e5\u5e72\u4e2a.map\u6587\u4ef6\uff0c\u5728\u4e0d\u540c\u5730\u65b9\u4f7f\u7528\u7684\u3002\u56e0\u6b64\u9700\u8981\u6839\u636e\u5185\u5bb9\u8fdb\u884c\u533a\u5206","title":"map"},{"location":"flow/#innovusdat","text":"\u4fdd\u5b58\u6587\u4ef6","title":"Innovus.dat"},{"location":"flow/#map-layermap","text":"\u5728gds\u5bfc\u5165\u5bfc\u51fa\u7684\u65f6\u5019\u4f1a\u7528\u5230\u4e00\u4e9bmap\uff08\u6620\u5c04\uff09\u6587\u4ef6 \u5728starRC\u751f\u6210 .spef \u6587\u4ef6\u65f6\u4e5f\u4f1a\u7528\u5230\u4e00\u4e2a .map \u6587\u4ef6","title":"\u5404\u79cdmap, layermap"},{"location":"flow/#spef","text":"\u5bc4\u751f\u53c2\u6570\u7f51\u8868","title":"spef"},{"location":"flow/#nxtgrd","text":"\u548c\u5bc4\u751f\u53c2\u6570\u63d0\u53d6\u76f8\u5173\uff0c\u5728 starRC \u4e2d\u4f7f\u7528","title":"nxtgrd"},{"location":"flow/#_79","text":"","title":"\u5de5\u827a\u7c7b\u578b"},{"location":"flow/#planar","text":"","title":"Planar"},{"location":"flow/#finfet","text":"Finfet\u7535\u6d41\u6a21\u578b\u91ccfin, finger, multiplier\u6307\u7684\u662f\u4ec0\u4e48\u554a\uff1f - \u77e5\u4e4e (67 \u5c01\u79c1\u4fe1 / 80 \u6761\u6d88\u606f) \u6765\uff0c\u4e00\u5757\u4e86\u89e3\u4e0b\u534a\u5bfc\u4f53\u5de5\u827aFinFET - \u77e5\u4e4e \u6df1\u5ea6\u89e3\u6790finFET\u8bbe\u8ba1\u89c4\u5219 - \u5236\u9020/\u5c01\u88c5 - \u7535\u5b50\u53d1\u70e7\u53cb\u7f51 \u968f\u7740 \u6676\u4f53\u7ba1 \u5c3a\u5bf8\u7684\u7f29\u5c0f\uff0c\u4f20\u7edf\u7684\u9762\u7ed3\u6784\u7684FET\u7684 \u6805\u63a7\u80fd\u529b \u51cf\u5f31\uff0c\u6240\u4ee5\u5f15\u8fdb\u4e86\u65b0\u7684\u7ed3\u6784 FinFET \uff0c\u4ece\u7ed3\u6784\u4e0a\u770b\uff0cFinFET\u7ed3\u6784\u589e\u5927\u4e86\u6805\u6781\u548c\u6c9f\u9053\u7684\u63a5\u89e6\u9762\u79ef\uff0c\u4f7f\u5f97\u6805\u63a7\u80fd\u529b\u589e\u5f3a\uff0c\u6291\u5236 \u77ed\u6c9f\u9053\u6548\u5e94 \uff0c\u51cf\u5c0f \u4e9a\u9608\u503c\u6f0f\u7535\u6d41 \u53c2\u6570 nfin :\u63a7\u5236\u5bbd\u5ea6 \u7ba1\u5b50\u9ad8\u5ea6step\u662f\u9650\u5236\u7684\uff0c\u4e5f\u5c31\u662ffin\u7684\u8fb9\u754c\u548cOD\u5c42\u6b21\u7684\u9ad8\u5ea6\u5fc5\u987b\u662ffin\u7684\u500d\u6570 \u4e00\u4e2afin step = 0.048um \u4ecetechfile\u5f97\u5230\u7684\u6570\u636e \u8c03\u7528\u4e86\u4e00\u4e2alvt\u7684nmos\uff0c\u7535\u8def\u4e2d\u7ba1\u5b50\u7684\u53c2\u6570\u5982\u4e0b\uff1a nmos\u7684fin\u6570\u91cf\u4e3a5\uff0c\u5bf9\u5e94\u7684width\u4e3a202n\uff0c\u5982\u679cfin=6\uff0c\u52a0\u4e00\u4e2afin step 0.048um\uff0c\u90a3\u4e48width\u4e3a250n \u5982\u679cfin =1 width=10nm\uff0c w=(nfin-1)finpitch + findrawnwidth(\u5355\u4e2afin\u7684width\uff0c\u8fd9\u91ccwdith=10nm)","title":"FinFET"},{"location":"flow/#gaa","text":"","title":"GAA"},{"location":"flow/#smic","text":"","title":"SMIC"},{"location":"flow/#_80","text":"","title":"\u6587\u4ef6\u76ee\u5f55\u7b80\u8981\u4ecb\u7ecd"},{"location":"flow/#liberty","text":"\u4e0b\u6587\u4f1a\u4ecb\u7ecd","title":"liberty"},{"location":"flow/#verilog","text":"\u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u903b\u8f91\u529f\u80fd\u6a21\u578b\uff0c\u7528\u4e8e\u903b\u8f91\u4eff\u771f\u548c\u7efc\u5408\u3002 \u6587\u4ef6\u7c7b\u578b\uff1a \u57fa\u672cVerilog\u6a21\u578b(.v) \u5e26\u6709\u8d1f\u8f7d\u7684Verilog\u6a21\u578b(_neg.v) \u5e26\u6709\u7535\u6e90/\u5730\u8fde\u63a5\u7684Verilog\u6a21\u578b(_pg.v) \u5e26\u6709\u7535\u6e90/\u5730\u548c\u8d1f\u8f7d\u7684Verilog\u6a21\u578b(_neg_pg.v)","title":"verilog"},{"location":"flow/#lef_1","text":"\u5305\u542b\u7269\u7406\u8bbe\u8ba1\u6240\u9700\u7684\u5355\u5143\u5e03\u5c40\u4fe1\u606f\u3002 scc28nhkcp_hdc30p140_pmk_rvt.lef - \u57fa\u672c\u7269\u7406\u63cf\u8ff0 scc28nhkcp_hdc30p140_pmk_rvt_ant.lef - \u5e26\u6709\u5929\u7ebf\u89c4\u5219\u7684\u63cf\u8ff0","title":"lef"},{"location":"flow/#gds_1","text":"\u5305\u542b\u6807\u51c6\u5355\u5143\u7684\u7269\u7406\u7248\u56fe\u6570\u636e\uff0c\u7528\u4e8e\u6d41\u7247\u3002 \u6587\u4ef6\uff1ascc28nhkcp_hdc30p140_pmk_rvt.gds(\u7248\u56fe\u6570\u636e\u5e93\u6587\u4ef6)","title":"gds"},{"location":"flow/#_81","text":"cdl/ - \u5305\u542b\u7535\u8def\u63cf\u8ff0\u8bed\u8a00\u6587\u4ef6\uff0c\u7528\u4e8eLVS\u9a8c\u8bc1 astro/ - \u5305\u542bSynopsys Astro\u5de5\u5177\u6240\u9700\u6587\u4ef6 symbol/ - \u5305\u542b\u539f\u7406\u56fe\u7b26\u53f7 aocv/ - \u5305\u542b\u9ad8\u7ea7\u7247\u4e0a\u53d8\u5316(AOCV)\u6a21\u578b cdb/ - \u5305\u542bCadence\u8bbe\u8ba1\u5e93\u6587\u4ef6 voltagestorm/ - \u5305\u542b\u529f\u8017\u5206\u6790\u6240\u9700\u6587\u4ef6 icc2_ndm/ - \u5305\u542bICC2\u6240\u9700\u7684NDM\u5e93","title":"\u5176\u4ed6"},{"location":"flow/#_82","text":"\u7edd\u5927\u591a\u6570\u7684\u6570\u5b57\u8bbe\u8ba1\u6d41\u7a0b\u90fd\u662f\u57fa\u4e8e\u6807\u51c6\u5355\u5143\u7684\u534a\u5b9a\u5236\u8bbe\u8ba1\u6d41\u7a0b\u3002\u6807\u51c6\u5355\u5143\u5e93\u5305\u542b\u4e86==\u53cd\u76f8\u5668\u3001\u7f13\u51b2\u3001\u4e0e\u975e\u3001\u6216\u975e\u3001\u4e0e\u6216\u975e\u3001\u9501\u5b58\u5668\u3001\u89e6\u53d1\u5668\u7b49\u7b49\u903b\u8f91\u5355\u5143\u7efc\u5408\u6a21\u578b\u7684\u7269\u7406\u4fe1\u606f==\uff0c\u6807\u51c6\u5355\u5143\u662f\u5b8c\u6210\u901a\u7528\u529f\u80fd\u7684\u903b\u8f91\uff0c \u5177\u6709\u540c\u7b49\u7684\u9ad8\u5ea6\uff08\u5bbd\u5ea6\u53ef\u4ee5\u4e0d\u540c\uff09 \uff0c\u8fd9\u6837\u65b9\u4fbf\u4e86\u6570\u5b57\u540e\u7aef\u7684\u81ea\u52a8\u5e03\u5c40\u5e03\u7ebf\u3002 STDCELL\u6587\u4ef6\u5939\u4e0b\u662f\u4e0d\u540c\u7c7b\u578b\u7684\u6807\u51c6\u5355\u5143\u5e93 |-- SCC28NHKCP_12T25OD33_RVT_V0p2 |-- SCC28NHKCP_HDC30P140_PMK_RVT_V0p2 |-- SCC28NHKCP_HDC30P140_PMK_ULVT_V0p2 |-- SCC28NHKCP_HDC30P140_RVT_V0p2 |-- SCC28NHKCP_HSC30P140_RVT_V0p2 |-- SCC28NHKCP_VHSC30P140_PMK_LVT_V0p1a `-- SCC28NHKCP_VHSC30P140_PMK_RVT_V0p1a","title":"\u6807\u51c6\u5355\u5143\u5e93"},{"location":"flow/#_83","text":"SCC28NHKCP_12T25OD33_RVT_V0p2 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u7248\u672c\u53f7 (Version 0.2) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u9608\u503c\u7535\u538b\u7c7b\u578b (RVT: Regular Vt) \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6805\u6c27\u539a\u5ea6 (25OD33: 25\u00c5) \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6676\u4f53\u7ba1\u7c7b\u578b (12T: 12-track) \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u8282\u70b9 (28nm HKC+) \u2502 \u2502 \u2514\u2500\u2500 \u4ee3\u5de5\u5382 (SMIC) \u2502 \u2514\u2500\u2500 \u6807\u51c6\u5355\u5143\u5e93 (Standard Cell)","title":"\u547d\u540d\u65b9\u5f0f"},{"location":"flow/#_84","text":"","title":"\u5e94\u7528\u573a\u666f"},{"location":"flow/#_85","text":"\u4e0d\u540c\u5e93\u4e4b\u95f4\u4e0d\u80fd\u6df7\u7528! \u4e0d\u8fc7\u53ef\u4ee5\u5728\u4e0d\u540c\u6a21\u5757\u4f7f\u7528\u4e0d\u540c\u5e93\uff0c\u4f46\u8981\u6ce8\u610f\u63a5\u53e3\u5339\u914d\uff08AI\u751f\u6210\u00b7\uff09 \u4e0d\u80fd\u6df7\u7528\u539f\u56e0\uff1a","title":"\u6ce8\u610f"},{"location":"flow/#pvt","text":"\u5728 liberty \u6587\u4ef6\u5939\u4e0b","title":"\u540c\u4e00\u6807\u51c6\u5355\u5143\u5e93\u4e0b\u4e0d\u540c\u65f6\u5e8f\u6a21\u578b\u548cPVT\u6761\u4ef6\u7ec4\u5408"},{"location":"flow/#_86","text":"scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_basic.lib \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u65f6\u5e8f\u6a21\u578b\u7c7b\u578b (basic) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6e29\u5ea6 (25\u00b0C) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u7535\u538b (3.3V) \u2502 \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u89d2 (tt: typical) \u2502 \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u9608\u503c\u7535\u538b\u7c7b\u578b (rvt) \u2502 \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6805\u6c27\u539a\u5ea6 (25OD33) \u2502 \u2502 \u2502 \u2514\u2500\u2500 \u6676\u4f53\u7ba1\u7c7b\u578b (12T) \u2502 \u2502 \u2514\u2500\u2500 \u5de5\u827a\u8282\u70b9 (28nm HKC+) \u2502 \u2514\u2500\u2500 \u4ee3\u5de5\u5382 (SMIC) ff/tt/ss\u8c8c\u4f3c\u662f\u6839\u636e\u7535\u538b\u533a\u5206\u7684\uff1f # \u4e0d\u540ccorner set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ss_v2p97_125c_ccs.db ss_v2p97_125c # ss: slow-slow process (\u6700\u6162\u5de5\u827a) # v2p97: 2.97V (\u6700\u4f4e\u7535\u538b) # 125c: 125\u00b0C (\u6700\u9ad8\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u6162\u7684\u65f6\u5e8f set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ff_v3p63_-40c_ccs.db ff_v3p63_-40c # ff: fast-fast process (\u6700\u5feb\u5de5\u827a) # v3p63: 3.63V (\u6700\u9ad8\u7535\u538b) # -40c: -40\u00b0C (\u6700\u4f4e\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u5feb\u7684\u65f6\u5e8f set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ff_v3p63_125c_ccs.db ff_v3p63_125c # ff: fast-fast process (\u66f4\u591a\u6f0f\u7535) # v3p63: 3.63V (\u6700\u9ad8\u7535\u538b) # 125c: 125\u00b0C (\u6700\u9ad8\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u9ad8\u7684\u52a8\u6001\u529f\u8017\u548c\u6f0f\u7535\u529f\u8017 set_operating_conditions - library scc28nhkcp_12t25od33_rvt_ss_v2p97_-40c_ccs.db ss_v2p97_-40c # ss: slow-slow process (\u8f83\u5c11\u6f0f\u7535) # v2p97: 2.97V (\u6700\u4f4e\u7535\u538b) # -40c: -40\u00b0C (\u6700\u4f4e\u6e29\u5ea6) # \u8fd9\u79cd\u7ec4\u5408\u4f1a\u5bfc\u81f4\u6700\u4f4e\u7684\u529f\u8017 set_operating_conditions - library scc28nhkcp_12t25od33_rvt_tt_v3p3_25c_ccs.db tt_v3p3_25c # tt: typical-typical process (\u5178\u578b\u5de5\u827a) # v3p3: 3.3V (\u6807\u79f0\u7535\u538b) # 25c: 25\u00b0C (\u5ba4\u6e29) # \u8fd9\u79cd\u7ec4\u5408\u4ee3\u8868\u5178\u578b\u5de5\u4f5c\u6761\u4ef6 LVT\u7684\u53d8\u51c6\u5355\u5143\u5e93\u4e00\u822c\u4f1a\u6709\u8f83\u591a\u7684\u7535\u538b\u57df\uff1a","title":"\u547d\u540d\u89c4\u5219"},{"location":"flow/#tsmc","text":"","title":"TSMC"},{"location":"flow/#_87","text":"tsmc28nm\u6570\u5b57\u5de5\u827a\u5e93\u4ecb\u7ecd - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#pdk_1","text":"","title":"\u5f00\u6e90PDK"},{"location":"flow/#sky130","text":"","title":"sky130"},{"location":"flow/#gf180","text":"","title":"GF180"},{"location":"flow/#freepdk45","text":"","title":"FreePDK45"},{"location":"flow/#nangate45","text":"FreePDK45 \u662f \u5317\u5361\u7f57\u6765\u7eb3\u5dde\u7acb\u5927\u5b66 \u7684\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316\u5b9e\u9a8c\u5ba4\u63d0\u4f9b\u7684\u514d\u8d39\u5f00\u6e90\u768445nm\u5de5\u827a\u5e93\uff0c\u4f7f\u7528\u4e86MOSIS\u5de5\u827a","title":"nangate45"},{"location":"flow/#ihp-open-source-pdk","text":"","title":"IHP Open Source PDK"},{"location":"flow/#asap7","text":"7nm Predictive PDK","title":"ASAP7"},{"location":"flow/#asap5","text":"5nm The-OpenROAD-Project/asap5 \u8c8c\u4f3c\u8fd8\u7528\u4e0d\u4e86","title":"ASAP5"},{"location":"flow/#_88","text":"DesignAutomationConference_SFO_2024 Finfet\u7535\u6d41\u6a21\u578b\u91ccfin, finger, multiplier\u6307\u7684\u662f\u4ec0\u4e48\u554a\uff1f - \u77e5\u4e4e","title":"\u53c2\u8003"},{"location":"flow/#openroadorfsopenlane","text":"\u6570\u5b57\u540e\u7aefEDA\u9886\u57df\u7684\u5f00\u6e90\u5de5\u5177","title":"OpenROAD/ORFS/OpenLane"},{"location":"flow/#_89","text":"","title":"\u7279\u70b9"},{"location":"flow/#_90","text":"\u5f00\u6e90\uff0c\u53ef\u4ee5\u81ea\u5b9a\u4e49\u4fee\u6539 \u8be5\u9886\u57df\u7684\u70ed\u95e8\u5e94\u7528 \u4f5c\u8005\u56de\u590d\u8fc5\u901f\uff08\u4e00\u822c\u7b2c\u4e8c\u5929\u5c31\u4f1a\u56de\u590d\uff09 \u81ea\u52a8\u5316\u7a0b\u5ea6\u8f83\u9ad8 \u8fd8\u5728\u4e0d\u65ad\u66f4\u65b0\u4e2d\uff0c\u66f4\u65b0\u5feb","title":"\u4f18\u70b9"},{"location":"flow/#_91","text":"\u6709\u4e00\u4e9b\u5546\u7528\u5de5\u5177\u6709\u7684\u529f\u80fd\u4ed6\u6ca1\u6709","title":"\u7f3a\u70b9"},{"location":"flow/#relation-between-openroadsrfsopenlane","text":"","title":"relation between openroad/SRFS/openlane"},{"location":"flow/#openroad","text":"basic model netlist2gds, \u4e5f\u53ef\u4ee5hdl2gds\uff0c\u4f46\u662f\u6bd4\u8f83\u9ebb\u70e6\uff0c \u7528abc\u505a\u7efc\u5408 \u8d8a\u6765\u8d8a\u6d41\u884c\u4e86\uff0c\u6bd4\u8d5b\u4e5f\u5f00\u59cb\u7528\u4e86","title":"openroad"},{"location":"flow/#orfs","text":"hdl2gds pdk friendly\uff0c \u53ef\u4ee5\u76f4\u63a5\u8dd17nm \u652f\u6301\u91cd\u65b0\u7f16\u8bd1OpenROAD\uff08\u81ea\u5b9a\u4e49\u4fee\u6539\uff09 gui\u4e0d\u77e5\u9053\u4e3a\u4ec0\u4e48\u7528\u8d77\u6765\u5f88\u5361 \u5185\u7f6eAutoTuner\uff0c\u4e00\u4e2a\u626b\u53c2\u81ea\u52a8\u4f18\u5316PPA\u7684\u5de5\u5177 \u652f\u6301\u5728\u7ebf\u4f7f\u7528\uff08Colab\uff09","title":"ORFS"},{"location":"flow/#openlance","text":"hdl2gds most auto \u5185\u7f6e\u53ea\u6709sky130 PDK \u4e0d\u652f\u6301\u91cd\u65b0\u7f16\u8bd1OpenROAD","title":"openlance"},{"location":"flow/#architecture","text":"openlane","title":"Architecture"},{"location":"flow/#openlane-flow-stages","text":"OpenLane flow consists of several stages. By default all flow steps are run in sequence. Each stage may consist of multiple sub-stages. OpenLane can also be run interactively as shown [here][25]. Synthesis Yosys - Perform RTL synthesis and technology mapping. OpenSTA - Performs static timing analysis on the resulting netlist to generate timing reports Floorplaning OpenROAD/Initialize Floorplan - Defines the core area for the macro as well as the rows (used for placement) and the tracks (used for routing) OpenLane IO Placer - Places the macro input and output ports OpenROAD/PDN Generator - Generates the power distribution network OpenROAD/Tapcell - Inserts welltap and endcap cells in the floorplan Placement OpenROAD/RePlace - Performs global placement OpenROAD/Resizer - Performs optional optimizations on the design OpenROAD/OpenDP - Performs detailed placement to legalize the globally placed components CTS OpenROAD/TritonCTS - Synthesizes the clock distribution network (the clock tree) Routing OpenROAD/FastRoute - Performs global routing to generate a guide file for the detailed router OpenROAD/TritonRoute - Performs detailed routing OpenROAD/OpenRCX - Performs SPEF extraction Tapeout Magic - Streams out the final GDSII layout file from the routed def KLayout - Streams out the final GDSII layout file from the routed def as a back-up Signoff Magic - Performs DRC Checks & Antenna Checks Magic - Performs DRC Checks & an XOR sanity-check between the two generated GDS-II files Netgen - Performs LVS Checks All tools in the OpenLane flow are free, libre and open-source software. While OpenLane itself as a script (and its associated build scripts) are under the Apache License, version 2.0, tools may fall under stricter licenses. Everything in Floorplanning through Routing is done using OpenROAD and its various sub-utilities, hence the name \u201cOpenLane.\u201d","title":"OpenLane Flow Stages"},{"location":"flow/#pdk_2","text":"The OpenROAD application is PDK independent. However, it has been tested and validated with specific PDKs in the context of various flow controllers. OpenLane supports SkyWater 130nm and GlobalFoundries 180nm. OpenROAD-flow-scripts supports several public and private PDKs including:","title":"PDK"},{"location":"flow/#open-source-pdks","text":"GF180 - 180nm SKY130 - 130nm Nangate45 - 45nm ASAP7 - Predictive FinFET 7nm","title":"Open-Source PDKs"},{"location":"flow/#proprietary-pdks","text":"These PDKS are supported in OpenROAD-flow-scripts only . They are used to test and calibrate OpenROAD against commercial platforms and ensure good QoR. The PDKs and platform-specific files for these kits cannot be provided due to NDA restrictions. However, if you are able to access these platforms independently, you can create the necessary platform-specific files yourself. GF55 - 55nm GF12 - 12nm Intel22 - 22nm Intel16 - 16nm TSMC65 - 65nm","title":"Proprietary PDKs"},{"location":"flow/#basic-run","text":"openroad [ -help ] [ -version ] [ -no_init ] [ -exit ] [ -gui ] [ -threads count | max ] [ -log file_name ] cmd_file -help show help and exit -version show version and exit -no_init do not read .openroad init file -threads count | max use count threads -no_splash do not show the license splash at startup -exit exit after reading cmd_file -gui start in gui mode -python start with python interpreter [ limited to db operations ] -log <file_name> write a log in <file_name> cmd_file source cmd_file OpenROAD sources the Tcl command file ~/.openroad unless the command line option -no_init is specified. OpenROAD then sources the command file cmd_file if it is specified on the command line. Unless the -exit command line flag is specified, it enters an interactive Tcl command interpreter. A list of the available tools/modules included in the OpenROAD app and their descriptions are available here .","title":"Basic Run"},{"location":"flow/#basic-command","text":"","title":"Basic Command"},{"location":"flow/#area","text":"ord::get_die_area ord::get_core_area","title":"area"},{"location":"flow/#save-image","text":"This command can be both be used when the GUI is active and not active to save a screenshot with various options. save_image [ -resolution microns_per_pixel ] [ -area { x0 y0 x1 y1 }] [ -width width ] [ -display_option { option value }] filename","title":"Save Image#"},{"location":"flow/#options","text":"Switch Name Description filename path to save the image to. -area x0, y0 - first corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. x1, y1 - second corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. -resolution resolution in microns per pixel to use when saving the image, default will match what the GUI has selected. -width width of the output image in pixels, default will be computed from the resolution. Cannot be used with -resolution . -display_option specific setting for a display option to show or hide specific elements. For example, to hide metal1 -display_option {Layers/metal1 false} , to show routing tracks -display_option {Tracks/Pref true} , or to show everthing -display_option {* true}","title":"Options"},{"location":"flow/#select-objects","text":"This command selects object based on options. Returns: number of objects selected. select -type object_type [-name glob_pattern] [-filter attribute = value] [-case_insensitive] [-highlight group]","title":"Select Objects"},{"location":"flow/#options_1","text":"Switch Name Description -type name of the object type. For example, Inst for instances, Net for nets, and Marker for database markers. -name (optional) filter selection by the specified name. For example, to only select clk nets *clk* . Use -case_insensitive to filter based on case insensitive instead of case sensitive. -filter (optional) filter selection based on the objects\u2019 properties. attribute represents the property\u2019s name and value the property\u2019s value. In case the property holds a collection (e. g. BTerms in a Net) or a table (e. g. Layers in a Generate Via Rule) value can be any element within those. A special case exists for checking whether a collection is empty or not by using the value CONNECTED . This can be useful to select a specific group of elements (e. g. BTerms=CONNECTED will select only Nets connected to Input/Output Pins). -highlight (optional) add the selection to the specific highlighting group. Values can be 0 to 7.","title":"Options"},{"location":"flow/#add-a-single-net-to-selection","text":"To add a single net to the selected items: gui:: selection_add_net name","title":"Add a single net to selection"},{"location":"flow/#options_2","text":"Switch Name Description name name of the net to add.","title":"Options"},{"location":"flow/#add-multiple-nets-to-selection","text":"To add several nets to the selected items using a regex: gui:: selection_add_nets name_regex","title":"Add multiple nets to selection"},{"location":"flow/#options_3","text":"Switch Name Description name_regex regular expression of the net names to add.","title":"Options"},{"location":"flow/#add-a-single-inst-to-selection","text":"To add a single instance to the selected items: gui:: selection_add_inst name","title":"Add a single inst to selection"},{"location":"flow/#options_4","text":"Switch Name Description name name of the instance to add.","title":"Options"},{"location":"flow/#add-multiple-insts-to-selection","text":"To add several instances to the selected items using a regex: gui:: selection_add_insts name_regex","title":"Add multiple insts to selection"},{"location":"flow/#options_5","text":"Switch Name Description name_regex regular expression of the instance names to add.","title":"Options"},{"location":"flow/#select-at-point-or-area","text":"To add items at a specific point or in an area: Example usage: gui:: select_at x y gui:: select_at x y append gui:: select_at x0 y0 x1 y1 gui:: select_at x0 y0 x1 y1 append gui:: select_at x0 y0 x1 y1 [append] Or gui:: select_at x y [append]","title":"Select at point or area"},{"location":"flow/#options_6","text":"Switch Name Description x, y point in the layout area in microns. x0, y0, x1, y1 first and second corner of the layout area in microns. append if true (the default value) append the new selections to the current selection list, else replace the selection list with the new selections.","title":"Options"},{"location":"flow/#select-next-item-from-selection","text":"To navigate through multiple selected items: Returns: current index of the selected item. gui:: select_next","title":"Select next item from selection"},{"location":"flow/#select-previous-item-from-selection","text":"To navigate through multiple selected items: Returns: current index of the selected item. gui:: select_previous","title":"Select previous item from selection"},{"location":"flow/#clear-selection","text":"To clear the current set of selected items: gui:: clear_selections","title":"Clear Selection"},{"location":"flow/#set-heatmap","text":"To control the settings in the heat maps: The currently availble heat maps are: Power Routing Placement IRDrop RUDY [ 1] These options can also be modified in the GUI by double-clicking the underlined display control for the heat map. gui:: set_heatmap name [option] [value]","title":"Set Heatmap"},{"location":"flow/#options_7","text":"Switch Name Description name is the name of the heatmap. option is the name of the option to modify. If option is rebuild the map will be destroyed and rebuilt. value is the new value for the specified option. This is not used when rebuilding map.","title":"Options"},{"location":"flow/#dump-heatmap-to-file","text":"To save the raw data from the heat maps ins a comma separated value (CSV) format: gui:: dump_heatmap name filename","title":"Dump Heatmap to file"},{"location":"flow/#options_8","text":"Switch Name Description name is the name of the heatmap. filename path to the file to write the data to.","title":"Options"},{"location":"flow/#init","text":"","title":"init"},{"location":"flow/#floorplant","text":"","title":"floorplant"},{"location":"flow/#placement_1","text":"","title":"placement"},{"location":"flow/#routing","text":"","title":"Routing"},{"location":"flow/#globle-routing","text":"","title":"globle routing"},{"location":"flow/#write-guides","text":"This command writes global routing guides, which can be used as input for global routing. Example: write_guides route.guide . write_guides file_name","title":"Write Guides"},{"location":"flow/#options_9","text":"Switch Name Description file_name Guide file name.","title":"Options"},{"location":"flow/#report-and-dump","text":"","title":"report and dump"},{"location":"flow/#write-macro-placement","text":"This command writes macro placement. write_macro_placement file_name","title":"Write Macro Placement"},{"location":"flow/#global-routing-fastroute41","text":"OpenROAD/src/grt at master \u00b7 The-OpenROAD-Project/OpenROAD Switch Name Description -guide_file Set the output guides file name (e.g., route.guide ). -congestion_iterations Set the number of iterations made to remove the overflow of the routing. The default value is 50 , and the allowed values are integers [0, MAX_INT] . -congestion_report_file Set the file name to save the congestion report. The file generated can be read by the DRC viewer in the GUI (e.g., report_file.rpt ). -congestion_report_iter_step Set the number of iterations to report. The default value is 0 , and the allowed values are integers [0, MAX_INT] . -grid_origin Set the (x, y) origin of the routing grid in DBU. For example, -grid_origin {1 1} corresponds to the die (0, 0) + 1 DBU in each x--, y- direction. -critical_nets_percentage Set the percentage of nets with the worst slack value that are considered timing critical, having preference over other nets during congestion iterations (e.g. -critical_nets_percentage 30 ). The default value is 0 , and the allowed values are integers [0, MAX_INT] . -allow_congestion Allow global routing results to be generated with remaining congestion. The default is false. -verbose This flag enables the full reporting of the global routing. -start_incremental This flag initializes the GRT listener to get the net modified. The default is false. -end_incremental This flag run incremental GRT with the nets modified. The default is false.","title":"Global Routing - FastRoute4.1"},{"location":"flow/#using-macro-in-openlane","text":"","title":"Using Macro in openlane"},{"location":"flow/#debug-in-openroad","text":"","title":"debug in openroad"},{"location":"flow/#make-as-follow","text":"cd OpenROAD mkdir build_debug cd build_debug cmake .. -DCMAKE_BUILD_TYPE = DEBUG #wait make #make -j $thread_to_make","title":"make as follow"},{"location":"flow/#my-lancunjson","text":"{ \"configurations\": [ { \"name\": \"(gdb) Launch\", \"type\": \"cppdbg\", \"request\": \"launch\", \"program\": \"/you/path/OpenROAD/build_debug/src/openroad\", \"args\": [], \"stopAtEntry\": false, \"cwd\": \"/you/path/OpenROAD-flow-scripts/tools/OpenROAD/build_debug/src/\", \"environment\": [], \"externalConsole\": false, \"MIMode\": \"gdb\", \"setupCommands\": [ { \"description\": \"Enable pretty-printing for gdb\", \"text\": \"-enable-pretty-printing\", \"ignoreFailures\": true }, { \"description\": \"Set Disassembly Flavor to Intel\", \"text\": \"-gdb-set disassembly-flavor intel\", \"ignoreFailures\": true } ] } ] } after add your breakpoints, click the triangle to debug and you have to wait a minutes then you can input you command to debug openroad in terminal I just found out how to do that too, holp this help.","title":"my lancun.json"},{"location":"flow/#install_1","text":"Installing OpenROAD \u2014 OpenROAD documentation #\u5728ubuntu:20.04\u65b0\u7684docker\u5bb9\u5668\u4e2d apt update apt-get update --fix-missing apt install git git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD.git cd OpenROAD/ ./etc/DependencyInstaller.sh cd build/ make make install openroad -help install in a new ubuntu20.04 container \u73b0\u5728openroad\u4e2d\u5b89\u88c5\u4f9d\u8d56\uff0c\u518d\u76f4\u63a5build ORFS Build from sources using Docker \u2014 OpenROAD Flow documentation apt install swig apt-get install libboost-all-dev a bug: Ign:1 https://download.docker.com/linux/ubuntu focal InRelease Err:2 https://download.docker.com/linux/ubuntu focal Release Could not handshake: Error in the pull function. [IP: 13.35.210.84 443] Hit:3 http://security.ubuntu.com/ubuntu focal-security InRelease Hit:4 http://archive.ubuntu.com/ubuntu focal InRelease Hit:5 http://archive.ubuntu.com/ubuntu focal-updates InRelease Hit:6 http://archive.ubuntu.com/ubuntu focal-backports InRelease Reading package lists... Done E: The repository 'https://download.docker.com/linux/ubuntu focal Release' no longer has a Release file. N: Updating from such a repository can't be done securely, and is therefore disabled by default. N: See apt-secure(8) manpage for repository creation and user configuration details. build in docker, not in locally","title":"install"},{"location":"flow/#ieda","text":"OSCC-Project/iEDA: An open-source EDA infrastructure and tools from netlist to GDS \u6570\u5b57\u540e\u7aefEDA\u9886\u57df\u7684\u5f00\u6e90\u5de5\u5177","title":"iEDA"},{"location":"flow/#magical","text":"magical-eda/MAGICAL: Machine Generated Analog IC Layout MAGICAL: Machine Generated Analog IC Layout ML-enhance maintain seperate components, such as constraint generation, placement and routing, in different repository. And we integrate each component through top-level python flow.","title":"Magical"},{"location":"flow/#align","text":"ALIGN-analoglayout/ALIGN-public Detail Notes ALIGN is an open-source automatic layout generator for analog circuits jointly developed under the DARPA IDEA program by the University of Minnesota, Texas A&M University, and Intel Corporation. The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout. The repository also releases a set of analog circuit designs. ML-enhance","title":"ALIGN"},{"location":"flow/#klayout","text":"","title":"KLayout"}]}