# Clock interconnect

{{tile ecp CLK_ROOT_2PLL}}
{{tile ecp CLK_ROOT_4PLL}}
