

================================================================
== Vivado HLS Report for 'topkernel'
================================================================
* Date:           Mon Jul 27 23:31:28 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |   57|  197844234|   57|  197844234|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%kvstatsA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvstatsA)"   --->   Operation 18 'read' 'kvstatsA_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%kvdestdramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvdestdramA_V)"   --->   Operation 19 'read' 'kvdestdramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%kvsourcedramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvsourcedramA_V)"   --->   Operation 20 'read' 'kvsourcedramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kvstatsA5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %kvstatsA_read, i32 3, i32 31)"   --->   Operation 21 'partselect' 'kvstatsA5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast = zext i29 %kvstatsA5 to i30"   --->   Operation 22 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kvdestdramA_V3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvdestdramA_V_read, i32 6, i32 31)"   --->   Operation 23 'partselect' 'kvdestdramA_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kvsourcedramA_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvsourcedramA_V_read, i32 6, i32 31)"   --->   Operation 24 'partselect' 'kvsourcedramA_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.64ns)   --->   "%add_ln3244 = add i30 1, %p_cast" [../kernels/acts.cpp:3244]   --->   Operation 25 'add' 'add_ln3244' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln3244 = zext i30 %add_ln3244 to i64" [../kernels/acts.cpp:3244]   --->   Operation 26 'zext' 'zext_ln3244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i64* %gmem2, i64 %zext_ln3244" [../kernels/acts.cpp:3244]   --->   Operation 27 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 28 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [1/1] (0.64ns)   --->   "%add_ln3247 = add i30 4, %p_cast" [../kernels/acts.cpp:3247]   --->   Operation 29 'add' 'add_ln3247' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 30 [6/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 30 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln3247 = zext i30 %add_ln3247 to i64" [../kernels/acts.cpp:3247]   --->   Operation 31 'zext' 'zext_ln3247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i64* %gmem2, i64 %zext_ln3247" [../kernels/acts.cpp:3247]   --->   Operation 32 'getelementptr' 'gmem2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [7/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 33 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.64ns)   --->   "%add_ln3248 = add i30 5, %p_cast" [../kernels/acts.cpp:3248]   --->   Operation 34 'add' 'add_ln3248' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 35 [5/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 35 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 36 [6/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 36 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3248 = zext i30 %add_ln3248 to i64" [../kernels/acts.cpp:3248]   --->   Operation 37 'zext' 'zext_ln3248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i64* %gmem2, i64 %zext_ln3248" [../kernels/acts.cpp:3248]   --->   Operation 38 'getelementptr' 'gmem2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [7/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 39 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 40 [1/1] (0.64ns)   --->   "%add_ln3249 = add i30 9, %p_cast" [../kernels/acts.cpp:3249]   --->   Operation 40 'add' 'add_ln3249' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 41 [4/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 41 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 42 [5/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 42 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 43 [6/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 43 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln3249 = zext i30 %add_ln3249 to i64" [../kernels/acts.cpp:3249]   --->   Operation 44 'zext' 'zext_ln3249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i64* %gmem2, i64 %zext_ln3249" [../kernels/acts.cpp:3249]   --->   Operation 45 'getelementptr' 'gmem2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [7/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 46 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 47 [1/1] (0.64ns)   --->   "%add_ln3251 = add i30 11, %p_cast" [../kernels/acts.cpp:3251]   --->   Operation 47 'add' 'add_ln3251' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 48 [3/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 48 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 49 [4/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 49 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [5/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 50 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 51 [6/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 51 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln3251 = zext i30 %add_ln3251 to i64" [../kernels/acts.cpp:3251]   --->   Operation 52 'zext' 'zext_ln3251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%gmem2_addr_4 = getelementptr i64* %gmem2, i64 %zext_ln3251" [../kernels/acts.cpp:3251]   --->   Operation 53 'getelementptr' 'gmem2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [7/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 54 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 55 [1/1] (0.64ns)   --->   "%add_ln3255 = add i30 14, %p_cast" [../kernels/acts.cpp:3255]   --->   Operation 55 'add' 'add_ln3255' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 56 [2/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 56 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 57 [3/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 57 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 58 [4/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 58 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 59 [5/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 59 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 60 [6/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 60 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln3255 = zext i30 %add_ln3255 to i64" [../kernels/acts.cpp:3255]   --->   Operation 61 'zext' 'zext_ln3255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%gmem2_addr_5 = getelementptr i64* %gmem2, i64 %zext_ln3255" [../kernels/acts.cpp:3255]   --->   Operation 62 'getelementptr' 'gmem2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [7/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 63 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 64 [1/1] (0.64ns)   --->   "%add_ln3257 = add i30 17, %p_cast" [../kernels/acts.cpp:3257]   --->   Operation 64 'add' 'add_ln3257' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 65 [1/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 65 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [2/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 66 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [3/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 67 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 68 [4/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 68 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [5/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 69 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [6/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 70 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln3257 = zext i30 %add_ln3257 to i64" [../kernels/acts.cpp:3257]   --->   Operation 71 'zext' 'zext_ln3257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%gmem2_addr_6 = getelementptr i64* %gmem2, i64 %zext_ln3257" [../kernels/acts.cpp:3257]   --->   Operation 72 'getelementptr' 'gmem2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [7/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 73 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 74 [1/1] (8.75ns)   --->   "%gmem2_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr)" [../kernels/acts.cpp:3244]   --->   Operation 74 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%globalparams_runkern = trunc i64 %gmem2_addr_read to i32" [../kernels/acts.cpp:3244]   --->   Operation 75 'trunc' 'globalparams_runkern' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 76 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [2/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 77 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [3/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 78 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [4/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 79 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [5/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 80 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [6/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 81 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 82 [1/1] (8.75ns)   --->   "%gmem2_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_1)" [../kernels/acts.cpp:3247]   --->   Operation 82 'read' 'gmem2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%globalparams_partiti = trunc i64 %gmem2_addr_1_read to i32" [../kernels/acts.cpp:3247]   --->   Operation 83 'trunc' 'globalparams_partiti' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 84 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [2/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 85 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [3/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 86 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [4/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 87 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [5/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 88 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 89 [1/1] (8.75ns)   --->   "%gmem2_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_2)" [../kernels/acts.cpp:3248]   --->   Operation 89 'read' 'gmem2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%globalparams_reducec = trunc i64 %gmem2_addr_2_read to i32" [../kernels/acts.cpp:3248]   --->   Operation 90 'trunc' 'globalparams_reducec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 91 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [2/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 92 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [3/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 93 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [4/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 94 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 95 [1/1] (8.75ns)   --->   "%gmem2_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_3)" [../kernels/acts.cpp:3249]   --->   Operation 95 'read' 'gmem2_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%globalparams_vbegin = trunc i64 %gmem2_addr_3_read to i32" [../kernels/acts.cpp:3249]   --->   Operation 96 'trunc' 'globalparams_vbegin' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 97 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [2/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 98 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [3/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 99 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 100 [1/1] (8.75ns)   --->   "%gmem2_addr_4_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_4)" [../kernels/acts.cpp:3251]   --->   Operation 100 'read' 'gmem2_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%globalparams_treedep = trunc i64 %gmem2_addr_4_read to i32" [../kernels/acts.cpp:3251]   --->   Operation 101 'trunc' 'globalparams_treedep' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 102 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 103 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 104 [1/1] (8.75ns)   --->   "%gmem2_addr_5_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_5)" [../kernels/acts.cpp:3255]   --->   Operation 104 'read' 'gmem2_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%globalparams_runsize = trunc i64 %gmem2_addr_5_read to i32" [../kernels/acts.cpp:3255]   --->   Operation 105 'trunc' 'globalparams_runsize' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 106 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 107 [1/1] (8.75ns)   --->   "%gmem2_addr_6_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_6)" [../kernels/acts.cpp:3257]   --->   Operation 107 'read' 'gmem2_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%globalparams_statsal = trunc i64 %gmem2_addr_6_read to i32" [../kernels/acts.cpp:3257]   --->   Operation 108 'trunc' 'globalparams_statsal' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 109 [2/2] (1.75ns)   --->   "call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)" [../kernels/acts.cpp:3284]   --->   Operation 109 'call' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem2), !map !193"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !202"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !206"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @topkernel_str) nounwind"   --->   Operation 113 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3231]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str50, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3232]   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem2, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str51, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3233]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvsourcedramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3235]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvdestdramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3236]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvstatsA, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3237]   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3239]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)" [../kernels/acts.cpp:3284]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:3285]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	s_axi read on port 'kvstatsA' [7]  (1 ns)
	'add' operation ('add_ln3244', ../kernels/acts.cpp:3244) [25]  (0.648 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', ../kernels/acts.cpp:3244) [27]  (0 ns)
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem2' (../kernels/acts.cpp:3244) [28]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3244) [29]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3247) [35]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3248) [41]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3249) [47]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3251) [53]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3255) [59]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem2' (../kernels/acts.cpp:3257) [65]  (8.75 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ln3284', ../kernels/acts.cpp:3284) to 'partitionandreduce0' [67]  (1.75 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
