{
  "Top": "insertion_cell_sort",
  "RtlTop": "insertion_cell_sort",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface parseEvents {{s_axilite positionBoolean0mode} {register positionBoolean1} {port positionBooleanTextRequiredreturn}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequireddata}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequiredeventSlice}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label3 {{tripcount positionBooleanCmd} {min 12} {max 16}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label4 {{tripcount positionBooleanCmd} {min 4} {max 8}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label5 {{tripcount positionBooleanCmd} {min 5} {max 5}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label0 {{tripcount positionBooleanCmd} {min 10} {max 13}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label1 {{tripcount positionBooleanCmd} {min 3} {max 6}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label2 {{tripcount positionBooleanCmd} {min 4} {max 4}} {}",
      "array_reshape min\/label1\/label1 {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 1}} {}",
      "loop_tripcount insertion_sort\/L2 {{tripcount positionBooleanCmd} {min 0} {max 16}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "7",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "insertion_cell_sort",
    "Version": "1.0",
    "DisplayName": "Insertion_cell_sort",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/sortHW.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cell0.vhd",
      "impl\/vhdl\/cell1.vhd",
      "impl\/vhdl\/cell2.vhd",
      "impl\/vhdl\/cell3.vhd",
      "impl\/vhdl\/cell4.vhd",
      "impl\/vhdl\/cell5.vhd",
      "impl\/vhdl\/cell6.vhd",
      "impl\/vhdl\/cell7.vhd",
      "impl\/vhdl\/fifo_w20_d2_A.vhd",
      "impl\/vhdl\/start_for_cell1_U0.vhd",
      "impl\/vhdl\/start_for_cell2_U0.vhd",
      "impl\/vhdl\/start_for_cell3_U0.vhd",
      "impl\/vhdl\/start_for_cell4_U0.vhd",
      "impl\/vhdl\/start_for_cell5_U0.vhd",
      "impl\/vhdl\/start_for_cell6_U0.vhd",
      "impl\/vhdl\/start_for_cell7_U0.vhd",
      "impl\/vhdl\/insertion_cell_sort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cell0.v",
      "impl\/verilog\/cell1.v",
      "impl\/verilog\/cell2.v",
      "impl\/verilog\/cell3.v",
      "impl\/verilog\/cell4.v",
      "impl\/verilog\/cell5.v",
      "impl\/verilog\/cell6.v",
      "impl\/verilog\/cell7.v",
      "impl\/verilog\/fifo_w20_d2_A.v",
      "impl\/verilog\/start_for_cell1_U0.v",
      "impl\/verilog\/start_for_cell2_U0.v",
      "impl\/verilog\/start_for_cell3_U0.v",
      "impl\/verilog\/start_for_cell4_U0.v",
      "impl\/verilog\/start_for_cell5_U0.v",
      "impl\/verilog\/start_for_cell6_U0.v",
      "impl\/verilog\/start_for_cell7_U0.v",
      "impl\/verilog\/insertion_cell_sort.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_V_V": {
      "type": "ap_fifo",
      "fifo_width": "20",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "20"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "20",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "20"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "in_V_V_dout": {
      "dir": "in",
      "width": "20"
    },
    "in_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_V_V_din": {
      "dir": "out",
      "width": "20"
    },
    "out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_V_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "in_V_V": {
      "interfaceRef": "in_V_V",
      "dir": "in"
    },
    "out_V_V": {
      "interfaceRef": "out_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "insertion_cell_sort",
      "Instances": [
        {
          "ModuleName": "cell0",
          "InstanceName": "cell0_U0"
        },
        {
          "ModuleName": "cell1",
          "InstanceName": "cell1_U0"
        },
        {
          "ModuleName": "cell2",
          "InstanceName": "cell2_U0"
        },
        {
          "ModuleName": "cell3",
          "InstanceName": "cell3_U0"
        },
        {
          "ModuleName": "cell4",
          "InstanceName": "cell4_U0"
        },
        {
          "ModuleName": "cell5",
          "InstanceName": "cell5_U0"
        },
        {
          "ModuleName": "cell6",
          "InstanceName": "cell6_U0"
        },
        {
          "ModuleName": "cell7",
          "InstanceName": "cell7_U0"
        }
      ]
    },
    "Metrics": {
      "cell0": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell4": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell5": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell6": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "23",
          "LUT": "73",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cell7": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "22",
          "LUT": "64",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "insertion_cell_sort": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "218",
          "LUT": "801",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-19 19:15:31 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
