<profile>

<section name = "Vivado HLS Report for 'skip_prefetch'" level="0">
<item name = "Date">Tue Oct 20 15:46:25 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">skip_prefetch</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.85, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">55, 55, 11, -, -, 5, no</column>
<column name="- Loop 2">?, ?, 23, -, -, ?, no</column>
<column name=" + Loop 2.1">14, 14, 11, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 380</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, 4, 1244, 1700</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 545, 36</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 1, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="skip_prefetch_A_BUS_m_axi_U">skip_prefetch_A_BUS_m_axi, 4, 0, 566, 766</column>
<column name="skip_prefetch_CFG_s_axi_U">skip_prefetch_CFG_s_axi, 0, 0, 112, 168</column>
<column name="skip_prefetch_PREF_WINDOW_m_axi_U">skip_prefetch_PREF_WINDOW_m_axi, 4, 0, 566, 766</column>
<column name="skip_prefetch_mulbkb_U0">skip_prefetch_mulbkb, 0, 4, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">skip_prefetch_buff, 2, 0, 0, 5, 32, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a2_sum5_fu_452_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum_fu_295_p2">+, 0, 0, 31, 31, 31</column>
<column name="buff_d1">+, 0, 0, 32, 32, 32</column>
<column name="cum_offs_1_fu_338_p2">+, 0, 0, 19, 19, 19</column>
<column name="i_1_fu_285_p2">+, 0, 0, 3, 3, 1</column>
<column name="i_2_fu_429_p2">+, 0, 0, 32, 32, 1</column>
<column name="j_1_fu_441_p2">+, 0, 0, 3, 3, 1</column>
<column name="tmp_1_fu_314_p2">+, 0, 0, 19, 19, 19</column>
<column name="tmp_5_fu_347_p2">+, 0, 0, 32, 32, 4</column>
<column name="neg_mul_fu_381_p2">-, 0, 0, 65, 1, 65</column>
<column name="neg_ti_fu_410_p2">-, 0, 0, 32, 1, 32</column>
<column name="ap_condition_629">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_279_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="exitcond_fu_435_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="tmp_7_fu_423_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_13_fu_403_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_6_fu_416_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_ARADDR">32, 4, 32, 128</column>
<column name="A_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="PREF_WINDOW_blk_n_AR">1, 2, 1, 2</column>
<column name="PREF_WINDOW_blk_n_R">1, 2, 1, 2</column>
<column name="ap_NS_fsm">24, 30, 1, 30</column>
<column name="ap_enable_reg_pp0_iter10">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_A_BUS_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_PREF_WINDOW_ARREADY">1, 2, 1, 2</column>
<column name="buff_address0">3, 3, 3, 9</column>
<column name="cum_offs_reg_175">19, 2, 19, 38</column>
<column name="i1_reg_198">32, 2, 32, 64</column>
<column name="i_reg_187">3, 2, 3, 6</column>
<column name="j_reg_209">3, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_BUS_addr_reg_524">32, 0, 32, 0</column>
<column name="N_fu_114">32, 0, 32, 0</column>
<column name="a1_reg_478">29, 0, 29, 0</column>
<column name="a2_sum5_reg_590">32, 0, 32, 0</column>
<column name="a2_sum_reg_519">31, 0, 31, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_A_BUS_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_PREF_WINDOW_ARREADY">1, 0, 1, 0</column>
<column name="buff_addr_1_reg_579">3, 0, 3, 0</column>
<column name="buff_load_reg_585">32, 0, 32, 0</column>
<column name="cum_offs_reg_175">19, 0, 19, 0</column>
<column name="exitcond_reg_570">1, 0, 1, 0</column>
<column name="i1_reg_198">32, 0, 32, 0</column>
<column name="i_1_reg_514">3, 0, 3, 0</column>
<column name="i_2_reg_565">32, 0, 32, 0</column>
<column name="i_cast2_reg_506">3, 0, 32, 29</column>
<column name="i_reg_187">3, 0, 3, 0</column>
<column name="j_reg_209">3, 0, 3, 0</column>
<column name="mul_reg_551">65, 0, 65, 0</column>
<column name="n3_reg_473">30, 0, 30, 0</column>
<column name="reg_230">16, 0, 16, 0</column>
<column name="tmp_10_cast_reg_501">29, 0, 31, 2</column>
<column name="tmp_10_reg_496">29, 0, 32, 3</column>
<column name="tmp_14_reg_545">1, 0, 1, 0</column>
<column name="tmp_16_reg_556">30, 0, 30, 0</column>
<column name="tmp_4_reg_530">16, 0, 16, 0</column>
<column name="buff_addr_1_reg_579">0, 3, 3, 0</column>
<column name="buff_load_reg_585">0, 32, 32, 0</column>
<column name="exitcond_reg_570">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CFG_AWVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WDATA">in, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WSTRB">in, 4, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RDATA">out, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RRESP">out, 2, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BRESP">out, 2, s_axi, CFG, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, skip_prefetch, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, skip_prefetch, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, skip_prefetch, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_PREF_WINDOW_AWVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWADDR">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWLEN">out, 8, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWSIZE">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWBURST">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWLOCK">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWCACHE">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWPROT">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWQOS">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWREGION">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WDATA">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WSTRB">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WLAST">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARADDR">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARLEN">out, 8, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARSIZE">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARBURST">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARLOCK">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARCACHE">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARPROT">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARQOS">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARREGION">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RVALID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RREADY">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RDATA">in, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RLAST">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RUSER">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RRESP">in, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BVALID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BREADY">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BRESP">in, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BUSER">in, 1, m_axi, PREF_WINDOW, pointer</column>
</table>
</item>
</section>
</profile>
