```verilog
reg [2:0] y;
reg [2:0] next_y;

always @(posedge clk) begin
  if (reset)
    y <= 3'b000;
  else
    y <= next_y;
end

always @(*) begin
  case (y)
    3'b000: next_y = x ? 3'b001 : 3'b000;
    3'b001: next_y = x ? 3'b100 : 3'b001;
    3'b010: next_y = x ? 3'b001 : 3'b010;
    3'b011: next_y = x ? 3'b010 : 3'b001;
    3'b100: next_y = x ? 3'b100 : 3'b011;
    default: next_y = 3'b000;
  endcase
end

always @(*) begin
  case (y)
    3'b000: z = 1'b0;
    3'b001: z = 1'b0;
    3'b010: z = 1'b0;
    3'b011: z = 1'b1;
    3'b100: z = 1'b1;
    default: z = 1'b0;
  endcase
end

endmodule
```