--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Progs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml BatListener.twx BatListener.ncd -o BatListener.twr
BatListener.pcf -ucf BatListener.ucf

Design file:              BatListener.ncd
Physical constraint file: BatListener.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% 
INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1596 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.700ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_ResetSync_1 (SLICE_X30Y69.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_ResetUserClk (FF)
  Destination:          inst_BatADC/Mshreg_s_ResetSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.412ns (Levels of Logic = 0)
  Clock Path Skew:      -3.168ns (2.401 - 5.569)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_ResetUserClk to inst_BatADC/Mshreg_s_ResetSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.AQ      Tcko                  0.525   inst_BatRandom/RandomProc.rand_temp<34>
                                                       s_ResetUserClk
    SLICE_X30Y69.BI      net (fanout=452)      0.829   s_ResetUserClk
    SLICE_X30Y69.CLK     Tds                   0.058   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_ResetSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.583ns logic, 0.829ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_WeSync_1 (SLICE_X30Y69.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WE (FF)
  Destination:          inst_BatADC/Mshreg_s_WeSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      -3.160ns (2.401 - 5.561)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WE to inst_BatADC/Mshreg_s_WeSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.BQ      Tcko                  0.430   s_AD_WE
                                                       s_AD_WE
    SLICE_X30Y69.AI      net (fanout=3)        0.750   s_AD_WE
    SLICE_X30Y69.CLK     Tds                   0.062   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_WeSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.492ns logic, 0.750ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/AD_R_FSI (SLICE_X42Y98.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WCmd_30 (FF)
  Destination:          inst_BatADC/AD_R_FSI (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Clock Path Skew:      -3.145ns (2.382 - 5.527)
  Source Clock:         s_UserClk rising at 40.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WCmd_30 to inst_BatADC/AD_R_FSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.CQ      Tcko                  0.430   s_AD_WCmd<31>
                                                       s_AD_WCmd_30
    SLICE_X42Y98.A1      net (fanout=3)        1.463   s_AD_WCmd<30>
    SLICE_X42Y98.CLK     Tas                   0.349   inst_BatADC/AD_R_FSI
                                                       inst_BatADC/Mmux__n022911
                                                       inst_BatADC/AD_R_FSI
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.779ns logic, 1.463ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_26 (SLICE_X12Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_R_Data_25 (FF)
  Destination:          inst_BatADC/s_R_Data_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_R_Data_25 to inst_BatADC/s_R_Data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.200   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/s_R_Data_25
    SLICE_X12Y54.C5      net (fanout=3)        0.077   inst_BatADC/s_R_Data<25>
    SLICE_X12Y54.CLK     Tah         (-Th)    -0.121   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT191
                                                       inst_BatADC/s_R_Data_26
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_24 (SLICE_X12Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_R_Data_23 (FF)
  Destination:          inst_BatADC/s_R_Data_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_R_Data_23 to inst_BatADC/s_R_Data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.BQ      Tcko                  0.200   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/s_R_Data_23
    SLICE_X12Y54.B5      net (fanout=3)        0.084   inst_BatADC/s_R_Data<23>
    SLICE_X12Y54.CLK     Tah         (-Th)    -0.121   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT171
                                                       inst_BatADC/s_R_Data_24
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_6 (SLICE_X23Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_L_Data_5 (FF)
  Destination:          inst_BatADC/s_L_Data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_L_Data_5 to inst_BatADC/s_L_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.CQ      Tcko                  0.198   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/s_L_Data_5
    SLICE_X23Y79.C5      net (fanout=2)        0.059   inst_BatADC/s_L_Data<5>
    SLICE_X23Y79.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT291
                                                       inst_BatADC/s_L_Data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: inst_BigMem/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in 
= PERIOD TIMEGRP         
"inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         TS_p_AD_SCO 
/ 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20444 paths analyzed, 1809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.500ns.
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X14Y87.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.313   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.330ns (2.538ns logic, 6.792ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.250ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.C        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X9Y87.A1       net (fanout=1)        0.744   N468
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.313   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.250ns (2.460ns logic, 6.790ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.153ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.DQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X9Y87.C3       net (fanout=7)        0.922   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.313   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.153ns (2.538ns logic, 6.615ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X14Y87.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.269   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (2.494ns logic, 6.792ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.206ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.C        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X9Y87.A1       net (fanout=1)        0.744   N468
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.269   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (2.416ns logic, 6.790ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.109ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.DQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X9Y87.C3       net (fanout=7)        0.922   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.269   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (2.494ns logic, 6.615ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X14Y87.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.266   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.283ns (2.491ns logic, 6.792ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y88.AQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X9Y87.C2       net (fanout=7)        1.099   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X9Y87.C        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X9Y87.A1       net (fanout=1)        0.744   N468
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.266   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.203ns (2.413ns logic, 6.790ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.106ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.DQ      Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X9Y87.C3       net (fanout=7)        0.922   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X9Y87.CMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X9Y87.A2       net (fanout=1)        0.746   N469
    SLICE_X9Y87.A        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X9Y87.B2       net (fanout=6)        1.054   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X9Y87.BMUX     Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X7Y88.B1       net (fanout=1)        1.068   N466
    SLICE_X7Y88.B        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o21
    SLICE_X2Y88.B3       net (fanout=3)        1.080   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o2
    SLICE_X2Y88.B        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A5       net (fanout=1)        0.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_88_o_Mux_393_o
    SLICE_X2Y88.A        Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X14Y87.CE      net (fanout=2)        1.498   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X14Y87.CLK     Tceck                 0.266   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.106ns (2.491ns logic, 6.615ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (SLICE_X13Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.AQ      Tcko                  0.198   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y86.SR      net (fanout=79)       0.316   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y86.CLK     Tcksr       (-Th)     0.131   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.067ns logic, 0.316ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (SLICE_X13Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.AQ      Tcko                  0.198   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y86.SR      net (fanout=79)       0.316   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y86.CLK     Tcksr       (-Th)     0.128   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.070ns logic, 0.316ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X16Y92.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.CQ      Tcko                  0.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X16Y92.C5      net (fanout=1)        0.061   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X16Y92.CLK     Tah         (-Th)    -0.121   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 10.667ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: inst_BigMem/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: inst_BigMem/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/SR
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: SLICE_X14Y65.SR
  Clock network: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO 
/ 30         PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO / 30
        PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: inst_BigMem/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 
30 HIGH         50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 30 HIGH
        50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: inst_BigMem/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" 
TS_p_AD_SCO / 5         HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2213294 paths analyzed, 31028 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.551ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_Sqrt/blk0000023d (SLICE_X50Y23.A2), 2656 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d1 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.347ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.581 - 0.638)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d1 to inst_BatFFTMod/inst_Sqrt/blk0000023d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AMUX    Tshcko                0.576   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d1
    SLICE_X50Y18.A2      net (fanout=4)        2.551   inst_BatFFTMod/inst_Sqrt/sig00000204
    SLICE_X50Y18.COUT    Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001b5
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X50Y19.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X50Y20.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X50Y20.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X50Y21.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X50Y22.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X50Y22.CMUX    Tcinc                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X49Y17.D5      net (fanout=34)       1.119   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X49Y17.D       Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003ff
                                                       inst_BatFFTMod/inst_Sqrt/blk000006a6
    SLICE_X54Y20.A2      net (fanout=2)        1.384   inst_BatFFTMod/inst_Sqrt/sig0000021d
    SLICE_X54Y20.COUT    Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000218
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X54Y21.DMUX    Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X50Y23.A2      net (fanout=18)       1.299   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X50Y23.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023d
    -------------------------------------------------  ---------------------------
    Total                                      9.347ns (2.979ns logic, 6.368ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d1 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 10)
  Clock Path Skew:      -0.057ns (0.581 - 0.638)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d1 to inst_BatFFTMod/inst_Sqrt/blk0000023d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AMUX    Tshcko                0.576   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d1
    SLICE_X50Y18.A2      net (fanout=4)        2.551   inst_BatFFTMod/inst_Sqrt/sig00000204
    SLICE_X50Y18.COUT    Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001b5
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X50Y19.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X50Y20.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X50Y20.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X50Y21.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X50Y22.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X50Y22.CMUX    Tcinc                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X55Y19.C2      net (fanout=34)       1.590   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X55Y19.C       Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003bf
                                                       inst_BatFFTMod/inst_Sqrt/blk000006b3
    SLICE_X54Y19.B2      net (fanout=2)        0.748   inst_BatFFTMod/inst_Sqrt/sig00000220
    SLICE_X54Y19.COUT    Topcyb                0.448   inst_BatFFTMod/inst_Sqrt/sig000003aa
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000215
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000202
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
    SLICE_X54Y20.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X54Y21.DMUX    Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X50Y23.A2      net (fanout=18)       1.299   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X50Y23.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023d
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (3.046ns logic, 6.206ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d1 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.581 - 0.638)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d1 to inst_BatFFTMod/inst_Sqrt/blk0000023d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AMUX    Tshcko                0.576   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d1
    SLICE_X50Y18.A2      net (fanout=4)        2.551   inst_BatFFTMod/inst_Sqrt/sig00000204
    SLICE_X50Y18.COUT    Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001b5
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X50Y19.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X50Y20.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X50Y20.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X50Y21.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X50Y22.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X50Y22.CMUX    Tcinc                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X56Y21.A6      net (fanout=34)       1.222   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X56Y21.A       Tilo                  0.254   inst_BatFFTMod/inst_Sqrt/sig0000021a
                                                       inst_BatFFTMod/inst_Sqrt/blk000006a9
    SLICE_X54Y20.D2      net (fanout=2)        1.346   inst_BatFFTMod/inst_Sqrt/sig0000021a
    SLICE_X54Y20.COUT    Topcyd                0.290   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000021b
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X54Y21.DMUX    Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X50Y23.A2      net (fanout=18)       1.299   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X50Y23.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023d
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.792ns logic, 6.433ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HetDither1/i_DT_Q_23 (SLICE_X18Y74.D2), 5519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatHet/inst_HetMult/blk00000001/blk0000041d (DSP)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.377ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (0.633 - 0.637)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatHet/inst_HetMult/blk00000001/blk0000041d to inst_BatHet/inst_HetDither1/i_DT_Q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y22.P35      Tdspcko_P_PREG        1.332   inst_BatHet/inst_HetMult/blk00000001/blk0000041d
                                                       inst_BatHet/inst_HetMult/blk00000001/blk0000041d
    SLICE_X16Y75.D1      net (fanout=72)       3.559   inst_BatHet/s_Mult<47>
    SLICE_X16Y75.COUT    Topcyd                0.290   inst_BatHet/s_MultDithRight<11>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_lut<3>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<3>
    SLICE_X16Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<3>
    SLICE_X16Y76.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<7>
    SLICE_X16Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<7>
    SLICE_X16Y77.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<11>
    SLICE_X16Y78.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<11>
    SLICE_X16Y78.COUT    Tbyp                  0.091   inst_BatHet/s_Mult<3>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<15>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<15>
    SLICE_X16Y79.COUT    Tbyp                  0.091   inst_BatHet/s_Mult<5>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<19>
    SLICE_X16Y80.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<19>
    SLICE_X16Y80.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<23>
    SLICE_X16Y81.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<23>
    SLICE_X16Y81.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<27>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<27>
    SLICE_X16Y82.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<27>
    SLICE_X16Y82.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<31>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<31>
    SLICE_X16Y83.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<31>
    SLICE_X16Y83.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<35>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<35>
    SLICE_X16Y84.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<35>
    SLICE_X16Y84.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/n0027<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_xor<48>
    SLICE_X18Y74.D2      net (fanout=24)       2.610   inst_BatHet/inst_HetDither1/n0027<48>
    SLICE_X18Y74.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_PWR_25_o_PWR_25_o_mux_9_OUT161
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_23
    -------------------------------------------------  ---------------------------
    Total                                      9.377ns (3.172ns logic, 6.205ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/i_RD_Random1_0 (FF)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.305ns (Levels of Logic = 12)
  Clock Path Skew:      -0.041ns (0.725 - 0.766)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/i_RD_Random1_0 to inst_BatHet/inst_HetDither1/i_DT_Q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.AMUX    Tshcko                0.518   inst_BatRandom/RandomProc.rand_temp<5>
                                                       inst_BatRandom/i_RD_Random1_0
    SLICE_X22Y71.A2      net (fanout=11)       1.698   inst_BatRandom/i_RD_Random1<0>
    SLICE_X22Y71.COUT    Topcya                0.474   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<3>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<3>
    SLICE_X22Y72.CIN     net (fanout=1)        0.082   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<3>
    SLICE_X22Y72.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
    SLICE_X22Y73.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
    SLICE_X22Y73.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
    SLICE_X22Y74.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
    SLICE_X22Y74.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
    SLICE_X22Y75.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
    SLICE_X22Y75.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
    SLICE_X22Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
    SLICE_X22Y76.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
    SLICE_X22Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
    SLICE_X22Y77.AMUX    Tcina                 0.220   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT<24>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_xor<24>
    SLICE_X16Y84.B2      net (fanout=49)       2.035   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT<24>
    SLICE_X16Y84.COUT    Topcyb                0.448   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_lut<37>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/n0027<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_xor<48>
    SLICE_X18Y74.D2      net (fanout=24)       2.610   inst_BatHet/inst_HetDither1/n0027<48>
    SLICE_X18Y74.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_PWR_25_o_PWR_25_o_mux_9_OUT161
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_23
    -------------------------------------------------  ---------------------------
    Total                                      9.305ns (2.856ns logic, 6.449ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_4 (FF)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.265ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.725 - 0.766)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_4 to inst_BatHet/inst_HetDither1/i_DT_Q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.CQ      Tcko                  0.430   inst_BatRandom/RandomProc.rand_temp<5>
                                                       inst_BatRandom/RandomProc.rand_temp_4
    SLICE_X22Y72.A2      net (fanout=12)       1.921   inst_BatRandom/RandomProc.rand_temp<4>
    SLICE_X22Y72.COUT    Topcya                0.474   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_lut<4>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
    SLICE_X22Y73.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<7>
    SLICE_X22Y73.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
    SLICE_X22Y74.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<11>
    SLICE_X22Y74.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
    SLICE_X22Y75.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<15>
    SLICE_X22Y75.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
    SLICE_X22Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<19>
    SLICE_X22Y76.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
    SLICE_X22Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_cy<23>
    SLICE_X22Y77.AMUX    Tcina                 0.220   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT<24>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT_xor<24>
    SLICE_X16Y84.B2      net (fanout=49)       2.035   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_5_OUT<24>
    SLICE_X16Y84.COUT    Topcyb                0.448   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_lut<37>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<39>
    SLICE_X16Y85.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<43>
    SLICE_X16Y86.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0027_cy<47>
    SLICE_X16Y87.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/n0027<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0027_xor<48>
    SLICE_X18Y74.D2      net (fanout=24)       2.610   inst_BatHet/inst_HetDither1/n0027<48>
    SLICE_X18Y74.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_PWR_25_o_PWR_25_o_mux_9_OUT161
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_23
    -------------------------------------------------  ---------------------------
    Total                                      9.265ns (2.675ns logic, 6.590ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HetDither2/i_DT_Q_3 (SLICE_X36Y50.D2), 5865 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/i_RD_Random2_0 (FF)
  Destination:          inst_BatHet/inst_HetDither2/i_DT_Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.288ns (Levels of Logic = 15)
  Clock Path Skew:      -0.057ns (0.618 - 0.675)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/i_RD_Random2_0 to inst_BatHet/inst_HetDither2/i_DT_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.CMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/i_RD_Random2_0
    SLICE_X32Y49.A2      net (fanout=5)        2.818   inst_BatRandom/i_RD_Random2<0>
    SLICE_X32Y49.COUT    Topcya                0.472   inst_BatFFTMod/i_FFT_MaxValue<3>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.COUT    Tbyp                  0.091   inst_BatFFTMod/i_FFT_MaxValue<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
    SLICE_X32Y52.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
    SLICE_X32Y52.COUT    Tbyp                  0.091   inst_BatFFTMod/i_FFT_MaxValue<7>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X32Y53.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X32Y53.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y54.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y54.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y55.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y55.BMUX    Tcinb                 0.277   inst_BatDAC/Mmux_GND_13_o_X_12_o_Mux_5_o_6_f7
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_xor<25>
    SLICE_X38Y49.C3      net (fanout=49)       1.667   inst_BatHet/inst_HetDither2/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<25>
    SLICE_X38Y49.COUT    Topcyc                0.328   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_lut<26>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.BMUX    Tcinb                 0.310   inst_BatHet/inst_HetDither2/n0027<49>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_xor<49>
    SLICE_X36Y50.D2      net (fanout=24)       1.535   inst_BatHet/inst_HetDither2/n0027<49>
    SLICE_X36Y50.CLK     Tas                   0.349   inst_BatHet/inst_HetDither2/i_DT_Q<3>
                                                       inst_BatHet/inst_HetDither2/Mmux_PWR_26_o_PWR_26_o_mux_9_OUT181
                                                       inst_BatHet/inst_HetDither2/i_DT_Q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.288ns (3.232ns logic, 6.056ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/i_RD_Random2_0 (FF)
  Destination:          inst_BatHet/inst_HetDither2/i_DT_Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.276ns (Levels of Logic = 15)
  Clock Path Skew:      -0.057ns (0.618 - 0.675)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/i_RD_Random2_0 to inst_BatHet/inst_HetDither2/i_DT_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.CMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/i_RD_Random2_0
    SLICE_X32Y49.A2      net (fanout=5)        2.818   inst_BatRandom/i_RD_Random2<0>
    SLICE_X32Y49.COUT    Topcya                0.472   inst_BatFFTMod/i_FFT_MaxValue<3>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.COUT    Tbyp                  0.091   inst_BatFFTMod/i_FFT_MaxValue<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
    SLICE_X32Y52.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
    SLICE_X32Y52.COUT    Tbyp                  0.091   inst_BatFFTMod/i_FFT_MaxValue<7>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X32Y53.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X32Y53.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y54.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y54.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y55.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y55.BMUX    Tcinb                 0.277   inst_BatDAC/Mmux_GND_13_o_X_12_o_Mux_5_o_6_f7
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_xor<25>
    SLICE_X38Y49.B5      net (fanout=49)       1.500   inst_BatHet/inst_HetDither2/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<25>
    SLICE_X38Y49.COUT    Topcyb                0.483   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_lut<25>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.BMUX    Tcinb                 0.310   inst_BatHet/inst_HetDither2/n0027<49>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_xor<49>
    SLICE_X36Y50.D2      net (fanout=24)       1.535   inst_BatHet/inst_HetDither2/n0027<49>
    SLICE_X36Y50.CLK     Tas                   0.349   inst_BatHet/inst_HetDither2/i_DT_Q<3>
                                                       inst_BatHet/inst_HetDither2/Mmux_PWR_26_o_PWR_26_o_mux_9_OUT181
                                                       inst_BatHet/inst_HetDither2/i_DT_Q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.276ns (3.387ns logic, 5.889ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/i_RD_Random2_0 (FF)
  Destination:          inst_BatHet/inst_HetDither2/i_DT_Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.230ns (Levels of Logic = 15)
  Clock Path Skew:      -0.057ns (0.618 - 0.675)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/i_RD_Random2_0 to inst_BatHet/inst_HetDither2/i_DT_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.CMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/i_RD_Random2_0
    SLICE_X32Y49.A2      net (fanout=5)        2.818   inst_BatRandom/i_RD_Random2<0>
    SLICE_X32Y49.COUT    Topcya                0.472   inst_BatFFTMod/i_FFT_MaxValue<3>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<3>
    SLICE_X32Y50.COUT    Tbyp                  0.091   inst_BatFFTMod/i_FFT_MaxValue<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<7>
    SLICE_X32Y51.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither2/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<11>
    SLICE_X38Y45.A2      net (fanout=2)        1.522   inst_BatHet/inst_HetDither2/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<8>
    SLICE_X38Y45.COUT    Topcya                0.474   inst_BatHet/inst_HetDither2/Madd_n0027_cy<11>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_lut<8>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<11>
    SLICE_X38Y46.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<11>
    SLICE_X38Y46.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<15>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<15>
    SLICE_X38Y47.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<15>
    SLICE_X38Y47.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<19>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<19>
    SLICE_X38Y48.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<19>
    SLICE_X38Y48.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<23>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<23>
    SLICE_X38Y49.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<23>
    SLICE_X38Y49.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<27>
    SLICE_X38Y50.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<31>
    SLICE_X38Y51.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<35>
    SLICE_X38Y52.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<39>
    SLICE_X38Y53.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<43>
    SLICE_X38Y54.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither2/Madd_n0027_cy<47>
    SLICE_X38Y55.BMUX    Tcinb                 0.310   inst_BatHet/inst_HetDither2/n0027<49>
                                                       inst_BatHet/inst_HetDither2/Madd_n0027_xor<49>
    SLICE_X36Y50.D2      net (fanout=24)       1.535   inst_BatHet/inst_HetDither2/n0027<49>
    SLICE_X36Y50.CLK     Tas                   0.349   inst_BatHet/inst_HetDither2/i_DT_Q<3>
                                                       inst_BatHet/inst_HetDither2/Mmux_PWR_26_o_PWR_26_o_mux_9_OUT181
                                                       inst_BatHet/inst_HetDither2/i_DT_Q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.230ns (3.319ns logic, 5.911ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000ab (DSP48_X1Y12.OPMODE3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001a (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000ab (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001a to inst_BatHet/inst_HDFilter/blk00000003/blk000000ab
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AQ      Tcko                  0.198   inst_BatHet/inst_HDFilter/blk00000003/sig0000012c
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001a
    DSP48_X1Y12.OPMODE3  net (fanout=5)        0.251   inst_BatHet/inst_HDFilter/blk00000003/sig0000012a
    DSP48_X1Y12.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000ab
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000ab
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (-0.004ns logic, 0.251ns route)
                                                       (-1.6% logic, 101.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_BatFFT/blk000000fd (SLICE_X6Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatFFTMod/inst_BatFFT/blk00000444 (FF)
  Destination:          inst_BatFFTMod/inst_BatFFT/blk000000fd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatFFTMod/inst_BatFFT/blk00000444 to inst_BatFFTMod/inst_BatFFT/blk000000fd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y14.BMUX     Tshcko                0.244   inst_BatFFTMod/inst_BatFFT/sig00000099
                                                       inst_BatFFTMod/inst_BatFFT/blk00000444
    SLICE_X6Y14.DX       net (fanout=1)        0.113   inst_BatFFTMod/inst_BatFFT/sig00000098
    SLICE_X6Y14.CLK      Tdh         (-Th)     0.100   inst_BatFFTMod/inst_BatFFT/sig0000030c
                                                       inst_BatFFTMod/inst_BatFFT/blk000000fd
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.144ns logic, 0.113ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_BatFFT/blk00000035/blk00000057 (RAMB16_X0Y8.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatFFTMod/inst_BatFFT/blk00000528 (FF)
  Destination:          inst_BatFFTMod/inst_BatFFT/blk00000035/blk00000057 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatFFTMod/inst_BatFFT/blk00000528 to inst_BatFFTMod/inst_BatFFT/blk00000035/blk00000057
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.BQ       Tcko                  0.198   inst_BatFFTMod/inst_BatFFT/sig000000eb
                                                       inst_BatFFTMod/inst_BatFFT/blk00000528
    RAMB16_X0Y8.DIA24    net (fanout=1)        0.125   inst_BatFFTMod/inst_BatFFT/sig000000eb
    RAMB16_X0Y8.CLKA     Trckd_DIA   (-Th)     0.053   inst_BatFFTMod/inst_BatFFT/blk00000035/blk00000057
                                                       inst_BatFFTMod/inst_BatFFT/blk00000035/blk00000057
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y29.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y29.CLKBRDCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Logical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.071ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X23Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.929ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 2)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp594.IMUX.34
    SLICE_X23Y66.A2      net (fanout=2)        7.888   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X23Y66.CLK     Tas                   0.373   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.930ns logic, 7.888ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y66.CLK     net (fanout=27)       1.421   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.541ns logic, 2.231ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X23Y66.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.346ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 2)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp594.IMUX.34
    SLICE_X23Y66.D5      net (fanout=2)        7.580   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X23Y66.CLK     Tas                   0.264   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (1.821ns logic, 7.580ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y66.CLK     net (fanout=27)       1.421   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.541ns logic, 2.231ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X23Y66.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.941ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 2)
  Clock Path Delay:     1.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp594.IMUX.34
    SLICE_X23Y66.D5      net (fanout=2)        4.025   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X23Y66.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.918ns logic, 4.025ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y66.CLK     net (fanout=27)       0.743   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.950ns logic, 1.027ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X23Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.207ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 2)
  Clock Path Delay:     1.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp594.IMUX.34
    SLICE_X23Y66.A2      net (fanout=2)        4.231   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X23Y66.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (0.978ns logic, 4.231ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y66.CLK     net (fanout=27)       0.743   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.950ns logic, 1.027ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.644ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X23Y79.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.356ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.393ns (Levels of Logic = 2)
  Clock Path Delay:     3.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp594.IMUX.33
    SLICE_X23Y79.A3      net (fanout=2)        7.463   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y79.CLK     Tas                   0.373   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (1.930ns logic, 7.463ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y79.CLK     net (fanout=27)       1.423   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.541ns logic, 2.233ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X23Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.364ns (Levels of Logic = 2)
  Clock Path Delay:     3.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp594.IMUX.33
    SLICE_X23Y79.D5      net (fanout=2)        7.543   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y79.CLK     Tas                   0.264   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.364ns (1.821ns logic, 7.543ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y79.CLK     net (fanout=27)       1.423   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.541ns logic, 2.233ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X23Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.019ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Clock Path Delay:     1.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp594.IMUX.33
    SLICE_X23Y79.D5      net (fanout=2)        4.105   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y79.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (0.918ns logic, 4.105ns route)
                                                       (18.3% logic, 81.7% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y79.CLK     net (fanout=27)       0.745   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.950ns logic, 1.029ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X23Y79.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.049ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Delay:     1.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp594.IMUX.33
    SLICE_X23Y79.A3      net (fanout=2)        4.075   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y79.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (0.978ns logic, 4.075ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y79.CLK     net (fanout=27)       0.745   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.950ns logic, 1.029ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.738ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.262ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 1)
  Clock Path Delay:     4.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X45Y109.CLK    net (fanout=27)       1.722   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.766ns logic, 2.716ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.AMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        3.991   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 2.722   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (3.240ns logic, 3.991ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.446ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Delay:     1.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X45Y109.CLK    net (fanout=27)       0.678   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.822ns logic, 0.950ns route)
                                                       (46.4% logic, 53.6% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.AMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        2.059   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 1.396   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.640ns logic, 2.059ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.776ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.224ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 1)
  Clock Path Delay:     4.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X45Y109.CLK    net (fanout=27)       1.722   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.766ns logic, 2.716ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.AMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        4.029   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 2.722   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (3.240ns logic, 4.029ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.484ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Clock Path Delay:     1.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp594.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X45Y109.CLK    net (fanout=27)       0.678   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.822ns logic, 0.950ns route)
                                                       (46.4% logic, 53.6% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.AMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        2.097   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 1.396   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.640ns logic, 2.097ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p_AD_SCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p_AD_SCO                    |     50.000ns|     49.700ns|     47.755ns|            0|            0|         1596|      2233738|
| TS_inst_BigMem_memc3_infrastru|     13.333ns|      9.500ns|          N/A|            0|            0|        20444|            0|
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|     10.000ns|      9.551ns|          N/A|            0|            0|      2213294|            0|
| cture_inst_clk0_bufg_in       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p_AD_SCO
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
p_AD_L_SDO  |  -19.356(F)|      SLOW  |   21.981(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
p_AD_R_SDO  |  -18.929(F)|      SLOW  |   22.059(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock p_AD_SCO to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
p_AD_L_SDI  |        11.776(R)|      SLOW  |         5.484(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
p_AD_R_SDI  |        11.738(R)|      SLOW  |         5.446(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p_AD_SCO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p_AD_SCO       |    9.551|    5.125|    4.970|    5.435|
---------------+---------+---------+---------+---------+

COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 3.130; Ideal Clock Offset To Actual Clock 7.006; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_R_SDO        |  -18.929(F)|      SLOW  |   22.059(F)|      FAST  |   13.929|   27.941|       -7.006|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -18.929|         -  |      22.059|         -  |   13.929|   27.941|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.625; Ideal Clock Offset To Actual Clock 6.831; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_L_SDO        |  -19.356(F)|      SLOW  |   21.981(F)|      FAST  |   14.356|   28.019|       -6.831|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -19.356|         -  |      21.981|         -  |   14.356|   28.019|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_R_SDI                                     |       11.738|      SLOW  |        5.446|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_L_SDI                                     |       11.776|      SLOW  |        5.484|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2235340 paths, 0 nets, and 33530 connections

Design statistics:
   Minimum period:  49.700ns{1}   (Maximum frequency:  20.121MHz)
   Minimum input required time before clock:   6.071ns
   Minimum output required time after clock:  11.776ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 02 19:56:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



