<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='systemcaes.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: systemcaes
    <br/>
    Created: Jul  2, 2004
    <br/>
    Updated: Apr  9, 2010
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Crypto core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - SystemC and Verilog code is provided
     <br/>
     - Verified using TLM(Transaction Level Modelling Style)
     <br/>
     - Encoder and decoder in the same block
     <br/>
     This work is given by Universidad Rey Juan Carlos (Spain)
     <br/>
     www.gdhwsw.urjc.es
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - 128 bits low area implementation uploaded
     <br/>
     - 192 bits low area implementation uploaded
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Here you can find two different implementations of AES encryption algorithm:
     <br/>
     - A 128 bits AES algorithm focusing on very low area applications.
     <br/>
     - A 192 bits AES algorithm focusing on very low area applications.
     <br/>
     The 128 bits low area implementation takes about 500 cycles to encrypt/decrypt a block.
     <br/>
     The 192 bits low area implementation takes about 280 cycles to encrypt/decrypt a block.
     <br/>
     They don't use memories to store the S-box and have many other architectural improvements to reduce the area comsumption.
     <br/>
     Implements the encoder and decoder in the same block.
     <br/>
     The cores were written in SystemC RTL, and verified using TLM(Transaction Level Modelling Style).
     <br/>
     Verilog synthesizable code  is also provided
     <br/>
     All implementations have been tested on a Xilinx Virtex2 FPGA succesfully.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
