# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vhdlcomb02_ex04.srcs/sources_1/imports/hdl/sevenseg.vhd" \
"../../../../vhdlcomb02_ex04.srcs/sim_1/imports/hdl/tb_sevenseg.vhd" \

# Do not sort compile order
nosort
