{"Source Block": ["hdl/library/axi_dmac/request_arb.v@243:253@HdlIdDef", "wire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@237:247", "wire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\n"], ["hdl/library/axi_dmac/request_arb.v@246:256", "wire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/request_arb.v@248:258", "wire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\n"], ["hdl/library/axi_dmac/request_arb.v@238:248", "\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n"], ["hdl/library/axi_dmac/request_arb.v@242:252", "wire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\n"], ["hdl/library/axi_dmac/request_arb.v@240:250", "wire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@247:257", "wire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n"], ["hdl/library/axi_dmac/request_arb.v@239:249", "wire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\n"], ["hdl/library/axi_dmac/request_arb.v@245:255", "wire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@241:251", "wire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\n"]], "Diff Content": {"Delete": [[248, "wire dest_fifo_last;\n"]], "Add": []}}