# ARM64 ãƒ–ãƒ¼ãƒˆã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

ğŸ¯ **ã“ã®ç« ã§å­¦ã¶ã“ã¨**
- ARM64 (AARCH64) ã®ãƒ–ãƒ¼ãƒˆæ‰‹é †
- ARM Trusted Firmware (ATF) ã®å½¹å‰²
- UEFI on ARMã®å®Ÿè£…
- Device Treeã¨ã®é€£æº

ğŸ“š **å‰æçŸ¥è­˜**
- [Part I: x86_64 ãƒ–ãƒ¼ãƒˆåŸºç¤](../part1/01-reset-vector.md)

---

## ARM64ãƒ–ãƒ¼ãƒˆãƒ•ãƒ­ãƒ¼

```
BL1 (Boot ROM) â†’ BL2 (Trusted Firmware) â†’ BL31 (Secure Monitor)
  â†’ BL33 (UEFI/U-Boot) â†’ OS Kernel
```

### å„ãƒ–ãƒ¼ãƒˆã‚¹ãƒ†ãƒ¼ã‚¸

| Stage | åå‰ | Exception Level | å½¹å‰² |
|-------|------|----------------|------|
| **BL1** | AP Trusted ROM | EL3 (Secure) | åˆæœŸåŒ–ã€BL2ãƒ­ãƒ¼ãƒ‰ |
| **BL2** | Trusted Boot Firmware | EL1 (Secure) | BL31/BL33ãƒ­ãƒ¼ãƒ‰ |
| **BL31** | EL3 Runtime Firmware | EL3 (Secure) | PSCIå®Ÿè£… |
| **BL33** | Non-Trusted Firmware | EL2 (Non-Secure) | UEFI/U-Boot |

---

## ARM Trusted Firmware (ATF)

ARMã®ã‚»ã‚­ãƒ¥ã‚¢ãƒ–ãƒ¼ãƒˆå®Ÿè£…ã§ã™ã€‚

### PSCI (Power State Coordination Interface)

```c
// BL31ã§ã® PSCIå®Ÿè£…ä¾‹
int32_t psci_cpu_on(u_register_t target_cpu,
                    uintptr_t entrypoint,
                    u_register_t context_id)
{
  // CPUã‚’ãƒ‘ãƒ¯ãƒ¼ã‚ªãƒ³
  plat_cpu_pwron(target_cpu);

  // ã‚¨ãƒ³ãƒˆãƒªãƒã‚¤ãƒ³ãƒˆè¨­å®š
  plat_set_cpu_entrypoint(target_cpu, entrypoint);

  return PSCI_E_SUCCESS;
}
```

### SMC (Secure Monitor Call)

```asm
; Linux ã‹ã‚‰ PSCIå‘¼ã³å‡ºã—
; X0 = PSCI Function ID
; X1-X3 = Parameters
MOV X0, #0xC4000003  ; PSCI_CPU_ON
MOV X1, #1           ; Target CPU
LDR X2, =entry_point ; Entry point
SMC #0               ; Secure Monitor Call
```

---

## UEFI on ARM

### EDK II ARMå®Ÿè£…

```c
// ArmPlatformPkg/PrePi/MainMPCore.c
VOID CEntryPoint(
  IN UINTN MpId,
  IN UINTN SecBootMode
)
{
  // MMUè¨­å®š
  ArmConfigureMmu();

  // HOBæ§‹ç¯‰
  BuildHobList();

  // DXEã‚³ã‚¢ãƒ­ãƒ¼ãƒ‰
  LoadDxeCore();
}
```

---

## Device Tree

ARM ã‚·ã‚¹ãƒ†ãƒ ã§ã¯ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°ã«Device Treeã‚’ä½¿ç”¨ã—ã¾ã™ã€‚

### ä¾‹: Raspberry Pi 4

```dts
/ {
  compatible = "raspberrypi,4-model-b", "brcm,bcm2711";
  model = "Raspberry Pi 4 Model B";

  memory@0 {
    device_type = "memory";
    reg = <0x0 0x0 0x0 0x40000000>;  // 1GB
  };

  soc {
    uart0: serial@7e201000 {
      compatible = "arm,pl011", "arm,primecell";
      reg = <0x7e201000 0x200>;
      interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
    };
  };
};
```

---

## x86ã¨ã®ä¸»ãªé•ã„

| é …ç›® | x86 | ARM64 |
|------|-----|-------|
| **ãƒªã‚»ãƒƒãƒˆãƒ™ã‚¯ã‚¿** | 0xFFFFFFF0 | SoCä¾å­˜ |
| **ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£** | SMM | TrustZone (EL3) |
| **åˆæœŸåŒ–** | BIOS/UEFI | ATF + UEFI/U-Boot |
| **ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°** | ACPI | Device Tree + ACPI |
| **å‰²ã‚Šè¾¼ã¿** | APIC/x2APIC | GIC (Generic Interrupt Controller) |

---

æ¬¡ç« : [Part VI Chapter 8: ARM ã¨ x86 ã®é•ã„](08-arm-vs-x86.md)
