[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldAes/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_cipher_top.v:62:1: Compile module "work@aes_cipher_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_inv_cipher_top.v:62:1: Compile module "work@aes_inv_cipher_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_inv_sbox.v:62:1: Compile module "work@aes_inv_sbox".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_key_expand_128.v:62:1: Compile module "work@aes_key_expand_128".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_rcon.v:62:1: Compile module "work@aes_rcon".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_sbox.v:62:1: Compile module "work@aes_sbox".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_key_expand_128.v:62:42: Implicit port type (wire) for "wo_0",
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_cipher_top.v:62:1: Top level module "work@aes_cipher_top".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_inv_cipher_top.v:62:1: Top level module "work@aes_inv_cipher_top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 46.

[NTE:EL0511] Nb leaf instances: 42.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                86
array_net                                              3
assignment                                           646
begin                                                  6
bit_select                                            24
case_item                                            523
case_stmt                                              3
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            2764
cont_assign                                          112
delay_control                                         97
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         86
func_call                                             44
function                                              18
if_else                                               13
if_stmt                                                8
include_file_info                                      6
int_typespec                                           9
int_var                                                4
io_decl                                               26
logic_net                                            528
logic_typespec                                       360
logic_var                                             43
module_inst                                          107
operation                                            325
package                                                2
param_assign                                          32
parameter                                             32
part_select                                          207
port                                                 144
range                                                624
ref_module                                            39
ref_obj                                             1615
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldAes/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_cipher_top.v     | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_cipher_top_000.v     | 106 | 254 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_inv_cipher_top.v | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_inv_cipher_top_000.v | 115 | 326 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_inv_sbox.v       | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_inv_sbox_000.v       | 13 | 326 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_key_expand_128.v | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_key_expand_128_000.v | 23 | 86 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_rcon.v           | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_rcon_000.v           | 19 | 96 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/aes_core/rtl/aes_sbox.v           | ${SURELOG_DIR}/build/regression/YosysOldAes/roundtrip/aes_sbox_000.v           | 13 | 327 |