# do TN5.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TN5
# 
# Top level modules:
# 	TN5
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TN5_vlg_sample_tst
# -- Compiling module TN5_vlg_check_tst
# -- Compiling module TN5_vlg_vec_tst
# 
# Top level modules:
# 	TN5_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.TN5_vlg_vec_tst 
# Loading work.TN5_vlg_vec_tst
# Loading work.TN5
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading work.TN5_vlg_sample_tst
# Loading work.TN5_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port LEDR[0] :: @time = 8960000.000 ps
#      Expected value = 0000
#      Real value = 1101
# ERROR! Vector Mismatch for output port LEDR[2] :: @time = 8960000.000 ps
#      Expected value = 0000
#      Real value = 1101
# ERROR! Vector Mismatch for output port LEDR[3] :: @time = 8960000.000 ps
#      Expected value = 0000
#      Real value = 1101
#           3 mismatched vectors : Simulation failed !
# ** Note: $finish    : TN5.vt(205)
#    Time: 100 us  Iteration: 0  Instance: /TN5_vlg_vec_tst/tb_out
