-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Wed Apr 27 15:14:50 +0100 2016                      

Solution Settings: HSVRGB.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../RGBHSV/RGBHSV.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/math/mgc_ac_math.h
        $MGC_HOME/shared/include/math/mgc_ac_trig.h
          $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /HSVRGB/core                       91       5          1            0  1          
    Design Total:                      91       5          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /HSVRGB/core             
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    R_IN:rsc.z  IN   Unsigned        10                                     
    G_IN:rsc.z  IN   Unsigned        10                                     
    B_IN:rsc.z  IN   Unsigned        10                                     
    clk         IN   Unsigned         1                                     
    arst_n      IN   Unsigned         1                                     
    H_OUT:rsc.z OUT  Unsigned        10                                     
    S_OUT:rsc.z OUT  Unsigned        10                                     
    V_OUT:rsc.z OUT  Unsigned        10                                     
    
  Memory Resources
    Resource Name: /HSVRGB/R_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /HSVRGB/R_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /HSVRGB/G_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /HSVRGB/G_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /HSVRGB/B_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /HSVRGB/B_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /HSVRGB/H_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /HSVRGB/H_OUT     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /HSVRGB/S_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /HSVRGB/S_OUT     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /HSVRGB/V_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /HSVRGB/V_OUT     0:9 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /HSVRGB/core main               Infinite       6            5  100.00 ns            1          
    
  Loop Execution Profile
    Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ---------------- ------------ -------------------------- ----------------- --------
    /HSVRGB/core main                       5                      100.00                1           
    
  End of Report
