Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/ --output-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/ --report-file=bsf:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.qsys
Progress: Loading Lab2/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_out [altera_avalon_pio 12.1]
Progress: Parameterizing module led_out
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clock_crossing [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing
Progress: Adding CRC [CRC_Custom_Instruction 1.0]
Progress: Parameterizing module CRC
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.led_out: led_out.external_connection must be exported, or connected to a matching conduit.
Warning: SoC.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Warning: SoC.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/ --output-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.sopcinfo --report-file=html:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.html --report-file=qip:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.qip --report-file=cmp:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC.qsys
Progress: Loading Lab2/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_out [altera_avalon_pio 12.1]
Progress: Parameterizing module led_out
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clock_crossing [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing
Progress: Adding CRC [CRC_Custom_Instruction 1.0]
Progress: Parameterizing module CRC
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.led_out: led_out.external_connection must be exported, or connected to a matching conduit.
Warning: SoC.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Warning: SoC.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 38 connections
Info: merlin_custom_instruction_transform: After transform: 13 modules, 41 connections
Info: merlin_translator_transform: After transform: 24 modules, 85 connections
Info: merlin_domain_transform: After transform: 46 modules, 226 connections
Info: merlin_router_transform: After transform: 57 modules, 270 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 280 connections
Info: reset_adaptation_transform: After transform: 62 modules, 225 connections
Info: merlin_network_to_switch_transform: After transform: 82 modules, 267 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 84 modules, 277 connections
Info: limiter_update_transform: After transform: 84 modules, 279 connections
Info: merlin_interrupt_mapper_transform: After transform: 85 modules, 282 connections
Warning: SoC: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: pll: "SoC" instantiated altpll "pll"
Info: Starting classic module elaboration.
      2 [main] sh 12096 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0031_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0031_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0031_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      5 [main] sh 12800 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0031_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0031_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.02.18 15:23:52 (*) Success: sopc_builder finished.
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: Starting classic module elaboration.
      4 [main] sh 6916 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0033_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0033_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0033_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      4 [main] sh 944 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0033_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0033_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.02.18 15:24:12 (*) Success: sopc_builder finished.
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: Starting classic module elaboration.
      3 [main] sh 2624 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0034_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0034_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0034_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      3 [main] sh 4804 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0034_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0034_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.02.18 15:24:31 (*) Success: sopc_builder finished.
Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0035_cpu_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0035_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2022.02.18 15:24:33 (*) Starting Nios II generation
Info: cpu: # 2022.02.18 15:24:33 (*)   Checking for plaintext license.
Info: cpu: # 2022.02.18 15:24:34 (*)   Plaintext license not found.
Info: cpu: # 2022.02.18 15:24:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.02.18 15:24:35 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.02.18 15:24:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.02.18 15:24:35 (*)   Creating all objects for CPU
Info: cpu: # 2022.02.18 15:24:37 (*)     Pipeline frontend
Info: cpu: # 2022.02.18 15:24:40 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.02.18 15:24:48 (*)   Creating encrypted RTL
Info: cpu: # 2022.02.18 15:24:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info: Starting classic module elaboration.
      2 [main] sh 15784 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0036_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0036_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0036_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      5 [main] sh 9632 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0036_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9041_5144466148910591361.dir/0036_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
.
# 2022.02.18 15:25:07 (*) Running Test Generator Program for SoC_sdram
# 2022.02.18 15:25:09 (*) Success: sopc_builder finished.
Info: sdram: "SoC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: clock_crossing: "SoC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing"
Info: CRC: "SoC" instantiated CRC_Custom_Instruction "CRC"
Info: cpu_custom_instruction_master_translator: "SoC" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "SoC" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "SoC" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: cpu_instruction_master_translator: "SoC" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: sdram_s1_translator: "SoC" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "SoC" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: sdram_s1_translator_avalon_universal_slave_0_agent: "SoC" instantiated altera_merlin_slave_agent "sdram_s1_translator_avalon_universal_slave_0_agent"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "SoC" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SoC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SoC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "SoC" instantiated altera_merlin_router "id_router_002"
Info: addr_router_002: "SoC" instantiated altera_merlin_router "addr_router_002"
Info: id_router_006: "SoC" instantiated altera_merlin_router "id_router_006"
Info: limiter: "SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_002: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: rsp_xbar_demux_006: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux_002: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "SoC" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: SoC: Done SoC" with 38 modules, 117 files, 1990681 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
