{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558963795135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:29:54 2019 " "Processing started: Mon May 27 21:29:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558963796489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_management.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_management " "Found entity 1: Clock_management" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_lfm.v 1 1 " "Found 1 design units, including 1 entities, in source file if_lfm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_LFM " "Found entity 1: IF_LFM" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798473 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dac.v " "Can't analyze file -- file dac.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558963798503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddc.v 1 1 " "Found 1 design units, including 1 entities, in source file ddc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC " "Found entity 1: DDC" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64_st " "Found entity 1: fir64_st" {  } { { "fir_data/fir64_st.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_data/fir64_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir64_ast-struct " "Found design unit 1: fir64_ast-struct" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir64_ast " "Found entity 1: fir64_ast" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64 " "Found entity 1: fir64" {  } { { "fir_data/fir64.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mti.v 1 1 " "Found 1 design units, including 1 entities, in source file mti.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTI " "Found entity 1: MTI" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799835 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receiver Receiver.v(15) " "Verilog HDL Parameter Declaration warning at Receiver.v(15): Parameter Declaration in module \"Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DDC DDC.v(73) " "Verilog HDL Parameter Declaration warning at DDC.v(73): Parameter Declaration in module \"DDC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(74) " "Verilog HDL Parameter Declaration warning at PC.v(74): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(140) " "Verilog HDL Parameter Declaration warning at PC.v(140): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799871 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MTI MTI.v(15) " "Verilog HDL Parameter Declaration warning at MTI.v(15): Parameter Declaration in module \"MTI\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receiver " "Elaborating entity \"Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558963801133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_management Clock_management:Clock_management_1 " "Elaborating entity \"Clock_management\" for hierarchy \"Clock_management:Clock_management_1\"" {  } { { "Receiver.v" "Clock_management_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963801666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "altpll_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963802335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_management:Clock_management_1\|altpll:altpll_component " "Instantiated megafunction \"Clock_management:Clock_management_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_management " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_management\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""}  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558963802356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_LFM IF_LFM:ECHO " "Elaborating entity \"IF_LFM\" for hierarchy \"IF_LFM:ECHO\"" {  } { { "Receiver.v" "ECHO" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "altsyncram_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963802581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_LFM:ECHO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../IF_LFM.mif " "Parameter \"init_file\" = \"../IF_LFM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""}  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558963802582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_3ud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963802808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated " "Elaborating entity \"altsyncram_3ud1\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDC DDC:DDC_1 " "Elaborating entity \"DDC\" for hierarchy \"DDC:DDC_1\"" {  } { { "Receiver.v" "DDC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963803261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out1 DDC.v(228) " "Verilog HDL or VHDL warning at DDC.v(228): object \"data_out1\" assigned a value but never read" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558963803265 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(231) " "Verilog HDL assignment warning at DDC.v(231): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803303 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(304) " "Verilog HDL assignment warning at DDC.v(304): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803310 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(370) " "Verilog HDL assignment warning at DDC.v(370): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803319 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(446) " "Verilog HDL assignment warning at DDC.v(446): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803320 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(453) " "Verilog HDL assignment warning at DDC.v(453): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803321 "|Receiver|DDC:DDC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963803652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PC.v(156) " "Constant driver at PC.v(156)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 156 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[5\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[5\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[4\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[4\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[3\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[3\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[2\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[2\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[1\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[1\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[0\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[0\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PC:PC_1 " "Can't elaborate user hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963804006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 21:30:04 2019 " "Processing ended: Mon May 27 21:30:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 12 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558963806634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1558963795135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:29:54 2019 " "Processing started: Mon May 27 21:29:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1558963796489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963798432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_management.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_management " "Found entity 1: Clock_management" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963798468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_lfm.v 1 1 " "Found 1 design units, including 1 entities, in source file if_lfm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_LFM " "Found entity 1: IF_LFM" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963798473 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dac.v " "Can't analyze file -- file dac.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 1 0 "Quartus II" 0 -1 1558963798503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddc.v 1 1 " "Found 1 design units, including 1 entities, in source file ddc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC " "Found entity 1: DDC" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963798509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64_st " "Found entity 1: fir64_st" {  } { { "fir_data/fir64_st.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_data/fir64_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir64_ast-struct " "Found design unit 1: fir64_ast-struct" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir64_ast " "Found entity 1: fir64_ast" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64 " "Found entity 1: fir64" {  } { { "fir_data/fir64.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mti.v 1 1 " "Found 1 design units, including 1 entities, in source file mti.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTI " "Found entity 1: MTI" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963799835 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receiver Receiver.v(15) " "Verilog HDL Parameter Declaration warning at Receiver.v(15): Parameter Declaration in module \"Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Quartus II" 0 -1 1558963799864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DDC DDC.v(73) " "Verilog HDL Parameter Declaration warning at DDC.v(73): Parameter Declaration in module \"DDC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Quartus II" 0 -1 1558963799866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(74) " "Verilog HDL Parameter Declaration warning at PC.v(74): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Quartus II" 0 -1 1558963799870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(140) " "Verilog HDL Parameter Declaration warning at PC.v(140): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Quartus II" 0 -1 1558963799871 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MTI MTI.v(15) " "Verilog HDL Parameter Declaration warning at MTI.v(15): Parameter Declaration in module \"MTI\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Quartus II" 0 -1 1558963799887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receiver " "Elaborating entity \"Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1558963801133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_management Clock_management:Clock_management_1 " "Elaborating entity \"Clock_management\" for hierarchy \"Clock_management:Clock_management_1\"" {  } { { "Receiver.v" "Clock_management_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963801666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "altpll_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963802195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 0 -1 1558963802335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_management:Clock_management_1\|altpll:altpll_component " "Instantiated megafunction \"Clock_management:Clock_management_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_management " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_management\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""}  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 0 -1 1558963802356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_LFM IF_LFM:ECHO " "Elaborating entity \"IF_LFM\" for hierarchy \"IF_LFM:ECHO\"" {  } { { "Receiver.v" "ECHO" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963802371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "altsyncram_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963802530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 0 -1 1558963802581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_LFM:ECHO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../IF_LFM.mif " "Parameter \"init_file\" = \"../IF_LFM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""}  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 0 -1 1558963802582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_3ud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558963802808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated " "Elaborating entity \"altsyncram_3ud1\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963802811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDC DDC:DDC_1 " "Elaborating entity \"DDC\" for hierarchy \"DDC:DDC_1\"" {  } { { "Receiver.v" "DDC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963803261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out1 DDC.v(228) " "Verilog HDL or VHDL warning at DDC.v(228): object \"data_out1\" assigned a value but never read" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1558963803265 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(231) " "Verilog HDL assignment warning at DDC.v(231): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1558963803303 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(304) " "Verilog HDL assignment warning at DDC.v(304): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1558963803310 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(370) " "Verilog HDL assignment warning at DDC.v(370): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1558963803319 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(446) " "Verilog HDL assignment warning at DDC.v(446): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1558963803320 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(453) " "Verilog HDL assignment warning at DDC.v(453): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1558963803321 "|Receiver|DDC:DDC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558963803652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PC.v(156) " "Constant driver at PC.v(156)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 156 0 0 } }  } 0 10029 "Constant driver at %1!s!" 1 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[5\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[5\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[4\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[4\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[3\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[3\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[2\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[2\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[1\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[1\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[0\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[0\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PC:PC_1 " "Can't elaborate user hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 1 0 "Quartus II" 0 -1 1558963804006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 21:30:04 2019 " "Processing ended: Mon May 27 21:30:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1558963804913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558963795135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:29:54 2019 " "Processing started: Mon May 27 21:29:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558963795136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558963796489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_management.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_management " "Found entity 1: Clock_management" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_lfm.v 1 1 " "Found 1 design units, including 1 entities, in source file if_lfm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_LFM " "Found entity 1: IF_LFM" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798473 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dac.v " "Can't analyze file -- file dac.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558963798503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddc.v 1 1 " "Found 1 design units, including 1 entities, in source file ddc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC " "Found entity 1: DDC" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963798509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963798509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64_st " "Found entity 1: fir64_st" {  } { { "fir_data/fir64_st.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_data/fir64_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir64_ast-struct " "Found design unit 1: fir64_ast-struct" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir64_ast " "Found entity 1: fir64_ast" {  } { { "fir_data/fir64_ast.vhd" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_data/fir64.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_data/fir64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir64 " "Found entity 1: fir64" {  } { { "fir_data/fir64.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/fir_data/fir64.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mti.v 1 1 " "Found 1 design units, including 1 entities, in source file mti.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTI " "Found entity 1: MTI" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963799835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963799835 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receiver Receiver.v(15) " "Verilog HDL Parameter Declaration warning at Receiver.v(15): Parameter Declaration in module \"Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receiver.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DDC DDC.v(73) " "Verilog HDL Parameter Declaration warning at DDC.v(73): Parameter Declaration in module \"DDC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(74) " "Verilog HDL Parameter Declaration warning at PC.v(74): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(140) " "Verilog HDL Parameter Declaration warning at PC.v(140): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799871 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MTI MTI.v(15) " "Verilog HDL Parameter Declaration warning at MTI.v(15): Parameter Declaration in module \"MTI\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MTI.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/MTI.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1558963799887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receiver " "Elaborating entity \"Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558963801133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_management Clock_management:Clock_management_1 " "Elaborating entity \"Clock_management\" for hierarchy \"Clock_management:Clock_management_1\"" {  } { { "Receiver.v" "Clock_management_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963801666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "altpll_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_management:Clock_management_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_management:Clock_management_1\|altpll:altpll_component\"" {  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963802335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_management:Clock_management_1\|altpll:altpll_component " "Instantiated megafunction \"Clock_management:Clock_management_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_management " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_management\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802356 ""}  } { { "Clock_management.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558963802356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_LFM IF_LFM:ECHO " "Elaborating entity \"IF_LFM\" for hierarchy \"IF_LFM:ECHO\"" {  } { { "Receiver.v" "ECHO" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "altsyncram_component" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_LFM:ECHO\|altsyncram:altsyncram_component\"" {  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963802581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_LFM:ECHO\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_LFM:ECHO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../IF_LFM.mif " "Parameter \"init_file\" = \"../IF_LFM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802582 ""}  } { { "IF_LFM.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558963802582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_3ud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558963802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558963802808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated " "Elaborating entity \"altsyncram_3ud1\" for hierarchy \"IF_LFM:ECHO\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963802811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDC DDC:DDC_1 " "Elaborating entity \"DDC\" for hierarchy \"DDC:DDC_1\"" {  } { { "Receiver.v" "DDC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963803261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out1 DDC.v(228) " "Verilog HDL or VHDL warning at DDC.v(228): object \"data_out1\" assigned a value but never read" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558963803265 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(231) " "Verilog HDL assignment warning at DDC.v(231): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803303 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(304) " "Verilog HDL assignment warning at DDC.v(304): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803310 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DDC.v(370) " "Verilog HDL assignment warning at DDC.v(370): truncated value with size 32 to match size of target (31)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803319 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(446) " "Verilog HDL assignment warning at DDC.v(446): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803320 "|Receiver|DDC:DDC_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 DDC.v(453) " "Verilog HDL assignment warning at DDC.v(453): truncated value with size 13 to match size of target (12)" {  } { { "DDC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558963803321 "|Receiver|DDC:DDC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558963803652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PC.v(156) " "Constant driver at PC.v(156)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 156 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803983 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[5\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[5\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[4\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[4\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[3\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[3\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[2\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[2\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[1\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[1\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[1\]\[0\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[1\]\[0\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[11\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[11\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[10\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[10\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[9\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[9\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[8\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[8\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[7\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[7\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_I\[2\]\[6\] PC.v(293) " "Can't resolve multiple constant drivers for net \"data_I\[2\]\[6\]\" at PC.v(293)" {  } { { "PC.v" "" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v" 293 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558963803984 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PC:PC_1 " "Can't elaborate user hierarchy \"PC:PC_1\"" {  } { { "Receiver.v" "PC_1" { Text "G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v" 75 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558963804006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 21:30:04 2019 " "Processing ended: Mon May 27 21:30:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558963804913 ""}
