{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pprint import pprint\n",
    "# Import statements\n",
    "import numpy as np\n",
    "import plotly\n",
    "import plotly.graph_objs as go\n",
    "import pandas as pd\n",
    "from dotenv import dotenv_values\n",
    "import plotly.graph_objects as go\n",
    "SECRETS = dotenv_values(\"../envs/.env\")\n",
    "\n",
    "TRAIN_DATA_PATH = SECRETS['TRAIN_DATA_PATH']\n",
    "TEST_DATA_PATH = SECRETS['TEST_DATA_PATH']\n",
    "PULL_UP_STRENGTH, PULL_DOWN_STRENGTH = list(map(int, SECRETS['BETA'].split(':')))\n",
    "NUM_SAMPLES = float(SECRETS['NUM_SAMPLES'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from simulation.Simulation import Simulation\n",
    "from circuit.circuit import Circuit\n",
    "from circuit.gate import Gate\n",
    "from circuit.eos import EndOfSequence\n",
    "from circuit.voltagesource import VoltageSource\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# class VoltageSource:\n",
    "#     def __init__(self, config:dict):\n",
    "#         self.name = config['name']\n",
    "#         if self._validate_config(config):\n",
    "#             self.input_config = config\n",
    "        \n",
    "#         self.output_node_name = config['name']\n",
    "#         if not config['ideal']:\n",
    "#             gate_config = {\"name\":self.name+\"driver\", \"type\":\"1NOT\", \"k\":config['k'], \"input_components\":[self]}\n",
    "#             self.driver = Gate(gate_config)\n",
    "#             self.output_node_name = self.driver.output_node_name\n",
    "        \n",
    "#         self.netlist = self.__generate_netlist()\n",
    "    \n",
    "#     def __generate_netlist(self):\n",
    "#         if self.output_node_name == self.name:\n",
    "#             return f\"{self.name.upper()} {self.name} 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\\n\\n\" \n",
    "#         else:\n",
    "#             return f\"{self.name.upper()} {self.name} 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\\n\" + self.driver.netlist\n",
    "#     def __repr__(self):\n",
    "#         return self.__generate_netlist()\n",
    "    \n",
    "#     def _validate_config(self, config:dict):\n",
    "#         if 'name' not in config:\n",
    "#             raise ValueError(\"Name of the voltage source not provided\")\n",
    "#         if 'ideal' not in config:\n",
    "#             raise ValueError(\"Ideal property of the voltage source not provided\")\n",
    "#         if not config['ideal']:\n",
    "#             if 'k' not in config:\n",
    "#                 raise ValueError(\"Sizing of the driver not provided\")\n",
    "#         if 'ideal' in config and not isinstance(config['ideal'], bool):\n",
    "#             raise ValueError(\"Ideal property must be a boolean\")\n",
    "#         if 'k' in config and not isinstance(config['k'], int):\n",
    "#             raise ValueError(\"Driver sizing must be an integer\")\n",
    "#         if 'name' in config and not isinstance(config['name'], str):\n",
    "#             raise ValueError(\"Name of the voltage source must be a string\")\n",
    "        \n",
    "#         return True\n",
    "\n",
    "# class Gate:    \n",
    "#     VALID_TYPES = {\"2AND\", \"2OR\", \"1NOT\", \"2NAND\", \"2NOR\"}\n",
    "#     def __init__(self, config:dict = {}):\n",
    "#         self._validate_config(config)\n",
    "#         if config['type'] not in self.VALID_TYPES:\n",
    "#             raise ValueError(f\"Invalid gate type: {config['type']}. Valid types are: {', '.join(self.VALID_TYPES)}\")\n",
    "#         if int(config['type'][0]) != len(config['input_components']):\n",
    "#             raise ValueError(f\"Number of input components does not match gate type. {config['type']}, {len(config['input_components'])}\")\n",
    "#         self.type = config['type']\n",
    "#         self.name = config['name']\n",
    "#         self.output_node_name = f\"out_{config['name']}\"\n",
    "#         self.k = config['k']\n",
    "#         self.input_gates = config['input_components']\n",
    "#         self.output_nodes = []\n",
    "#         self.netlist = self.__generate_netlist()\n",
    "\n",
    "\n",
    "#     def __generate_netlist(self):\n",
    "#         if self.type == \"2NAND\":\n",
    "#             return f\"M{self.name}m0 {self.output_node_name} {self.input_gates[0].output_node_name} vdd vdd pmos_lvt nfin = {int(self.k * 3)}\\n\"+\\\n",
    "#             f\"M{self.name}m1 {self.output_node_name} {self.input_gates[1].output_node_name} vdd vdd pmos_lvt nfin = {int(self.k * 3)}\\n\"+\\\n",
    "#             f\"M{self.name}m2 {self.output_node_name} {self.input_gates[0].output_node_name} {self.name}mid 0 nmos_lvt nfin = {int(self.k*4)}\\n\"+\\\n",
    "#             f\"M{self.name}m3 {self.name}mid {self.input_gates[1].output_node_name} 0 0 nmos_lvt nfin = {int(self.k*4)}\\n\\n\"\n",
    "            \n",
    "#         elif self.type == \"1NOT\":\n",
    "#             return f\"M{self.name}m0 {self.output_node_name} {self.input_gates[0].output_node_name} vdd vdd pmos_lvt nfin = {int(self.k * 3)}\\n\"+\\\n",
    "#             f\"M{self.name}m1 {self.output_node_name} {self.input_gates[0].output_node_name} 0 0 nmos_lvt nfin = {int(self.k*2)}\\n\\n\"\n",
    "        \n",
    "#         elif self.type == \"2NOR\":\n",
    "#             return f\"M{self.name}m0 {self.output_node_name} {self.input_gates[0].output_node_name} {self.name}mid vdd pmos_lvt nfin = {int(self.k*6)}\\n\"+\\\n",
    "#                 f\"M{self.name}m1 {self.name}mid {self.input_gates[1].output_node_name} vdd vdd pmos_lvt nfin = {int(self.k*6)}\\n\"+\\\n",
    "#                 f\"M{self.name}m2 {self.output_node_name} {self.input_gates[0].output_node_name} 0 0 nmos_lvt nfin = {int(self.k*2)}\\n\"+\\\n",
    "#                 f\"M{self.name}m3 {self.output_node_name} {self.input_gates[1].output_node_name} 0 0 nmos_lvt nfin = {int(self.k*2)}\\n\\n\"\n",
    "\n",
    "\n",
    "#     def __repr__(self):\n",
    "#         return self.__generate_netlist()\n",
    "    \n",
    "#     def _validate_config(self, config:dict):\n",
    "#         if 'type' not in config:\n",
    "#             raise ValueError(\"Type of the gate not provided\")\n",
    "#         if 'input_components' not in config:\n",
    "#             raise ValueError(\"Input components of the gate not provided\")\n",
    "#         if 'name' not in config:\n",
    "#             raise ValueError(\"Name of the gate not provided\")\n",
    "#         if 'k' not in config:\n",
    "#             raise ValueError(\"Sizing of the gate not provided\")\n",
    "#         if 'type' in config and config['type'] not in self.VALID_TYPES:\n",
    "#             raise ValueError(f\"Invalid gate type: {config['type']}. Valid types are: {', '.join(self.VALID_TYPES)}\")\n",
    "#         if 'input_components' in config and not isinstance(config['input_components'], list):\n",
    "#             raise ValueError(\"Input components of the gate must be a list\")\n",
    "#         if 'name' in config and not isinstance(config['name'], str):\n",
    "#             raise ValueError(\"Name of the gate must be a string\")\n",
    "#         if 'k' in config and not isinstance(config['k'], int):\n",
    "#             raise ValueError(\"Sizing of the gate must be an integer\")\n",
    "#         return True\n",
    "    \n",
    "\n",
    "# class EndOfSequence:\n",
    "#     def __init__(self, config:dict = {}):\n",
    "#         self._validate_config(config)\n",
    "#         self.k = config['k']\n",
    "#         self.name = config['name']\n",
    "#         self.input_gate = config['input_gate']\n",
    "#         self.capacitance = config['capacitance']\n",
    "#         gate_config = {\"name\":f\"{self.name}EOS\", \"type\":\"1NOT\", \"k\":config['k'], \"input_components\":[config['input_gate']]}\n",
    "#         self.eos = Gate(gate_config)\n",
    "#         self.netlist = self.__generate_netlist()\n",
    "#     def __generate_netlist(self):\n",
    "#         return self.eos.netlist + f\"C{self.name}eos {self.eos.output_node_name} 0 {self.capacitance}f\\n\"\n",
    "#     def __repr__(self):\n",
    "#         return self.__generate_netlist()\n",
    "    \n",
    "#     def _validate_config(self, config):\n",
    "#         required_keys = {\n",
    "#             'k': int,\n",
    "#             'input_gate': Gate,\n",
    "#             'capacitance': (float, int),\n",
    "#             'name': str\n",
    "#         }\n",
    "        \n",
    "#         for key, expected_type in required_keys.items():\n",
    "#             if key not in config:\n",
    "#                 raise ValueError(f\"{key.replace('_', ' ').capitalize()} not provided\")\n",
    "#             if not isinstance(config[key], expected_type):\n",
    "#                 if isinstance(expected_type, tuple):\n",
    "#                     type_names = ' or '.join(t.__name__ for t in expected_type)\n",
    "#                     raise ValueError(f\"{key.replace('_', ' ').capitalize()} must be {type_names}\")\n",
    "#                 else:\n",
    "#                     raise ValueError(f\"{key.replace('_', ' ').capitalize()} must be {expected_type.__name__}\")\n",
    "        \n",
    "#         return True"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# \"\"\"\n",
    "# The circuit class gets a name, a dictionary of gate names and their corresponding gate objects,\n",
    "# a dictionary of voltage source names , and an end of sequence capacitance and sizing.\n",
    "# The user will provide a topologically sorted dictionary of gate names and their corresponding gate objects.\n",
    "# structure of the gates dictionary:\n",
    "# {\n",
    "#     \"gate_name\": {\"type\": str, \"k\": int, \"input_components\": [input_gate_names or input voltage_source_names : str]}\n",
    "# }\n",
    "# structure of the voltage sources dictionary:\n",
    "# {\n",
    "#     \"voltage_source_name\": {\"ideal\": bool, \"k\": int}\n",
    "# }\n",
    "# Structure of the eos_dict dictionary:\n",
    "# {\n",
    "#     \"k\": int,\n",
    "#     \"input_gate\": \"gate_name\",\n",
    "#     \"capacitance\": float\n",
    "# }\n",
    "# inverting: bool\n",
    "\n",
    "\n",
    "# The circuit class will generate a netlist for the circuit and write it to a file.\n",
    "# The circuit class will also generate a spice simulation for the circuit and write it to a file.\n",
    "# example:\n",
    "# circuit1 = Circuit(\"circuit1\", \n",
    "#                     {\n",
    "#                         \"gate1\": {\"type\":\"2NOR\", \"k\":2, \"input_components\":[\"v1\", \"v2\"]},\n",
    "#                         \"gate2\": {\"type\":\"1NOT\", \"k\":10, \"input_components\":[\"gate1\"]}\n",
    "#                     },\n",
    "#                     {\n",
    "#                         \"v1\": { \"ideal\": False, \"k\": 1},\n",
    "#                         \"v2\": { \"ideal\": False, \"k\": 1}\n",
    "#                     },\n",
    "#                     {\n",
    "#                         \"k\": 1,\n",
    "#                         \"input_gate\": \"gate1\",\n",
    "#                         \"capacitance\": 9\n",
    "#                     }, \n",
    "#                     inverting=True\n",
    "#                     )\n",
    "\n",
    "# \"\"\"\n",
    "\n",
    "\n",
    "# class Circuit:\n",
    "#     def __init__(self, name:str, gate_dict:dict, voltage_dict:dict, eos_dict:dict, inverting = False):\n",
    "#         self.name = name\n",
    "#         self.gates = {}\n",
    "#         self.voltage_sources = {}\n",
    "#         self.eos = None\n",
    "#         self.netlist = \"\"\n",
    "#         voltage_dict = {key + name: value for key, value in voltage_dict.items()}\n",
    "#         gate_dict = {key + name: value for key, value in gate_dict.items()}\n",
    "#         self.inverting = inverting\n",
    "\n",
    "#         for _, value in gate_dict.items():\n",
    "#             value['input_components'] = [item + name for item in value['input_components']]\n",
    "        \n",
    "#         eos_dict[\"input_gate\"] = eos_dict[\"input_gate\"] + name\n",
    "        \n",
    "#         self.__generate_voltage_sources(voltage_dict)\n",
    "#         self.__generate_gates(gate_dict)\n",
    "#         self.__generate_eos(eos_dict)\n",
    "#         self.__generate_netlist()\n",
    "    \n",
    "#     def __generate_voltage_sources(self, voltage_dict):\n",
    "#         for name, params in voltage_dict.items():\n",
    "#             params['name'] = name\n",
    "#             self.voltage_sources[name] = VoltageSource(params)\n",
    "    \n",
    "#     def __generate_gates(self, gate_dict):\n",
    "#         for name, params in gate_dict.items():\n",
    "#             input_components = []\n",
    "#             for input_name in params['input_components']:\n",
    "#                 if input_name in self.gates:\n",
    "#                     input_components.append(self.gates[input_name])\n",
    "#                 elif input_name in self.voltage_sources:\n",
    "#                     input_components.append(self.voltage_sources[input_name])\n",
    "#             gate_config = {\"name\":name, \"type\":params['type'], \"k\":params['k'], \"input_components\":input_components}\n",
    "#             self.gates[name] = Gate(gate_config)\n",
    "    \n",
    "#     def __generate_eos(self, eos_dict):\n",
    "#         eos_dict[\"name\"] = self.name\n",
    "#         eos_dict[\"input_gate\"] = self.gates[eos_dict[\"input_gate\"]]\n",
    "#         self.eos = EndOfSequence(eos_dict)\n",
    "\n",
    "#     def return_netlist(self):\n",
    "#         netlist = \"\"\n",
    "#         for voltage_source in self.voltage_sources.values():\n",
    "#             netlist += voltage_source.netlist\n",
    "#         for gate in self.gates.values():\n",
    "#             netlist += gate.netlist\n",
    "#         netlist += str(self.eos)\n",
    "\n",
    "#         if self.inverting:\n",
    "#             simulation_statement = f\".MEASURE TRAN tdlay{self.name} TRIG V({self.voltage_sources[list(self.voltage_sources.keys())[0]].output_node_name})\"+\\\n",
    "#         f\" VAL = 0.35 TD = 0n RISE = 1 TARG V({self.eos.input_gate.output_node_name}) VAL = 0.35  FALL = 1\\n\"\n",
    "#         else:\n",
    "#             simulation_statement = f\".MEASURE TRAN tdlay{self.name} TRIG V({self.voltage_sources[list(self.voltage_sources.keys())[0]].output_node_name})\"+\\\n",
    "#         f\" VAL = 0.35 TD = 0n RISE = 1 TARG V({self.eos.input_gate.output_node_name}) VAL = 0.35  RISE = 1\\n\"\n",
    "\n",
    "        \n",
    "#         return netlist, simulation_statement\n",
    "\n",
    "\n",
    "#     def __generate_netlist(self):\n",
    "        \n",
    "#         self.netlist = f\"/////////////////////3 STAGE NAND/////////////////////////////\\n\"+\\\n",
    "#                 \".inc \\\"/home/lalithsai20/EMDproject/7nm_TT_160803.pm\\\"\\n\\n\"\n",
    "#         self.netlist += self.return_netlist()[0]\n",
    "#         self.netlist += \"\\nVdd vdd 0 0.7\\n\"\n",
    "#         self.netlist += f\"\\n.option post\\n\"+\\\n",
    "#                         \".tran 1p 2u\\n\"\n",
    "#         self.netlist += self.return_netlist()[1]\n",
    "#         self.netlist += \".end\\n\"\n",
    "#         return self.netlist\n",
    "    \n",
    "#     def __repr__(self):\n",
    "#         return self.__generate_netlist()\n",
    "\n",
    "#     def save_circuit_to_file(self, file_path:str):\n",
    "#         with open(file_path, \"w\") as file:\n",
    "#             file.write(self.netlist)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "# class Simulation:\n",
    "#     def __init__(self, name:str, circuits:list):\n",
    "#         self.name = name\n",
    "#         self.netlist = self.__generate_netlist(circuits)\n",
    "    \n",
    "#     def __generate_netlist(self, circuits):\n",
    "#         self.netlist = f\"/////////////////////3 STAGE NAND/////////////////////////////\\n\"+\\\n",
    "#                 \".inc \\\"/home/lalithsai20/EMDproject/7nm_TT_160803.pm\\\"\\n\\n\"\n",
    "#         for circuit in circuits:\n",
    "#             self.netlist += circuit.return_netlist()[0]\n",
    "#         self.netlist += \"\\nVdd vdd 0 0.7\\n\"\n",
    "#         self.netlist += f\"\\n.option post\\n\"+\\\n",
    "#                         \".tran 1p 2u\\n\"\n",
    "#         for circuit in circuits:\n",
    "#             self.netlist += circuit.return_netlist()[1]\n",
    "#         self.netlist += \".end\\n\"\n",
    "\n",
    "#         return self.netlist\n",
    "    \n",
    "#     def __repr__(self):\n",
    "#         return self.netlist\n",
    "    \n",
    "#     def save(self, file_path:str):\n",
    "#         with open(file_path, \"w\") as file:\n",
    "#             file.write(self.netlist)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "circuit1 = Circuit(\"circuit1\", \n",
    "                    {\n",
    "                        \"gate1\": {\"type\":\"2NOR\", \"k\":2, \"input_components\":[\"v1\", \"v2\"]}\n",
    "                    },\n",
    "                    {\n",
    "                        \"v1\": { \"ideal\": False, \"k\": 1},\n",
    "                        \"v2\": { \"ideal\": False, \"k\": 1}\n",
    "                    },\n",
    "                    {\n",
    "                        \"k\": 1,\n",
    "                        \"input_gate\": \"gate1\",\n",
    "                        \"capacitance\": 9\n",
    "                    }, inverting=True)\n",
    "circuit2 = Circuit(\"circuit2\",\n",
    "                    {\n",
    "                        \"gate1\": {\"type\":\"2NOR\", \"k\":2, \"input_components\":[\"v1\", \"v2\"]},\n",
    "                        \"gate2\": {\"type\":\"1NOT\", \"k\":9, \"input_components\":[\"gate1\"]},\n",
    "                        \"gate3\": {\"type\":\"1NOT\", \"k\":18, \"input_components\":[\"gate2\"]}\n",
    "                    },\n",
    "                    {\n",
    "                        \"v1\": { \"ideal\": False, \"k\": 8},\n",
    "                        \"v2\": { \"ideal\": False, \"k\": 8}\n",
    "                    },\n",
    "                    {\n",
    "                        \"k\": 13,\n",
    "                        \"input_gate\": \"gate3\",\n",
    "                        \"capacitance\": 20\n",
    "                    })\n",
    "\n",
    "simulation = Simulation(\"simulation\", [circuit1, circuit2])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "/////////////////////3 STAGE NAND/////////////////////////////\n",
       ".inc \"/home/lalithsai20/EMDproject/7nm_TT_160803.pm\"\n",
       "\n",
       "V1CIRCUIT2 v1circuit2 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv1circuit2driverm0 out_v1circuit2driver v1circuit2 vdd vdd pmos_lvt nfin = 24\n",
       "Mv1circuit2driverm1 out_v1circuit2driver v1circuit2 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "V2CIRCUIT2 v2circuit2 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv2circuit2driverm0 out_v2circuit2driver v2circuit2 vdd vdd pmos_lvt nfin = 24\n",
       "Mv2circuit2driverm1 out_v2circuit2driver v2circuit2 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "Mgate1circuit2m0 out_gate1circuit2 out_v1circuit2driver gate1circuit2mid vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit2m1 gate1circuit2mid out_v2circuit2driver vdd vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit2m2 out_gate1circuit2 out_v1circuit2driver 0 0 nmos_lvt nfin = 4\n",
       "Mgate1circuit2m3 out_gate1circuit2 out_v2circuit2driver 0 0 nmos_lvt nfin = 4\n",
       "\n",
       "Mgate2circuit2m0 out_gate2circuit2 out_gate1circuit2 vdd vdd pmos_lvt nfin = 27\n",
       "Mgate2circuit2m1 out_gate2circuit2 out_gate1circuit2 0 0 nmos_lvt nfin = 18\n",
       "\n",
       "Mgate3circuit2m0 out_gate3circuit2 out_gate2circuit2 vdd vdd pmos_lvt nfin = 54\n",
       "Mgate3circuit2m1 out_gate3circuit2 out_gate2circuit2 0 0 nmos_lvt nfin = 36\n",
       "\n",
       "Mcircuit2EOSm0 out_circuit2EOS out_gate3circuit2 vdd vdd pmos_lvt nfin = 39\n",
       "Mcircuit2EOSm1 out_circuit2EOS out_gate3circuit2 0 0 nmos_lvt nfin = 26\n",
       "\n",
       "Ccircuit2eos out_circuit2EOS 0 20f\n",
       "\n",
       "Vdd vdd 0 0.7\n",
       "\n",
       ".option post\n",
       ".tran 1p 2u\n",
       ".MEASURE TRAN tdlaycircuit2 TRIG V(out_v1circuit2driver) VAL = 0.35 TD = 0n RISE = 1 TARG V(out_gate3circuit2) VAL = 0.35  RISE = 1\n",
       ".end"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "circuit2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "simulation = Simulation(\"simulation\", [circuit1, circuit2])\n",
    "simulation.save(TEST_DATA_PATH + \"/simulation1.sp\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "circuit1.save_circuit_to_file(TEST_DATA_PATH+\"\\circuit2.sp\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "/////////////////////3 STAGE NAND/////////////////////////////\n",
       ".inc \"/home/lalithsai20/EMDproject/7nm_TT_160803.pm\"\n",
       "\n",
       "V1CIRCUIT1 v1circuit1 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv1circuit1driverm0 out_v1circuit1driver v1circuit1 vdd vdd pmos_lvt nfin = 3\n",
       "Mv1circuit1driverm1 out_v1circuit1driver v1circuit1 0 0 nmos_lvt nfin = 2\n",
       "\n",
       "V2CIRCUIT1 v2circuit1 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv2circuit1driverm0 out_v2circuit1driver v2circuit1 vdd vdd pmos_lvt nfin = 3\n",
       "Mv2circuit1driverm1 out_v2circuit1driver v2circuit1 0 0 nmos_lvt nfin = 2\n",
       "\n",
       "Mgate1circuit1m0 out_gate1circuit1 out_v1circuit1driver gate1circuit1mid vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit1m1 gate1circuit1mid out_v2circuit1driver vdd vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit1m2 out_gate1circuit1 out_v1circuit1driver 0 0 nmos_lvt nfin = 4\n",
       "Mgate1circuit1m3 out_gate1circuit1 out_v2circuit1driver 0 0 nmos_lvt nfin = 4\n",
       "\n",
       "Mcircuit1EOSm0 out_circuit1EOS out_gate1circuit1 vdd vdd pmos_lvt nfin = 3\n",
       "Mcircuit1EOSm1 out_circuit1EOS out_gate1circuit1 0 0 nmos_lvt nfin = 2\n",
       "\n",
       "Ccircuit1eos out_circuit1EOS 0 9f\n",
       "V1CIRCUIT2 v1circuit2 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv1circuit2driverm0 out_v1circuit2driver v1circuit2 vdd vdd pmos_lvt nfin = 24\n",
       "Mv1circuit2driverm1 out_v1circuit2driver v1circuit2 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "V2CIRCUIT2 v2circuit2 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv2circuit2driverm0 out_v2circuit2driver v2circuit2 vdd vdd pmos_lvt nfin = 24\n",
       "Mv2circuit2driverm1 out_v2circuit2driver v2circuit2 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "Mgate1circuit2m0 out_gate1circuit2 out_v1circuit2driver gate1circuit2mid vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit2m1 gate1circuit2mid out_v2circuit2driver vdd vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit2m2 out_gate1circuit2 out_v1circuit2driver 0 0 nmos_lvt nfin = 4\n",
       "Mgate1circuit2m3 out_gate1circuit2 out_v2circuit2driver 0 0 nmos_lvt nfin = 4\n",
       "\n",
       "Mgate2circuit2m0 out_gate2circuit2 out_gate1circuit2 vdd vdd pmos_lvt nfin = 27\n",
       "Mgate2circuit2m1 out_gate2circuit2 out_gate1circuit2 0 0 nmos_lvt nfin = 18\n",
       "\n",
       "Mgate3circuit2m0 out_gate3circuit2 out_gate2circuit2 vdd vdd pmos_lvt nfin = 54\n",
       "Mgate3circuit2m1 out_gate3circuit2 out_gate2circuit2 0 0 nmos_lvt nfin = 36\n",
       "\n",
       "Mcircuit2EOSm0 out_circuit2EOS out_gate3circuit2 vdd vdd pmos_lvt nfin = 39\n",
       "Mcircuit2EOSm1 out_circuit2EOS out_gate3circuit2 0 0 nmos_lvt nfin = 26\n",
       "\n",
       "Ccircuit2eos out_circuit2EOS 0 20f\n",
       "\n",
       "Vdd vdd 0 0.7\n",
       "\n",
       ".option post\n",
       ".tran 1p 2u\n",
       ".MEASURE TRAN tdlaycircuit1 TRIG V(out_v1circuit1driver) VAL = 0.35 TD = 0n RISE = 1 TARG V(out_gate1circuit1) VAL = 0.35  FALL = 1\n",
       ".MEASURE TRAN tdlaycircuit2 TRIG V(out_v1circuit2driver) VAL = 0.35 TD = 0n RISE = 1 TARG V(out_gate3circuit2) VAL = 0.35  RISE = 1\n",
       ".end"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "list indices must be integers or slices, not str",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[11], line 1\u001b[0m\n\u001b[1;32m----> 1\u001b[0m circuit3 \u001b[38;5;241m=\u001b[39m \u001b[43mCircuit\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mcircuit3\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[0;32m      2\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m{\u001b[49m\n\u001b[0;32m      3\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate1\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m2NOR\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mv1\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mv2\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\n\u001b[0;32m      4\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate2\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m1NOT\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m9\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate1\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\n\u001b[0;32m      5\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate3\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m2NAND\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m18\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate2\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate2\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m\n\u001b[0;32m      6\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m}\u001b[49m\u001b[43m,\u001b[49m\n\u001b[0;32m      7\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m{\u001b[49m\n\u001b[0;32m      8\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mv1\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m8\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\n\u001b[0;32m      9\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mv2\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m8\u001b[39;49m\u001b[43m]\u001b[49m\n\u001b[0;32m     10\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m}\u001b[49m\u001b[43m,\u001b[49m\n\u001b[0;32m     11\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m{\u001b[49m\n\u001b[0;32m     12\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mk\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m13\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[0;32m     13\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43minput_gate\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mgate3\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[0;32m     14\u001b[0m \u001b[43m                        \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mcapacitance\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m20\u001b[39;49m\n\u001b[0;32m     15\u001b[0m \u001b[43m                    \u001b[49m\u001b[43m}\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     17\u001b[0m circuit4 \u001b[38;5;241m=\u001b[39m Circuit(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mcircuit4\u001b[39m\u001b[38;5;124m\"\u001b[39m,\n\u001b[0;32m     18\u001b[0m                     {\n\u001b[0;32m     19\u001b[0m                         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mgate1\u001b[39m\u001b[38;5;124m\"\u001b[39m: [\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m2NOR\u001b[39m\u001b[38;5;124m\"\u001b[39m, \u001b[38;5;241m2\u001b[39m, [\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mv1\u001b[39m\u001b[38;5;124m\"\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mv2\u001b[39m\u001b[38;5;124m\"\u001b[39m]],\n\u001b[1;32m   (...)\u001b[0m\n\u001b[0;32m     31\u001b[0m                         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mcapacitance\u001b[39m\u001b[38;5;124m\"\u001b[39m: \u001b[38;5;241m20\u001b[39m\n\u001b[0;32m     32\u001b[0m                     })\n\u001b[0;32m     34\u001b[0m sim2 \u001b[38;5;241m=\u001b[39m Simulation(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124msimulation2\u001b[39m\u001b[38;5;124m\"\u001b[39m, [circuit3, circuit4])\n",
      "File \u001b[1;32md:\\Thesis\\src\\circuit\\circuit.py:73\u001b[0m, in \u001b[0;36mCircuit.__init__\u001b[1;34m(self, name, gate_dict, voltage_dict, eos_dict, inverting)\u001b[0m\n\u001b[0;32m     70\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_inverting \u001b[38;5;241m=\u001b[39m inverting\n\u001b[0;32m     72\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m _, value \u001b[38;5;129;01min\u001b[39;00m gate_dict\u001b[38;5;241m.\u001b[39mitems():\n\u001b[1;32m---> 73\u001b[0m     value[\u001b[38;5;124m'\u001b[39m\u001b[38;5;124minput_components\u001b[39m\u001b[38;5;124m'\u001b[39m] \u001b[38;5;241m=\u001b[39m [item \u001b[38;5;241m+\u001b[39m name \u001b[38;5;28;01mfor\u001b[39;00m item \u001b[38;5;129;01min\u001b[39;00m \u001b[43mvalue\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43minput_components\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m]\u001b[49m]\n\u001b[0;32m     75\u001b[0m eos_dict[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124minput_gate\u001b[39m\u001b[38;5;124m\"\u001b[39m] \u001b[38;5;241m=\u001b[39m eos_dict[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124minput_gate\u001b[39m\u001b[38;5;124m\"\u001b[39m] \u001b[38;5;241m+\u001b[39m name\n\u001b[0;32m     77\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m__generate_voltage_sources(voltage_dict)\n",
      "\u001b[1;31mTypeError\u001b[0m: list indices must be integers or slices, not str"
     ]
    }
   ],
   "source": [
    "circuit3 = Circuit(\"circuit3\",\n",
    "                    {\n",
    "                        \"gate1\": [\"2NOR\", 2, [\"v1\", \"v2\"]],\n",
    "                        \"gate2\": [\"1NOT\", 9, [\"gate1\"]],\n",
    "                        \"gate3\": [\"2NAND\", 18, [\"gate2\", \"gate2\"]]\n",
    "                    },\n",
    "                    {\n",
    "                        \"v1\": [False, 8],\n",
    "                        \"v2\": [False, 8]\n",
    "                    },\n",
    "                    {\n",
    "                        \"k\": 13,\n",
    "                        \"input_gate\": \"gate3\",\n",
    "                        \"capacitance\": 20\n",
    "                    })\n",
    "\n",
    "circuit4 = Circuit(\"circuit4\",\n",
    "                    {\n",
    "                        \"gate1\": [\"2NOR\", 2, [\"v1\", \"v2\"]],\n",
    "                        \"gate2\": [\"1NOT\", 9, [\"gate1\"]],\n",
    "                        \"gate3\": [\"2NAND\", 18, [\"gate2\", \"gate2\"]],\n",
    "                        \"gate4\": [\"1NOT\", 7, [\"gate3\"]]\n",
    "                    },\n",
    "                    {\n",
    "                        \"v1\": [False, 8],\n",
    "                        \"v2\": [False, 8]\n",
    "                    },\n",
    "                    {\n",
    "                        \"k\": 13,\n",
    "                        \"input_gate\": \"gate3\",\n",
    "                        \"capacitance\": 20\n",
    "                    })\n",
    "\n",
    "sim2 = Simulation(\"simulation2\", [circuit3, circuit4])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "sim2.save(TEST_DATA_PATH + \"/simulation2.sp\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "/////////////////////3 STAGE NAND/////////////////////////////\n",
       ".inc \"/home/lalithsai20/EMDproject/7nm_TT_160803.pm\"\n",
       "\n",
       "V1CIRCUIT3 v1circuit3 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv1circuit3driverm0 out_v1circuit3driver v1circuit3 vdd vdd pmos_lvt nfin = 24\n",
       "Mv1circuit3driverm1 out_v1circuit3driver v1circuit3 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "V2CIRCUIT3 v2circuit3 0 pwl(0 0.7 0.9999us 0.7 1us 0 2us 0)\n",
       "Mv2circuit3driverm0 out_v2circuit3driver v2circuit3 vdd vdd pmos_lvt nfin = 24\n",
       "Mv2circuit3driverm1 out_v2circuit3driver v2circuit3 0 0 nmos_lvt nfin = 16\n",
       "\n",
       "Mgate1circuit3m0 out_gate1circuit3 out_v1circuit3driver gate1circuit3mid vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit3m1 gate1circuit3mid out_v2circuit3driver vdd vdd pmos_lvt nfin = 12\n",
       "Mgate1circuit3m2 out_gate1circuit3 out_v1circuit3driver 0 0 nmos_lvt nfin = 4\n",
       "Mgate1circuit3m3 out_gate1circuit3 out_v2circuit3driver 0 0 nmos_lvt nfin = 4\n",
       "\n",
       "Mgate2circuit3m0 out_gate2circuit3 out_gate1circuit3 vdd vdd pmos_lvt nfin = 27\n",
       "Mgate2circuit3m1 out_gate2circuit3 out_gate1circuit3 0 0 nmos_lvt nfin = 18\n",
       "\n",
       "Mgate3circuit3m0 out_gate3circuit3 out_gate2circuit3 vdd vdd pmos_lvt nfin = 54\n",
       "Mgate3circuit3m1 out_gate3circuit3 out_gate2circuit3 vdd vdd pmos_lvt nfin = 54\n",
       "Mgate3circuit3m2 out_gate3circuit3 out_gate2circuit3 gate3circuit3mid 0 nmos_lvt nfin = 72\n",
       "Mgate3circuit3m3 gate3circuit3mid out_gate2circuit3 0 0 nmos_lvt nfin = 72\n",
       "\n",
       "Mcircuit3EOSm0 out_circuit3EOS out_gate3circuit3 vdd vdd pmos_lvt nfin = 39\n",
       "Mcircuit3EOSm1 out_circuit3EOS out_gate3circuit3 0 0 nmos_lvt nfin = 26\n",
       "\n",
       "Ccircuit3eos out_circuit3EOS 0 20f\n",
       "\n",
       "Vdd vdd 0 0.7\n",
       "\n",
       ".option post\n",
       ".tran 1p 2u\n",
       ".MEASURE TRAN tdlaycircuit3 TRIG V(out_v1circuit3driver) VAL = 0.35 TD = 0n RISE = 1 TARG V(out_gate3circuit3) VAL = 0.35  FALL = 1\n",
       ".end"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "circuit3"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
