
                                  FineSim (R)

               Version R-2020.12-SP2 for linux64 - May 26, 2021 

                    Copyright (c) 2003 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
---------------------------------------------------------------------------------

FineSimPro R-2020.12-SP2 RHEL64  (Compiled on May 26 2021 at 12:03:33 (US-Pacific)) build id: 7081610

Hostname: istanbul, Username: sseckine, PID: 27550
Tool Path: /home/research/sw/synopsys/finesim/R-2020.12-SP2/finesim/platform/linux64/finesim

**** Environment Variables
(NAME)               (VALUE) 
FINESIM_HOME         /home/research/sw/synopsys/finesim/R-2020.12-SP2 
LD_LIBRARY_PATH      /home/research/sw/synopsys/finesim/R-2020.12-SP2/lib/linux64:/home/research/sw/synopsys/finesim/R-2020.12-SP2/python/linux64/lib:/usr/lib64/nx/X11/Xinerama:/usr/lib64/nx/X11 
****

OS: CentOS release 6.10 (Final)
CPU model name	: Intel(R) Core(TM) i9-9900K CPU @ 3.60GHz, Speed : 3601.000(MHz), Cache 16384K (L1 32K Data, L1 32K Instruction, L2 256K Unified, L3 16384K Unified)

Started at Thu Jan 20 11:42:03 2022
Command line: 	/home/research/sw/synopsys/finesim/R-2020.12-SP2/bin/finesim SCHEMATIC0.net
Working Directory: /home/istanbulssd/users/sseckine/Desktop/dldo/sim10

INFO! read global configuration file (/home/research/sw/synopsys/finesim/R-2020.12-SP2/finesim.cfg)

                </home/istanbulssd/users/sseckine/Desktop/dldo/sim10/32nmcmos.lib>
                </home/istanbulssd/users/sseckine/Desktop/dldo/sim10/dldo.inc>

Resource Usage for Reading Netlist(self/total): 0.7/0.7 sec (cpu), 0.0/0.0 sec (elapsed), 564.6/564.6 MB

WARNING! unknown option list (/home/istanbulssd/users/sseckine/Desktop/dldo/sim10/SCHEMATIC0.net:3)
WARNING! unknown option node (/home/istanbulssd/users/sseckine/Desktop/dldo/sim10/SCHEMATIC0.net:3)
INFO: ineffective option 'nomod' (/home/istanbulssd/users/sseckine/Desktop/dldo/sim10/SCHEMATIC0.net:49) [ignored]
WARNING! value for option post is overwritten (/home/istanbulssd/users/sseckine/Desktop/dldo/sim10/SCHEMATIC0.net:49)

------ INITIALIZING VERILOG-A -------
VA2C: /home/research/sw/synopsys/finesim/R-2020.12-SP2/bin/va2c
VA2C_INC_PATH: -I/home/research/sw/synopsys/finesim/R-2020.12-SP2/include
CC: /home/research/sw/synopsys/finesim/R-2020.12-SP2/GNU/linux64/gcc/bin/gcc
CPP: /home/research/sw/synopsys/finesim/R-2020.12-SP2/GNU/linux64/gcc/bin/g++
INC_PATH: -I/home/research/sw/synopsys/finesim/R-2020.12-SP2/include
LD: ld
LINK_PATH: 

Reusing compiled Verilog-A module /home/istanbulssd/users/sseckine/cadence/ldo/ComparatorCLCKPos/veriloga/veriloga.va ...  Successful.
Reusing compiled Verilog-A module /usr/ece/cadence.Linux/IC06.18.190/tools.lnx86/dfII/samples/artist/ahdlLib/xor_gate/veriloga/veriloga.va ...  Successful.
Reusing compiled Verilog-A module /usr/ece/cadence.Linux/IC06.18.190/tools.lnx86/dfII/samples/artist/ahdlLib/analog_mux/veriloga/veriloga.va ...  Successful.
Reusing compiled Verilog-A module /usr/ece/cadence.Linux/IC06.18.190/tools.lnx86/dfII/samples/artist/ahdlLib/and_gate/veriloga/veriloga.va ...  Successful.
Reusing compiled Verilog-A module /usr/ece/cadence.Linux/IC06.18.190/tools.lnx86/dfII/samples/artist/ahdlLib/or_gate/veriloga/veriloga.va ...  Successful.
Reusing compiled Verilog-A module /usr/ece/cadence.Linux/IC06.18.190/tools.lnx86/dfII/samples/artist/ahdlLib/not_gate/veriloga/veriloga.va ...  Successful.

Reading vector file './input2.vec' 
	radix         : 36
	# of stimulus : 16
	tunit         : 1ns
	trise         : 1ps
	tfall         : 1ps
WARNING! .op analysis is being ignored in PRO mode. (SCHEMATIC0.net:48)

**** Used Options:
   post = 2
   autostop = 1
****

**** Macro Options:
****
  Main Mode: promd
Resource Usage for Parsing(self/total): 0.0/0.7 sec (cpu), 0.0/0.0 sec (elapsed), 29.3/593.9 MB

License: FINESIM_LICENSE_MODE=3 
License: Checked out CKTSIMPROFS(1) successfully from :5280@lmsynopsys.seas.rochester.edu 

Resource Usage for License(self/total): 0.0/0.7 sec (cpu), 0.0/0.0 sec (elapsed), 4.5/598.4 MB

Elapsed checking license time: 0.0 seconds

Title: *CMOS Inverter*

WARNING! node 'a16' was not found in the design (input2.vec:3)
WARNING! node 'a17' was not found in the design (input2.vec:3)
WARNING! node 'b16' was not found in the design (input2.vec:3)
WARNING! node 'b17' was not found in the design (input2.vec:3)


**** expand probe
   post option matches with 8913 nodes and 70 sources (SCHEMATIC0.net:49)
****


Checking Nodes ...
       SUBCKT      NODENAME 
     toplevel           vdd 
 : found 1 node that is neither global, nor port.

**warning**(pmos:xsource.m0 (dldo.inc:9))Warning:  Acde = 0.284101 may be too small in BSIM4 model with w=3.42e-05 l=1e-07.
**warning**(pmos:xor1.mpx1 (SCHEMATIC0.net:59))Warning:  Acde = 0.284101 may be too small in BSIM4 model with w=2.86e-07 l=3.2e-08.
**warning**(nmos:xor1.mnx1 (SCHEMATIC0.net:60))Warning:  Acde = 0.263957 may be too small in BSIM4 model with w=1.96e-07 l=3.2e-08.
WARNING! Measure not found; option AUTOSTOP is ignored.
WARNING! "risetime" set to 2.500000e-12 accoording to user-specified "tstep" value (25%).

  # MOSFET   : 257
  # Resistor : 3 (Min/Max=2000/2000) 
  # Capacitor: 1 (Min/Max=1e-11/1e-11) 
  # V Source : 102 (Max/Min=5V/0V)
  # I Source : 1
  # Verilog-A: 1731

  TEMP=25
Resource Usage for Circuit Elaboration(self/total): 0.1/0.9 sec (cpu), 0.0/0.0 sec (elapsed), 39.6/638.0 MB

Generating MOS models ...
  Table value up to 5V
  Level=54 Version=4
Resource Usage for MOS Model(self/total): 0.0/0.9 sec (cpu), 0.0/0.0 sec (elapsed), 5.9/643.9 MB
Resource Usage for Circuit Reduction(self/total): 0.0/0.9 sec (cpu), 0.0/0.0 sec (elapsed), 0.0/643.9 MB


Building Connectivity ...
  Largest partition has 326 devices and 246 nodes .
    Devices: m=257 r=3 c=1 i=1 va=64
    Nodes with maximum connections:
       :vdd(68)
       :bb(49)
       :aa(49)
       :xor17.n2(6)
       :xor17.n1(6)
       :xor15.n2(6)
       :xor15.n1(6)
       :xor13.n2(6)
       :xor13.n1(6)
       :xor11.n2(6)
       :xor11.n1(6)
       :xor8.n2(6)
       :xor8.n1(6)
       :xor6.n2(6)
       :xor6.n1(6)
       :xor4.n2(6)
       :xor4.n1(6)
       :xor2.n2(6)
       :xor2.n1(6)
       :xor16.n2(6)

Resource Usage for Connectivity Building(self/total): 0.1/1.0 sec (cpu), 1.0/1.0 sec (elapsed), -3.6/640.4 MB

Building DB ...
Resource Usage for DB Building(self/total): 0.0/1.0 sec (cpu), 0.0/1.0 sec (elapsed), 0.0/640.4 MB

Initializing ...
Resource Usage for Initialization(self/total): 0.0/1.0 sec (cpu), 0.0/1.0 sec (elapsed), 0.0/640.4 MB

Preparing Outputs ...
  # probed signals  : 8983
  # printed signals : 3
Resource Usage for Output Preparation(self/total): 0.0/1.0 sec (cpu), 0.0/1.0 sec (elapsed), 11.0/651.4 MB


Building Matrices ...
Resource Usage for Matrix Building(self/total): 0.0/1.1 sec (cpu), 0.0/1.0 sec (elapsed), -2.8/648.5 MB

Starting DC Initialization ...
    ic file 'SCHEMATIC0.ic'
  DC converged
End of DC Initialization
Resource Usage for DC Initialization(self/total): 0.1/1.2 sec (cpu), 0.0/1.0 sec (elapsed), 1.3/649.9 MB

Starting Transient Analysis ...
    80.0ps (10.0 %) at Thu Jan 20 11:42:04 2022 (1s)
   160.0ps (20.0 %) at Thu Jan 20 11:42:04 2022 (1s)
   240.0ps (30.0 %) at Thu Jan 20 11:42:04 2022 (1s)
   320.0ps (40.0 %) at Thu Jan 20 11:42:05 2022 (1s)
   400.0ps (50.0 %) at Thu Jan 20 11:42:05 2022 (1s)
   480.0ps (60.0 %) at Thu Jan 20 11:42:05 2022 (1s)
   560.0ps (70.0 %) at Thu Jan 20 11:42:05 2022 (1s)
   640.0ps (80.0 %) at Thu Jan 20 11:42:05 2022 (1s)
   720.0ps (90.0 %) at Thu Jan 20 11:42:06 2022 (1s)
   800.0ps (100.0 %) at Thu Jan 20 11:42:06 2022 (1s)
    finished at 800ps
    prt file 'SCHEMATIC0.pt0'
    output file 'SCHEMATIC0.fsdb'
    # time points: 569
End of Transient Analysis                               
Resource Usage for Transient Analysis(self/total): 2.0/3.2 sec (cpu), 2.0/3.0 sec (elapsed), 18.5/668.3 MB

Simulation ended at Thu Jan 20 11:42:06 2022

Total CPU time: 3.2 seconds (0.00 hours)
Total memory usage: peak= 668.3 MB, avg= 571.1 MB

Total elapsed time: 4.0 seconds (0.00 hours)
FineSim Successfully Completed at Thu Jan 20 11:42:07 2022

