{"vcs1":{"timestamp_begin":1747920467.813883716, "rt":12.03, "ut":12.04, "st":0.71}}
{"vcselab":{"timestamp_begin":1747920479.930257456, "rt":0.37, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747920480.355742434, "rt":0.44, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920467.152333036}
{"VCS_COMP_START_TIME": 1747920467.152333036}
{"VCS_COMP_END_TIME": 1747920480.943914560}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614724}}
{"vcselab": {"peak_mem": 183884}}
