{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 17:03:06 2015 " "Info: Processing started: Tue Dec 15 17:03:06 2015" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off UP2_TOP -c UP2_TOP " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off UP2_TOP -c UP2_TOP" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node MCLK is an undefined clock" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" 48 -1 0 } } { "c:/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "prescaler:mod1\|clkout " "Info: Detected ripple clock prescaler:mod1\|clkout as buffer" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/prescaler.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/prescaler.v" 3 -1 0 } } { "c:/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prescaler:mod1\|clkout" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\] register prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\] 37.04 MHz 27.0 ns Internal " "Info: Clock MCLK has Internal fmax of 37.04 MHz between source register prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\] and destination register prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\] (period= 27.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.000 ns + Longest register register " "Info: + Longest register to register delay is 23.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\] 1 REG LC2_I20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I20; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "" { prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns prescaler:mod1\|LessThan~301 2 COMB LC5_I21 1 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC5_I21; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan~301'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "5.500 ns" { prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] prescaler:mod1|LessThan~301 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.400 ns prescaler:mod1\|LessThan~302 3 COMB LC6_I21 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.400 ns; Loc. = LC6_I21; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan~302'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "2.900 ns" { prescaler:mod1|LessThan~301 prescaler:mod1|LessThan~302 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.300 ns prescaler:mod1\|LessThan~52 4 COMB LC7_I21 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 11.300 ns; Loc. = LC7_I21; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan~52'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "2.900 ns" { prescaler:mod1|LessThan~302 prescaler:mod1|LessThan~52 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 14.500 ns prescaler:mod1\|LessThan~92 5 COMB LC8_I21 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 14.500 ns; Loc. = LC8_I21; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan~92'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "3.200 ns" { prescaler:mod1|LessThan~52 prescaler:mod1|LessThan~92 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.700 ns prescaler:mod1\|LessThan~128 6 COMB LC3_I21 34 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.700 ns; Loc. = LC3_I21; Fanout = 34; COMB Node = 'prescaler:mod1\|LessThan~128'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "3.200 ns" { prescaler:mod1|LessThan~92 prescaler:mod1|LessThan~128 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 23.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\] 7 REG LC2_I24 3 " "Info: 7: + IC(3.300 ns) + CELL(2.000 ns) = 23.000 ns; Loc. = LC2_I24; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "5.300 ns" { prescaler:mod1|LessThan~128 prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.900 ns 64.78 % " "Info: Total cell delay = 14.900 ns ( 64.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns 35.22 % " "Info: Total interconnect delay = 8.100 ns ( 35.22 % )" {  } {  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] prescaler:mod1|LessThan~301 prescaler:mod1|LessThan~302 prescaler:mod1|LessThan~52 prescaler:mod1|LessThan~92 prescaler:mod1|LessThan~128 prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock MCLK to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 35 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 35; CLK Node = 'MCLK'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "" { MCLK } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\] 2 REG LC2_I24 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I24; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[25\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "4.100 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns 41.43 % " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns 58.57 % " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock MCLK to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 35 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 35; CLK Node = 'MCLK'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "" { MCLK } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\] 2 REG LC2_I20 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I20; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "4.100 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns 41.43 % " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns 58.57 % " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } }  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] prescaler:mod1|LessThan~301 prescaler:mod1|LessThan~302 prescaler:mod1|LessThan~52 prescaler:mod1|LessThan~92 prescaler:mod1|LessThan~128 prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[25] } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK DISP2\[3\] lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\] 42.900 ns register " "Info: tco from clock MCLK to destination pin DISP2\[3\] through register lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\] is 42.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 17.700 ns + Longest register " "Info: + Longest clock path from clock MCLK to source register is 17.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 35 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 35; CLK Node = 'MCLK'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "" { MCLK } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns prescaler:mod1\|clkout 2 REG LC1_I21 19 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I21; Fanout = 19; REG Node = 'prescaler:mod1\|clkout'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "5.500 ns" { MCLK prescaler:mod1|clkout } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/prescaler.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/prescaler.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(0.000 ns) 17.700 ns lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\] 3 REG LC4_H9 10 " "Info: 3: + IC(9.300 ns) + CELL(0.000 ns) = 17.700 ns; Loc. = LC4_H9; Fanout = 10; REG Node = 'lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "9.300 ns" { prescaler:mod1|clkout lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns 24.29 % " "Info: Total cell delay = 4.300 ns ( 24.29 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns 75.71 % " "Info: Total interconnect delay = 13.400 ns ( 75.71 % )" {  } {  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "17.700 ns" { MCLK prescaler:mod1|clkout lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.800 ns + Longest register pin " "Info: + Longest register to pin delay is 23.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\] 1 REG LC4_H9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_H9; Fanout = 10; REG Node = 'lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "" { lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } } { "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" "" "" { Text "c:/altera/quartus41sp2/libraries/megafunctions/alt_counter_f10ke.tdf" 277 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(2.700 ns) 12.000 ns dek7seg:dek2\|Select~67 2 COMB LC1_A52 1 " "Info: 2: + IC(9.300 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC1_A52; Fanout = 1; COMB Node = 'dek7seg:dek2\|Select~67'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "12.000 ns" { lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] dek7seg:dek2|Select~67 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 17.900 ns dek7seg:dek2\|seg\[3\]~663 3 COMB LC6_A31 2 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC6_A31; Fanout = 2; COMB Node = 'dek7seg:dek2\|seg\[3\]~663'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "5.900 ns" { dek7seg:dek2|Select~67 dek7seg:dek2|seg[3]~663 } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/dek7seg.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/dek7seg.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.000 ns) 23.800 ns DISP2\[3\] 4 PIN PIN_218 0 " "Info: 4: + IC(0.900 ns) + CELL(5.000 ns) = 23.800 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'DISP2\[3\]'" {  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "5.900 ns" { dek7seg:dek2|seg[3]~663 DISP2[3] } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" "" "" { Text "C:/Users/Robert/Desktop/UP2_TOP/UP2_TOP.v" 67 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns 43.70 % " "Info: Total cell delay = 10.400 ns ( 43.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns 56.30 % " "Info: Total interconnect delay = 13.400 ns ( 56.30 % )" {  } {  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "23.800 ns" { lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] dek7seg:dek2|Select~67 dek7seg:dek2|seg[3]~663 DISP2[3] } "NODE_NAME" } } }  } 0}  } { { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "17.700 ns" { MCLK prescaler:mod1|clkout lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } } { "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" "" "" { Report "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP_cmp.qrpt" Compiler "UP2_TOP" "UNKNOWN" "V1" "C:/Users/Robert/Desktop/UP2_TOP/db/UP2_TOP.quartus_db" { Floorplan "" "" "23.800 ns" { lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|q[11] dek7seg:dek2|Select~67 dek7seg:dek2|seg[3]~663 DISP2[3] } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 17:03:07 2015 " "Info: Processing ended: Tue Dec 15 17:03:07 2015" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
