
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-twitter-30K-2.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3674362 heartbeat IPC: 2.72156 cumulative IPC: 2.72156 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7330709 heartbeat IPC: 2.73497 cumulative IPC: 2.72825 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11009338 heartbeat IPC: 2.7184 cumulative IPC: 2.72496 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14701295 heartbeat IPC: 2.70859 cumulative IPC: 2.72085 (Simulation time: 0 hr 2 min 25 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14701295 (Simulation time: 0 hr 2 min 25 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 253410509 heartbeat IPC: 0.041892 cumulative IPC: 0.041892 (Simulation time: 0 hr 14 min 28 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 479800501 heartbeat IPC: 0.0441716 cumulative IPC: 0.0430016 (Simulation time: 0 hr 25 min 57 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 717027391 heartbeat IPC: 0.0421537 cumulative IPC: 0.0427152 (Simulation time: 0 hr 37 min 54 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 946243726 heartbeat IPC: 0.0436269 cumulative IPC: 0.0429395 (Simulation time: 0 hr 49 min 20 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 1162600838 heartbeat IPC: 0.0462199 cumulative IPC: 0.0435578 (Simulation time: 1 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 1369911911 heartbeat IPC: 0.0482367 cumulative IPC: 0.0442736 (Simulation time: 1 hr 10 min 48 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 1595526401 heartbeat IPC: 0.0443234 cumulative IPC: 0.0442807 (Simulation time: 1 hr 22 min 15 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 1829364536 heartbeat IPC: 0.0427646 cumulative IPC: 0.0440853 (Simulation time: 1 hr 34 min 4 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 2047738266 heartbeat IPC: 0.0457931 cumulative IPC: 0.0442687 (Simulation time: 1 hr 45 min 11 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 2279782202 heartbeat IPC: 0.0430953 cumulative IPC: 0.0441485 (Simulation time: 1 hr 56 min 57 sec) 
Finished CPU 0 instructions: 100000003 cycles: 2265080930 cumulative IPC: 0.0441485 (Simulation time: 1 hr 56 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0441485 instructions: 100000003 cycles: 2265080930
cpu0_DTLB TOTAL     ACCESS:   35755907  HIT:   20330611  MISS:   15425296
cpu0_DTLB LOAD      ACCESS:   34475352  HIT:   19113896  MISS:   15361456
cpu0_DTLB RFO       ACCESS:    1280555  HIT:    1216715  MISS:      63840
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.7542 cycles
cpu0_DTLB MSHR FULL EVENTS: 6 MSHR MERGE EVENTS: 86096
cpu0_ITLB TOTAL     ACCESS:    4590457  HIT:    4590457  MISS:          0
cpu0_ITLB LOAD      ACCESS:    4590457  HIT:    4590457  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   15425297  HIT:    3461550  MISS:   11963747
cpu0_STLB LOAD      ACCESS:   15361457  HIT:    3399447  MISS:   11962010
cpu0_STLB RFO       ACCESS:      63840  HIT:      62103  MISS:       1737
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.41378 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   45077091  HIT:   29728344  MISS:   15348747
cpu0_L1D LOAD      ACCESS:   31692196  HIT:   16472403  MISS:   15219793
cpu0_L1D RFO       ACCESS:    1426680  HIT:    1377632  MISS:      49048
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   11958215  HIT:   11878309  MISS:      79906
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.239 cycles
cpu0_L1D MSHR FULL EVENTS: 1852 MSHR MERGE EVENTS: 1650524
cpu0_L2C TOTAL     ACCESS:   15447259  HIT:    2775835  MISS:   12671424
cpu0_L2C LOAD      ACCESS:   15219793  HIT:    2588210  MISS:   12631583
cpu0_L2C RFO       ACCESS:      49048  HIT:      10637  MISS:      38411
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      98512  HIT:      98512  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      79906  HIT:      78476  MISS:       1430
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 168.446 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   25342848  HIT:    1235116  MISS:   11436308
LLC LOAD      ACCESS:   12631583  HIT:    1224966  MISS:   11406617
LLC RFO       ACCESS:      38411  HIT:       8960  MISS:      29451
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   12671424  HIT:          0  MISS:   12671424
LLC TRANSLATION ACCESS:       1430  HIT:       1190  MISS:        240
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.37 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     171474  ROW_BUFFER_MISS:   11264832
 DBUS AVG_CONGESTED_CYCLE:    3.50822
 WQ ROW_BUFFER_HIT:      80197  ROW_BUFFER_MISS:       3853  FULL:          0

Summary: DRAM events
Added_to_RQ : 11436308
Added_to_WQ : 84050
Merged_WQ_READ : 2
 DBUS congested total cycle: 4098621
 DBUS delay total cycle: 1924162070

CPU 0 Branch Prediction Accuracy: 93.7945% MPKI: 11.0922 Average ROB Occupancy at Mispredict: 329.995
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 11.0922
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

