INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_setMem.cpp
   Compiling (apcc) test.c_pre.c.tb.c
ECHO disattivato.
ECHO disattivato.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'lotto' on host 'msi' (Windows NT_amd64 version 6.2) on Fri Apr 19 10:13:06 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/wrapc/apcc_db_lotto/123322824490969
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.795 seconds; peak allocated memory: 10.199 MB.
   Compiling (apcc) core.c_pre.c.tb.c
ECHO disattivato.
ECHO disattivato.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'lotto' on host 'msi' (Windows NT_amd64 version 6.2) on Fri Apr 19 10:13:08 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/wrapc/apcc_db_lotto/254322826413291
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.732 seconds; peak allocated memory: 9.988 MB.
   Compiling apatb_setMem_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...


A = 0 B = 0 RES = 0, OP = 0 
A = 2 B = 1 RES = 1, OP = 0 
A = 4 B = 2 RES = 2, OP = 0 
A = 6 B = 3 RES = 3, OP = 0 
A = 8 B = 4 RES = 4, OP = 0 
A = 10 B = 5 RES = 5, OP = 0 
A = 12 B = 6 RES = 6, OP = 0 
A = 14 B = 7 RES = 7, OP = 0 
A = 16 B = 8 RES = 8, OP = 0 
A = 18 B = 9 RES = 9, OP = 0 
A = 20 B = 10 RES = 10, OP = 0 
A = 22 B = 11 RES = 11, OP = 0 
A = 24 B = 12 RES = 12, OP = 0 
A = 26 B = 13 RES = 13, OP = 0 
A = 28 B = 14 RES = 14, OP = 0 
A = 30 B = 15 RES = 15, OP = 0 
A = 32 B = 16 RES = 16, OP = 0 
A = 34 B = 17 RES = 17, OP = 0 
A = 36 B = 18 RES = 18, OP = 0 
A = 38 B = 19 RES = 19, OP = 0 
A = 40 B = 20 RES = 20, OP = 0 
A = 42 B = 21 RES = 21, OP = 0 
A = 44 B = 22 RES = 22, OP = 0 
A = 46 B = 23 RES = 23, OP = 0 
A = 48 B = 24 RES = 24, OP = 0 
A = 50 B = 25 RES = 25, OP = 0 
A = 52 B = 26 RES = 26, OP = 0 
A = 54 B = 27 RES = 27, OP = 0 
A = 56 B = 28 RES = 28, OP = 0 
A = 58 B = 29 RES = 29, OP = 0 
A = 60 B = 30 RES = 30, OP = 0 
A = 62 B = 31 RES = 31, OP = 0 
A = 64 B = 32 RES = 32, OP = 0 
A = 66 B = 33 RES = 33, OP = 0 
A = 68 B = 34 RES = 34, OP = 0 
A = 70 B = 35 RES = 35, OP = 0 
A = 72 B = 36 RES = 36, OP = 0 
A = 74 B = 37 RES = 37, OP = 0 
A = 76 B = 38 RES = 38, OP = 0 
A = 78 B = 39 RES = 39, OP = 0 
A = 80 B = 40 RES = 40, OP = 0 
A = 82 B = 41 RES = 41, OP = 0 
A = 84 B = 42 RES = 42, OP = 0 
A = 86 B = 43 RES = 43, OP = 0 
A = 88 B = 44 RES = 44, OP = 0 
A = 90 B = 45 RES = 45, OP = 0 
A = 92 B = 46 RES = 46, OP = 0 
A = 94 B = 47 RES = 47, OP = 0 
A = 96 B = 48 RES = 48, OP = 0 
A = 98 B = 49 RES = 49, OP = 0 



C:\Users\lotto\Desktop\SIMD\SIMD_HLS\solution1\sim\verilog>set PATH= 

C:\Users\lotto\Desktop\SIMD\SIMD_HLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_setMem_top glbl -Oenable_linking_all_libraries  -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s setMem  
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setMem_top glbl -Oenable_linking_all_libraries -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s setMem 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_setMem_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_data_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_data_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_41_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_41_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_58_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_58_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.setMem_data_a_RAM_AUTO_1R1W
Compiling module xil_defaultlib.setMem_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_control_s_axi
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem0_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem1_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem2_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_setMem_top
Compiling module work.glbl
Built simulation snapshot setMem
ECHO disattivato.
ECHO disattivato.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/setMem/xsim_script.tcl
# xsim {setMem} -autoloadwcfg -tclbatch {setMem.tcl}
Time resolution is 1 ps
source setMem.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "3795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3855 ns : File "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.autotb.v" Line 738
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 19 10:13:25 2024...


A = 0 B = 0 RES = 0, OP = 0 
A = 2 B = 1 RES = 1, OP = 0 
A = 4 B = 2 RES = 2, OP = 0 
A = 6 B = 3 RES = 3, OP = 0 
A = 8 B = 4 RES = 4, OP = 0 
A = 10 B = 5 RES = 5, OP = 0 
A = 12 B = 6 RES = 6, OP = 0 
A = 14 B = 7 RES = 7, OP = 0 
A = 16 B = 8 RES = 8, OP = 0 
A = 18 B = 9 RES = 9, OP = 0 
A = 20 B = 10 RES = 10, OP = 0 
A = 22 B = 11 RES = 11, OP = 0 
A = 24 B = 12 RES = 12, OP = 0 
A = 26 B = 13 RES = 13, OP = 0 
A = 28 B = 14 RES = 14, OP = 0 
A = 30 B = 15 RES = 15, OP = 0 
A = 32 B = 16 RES = 16, OP = 0 
A = 34 B = 17 RES = 17, OP = 0 
A = 36 B = 18 RES = 18, OP = 0 
A = 38 B = 19 RES = 19, OP = 0 
A = 40 B = 20 RES = 20, OP = 0 
A = 42 B = 21 RES = 21, OP = 0 
A = 44 B = 22 RES = 22, OP = 0 
A = 46 B = 23 RES = 23, OP = 0 
A = 48 B = 24 RES = 24, OP = 0 
A = 50 B = 25 RES = 25, OP = 0 
A = 52 B = 26 RES = 26, OP = 0 
A = 54 B = 27 RES = 27, OP = 0 
A = 56 B = 28 RES = 28, OP = 0 
A = 58 B = 29 RES = 29, OP = 0 
A = 60 B = 30 RES = 30, OP = 0 
A = 62 B = 31 RES = 31, OP = 0 
A = 64 B = 32 RES = 32, OP = 0 
A = 66 B = 33 RES = 33, OP = 0 
A = 68 B = 34 RES = 34, OP = 0 
A = 70 B = 35 RES = 35, OP = 0 
A = 72 B = 36 RES = 36, OP = 0 
A = 74 B = 37 RES = 37, OP = 0 
A = 76 B = 38 RES = 38, OP = 0 
A = 78 B = 39 RES = 39, OP = 0 
A = 80 B = 40 RES = 40, OP = 0 
A = 82 B = 41 RES = 41, OP = 0 
A = 84 B = 42 RES = 42, OP = 0 
A = 86 B = 43 RES = 43, OP = 0 
A = 88 B = 44 RES = 44, OP = 0 
A = 90 B = 45 RES = 45, OP = 0 
A = 92 B = 46 RES = 46, OP = 0 
A = 94 B = 47 RES = 47, OP = 0 
A = 96 B = 48 RES = 48, OP = 0 
A = 98 B = 49 RES = 49, OP = 0 


INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
