,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_64_8:1,WRITE_1_7,< -2.31,-2.787,"< (-0.7 * VAR(""VDDW""))",,pass,-3.017,-2.474,< -2.31,-2.861,< -2.31,-2.689,< -2.31,-2.474,< -2.31,-3.017
THESIS:TB_TOP_128_64_8:1,WRITE_1_6,> 2.31,2.545,"> (0.7 * VAR(""VDDW""))",,pass,2.492,2.596,> 2.31,2.571,> 2.31,2.508,> 2.31,2.492,> 2.31,2.596
THESIS:TB_TOP_128_64_8:1,WRITE_1_5,< -2.31,-2.755,"< (-0.7 * VAR(""VDDW""))",,pass,-2.991,-2.434,< -2.31,-2.819,< -2.31,-2.66,< -2.31,-2.434,< -2.31,-2.991
THESIS:TB_TOP_128_64_8:1,WRITE_1_4,> 2.31,2.545,"> (0.7 * VAR(""VDDW""))",,pass,2.488,2.596,> 2.31,2.57,> 2.31,2.508,> 2.31,2.488,> 2.31,2.596
THESIS:TB_TOP_128_64_8:1,WRITE_1_3,< -2.31,-2.757,"< (-0.7 * VAR(""VDDW""))",,pass,-2.993,-2.436,< -2.31,-2.822,< -2.31,-2.661,< -2.31,-2.436,< -2.31,-2.993
THESIS:TB_TOP_128_64_8:1,WRITE_1_2,> 2.31,2.546,"> (0.7 * VAR(""VDDW""))",,pass,2.491,2.597,> 2.31,2.571,> 2.31,2.509,> 2.31,2.491,> 2.31,2.597
THESIS:TB_TOP_128_64_8:1,WRITE_1_1,< -2.31,-2.758,"< (-0.7 * VAR(""VDDW""))",,pass,-2.997,-2.44,< -2.31,-2.824,< -2.31,-2.663,< -2.31,-2.44,< -2.31,-2.997
THESIS:TB_TOP_128_64_8:1,WRITE_1_0,> 2.31,2.574,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.616,> 2.31,2.595,> 2.31,2.54,> 2.31,2.51,> 2.31,2.616
THESIS:TB_TOP_128_64_8:1,WRITE_2_7,> 2.31,2.565,"> (0.7 * VAR(""VDDW""))",,pass,2.511,2.615,> 2.31,2.583,> 2.31,2.532,> 2.31,2.511,> 2.31,2.615
THESIS:TB_TOP_128_64_8:1,WRITE_2_6,< -2.31,-2.74,"< (-0.7 * VAR(""VDDW""))",,pass,-2.978,-2.409,< -2.31,-2.8,< -2.31,-2.651,< -2.31,-2.409,< -2.31,-2.978
THESIS:TB_TOP_128_64_8:1,WRITE_2_5,> 2.31,2.538,"> (0.7 * VAR(""VDDW""))",,pass,2.494,2.597,> 2.31,2.564,> 2.31,2.496,> 2.31,2.494,> 2.31,2.597
THESIS:TB_TOP_128_64_8:1,WRITE_2_4,< -2.31,-2.741,"< (-0.7 * VAR(""VDDW""))",,pass,-2.977,-2.41,< -2.31,-2.803,< -2.31,-2.649,< -2.31,-2.41,< -2.31,-2.977
THESIS:TB_TOP_128_64_8:1,WRITE_2_3,> 2.31,2.538,"> (0.7 * VAR(""VDDW""))",,pass,2.494,2.598,> 2.31,2.564,> 2.31,2.495,> 2.31,2.494,> 2.31,2.598
THESIS:TB_TOP_128_64_8:1,WRITE_2_2,< -2.31,-2.744,"< (-0.7 * VAR(""VDDW""))",,pass,-2.98,-2.417,< -2.31,-2.807,< -2.31,-2.652,< -2.31,-2.417,< -2.31,-2.98
THESIS:TB_TOP_128_64_8:1,WRITE_2_1,> 2.31,2.541,"> (0.7 * VAR(""VDDW""))",,pass,2.494,2.601,> 2.31,2.565,> 2.31,2.494,> 2.31,2.507,> 2.31,2.601
THESIS:TB_TOP_128_64_8:1,WRITE_2_0,< -2.31,-2.788,"< (-0.7 * VAR(""VDDW""))",,pass,-3.014,-2.481,< -2.31,-2.871,< -2.31,-2.692,< -2.31,-2.481,< -2.31,-3.014
THESIS:TB_TOP_128_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_1,,21.06e-6,< 0.3,,fail,-10.31e-6,1.799,,1.799,,-3.38e-6,,-10.31e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_3,,-3.569e-6,< 0.3,,fail,-6.927e-6,1.799,,1.799,,-2.7e-6,,-6.927e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_5,,-9.984e-6,< 0.3,,pass,-45.59e-6,9.822e-6,,9.822e-6,,-45.59e-6,,-44.83e-6,,-1.705e-6
THESIS:TB_TOP_128_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_7,,-9.163e-6,< 0.3,,pass,-9.163e-6,1.886e-6,,-2.035e-6,,-4.986e-6,,1.886e-6,,-406.5e-9
THESIS:TB_TOP_128_64_8:1,READ_2_0,,37.12e-6,< 0.3,,pass,-8.321e-6,54.21e-6,,54.21e-6,,-6.548e-6,,-2.066e-6,,-8.321e-6
THESIS:TB_TOP_128_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_2,,16.83e-6,< 0.3,,fail,-42.68e-6,1.799,,-42.68e-6,,41.17e-6,,-17.45e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_4,,44.62e-6,< 0.3,,fail,-3.164e-6,1.799,,13.28e-6,,35.45e-6,,-3.164e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_6,,-2.688e-6,< 0.3,,fail,-14.33e-6,1.799,,1.799,,-8.275e-6,,-14.33e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

