
dcmotorsimple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005950  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005ae4  08005ae4  00015ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b1c  08005b1c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005b1c  08005b1c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b1c  08005b1c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b1c  08005b1c  00015b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b20  08005b20  00015b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000010  08005b34  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08005b34  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100f6  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000257a  00000000  00000000  00030136  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fa0  00000000  00000000  000326b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e58  00000000  00000000  00033650  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002cd0  00000000  00000000  000344a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000effc  00000000  00000000  00037178  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bf004  00000000  00000000  00046174  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00105178  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004110  00000000  00000000  001051f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08005acc 	.word	0x08005acc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08005acc 	.word	0x08005acc

080001d4 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001da:	463b      	mov	r3, r7
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]
 80001e8:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 80001ea:	4b28      	ldr	r3, [pc, #160]	; (800028c <MX_ADC2_Init+0xb8>)
 80001ec:	4a28      	ldr	r2, [pc, #160]	; (8000290 <MX_ADC2_Init+0xbc>)
 80001ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80001f0:	4b26      	ldr	r3, [pc, #152]	; (800028c <MX_ADC2_Init+0xb8>)
 80001f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80001f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80001f8:	4b24      	ldr	r3, [pc, #144]	; (800028c <MX_ADC2_Init+0xb8>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001fe:	4b23      	ldr	r3, [pc, #140]	; (800028c <MX_ADC2_Init+0xb8>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000204:	4b21      	ldr	r3, [pc, #132]	; (800028c <MX_ADC2_Init+0xb8>)
 8000206:	2200      	movs	r2, #0
 8000208:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800020a:	4b20      	ldr	r3, [pc, #128]	; (800028c <MX_ADC2_Init+0xb8>)
 800020c:	2200      	movs	r2, #0
 800020e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8000212:	4b1e      	ldr	r3, [pc, #120]	; (800028c <MX_ADC2_Init+0xb8>)
 8000214:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000218:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800021a:	4b1c      	ldr	r3, [pc, #112]	; (800028c <MX_ADC2_Init+0xb8>)
 800021c:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8000220:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000222:	4b1a      	ldr	r3, [pc, #104]	; (800028c <MX_ADC2_Init+0xb8>)
 8000224:	2200      	movs	r2, #0
 8000226:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <MX_ADC2_Init+0xb8>)
 800022a:	2201      	movs	r2, #1
 800022c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800022e:	4b17      	ldr	r3, [pc, #92]	; (800028c <MX_ADC2_Init+0xb8>)
 8000230:	2200      	movs	r2, #0
 8000232:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <MX_ADC2_Init+0xb8>)
 8000238:	2204      	movs	r2, #4
 800023a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800023c:	4b13      	ldr	r3, [pc, #76]	; (800028c <MX_ADC2_Init+0xb8>)
 800023e:	2200      	movs	r2, #0
 8000240:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <MX_ADC2_Init+0xb8>)
 8000244:	2200      	movs	r2, #0
 8000246:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000248:	4810      	ldr	r0, [pc, #64]	; (800028c <MX_ADC2_Init+0xb8>)
 800024a:	f000 fd0f 	bl	8000c6c <HAL_ADC_Init>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8000254:	f000 fa64 	bl	8000720 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000258:	2301      	movs	r3, #1
 800025a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800025c:	2301      	movs	r3, #1
 800025e:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000260:	2300      	movs	r3, #0
 8000262:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000264:	2300      	movs	r3, #0
 8000266:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000268:	2300      	movs	r3, #0
 800026a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800026c:	2300      	movs	r3, #0
 800026e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000270:	463b      	mov	r3, r7
 8000272:	4619      	mov	r1, r3
 8000274:	4805      	ldr	r0, [pc, #20]	; (800028c <MX_ADC2_Init+0xb8>)
 8000276:	f001 fbdf 	bl	8001a38 <HAL_ADC_ConfigChannel>
 800027a:	4603      	mov	r3, r0
 800027c:	2b00      	cmp	r3, #0
 800027e:	d001      	beq.n	8000284 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8000280:	f000 fa4e 	bl	8000720 <Error_Handler>
  }

}
 8000284:	bf00      	nop
 8000286:	3718      	adds	r7, #24
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	20000030 	.word	0x20000030
 8000290:	50000100 	.word	0x50000100

08000294 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b08a      	sub	sp, #40	; 0x28
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029c:	f107 0314 	add.w	r3, r7, #20
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]
 80002a8:	60da      	str	r2, [r3, #12]
 80002aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a19      	ldr	r2, [pc, #100]	; (8000318 <HAL_ADC_MspInit+0x84>)
 80002b2:	4293      	cmp	r3, r2
 80002b4:	d12c      	bne.n	8000310 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	4a18      	ldr	r2, [pc, #96]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002c0:	6153      	str	r3, [r2, #20]
 80002c2:	4b16      	ldr	r3, [pc, #88]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002c4:	695b      	ldr	r3, [r3, #20]
 80002c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002ca:	613b      	str	r3, [r7, #16]
 80002cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b13      	ldr	r3, [pc, #76]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a12      	ldr	r2, [pc, #72]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d8:	6153      	str	r3, [r2, #20]
 80002da:	4b10      	ldr	r3, [pc, #64]	; (800031c <HAL_ADC_MspInit+0x88>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA4     ------> ADC2_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80002e6:	2310      	movs	r3, #16
 80002e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002ea:	2303      	movs	r3, #3
 80002ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ee:	2300      	movs	r3, #0
 80002f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f2:	f107 0314 	add.w	r3, r7, #20
 80002f6:	4619      	mov	r1, r3
 80002f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002fc:	f002 f858 	bl	80023b0 <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000300:	2200      	movs	r2, #0
 8000302:	2100      	movs	r1, #0
 8000304:	2012      	movs	r0, #18
 8000306:	f002 f81c 	bl	8002342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800030a:	2012      	movs	r0, #18
 800030c:	f002 f835 	bl	800237a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000310:	bf00      	nop
 8000312:	3728      	adds	r7, #40	; 0x28
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}
 8000318:	50000100 	.word	0x50000100
 800031c:	40021000 	.word	0x40021000

08000320 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000320:	b480      	push	{r7}
 8000322:	b085      	sub	sp, #20
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800032a:	4a13      	ldr	r2, [pc, #76]	; (8000378 <LL_SYSCFG_SetEXTISource+0x58>)
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	b2db      	uxtb	r3, r3
 8000330:	3302      	adds	r3, #2
 8000332:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	0c1b      	lsrs	r3, r3, #16
 800033a:	43db      	mvns	r3, r3
 800033c:	ea02 0103 	and.w	r1, r2, r3
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	0c1b      	lsrs	r3, r3, #16
 8000344:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	fa93 f3a3 	rbit	r3, r3
 800034c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800034e:	68bb      	ldr	r3, [r7, #8]
 8000350:	fab3 f383 	clz	r3, r3
 8000354:	b2db      	uxtb	r3, r3
 8000356:	461a      	mov	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	fa03 f202 	lsl.w	r2, r3, r2
 800035e:	4806      	ldr	r0, [pc, #24]	; (8000378 <LL_SYSCFG_SetEXTISource+0x58>)
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	430a      	orrs	r2, r1
 8000366:	3302      	adds	r3, #2
 8000368:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800036c:	bf00      	nop
 800036e:	3714      	adds	r7, #20
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr
 8000378:	40010000 	.word	0x40010000

0800037c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800037c:	b480      	push	{r7}
 800037e:	b089      	sub	sp, #36	; 0x24
 8000380:	af00      	add	r7, sp, #0
 8000382:	60f8      	str	r0, [r7, #12]
 8000384:	60b9      	str	r1, [r7, #8]
 8000386:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	fa93 f3a3 	rbit	r3, r3
 8000396:	613b      	str	r3, [r7, #16]
  return result;
 8000398:	693b      	ldr	r3, [r7, #16]
 800039a:	fab3 f383 	clz	r3, r3
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	005b      	lsls	r3, r3, #1
 80003a2:	2103      	movs	r1, #3
 80003a4:	fa01 f303 	lsl.w	r3, r1, r3
 80003a8:	43db      	mvns	r3, r3
 80003aa:	401a      	ands	r2, r3
 80003ac:	68bb      	ldr	r3, [r7, #8]
 80003ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003b0:	69fb      	ldr	r3, [r7, #28]
 80003b2:	fa93 f3a3 	rbit	r3, r3
 80003b6:	61bb      	str	r3, [r7, #24]
  return result;
 80003b8:	69bb      	ldr	r3, [r7, #24]
 80003ba:	fab3 f383 	clz	r3, r3
 80003be:	b2db      	uxtb	r3, r3
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	6879      	ldr	r1, [r7, #4]
 80003c4:	fa01 f303 	lsl.w	r3, r1, r3
 80003c8:	431a      	orrs	r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	601a      	str	r2, [r3, #0]
}
 80003ce:	bf00      	nop
 80003d0:	3724      	adds	r7, #36	; 0x24
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr

080003da <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003da:	b480      	push	{r7}
 80003dc:	b089      	sub	sp, #36	; 0x24
 80003de:	af00      	add	r7, sp, #0
 80003e0:	60f8      	str	r0, [r7, #12]
 80003e2:	60b9      	str	r1, [r7, #8]
 80003e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	68da      	ldr	r2, [r3, #12]
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003ee:	697b      	ldr	r3, [r7, #20]
 80003f0:	fa93 f3a3 	rbit	r3, r3
 80003f4:	613b      	str	r3, [r7, #16]
  return result;
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	fab3 f383 	clz	r3, r3
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	005b      	lsls	r3, r3, #1
 8000400:	2103      	movs	r1, #3
 8000402:	fa01 f303 	lsl.w	r3, r1, r3
 8000406:	43db      	mvns	r3, r3
 8000408:	401a      	ands	r2, r3
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	fa93 f3a3 	rbit	r3, r3
 8000414:	61bb      	str	r3, [r7, #24]
  return result;
 8000416:	69bb      	ldr	r3, [r7, #24]
 8000418:	fab3 f383 	clz	r3, r3
 800041c:	b2db      	uxtb	r3, r3
 800041e:	005b      	lsls	r3, r3, #1
 8000420:	6879      	ldr	r1, [r7, #4]
 8000422:	fa01 f303 	lsl.w	r3, r1, r3
 8000426:	431a      	orrs	r2, r3
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	60da      	str	r2, [r3, #12]
}
 800042c:	bf00      	nop
 800042e:	3724      	adds	r7, #36	; 0x24
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr

08000438 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	683a      	ldr	r2, [r7, #0]
 8000446:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000448:	bf00      	nop
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr

08000454 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800045c:	4b08      	ldr	r3, [pc, #32]	; (8000480 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800045e:	695a      	ldr	r2, [r3, #20]
 8000460:	4907      	ldr	r1, [pc, #28]	; (8000480 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	4313      	orrs	r3, r2
 8000466:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800046a:	695a      	ldr	r2, [r3, #20]
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4013      	ands	r3, r2
 8000470:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000472:	68fb      	ldr	r3, [r7, #12]
}
 8000474:	bf00      	nop
 8000476:	3714      	adds	r7, #20
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr
 8000480:	40021000 	.word	0x40021000

08000484 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b08a      	sub	sp, #40	; 0x28
 8000488:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800048a:	f107 031c 	add.w	r3, r7, #28
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
 80004a2:	611a      	str	r2, [r3, #16]
 80004a4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80004a6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80004aa:	f7ff ffd3 	bl	8000454 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 80004ae:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80004b2:	f7ff ffcf 	bl	8000454 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004ba:	f7ff ffcb 	bl	8000454 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80004be:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004c2:	f7ff ffc7 	bl	8000454 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80004c6:	2102      	movs	r1, #2
 80004c8:	4827      	ldr	r0, [pc, #156]	; (8000568 <MX_GPIO_Init+0xe4>)
 80004ca:	f7ff ffb5 	bl	8000438 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin|DEBUG_PIN_Pin);
 80004ce:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80004d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004d6:	f7ff ffaf 	bl	8000438 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80004da:	4924      	ldr	r1, [pc, #144]	; (800056c <MX_GPIO_Init+0xe8>)
 80004dc:	2002      	movs	r0, #2
 80004de:	f7ff ff1f 	bl	8000320 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e8:	481f      	ldr	r0, [pc, #124]	; (8000568 <MX_GPIO_Init+0xe4>)
 80004ea:	f7ff ff76 	bl	80003da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f4:	481c      	ldr	r0, [pc, #112]	; (8000568 <MX_GPIO_Init+0xe4>)
 80004f6:	f7ff ff41 	bl	800037c <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80004fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004fe:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000500:	2300      	movs	r3, #0
 8000502:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000504:	2301      	movs	r3, #1
 8000506:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800050a:	2300      	movs	r3, #0
 800050c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000510:	2302      	movs	r3, #2
 8000512:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000516:	f107 031c 	add.w	r3, r7, #28
 800051a:	4618      	mov	r0, r3
 800051c:	f005 f844 	bl	80055a8 <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = EN_B_Pin;
 8000520:	2302      	movs	r3, #2
 8000522:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000524:	2301      	movs	r3, #1
 8000526:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000528:	2300      	movs	r3, #0
 800052a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	4619      	mov	r1, r3
 8000538:	480b      	ldr	r0, [pc, #44]	; (8000568 <MX_GPIO_Init+0xe4>)
 800053a:	f005 fa22 	bl	8005982 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin|DEBUG_PIN_Pin;
 800053e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8000542:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000544:	2301      	movs	r3, #1
 8000546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000548:	2300      	movs	r3, #0
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800054c:	2300      	movs	r3, #0
 800054e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	4619      	mov	r1, r3
 8000558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800055c:	f005 fa11 	bl	8005982 <LL_GPIO_Init>

}
 8000560:	bf00      	nop
 8000562:	3728      	adds	r7, #40	; 0x28
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	48000800 	.word	0x48000800
 800056c:	00f00003 	.word	0x00f00003

08000570 <LL_GPIO_SetOutputPin>:
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	683a      	ldr	r2, [r7, #0]
 800057e:	619a      	str	r2, [r3, #24]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <test_SYNC_PWM_ADC>:
////	}
//}

static volatile uint16_t duty = 2000;
static volatile uint16_t duty_adc;
void test_SYNC_PWM_ADC(){
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000590:	2100      	movs	r1, #0
 8000592:	4824      	ldr	r0, [pc, #144]	; (8000624 <test_SYNC_PWM_ADC+0x98>)
 8000594:	f001 f9be 	bl	8001914 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc2);
 8000598:	4822      	ldr	r0, [pc, #136]	; (8000624 <test_SYNC_PWM_ADC+0x98>)
 800059a:	f000 fd61 	bl	8001060 <HAL_ADC_Start_IT>
	LL_GPIO_SetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 800059e:	2102      	movs	r1, #2
 80005a0:	4821      	ldr	r0, [pc, #132]	; (8000628 <test_SYNC_PWM_ADC+0x9c>)
 80005a2:	f7ff ffe5 	bl	8000570 <LL_GPIO_SetOutputPin>
	duty_adc = duty/2;
 80005a6:	4b21      	ldr	r3, [pc, #132]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	085b      	lsrs	r3, r3, #1
 80005ae:	b29a      	uxth	r2, r3
 80005b0:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <test_SYNC_PWM_ADC+0xa4>)
 80005b2:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 80005b4:	4b1d      	ldr	r3, [pc, #116]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	4b1e      	ldr	r3, [pc, #120]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 80005c0:	4b1a      	ldr	r3, [pc, #104]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 80005c2:	881b      	ldrh	r3, [r3, #0]
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	4b1b      	ldr	r3, [pc, #108]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_adc);
 80005cc:	4b18      	ldr	r3, [pc, #96]	; (8000630 <test_SYNC_PWM_ADC+0xa4>)
 80005ce:	881b      	ldrh	r3, [r3, #0]
 80005d0:	b29a      	uxth	r2, r3
 80005d2:	4b18      	ldr	r3, [pc, #96]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005d8:	2100      	movs	r1, #0
 80005da:	4816      	ldr	r0, [pc, #88]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005dc:	f003 fc9e 	bl	8003f1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80005e0:	2104      	movs	r1, #4
 80005e2:	4814      	ldr	r0, [pc, #80]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005e4:	f003 fc9a 	bl	8003f1c <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);
 80005e8:	2108      	movs	r1, #8
 80005ea:	4812      	ldr	r0, [pc, #72]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 80005ec:	f003 fc0a 	bl	8003e04 <HAL_TIM_OC_Start>
//	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_3);
	while(1){
		duty_adc = duty/2;
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	085b      	lsrs	r3, r3, #1
 80005f8:	b29a      	uxth	r2, r3
 80005fa:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <test_SYNC_PWM_ADC+0xa4>)
 80005fc:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	b29a      	uxth	r2, r3
 8000604:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <test_SYNC_PWM_ADC+0xa0>)
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	b29a      	uxth	r2, r3
 8000610:	4b08      	ldr	r3, [pc, #32]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_adc);
 8000616:	4b06      	ldr	r3, [pc, #24]	; (8000630 <test_SYNC_PWM_ADC+0xa4>)
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	b29a      	uxth	r2, r3
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <test_SYNC_PWM_ADC+0xa8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	63da      	str	r2, [r3, #60]	; 0x3c
		duty_adc = duty/2;
 8000622:	e7e5      	b.n	80005f0 <test_SYNC_PWM_ADC+0x64>
 8000624:	20000030 	.word	0x20000030
 8000628:	48000800 	.word	0x48000800
 800062c:	20000000 	.word	0x20000000
 8000630:	2000002c 	.word	0x2000002c
 8000634:	20000080 	.word	0x20000080

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 fa92 	bl	8000b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f80c 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f7ff ff1e 	bl	8000484 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000648:	f000 f9f0 	bl	8000a2c <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800064c:	f7ff fdc2 	bl	80001d4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8000650:	f000 f914 	bl	800087c <MX_TIM2_Init>
  //test_PwmADCSimple();
//  test_pid();
//  test_PWMBipolar();
//  test_pulse();
//  test_pulsePWM();
  test_SYNC_PWM_ADC();
 8000654:	f7ff ff9a 	bl	800058c <test_SYNC_PWM_ADC>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while(1){
 8000658:	e7fe      	b.n	8000658 <main+0x20>
	...

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b0a6      	sub	sp, #152	; 0x98
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000666:	2228      	movs	r2, #40	; 0x28
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f005 fa26 	bl	8005abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2258      	movs	r2, #88	; 0x58
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 fa18 	bl	8005abc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000694:	2310      	movs	r3, #16
 8000696:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069a:	2302      	movs	r3, #2
 800069c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80006ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80006ba:	4618      	mov	r0, r3
 80006bc:	f002 f802 	bl	80026c4 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006c6:	f000 f82b 	bl	8000720 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006da:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006e4:	2102      	movs	r1, #2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f002 ff02 	bl	80034f0 <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006f2:	f000 f815 	bl	8000720 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2;
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <SystemClock_Config+0xc0>)
 80006f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80006fe:	2300      	movs	r3, #0
 8000700:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	4618      	mov	r0, r3
 8000706:	f003 f929 	bl	800395c <HAL_RCCEx_PeriphCLKConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000710:	f000 f806 	bl	8000720 <Error_Handler>
  }
}
 8000714:	bf00      	nop
 8000716:	3798      	adds	r7, #152	; 0x98
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	00100002 	.word	0x00100002

08000720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
	...

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000736:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <HAL_MspInit+0x44>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <HAL_MspInit+0x44>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6193      	str	r3, [r2, #24]
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HAL_MspInit+0x44>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <HAL_MspInit+0x44>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	4a08      	ldr	r2, [pc, #32]	; (8000774 <HAL_MspInit+0x44>)
 8000754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000758:	61d3      	str	r3, [r2, #28]
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_MspInit+0x44>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40021000 	.word	0x40021000

08000778 <LL_GPIO_SetOutputPin>:
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	683a      	ldr	r2, [r7, #0]
 8000786:	619a      	str	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <LL_GPIO_ResetOutputPin>:
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	683a      	ldr	r2, [r7, #0]
 80007a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr

080007be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007be:	b480      	push	{r7}
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c2:	e7fe      	b.n	80007c2 <HardFault_Handler+0x4>

080007c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <MemManage_Handler+0x4>

080007ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ca:	b480      	push	{r7}
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ce:	e7fe      	b.n	80007ce <BusFault_Handler+0x4>

080007d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <UsageFault_Handler+0x4>

080007d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d6:	b480      	push	{r7}
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007da:	bf00      	nop
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr

080007e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr

080007f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000804:	f000 f9f4 	bl	8000bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}

0800080c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

	__HAL_ADC_CLEAR_FLAG(&hadc2, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000810:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <ADC1_2_IRQHandler+0x3c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	220c      	movs	r2, #12
 8000816:	601a      	str	r2, [r3, #0]
	LL_GPIO_SetOutputPin(DEBUG_PIN_GPIO_Port,DEBUG_PIN_Pin);
 8000818:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800081c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000820:	f7ff ffaa 	bl	8000778 <LL_GPIO_SetOutputPin>
	ADCValue = HAL_ADC_GetValue(&hadc2);
 8000824:	4808      	ldr	r0, [pc, #32]	; (8000848 <ADC1_2_IRQHandler+0x3c>)
 8000826:	f000 fd5b 	bl	80012e0 <HAL_ADC_GetValue>
 800082a:	4603      	mov	r3, r0
 800082c:	b29a      	uxth	r2, r3
 800082e:	4b07      	ldr	r3, [pc, #28]	; (800084c <ADC1_2_IRQHandler+0x40>)
 8000830:	801a      	strh	r2, [r3, #0]
//	pid(ADCValue);
	LL_GPIO_ResetOutputPin(DEBUG_PIN_GPIO_Port,DEBUG_PIN_Pin);
 8000832:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000836:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800083a:	f7ff ffab 	bl	8000794 <LL_GPIO_ResetOutputPin>

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 800083e:	4802      	ldr	r0, [pc, #8]	; (8000848 <ADC1_2_IRQHandler+0x3c>)
 8000840:	f000 fd5c 	bl	80012fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000030 	.word	0x20000030
 800084c:	2000002e 	.word	0x2000002e

08000850 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000854:	4b08      	ldr	r3, [pc, #32]	; (8000878 <SystemInit+0x28>)
 8000856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800085a:	4a07      	ldr	r2, [pc, #28]	; (8000878 <SystemInit+0x28>)
 800085c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <SystemInit+0x28>)
 8000866:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800086a:	609a      	str	r2, [r3, #8]
#endif
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08a      	sub	sp, #40	; 0x28
 8000880:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000882:	f107 031c 	add.w	r3, r7, #28
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800088e:	463b      	mov	r3, r7
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
 800089c:	615a      	str	r2, [r3, #20]
 800089e:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80008a0:	4b38      	ldr	r3, [pc, #224]	; (8000984 <MX_TIM2_Init+0x108>)
 80008a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008a8:	4b36      	ldr	r3, [pc, #216]	; (8000984 <MX_TIM2_Init+0x108>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ae:	4b35      	ldr	r3, [pc, #212]	; (8000984 <MX_TIM2_Init+0x108>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3600-1;
 80008b4:	4b33      	ldr	r3, [pc, #204]	; (8000984 <MX_TIM2_Init+0x108>)
 80008b6:	f640 620f 	movw	r2, #3599	; 0xe0f
 80008ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008bc:	4b31      	ldr	r3, [pc, #196]	; (8000984 <MX_TIM2_Init+0x108>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c2:	4b30      	ldr	r3, [pc, #192]	; (8000984 <MX_TIM2_Init+0x108>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008c8:	482e      	ldr	r0, [pc, #184]	; (8000984 <MX_TIM2_Init+0x108>)
 80008ca:	f003 fafb 	bl	8003ec4 <HAL_TIM_PWM_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80008d4:	f7ff ff24 	bl	8000720 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80008d8:	482a      	ldr	r0, [pc, #168]	; (8000984 <MX_TIM2_Init+0x108>)
 80008da:	f003 fa5d 	bl	8003d98 <HAL_TIM_OC_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80008e4:	f7ff ff1c 	bl	8000720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80008e8:	2360      	movs	r3, #96	; 0x60
 80008ea:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4823      	ldr	r0, [pc, #140]	; (8000984 <MX_TIM2_Init+0x108>)
 80008f8:	f004 f8d0 	bl	8004a9c <HAL_TIMEx_MasterConfigSynchronization>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8000902:	f7ff ff0d 	bl	8000720 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000906:	2360      	movs	r3, #96	; 0x60
 8000908:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800090e:	2300      	movs	r3, #0
 8000910:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000916:	463b      	mov	r3, r7
 8000918:	2200      	movs	r2, #0
 800091a:	4619      	mov	r1, r3
 800091c:	4819      	ldr	r0, [pc, #100]	; (8000984 <MX_TIM2_Init+0x108>)
 800091e:	f003 fbdb 	bl	80040d8 <HAL_TIM_PWM_ConfigChannel>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000928:	f7ff fefa 	bl	8000720 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800092c:	2302      	movs	r3, #2
 800092e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000930:	463b      	mov	r3, r7
 8000932:	2204      	movs	r2, #4
 8000934:	4619      	mov	r1, r3
 8000936:	4813      	ldr	r0, [pc, #76]	; (8000984 <MX_TIM2_Init+0x108>)
 8000938:	f003 fbce 	bl	80040d8 <HAL_TIM_PWM_ConfigChannel>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8000942:	f7ff feed 	bl	8000720 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000946:	2330      	movs	r3, #48	; 0x30
 8000948:	603b      	str	r3, [r7, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800094e:	463b      	mov	r3, r7
 8000950:	2208      	movs	r2, #8
 8000952:	4619      	mov	r1, r3
 8000954:	480b      	ldr	r0, [pc, #44]	; (8000984 <MX_TIM2_Init+0x108>)
 8000956:	f003 fb41 	bl	8003fdc <HAL_TIM_OC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000960:	f7ff fede 	bl	8000720 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_3);
 8000964:	4b07      	ldr	r3, [pc, #28]	; (8000984 <MX_TIM2_Init+0x108>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	69da      	ldr	r2, [r3, #28]
 800096a:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_TIM2_Init+0x108>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f042 0208 	orr.w	r2, r2, #8
 8000972:	61da      	str	r2, [r3, #28]
  HAL_TIM_MspPostInit(&htim2);
 8000974:	4803      	ldr	r0, [pc, #12]	; (8000984 <MX_TIM2_Init+0x108>)
 8000976:	f000 f825 	bl	80009c4 <HAL_TIM_MspPostInit>

}
 800097a:	bf00      	nop
 800097c:	3728      	adds	r7, #40	; 0x28
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000080 	.word	0x20000080

08000988 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000998:	d10b      	bne.n	80009b2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800099a:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <HAL_TIM_PWM_MspInit+0x38>)
 800099c:	69db      	ldr	r3, [r3, #28]
 800099e:	4a08      	ldr	r2, [pc, #32]	; (80009c0 <HAL_TIM_PWM_MspInit+0x38>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	61d3      	str	r3, [r2, #28]
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <HAL_TIM_PWM_MspInit+0x38>)
 80009a8:	69db      	ldr	r3, [r3, #28]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80009b2:	bf00      	nop
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009e4:	d11c      	bne.n	8000a20 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <HAL_TIM_MspPostInit+0x64>)
 80009e8:	695b      	ldr	r3, [r3, #20]
 80009ea:	4a0f      	ldr	r2, [pc, #60]	; (8000a28 <HAL_TIM_MspPostInit+0x64>)
 80009ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f0:	6153      	str	r3, [r2, #20]
 80009f2:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <HAL_TIM_MspPostInit+0x64>)
 80009f4:	695b      	ldr	r3, [r3, #20]
 80009f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009fe:	2303      	movs	r3, #3
 8000a00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a02:	2302      	movs	r3, #2
 8000a04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	4619      	mov	r1, r3
 8000a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1c:	f001 fcc8 	bl	80023b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a20:	bf00      	nop
 8000a22:	3720      	adds	r7, #32
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000

08000a2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a32:	4a15      	ldr	r2, [pc, #84]	; (8000a88 <MX_USART2_UART_Init+0x5c>)
 8000a34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a36:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a52:	220c      	movs	r2, #12
 8000a54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a68:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_USART2_UART_Init+0x58>)
 8000a70:	f004 f8a0 	bl	8004bb4 <HAL_UART_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a7a:	f7ff fe51 	bl	8000720 <Error_Handler>
  }

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200000c0 	.word	0x200000c0
 8000a88:	40004400 	.word	0x40004400

08000a8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <HAL_UART_MspInit+0x7c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d128      	bne.n	8000b00 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	4a16      	ldr	r2, [pc, #88]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab8:	61d3      	str	r3, [r2, #28]
 8000aba:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000abc:	69db      	ldr	r3, [r3, #28]
 8000abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	4a10      	ldr	r2, [pc, #64]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad0:	6153      	str	r3, [r2, #20]
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ade:	230c      	movs	r3, #12
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aee:	2307      	movs	r3, #7
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afc:	f001 fc58 	bl	80023b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	; 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40004400 	.word	0x40004400
 8000b0c:	40021000 	.word	0x40021000

08000b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b48 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b14:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b16:	e003      	b.n	8000b20 <LoopCopyDataInit>

08000b18 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b18:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b1a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b1c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b1e:	3104      	adds	r1, #4

08000b20 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b20:	480b      	ldr	r0, [pc, #44]	; (8000b50 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b22:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b24:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b26:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b28:	d3f6      	bcc.n	8000b18 <CopyDataInit>
	ldr	r2, =_sbss
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b2c:	e002      	b.n	8000b34 <LoopFillZerobss>

08000b2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b2e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b30:	f842 3b04 	str.w	r3, [r2], #4

08000b34 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <LoopForever+0x16>)
	cmp	r2, r3
 8000b36:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b38:	d3f9      	bcc.n	8000b2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b3a:	f7ff fe89 	bl	8000850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f004 ff99 	bl	8005a74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b42:	f7ff fd79 	bl	8000638 <main>

08000b46 <LoopForever>:

LoopForever:
    b LoopForever
 8000b46:	e7fe      	b.n	8000b46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b48:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000b4c:	08005b24 	.word	0x08005b24
	ldr	r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b54:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000b58:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000b5c:	20000144 	.word	0x20000144

08000b60 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b60:	e7fe      	b.n	8000b60 <ADC3_IRQHandler>
	...

08000b64 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <HAL_Init+0x28>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <HAL_Init+0x28>)
 8000b6e:	f043 0310 	orr.w	r3, r3, #16
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f001 fbd9 	bl	800232c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f000 f808 	bl	8000b90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b80:	f7ff fdd6 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40022000 	.word	0x40022000

08000b90 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_InitTick+0x54>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <HAL_InitTick+0x58>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f001 fbf1 	bl	8002396 <HAL_SYSTICK_Config>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e00e      	b.n	8000bdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b0f      	cmp	r3, #15
 8000bc2:	d80a      	bhi.n	8000bda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	6879      	ldr	r1, [r7, #4]
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f001 fbb9 	bl	8002342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd0:	4a06      	ldr	r2, [pc, #24]	; (8000bec <HAL_InitTick+0x5c>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000004 	.word	0x20000004
 8000be8:	2000000c 	.word	0x2000000c
 8000bec:	20000008 	.word	0x20000008

08000bf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_IncTick+0x20>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_IncTick+0x24>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_IncTick+0x24>)
 8000c02:	6013      	str	r3, [r2, #0]
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	2000000c 	.word	0x2000000c
 8000c14:	20000140 	.word	0x20000140

08000c18 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <HAL_GetTick+0x14>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000140 	.word	0x20000140

08000c30 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b09a      	sub	sp, #104	; 0x68
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c74:	2300      	movs	r3, #0
 8000c76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d101      	bne.n	8000c8c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e1e3      	b.n	8001054 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c96:	f003 0310 	and.w	r3, r3, #16
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d176      	bne.n	8000d8c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d152      	bne.n	8000d4c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fae7 	bl	8000294 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d13b      	bne.n	8000d4c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f001 f9f9 	bl	80020cc <ADC_Disable>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce4:	f003 0310 	and.w	r3, r3, #16
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d12f      	bne.n	8000d4c <HAL_ADC_Init+0xe0>
 8000cec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d12b      	bne.n	8000d4c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cfc:	f023 0302 	bic.w	r3, r3, #2
 8000d00:	f043 0202 	orr.w	r2, r3, #2
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d16:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d26:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d28:	4b92      	ldr	r3, [pc, #584]	; (8000f74 <HAL_ADC_Init+0x308>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a92      	ldr	r2, [pc, #584]	; (8000f78 <HAL_ADC_Init+0x30c>)
 8000d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d32:	0c9a      	lsrs	r2, r3, #18
 8000d34:	4613      	mov	r3, r2
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	4413      	add	r3, r2
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d3e:	e002      	b.n	8000d46 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d1f9      	bne.n	8000d40 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d007      	beq.n	8000d6a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d68:	d110      	bne.n	8000d8c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	f023 0312 	bic.w	r3, r3, #18
 8000d72:	f043 0210 	orr.w	r2, r3, #16
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f043 0201 	orr.w	r2, r3, #1
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d90:	f003 0310 	and.w	r3, r3, #16
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f040 8150 	bne.w	800103a <HAL_ADC_Init+0x3ce>
 8000d9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f040 814b 	bne.w	800103a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f040 8143 	bne.w	800103a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000dbc:	f043 0202 	orr.w	r2, r3, #2
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dcc:	d004      	beq.n	8000dd8 <HAL_ADC_Init+0x16c>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a6a      	ldr	r2, [pc, #424]	; (8000f7c <HAL_ADC_Init+0x310>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d101      	bne.n	8000ddc <HAL_ADC_Init+0x170>
 8000dd8:	4b69      	ldr	r3, [pc, #420]	; (8000f80 <HAL_ADC_Init+0x314>)
 8000dda:	e000      	b.n	8000dde <HAL_ADC_Init+0x172>
 8000ddc:	4b69      	ldr	r3, [pc, #420]	; (8000f84 <HAL_ADC_Init+0x318>)
 8000dde:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000de8:	d102      	bne.n	8000df0 <HAL_ADC_Init+0x184>
 8000dea:	4b64      	ldr	r3, [pc, #400]	; (8000f7c <HAL_ADC_Init+0x310>)
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	e01a      	b.n	8000e26 <HAL_ADC_Init+0x1ba>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a61      	ldr	r2, [pc, #388]	; (8000f7c <HAL_ADC_Init+0x310>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d103      	bne.n	8000e02 <HAL_ADC_Init+0x196>
 8000dfa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	e011      	b.n	8000e26 <HAL_ADC_Init+0x1ba>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a60      	ldr	r2, [pc, #384]	; (8000f88 <HAL_ADC_Init+0x31c>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d102      	bne.n	8000e12 <HAL_ADC_Init+0x1a6>
 8000e0c:	4b5f      	ldr	r3, [pc, #380]	; (8000f8c <HAL_ADC_Init+0x320>)
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	e009      	b.n	8000e26 <HAL_ADC_Init+0x1ba>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a5d      	ldr	r2, [pc, #372]	; (8000f8c <HAL_ADC_Init+0x320>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d102      	bne.n	8000e22 <HAL_ADC_Init+0x1b6>
 8000e1c:	4b5a      	ldr	r3, [pc, #360]	; (8000f88 <HAL_ADC_Init+0x31c>)
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	e001      	b.n	8000e26 <HAL_ADC_Init+0x1ba>
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f003 0303 	and.w	r3, r3, #3
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d108      	bne.n	8000e46 <HAL_ADC_Init+0x1da>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d101      	bne.n	8000e46 <HAL_ADC_Init+0x1da>
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <HAL_ADC_Init+0x1dc>
 8000e46:	2300      	movs	r3, #0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d11c      	bne.n	8000e86 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d010      	beq.n	8000e74 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d107      	bne.n	8000e6e <HAL_ADC_Init+0x202>
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d101      	bne.n	8000e6e <HAL_ADC_Init+0x202>
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e000      	b.n	8000e70 <HAL_ADC_Init+0x204>
 8000e6e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d108      	bne.n	8000e86 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000e74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	431a      	orrs	r2, r3
 8000e82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e84:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	7e5b      	ldrb	r3, [r3, #25]
 8000e8a:	035b      	lsls	r3, r3, #13
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e90:	2a01      	cmp	r2, #1
 8000e92:	d002      	beq.n	8000e9a <HAL_ADC_Init+0x22e>
 8000e94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e98:	e000      	b.n	8000e9c <HAL_ADC_Init+0x230>
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	431a      	orrs	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eac:	4313      	orrs	r3, r2
 8000eae:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d11b      	bne.n	8000ef2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7e5b      	ldrb	r3, [r3, #25]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d109      	bne.n	8000ed6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	045a      	lsls	r2, r3, #17
 8000eca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ed2:	663b      	str	r3, [r7, #96]	; 0x60
 8000ed4:	e00d      	b.n	8000ef2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000ede:	f043 0220 	orr.w	r2, r3, #32
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	f043 0201 	orr.w	r2, r3, #1
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d054      	beq.n	8000fa4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a22      	ldr	r2, [pc, #136]	; (8000f88 <HAL_ADC_Init+0x31c>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d004      	beq.n	8000f0e <HAL_ADC_Init+0x2a2>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a20      	ldr	r2, [pc, #128]	; (8000f8c <HAL_ADC_Init+0x320>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d140      	bne.n	8000f90 <HAL_ADC_Init+0x324>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f12:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000f16:	d02a      	beq.n	8000f6e <HAL_ADC_Init+0x302>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f20:	d022      	beq.n	8000f68 <HAL_ADC_Init+0x2fc>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f26:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f2a:	d01a      	beq.n	8000f62 <HAL_ADC_Init+0x2f6>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f30:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000f34:	d012      	beq.n	8000f5c <HAL_ADC_Init+0x2f0>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000f3e:	d00a      	beq.n	8000f56 <HAL_ADC_Init+0x2ea>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f44:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000f48:	d002      	beq.n	8000f50 <HAL_ADC_Init+0x2e4>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4e:	e023      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f50:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000f54:	e020      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f56:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f5a:	e01d      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f5c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000f60:	e01a      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f66:	e017      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f68:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000f6c:	e014      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f6e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000f72:	e011      	b.n	8000f98 <HAL_ADC_Init+0x32c>
 8000f74:	20000004 	.word	0x20000004
 8000f78:	431bde83 	.word	0x431bde83
 8000f7c:	50000100 	.word	0x50000100
 8000f80:	50000300 	.word	0x50000300
 8000f84:	50000700 	.word	0x50000700
 8000f88:	50000400 	.word	0x50000400
 8000f8c:	50000500 	.word	0x50000500
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	f003 030c 	and.w	r3, r3, #12
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d114      	bne.n	8000fdc <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6812      	ldr	r2, [r2, #0]
 8000fbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fc0:	f023 0302 	bic.w	r3, r3, #2
 8000fc4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	7e1b      	ldrb	r3, [r3, #24]
 8000fca:	039a      	lsls	r2, r3, #14
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	68da      	ldr	r2, [r3, #12]
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	; (800105c <HAL_ADC_Init+0x3f0>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000fec:	430b      	orrs	r3, r1
 8000fee:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d10c      	bne.n	8001012 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	f023 010f 	bic.w	r1, r3, #15
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	1e5a      	subs	r2, r3, #1
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	430a      	orrs	r2, r1
 800100e:	631a      	str	r2, [r3, #48]	; 0x30
 8001010:	e007      	b.n	8001022 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f022 020f 	bic.w	r2, r2, #15
 8001020:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	f023 0303 	bic.w	r3, r3, #3
 8001030:	f043 0201 	orr.w	r2, r3, #1
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	641a      	str	r2, [r3, #64]	; 0x40
 8001038:	e00a      	b.n	8001050 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103e:	f023 0312 	bic.w	r3, r3, #18
 8001042:	f043 0210 	orr.w	r2, r3, #16
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800104a:	2301      	movs	r3, #1
 800104c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001050:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001054:	4618      	mov	r0, r3
 8001056:	3768      	adds	r7, #104	; 0x68
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	fff0c007 	.word	0xfff0c007

08001060 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 0304 	and.w	r3, r3, #4
 8001076:	2b00      	cmp	r3, #0
 8001078:	f040 8123 	bne.w	80012c2 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001082:	2b01      	cmp	r3, #1
 8001084:	d101      	bne.n	800108a <HAL_ADC_Start_IT+0x2a>
 8001086:	2302      	movs	r3, #2
 8001088:	e11e      	b.n	80012c8 <HAL_ADC_Start_IT+0x268>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2201      	movs	r2, #1
 800108e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f000 ffbc 	bl	8002010 <ADC_Enable>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f040 810a 	bne.w	80012b8 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010ac:	f023 0301 	bic.w	r3, r3, #1
 80010b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010c0:	d004      	beq.n	80010cc <HAL_ADC_Start_IT+0x6c>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a82      	ldr	r2, [pc, #520]	; (80012d0 <HAL_ADC_Start_IT+0x270>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d106      	bne.n	80010da <HAL_ADC_Start_IT+0x7a>
 80010cc:	4b81      	ldr	r3, [pc, #516]	; (80012d4 <HAL_ADC_Start_IT+0x274>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 031f 	and.w	r3, r3, #31
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d010      	beq.n	80010fa <HAL_ADC_Start_IT+0x9a>
 80010d8:	e005      	b.n	80010e6 <HAL_ADC_Start_IT+0x86>
 80010da:	4b7f      	ldr	r3, [pc, #508]	; (80012d8 <HAL_ADC_Start_IT+0x278>)
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 031f 	and.w	r3, r3, #31
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d009      	beq.n	80010fa <HAL_ADC_Start_IT+0x9a>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ee:	d004      	beq.n	80010fa <HAL_ADC_Start_IT+0x9a>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a79      	ldr	r2, [pc, #484]	; (80012dc <HAL_ADC_Start_IT+0x27c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d115      	bne.n	8001126 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d036      	beq.n	8001182 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800111c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001124:	e02d      	b.n	8001182 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800113a:	d004      	beq.n	8001146 <HAL_ADC_Start_IT+0xe6>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a63      	ldr	r2, [pc, #396]	; (80012d0 <HAL_ADC_Start_IT+0x270>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d10a      	bne.n	800115c <HAL_ADC_Start_IT+0xfc>
 8001146:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	bf14      	ite	ne
 8001154:	2301      	movne	r3, #1
 8001156:	2300      	moveq	r3, #0
 8001158:	b2db      	uxtb	r3, r3
 800115a:	e008      	b.n	800116e <HAL_ADC_Start_IT+0x10e>
 800115c:	4b5f      	ldr	r3, [pc, #380]	; (80012dc <HAL_ADC_Start_IT+0x27c>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001164:	2b00      	cmp	r3, #0
 8001166:	bf14      	ite	ne
 8001168:	2301      	movne	r3, #1
 800116a:	2300      	moveq	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d007      	beq.n	8001182 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001176:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800117a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800118a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800118e:	d106      	bne.n	800119e <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001194:	f023 0206 	bic.w	r2, r3, #6
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	645a      	str	r2, [r3, #68]	; 0x44
 800119c:	e002      	b.n	80011a4 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	221c      	movs	r2, #28
 80011b2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d110      	bne.n	80011de <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	685a      	ldr	r2, [r3, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 0204 	bic.w	r2, r2, #4
 80011ca:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f042 0208 	orr.w	r2, r2, #8
 80011da:	605a      	str	r2, [r3, #4]
          break;
 80011dc:	e008      	b.n	80011f0 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f042 020c 	orr.w	r2, r2, #12
 80011ec:	605a      	str	r2, [r3, #4]
          break;
 80011ee:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d107      	bne.n	8001208 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f022 0210 	bic.w	r2, r2, #16
 8001206:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001210:	d004      	beq.n	800121c <HAL_ADC_Start_IT+0x1bc>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a2e      	ldr	r2, [pc, #184]	; (80012d0 <HAL_ADC_Start_IT+0x270>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d106      	bne.n	800122a <HAL_ADC_Start_IT+0x1ca>
 800121c:	4b2d      	ldr	r3, [pc, #180]	; (80012d4 <HAL_ADC_Start_IT+0x274>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 031f 	and.w	r3, r3, #31
 8001224:	2b00      	cmp	r3, #0
 8001226:	d03e      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001228:	e005      	b.n	8001236 <HAL_ADC_Start_IT+0x1d6>
 800122a:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <HAL_ADC_Start_IT+0x278>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f003 031f 	and.w	r3, r3, #31
 8001232:	2b00      	cmp	r3, #0
 8001234:	d037      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800123e:	d004      	beq.n	800124a <HAL_ADC_Start_IT+0x1ea>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a22      	ldr	r2, [pc, #136]	; (80012d0 <HAL_ADC_Start_IT+0x270>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d106      	bne.n	8001258 <HAL_ADC_Start_IT+0x1f8>
 800124a:	4b22      	ldr	r3, [pc, #136]	; (80012d4 <HAL_ADC_Start_IT+0x274>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f003 031f 	and.w	r3, r3, #31
 8001252:	2b05      	cmp	r3, #5
 8001254:	d027      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001256:	e005      	b.n	8001264 <HAL_ADC_Start_IT+0x204>
 8001258:	4b1f      	ldr	r3, [pc, #124]	; (80012d8 <HAL_ADC_Start_IT+0x278>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f003 031f 	and.w	r3, r3, #31
 8001260:	2b05      	cmp	r3, #5
 8001262:	d020      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800126c:	d004      	beq.n	8001278 <HAL_ADC_Start_IT+0x218>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <HAL_ADC_Start_IT+0x270>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d106      	bne.n	8001286 <HAL_ADC_Start_IT+0x226>
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <HAL_ADC_Start_IT+0x274>)
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 031f 	and.w	r3, r3, #31
 8001280:	2b09      	cmp	r3, #9
 8001282:	d010      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001284:	e005      	b.n	8001292 <HAL_ADC_Start_IT+0x232>
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <HAL_ADC_Start_IT+0x278>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 031f 	and.w	r3, r3, #31
 800128e:	2b09      	cmp	r3, #9
 8001290:	d009      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800129a:	d004      	beq.n	80012a6 <HAL_ADC_Start_IT+0x246>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <HAL_ADC_Start_IT+0x27c>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d10f      	bne.n	80012c6 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f042 0204 	orr.w	r2, r2, #4
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	e006      	b.n	80012c6 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80012c0:	e001      	b.n	80012c6 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012c2:	2302      	movs	r3, #2
 80012c4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	50000100 	.word	0x50000100
 80012d4:	50000300 	.word	0x50000300
 80012d8:	50000700 	.word	0x50000700
 80012dc:	50000400 	.word	0x50000400

080012e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	2b04      	cmp	r3, #4
 800131c:	d106      	bne.n	800132c <HAL_ADC_IRQHandler+0x30>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b04      	cmp	r3, #4
 800132a:	d00f      	beq.n	800134c <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001336:	2b08      	cmp	r3, #8
 8001338:	f040 80c0 	bne.w	80014bc <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b08      	cmp	r3, #8
 8001348:	f040 80b8 	bne.w	80014bc <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	f003 0310 	and.w	r3, r3, #16
 8001354:	2b00      	cmp	r3, #0
 8001356:	d105      	bne.n	8001364 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800136c:	d004      	beq.n	8001378 <HAL_ADC_IRQHandler+0x7c>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a95      	ldr	r2, [pc, #596]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d106      	bne.n	8001386 <HAL_ADC_IRQHandler+0x8a>
 8001378:	4b94      	ldr	r3, [pc, #592]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 031f 	and.w	r3, r3, #31
 8001380:	2b00      	cmp	r3, #0
 8001382:	d03e      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 8001384:	e005      	b.n	8001392 <HAL_ADC_IRQHandler+0x96>
 8001386:	4b92      	ldr	r3, [pc, #584]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 031f 	and.w	r3, r3, #31
 800138e:	2b00      	cmp	r3, #0
 8001390:	d037      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800139a:	d004      	beq.n	80013a6 <HAL_ADC_IRQHandler+0xaa>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a89      	ldr	r2, [pc, #548]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d106      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xb8>
 80013a6:	4b89      	ldr	r3, [pc, #548]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 031f 	and.w	r3, r3, #31
 80013ae:	2b05      	cmp	r3, #5
 80013b0:	d027      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 80013b2:	e005      	b.n	80013c0 <HAL_ADC_IRQHandler+0xc4>
 80013b4:	4b86      	ldr	r3, [pc, #536]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f003 031f 	and.w	r3, r3, #31
 80013bc:	2b05      	cmp	r3, #5
 80013be:	d020      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013c8:	d004      	beq.n	80013d4 <HAL_ADC_IRQHandler+0xd8>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a7e      	ldr	r2, [pc, #504]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d106      	bne.n	80013e2 <HAL_ADC_IRQHandler+0xe6>
 80013d4:	4b7d      	ldr	r3, [pc, #500]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f003 031f 	and.w	r3, r3, #31
 80013dc:	2b09      	cmp	r3, #9
 80013de:	d010      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 80013e0:	e005      	b.n	80013ee <HAL_ADC_IRQHandler+0xf2>
 80013e2:	4b7b      	ldr	r3, [pc, #492]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f003 031f 	and.w	r3, r3, #31
 80013ea:	2b09      	cmp	r3, #9
 80013ec:	d009      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013f6:	d004      	beq.n	8001402 <HAL_ADC_IRQHandler+0x106>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a75      	ldr	r2, [pc, #468]	; (80015d4 <HAL_ADC_IRQHandler+0x2d8>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d104      	bne.n	800140c <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	e00f      	b.n	800142c <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001414:	d004      	beq.n	8001420 <HAL_ADC_IRQHandler+0x124>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a6b      	ldr	r2, [pc, #428]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d102      	bne.n	8001426 <HAL_ADC_IRQHandler+0x12a>
 8001420:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001424:	e000      	b.n	8001428 <HAL_ADC_IRQHandler+0x12c>
 8001426:	4b6b      	ldr	r3, [pc, #428]	; (80015d4 <HAL_ADC_IRQHandler+0x2d8>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001436:	2b00      	cmp	r3, #0
 8001438:	d139      	bne.n	80014ae <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001440:	2b00      	cmp	r3, #0
 8001442:	d134      	bne.n	80014ae <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b08      	cmp	r3, #8
 8001450:	d12d      	bne.n	80014ae <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d11a      	bne.n	8001496 <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 020c 	bic.w	r2, r2, #12
 800146e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001474:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001480:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d112      	bne.n	80014ae <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	f043 0201 	orr.w	r2, r3, #1
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	641a      	str	r2, [r3, #64]	; 0x40
 8001494:	e00b      	b.n	80014ae <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	f043 0210 	orr.w	r2, r3, #16
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a6:	f043 0201 	orr.w	r2, r3, #1
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fbbe 	bl	8000c30 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	220c      	movs	r2, #12
 80014ba:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0320 	and.w	r3, r3, #32
 80014c6:	2b20      	cmp	r3, #32
 80014c8:	d106      	bne.n	80014d8 <HAL_ADC_IRQHandler+0x1dc>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 0320 	and.w	r3, r3, #32
 80014d4:	2b20      	cmp	r3, #32
 80014d6:	d00f      	beq.n	80014f8 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80014e2:	2b40      	cmp	r3, #64	; 0x40
 80014e4:	f040 813c 	bne.w	8001760 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014f2:	2b40      	cmp	r3, #64	; 0x40
 80014f4:	f040 8134 	bne.w	8001760 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800150c:	d004      	beq.n	8001518 <HAL_ADC_IRQHandler+0x21c>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a2d      	ldr	r2, [pc, #180]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d106      	bne.n	8001526 <HAL_ADC_IRQHandler+0x22a>
 8001518:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f003 031f 	and.w	r3, r3, #31
 8001520:	2b00      	cmp	r3, #0
 8001522:	d03e      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001524:	e005      	b.n	8001532 <HAL_ADC_IRQHandler+0x236>
 8001526:	4b2a      	ldr	r3, [pc, #168]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 031f 	and.w	r3, r3, #31
 800152e:	2b00      	cmp	r3, #0
 8001530:	d037      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800153a:	d004      	beq.n	8001546 <HAL_ADC_IRQHandler+0x24a>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a21      	ldr	r2, [pc, #132]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d106      	bne.n	8001554 <HAL_ADC_IRQHandler+0x258>
 8001546:	4b21      	ldr	r3, [pc, #132]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 031f 	and.w	r3, r3, #31
 800154e:	2b05      	cmp	r3, #5
 8001550:	d027      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001552:	e005      	b.n	8001560 <HAL_ADC_IRQHandler+0x264>
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f003 031f 	and.w	r3, r3, #31
 800155c:	2b05      	cmp	r3, #5
 800155e:	d020      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001568:	d004      	beq.n	8001574 <HAL_ADC_IRQHandler+0x278>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a16      	ldr	r2, [pc, #88]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d106      	bne.n	8001582 <HAL_ADC_IRQHandler+0x286>
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <HAL_ADC_IRQHandler+0x2d0>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f003 031f 	and.w	r3, r3, #31
 800157c:	2b09      	cmp	r3, #9
 800157e:	d010      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001580:	e005      	b.n	800158e <HAL_ADC_IRQHandler+0x292>
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_ADC_IRQHandler+0x2d4>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	2b09      	cmp	r3, #9
 800158c:	d009      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001596:	d004      	beq.n	80015a2 <HAL_ADC_IRQHandler+0x2a6>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a0d      	ldr	r2, [pc, #52]	; (80015d4 <HAL_ADC_IRQHandler+0x2d8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d104      	bne.n	80015ac <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	e018      	b.n	80015de <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015b4:	d004      	beq.n	80015c0 <HAL_ADC_IRQHandler+0x2c4>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a03      	ldr	r2, [pc, #12]	; (80015c8 <HAL_ADC_IRQHandler+0x2cc>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d10b      	bne.n	80015d8 <HAL_ADC_IRQHandler+0x2dc>
 80015c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015c4:	e009      	b.n	80015da <HAL_ADC_IRQHandler+0x2de>
 80015c6:	bf00      	nop
 80015c8:	50000100 	.word	0x50000100
 80015cc:	50000300 	.word	0x50000300
 80015d0:	50000700 	.word	0x50000700
 80015d4:	50000400 	.word	0x50000400
 80015d8:	4b9d      	ldr	r3, [pc, #628]	; (8001850 <HAL_ADC_IRQHandler+0x554>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d013      	beq.n	8001614 <HAL_ADC_IRQHandler+0x318>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f040 80ad 	bne.w	8001752 <HAL_ADC_IRQHandler+0x456>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8001602:	2b00      	cmp	r3, #0
 8001604:	f040 80a5 	bne.w	8001752 <HAL_ADC_IRQHandler+0x456>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 800160e:	2b00      	cmp	r3, #0
 8001610:	f040 809f 	bne.w	8001752 <HAL_ADC_IRQHandler+0x456>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800161e:	2b40      	cmp	r3, #64	; 0x40
 8001620:	f040 8097 	bne.w	8001752 <HAL_ADC_IRQHandler+0x456>
      {
        
        /* Get relevant register CFGR in ADC instance of ADC master or slave  */
        /* in function of multimode state (for devices with multimode         */
        /* available).                                                        */
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800162c:	d004      	beq.n	8001638 <HAL_ADC_IRQHandler+0x33c>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a88      	ldr	r2, [pc, #544]	; (8001854 <HAL_ADC_IRQHandler+0x558>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d106      	bne.n	8001646 <HAL_ADC_IRQHandler+0x34a>
 8001638:	4b87      	ldr	r3, [pc, #540]	; (8001858 <HAL_ADC_IRQHandler+0x55c>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f003 031f 	and.w	r3, r3, #31
 8001640:	2b00      	cmp	r3, #0
 8001642:	d03e      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 8001644:	e005      	b.n	8001652 <HAL_ADC_IRQHandler+0x356>
 8001646:	4b85      	ldr	r3, [pc, #532]	; (800185c <HAL_ADC_IRQHandler+0x560>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f003 031f 	and.w	r3, r3, #31
 800164e:	2b00      	cmp	r3, #0
 8001650:	d037      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800165a:	d004      	beq.n	8001666 <HAL_ADC_IRQHandler+0x36a>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a7c      	ldr	r2, [pc, #496]	; (8001854 <HAL_ADC_IRQHandler+0x558>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d106      	bne.n	8001674 <HAL_ADC_IRQHandler+0x378>
 8001666:	4b7c      	ldr	r3, [pc, #496]	; (8001858 <HAL_ADC_IRQHandler+0x55c>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 031f 	and.w	r3, r3, #31
 800166e:	2b06      	cmp	r3, #6
 8001670:	d027      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 8001672:	e005      	b.n	8001680 <HAL_ADC_IRQHandler+0x384>
 8001674:	4b79      	ldr	r3, [pc, #484]	; (800185c <HAL_ADC_IRQHandler+0x560>)
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	f003 031f 	and.w	r3, r3, #31
 800167c:	2b06      	cmp	r3, #6
 800167e:	d020      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001688:	d004      	beq.n	8001694 <HAL_ADC_IRQHandler+0x398>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a71      	ldr	r2, [pc, #452]	; (8001854 <HAL_ADC_IRQHandler+0x558>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d106      	bne.n	80016a2 <HAL_ADC_IRQHandler+0x3a6>
 8001694:	4b70      	ldr	r3, [pc, #448]	; (8001858 <HAL_ADC_IRQHandler+0x55c>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 031f 	and.w	r3, r3, #31
 800169c:	2b07      	cmp	r3, #7
 800169e:	d010      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 80016a0:	e005      	b.n	80016ae <HAL_ADC_IRQHandler+0x3b2>
 80016a2:	4b6e      	ldr	r3, [pc, #440]	; (800185c <HAL_ADC_IRQHandler+0x560>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 031f 	and.w	r3, r3, #31
 80016aa:	2b07      	cmp	r3, #7
 80016ac:	d009      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016b6:	d004      	beq.n	80016c2 <HAL_ADC_IRQHandler+0x3c6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a64      	ldr	r2, [pc, #400]	; (8001850 <HAL_ADC_IRQHandler+0x554>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d104      	bne.n	80016cc <HAL_ADC_IRQHandler+0x3d0>
        {
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	e00f      	b.n	80016ec <HAL_ADC_IRQHandler+0x3f0>
        }
        else
        {
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016d4:	d004      	beq.n	80016e0 <HAL_ADC_IRQHandler+0x3e4>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a5e      	ldr	r2, [pc, #376]	; (8001854 <HAL_ADC_IRQHandler+0x558>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d102      	bne.n	80016e6 <HAL_ADC_IRQHandler+0x3ea>
 80016e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80016e4:	e000      	b.n	80016e8 <HAL_ADC_IRQHandler+0x3ec>
 80016e6:	4b5a      	ldr	r3, [pc, #360]	; (8001850 <HAL_ADC_IRQHandler+0x554>)
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	60fb      	str	r3, [r7, #12]
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d12d      	bne.n	8001752 <HAL_ADC_IRQHandler+0x456>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 0308 	and.w	r3, r3, #8
 8001700:	2b00      	cmp	r3, #0
 8001702:	d11a      	bne.n	800173a <HAL_ADC_IRQHandler+0x43e>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001712:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	641a      	str	r2, [r3, #64]	; 0x40

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001728:	2b00      	cmp	r3, #0
 800172a:	d112      	bne.n	8001752 <HAL_ADC_IRQHandler+0x456>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f043 0201 	orr.w	r2, r3, #1
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
 8001738:	e00b      	b.n	8001752 <HAL_ADC_IRQHandler+0x456>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	f043 0210 	orr.w	r2, r3, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	641a      	str	r2, [r3, #64]	; 0x40
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174a:	f043 0201 	orr.w	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f000 f948 	bl	80019e8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2260      	movs	r2, #96	; 0x60
 800175e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800176a:	2b80      	cmp	r3, #128	; 0x80
 800176c:	d113      	bne.n	8001796 <HAL_ADC_IRQHandler+0x49a>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001778:	2b80      	cmp	r3, #128	; 0x80
 800177a:	d10c      	bne.n	8001796 <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff fa5b 	bl	8000c44 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2280      	movs	r2, #128	; 0x80
 8001794:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017a4:	d115      	bne.n	80017d2 <HAL_ADC_IRQHandler+0x4d6>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017b4:	d10d      	bne.n	80017d2 <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 f924 	bl	8001a10 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017d0:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017e0:	d115      	bne.n	800180e <HAL_ADC_IRQHandler+0x512>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017f0:	d10d      	bne.n	800180e <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 f910 	bl	8001a24 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800180c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0310 	and.w	r3, r3, #16
 8001818:	2b10      	cmp	r3, #16
 800181a:	d151      	bne.n	80018c0 <HAL_ADC_IRQHandler+0x5c4>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b10      	cmp	r3, #16
 8001828:	d14a      	bne.n	80018c0 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182e:	2b01      	cmp	r3, #1
 8001830:	d102      	bne.n	8001838 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8001832:	2301      	movs	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	e02d      	b.n	8001894 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001840:	d004      	beq.n	800184c <HAL_ADC_IRQHandler+0x550>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a03      	ldr	r2, [pc, #12]	; (8001854 <HAL_ADC_IRQHandler+0x558>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d109      	bne.n	8001860 <HAL_ADC_IRQHandler+0x564>
 800184c:	4b02      	ldr	r3, [pc, #8]	; (8001858 <HAL_ADC_IRQHandler+0x55c>)
 800184e:	e008      	b.n	8001862 <HAL_ADC_IRQHandler+0x566>
 8001850:	50000400 	.word	0x50000400
 8001854:	50000100 	.word	0x50000100
 8001858:	50000300 	.word	0x50000300
 800185c:	50000700 	.word	0x50000700
 8001860:	4b2b      	ldr	r3, [pc, #172]	; (8001910 <HAL_ADC_IRQHandler+0x614>)
 8001862:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 031f 	and.w	r3, r3, #31
 800186c:	2b00      	cmp	r3, #0
 800186e:	d109      	bne.n	8001884 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b01      	cmp	r3, #1
 800187c:	d10a      	bne.n	8001894 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 800187e:	2301      	movs	r3, #1
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	e007      	b.n	8001894 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8001890:	2301      	movs	r3, #1
 8001892:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d10e      	bne.n	80018b8 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f043 0202 	orr.w	r2, r3, #2
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff f9d0 	bl	8000c58 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2210      	movs	r2, #16
 80018be:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018ce:	d11b      	bne.n	8001908 <HAL_ADC_IRQHandler+0x60c>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018de:	d113      	bne.n	8001908 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f0:	f043 0208 	orr.w	r2, r3, #8
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001900:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f87a 	bl	80019fc <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001908:	bf00      	nop
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	50000700 	.word	0x50000700

08001914 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001928:	2b01      	cmp	r3, #1
 800192a:	d101      	bne.n	8001930 <HAL_ADCEx_Calibration_Start+0x1c>
 800192c:	2302      	movs	r3, #2
 800192e:	e057      	b.n	80019e0 <HAL_ADCEx_Calibration_Start+0xcc>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2201      	movs	r2, #1
 8001934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 fbc7 	bl	80020cc <ADC_Disable>
 800193e:	4603      	mov	r3, r0
 8001940:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001942:	7bfb      	ldrb	r3, [r7, #15]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d146      	bne.n	80019d6 <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800195c:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d107      	bne.n	8001974 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001972:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	689a      	ldr	r2, [r3, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001982:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001984:	f7ff f948 	bl	8000c18 <HAL_GetTick>
 8001988:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800198a:	e014      	b.n	80019b6 <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800198c:	f7ff f944 	bl	8000c18 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b0a      	cmp	r3, #10
 8001998:	d90d      	bls.n	80019b6 <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f023 0312 	bic.w	r3, r3, #18
 80019a2:	f043 0210 	orr.w	r2, r3, #16
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e014      	b.n	80019e0 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80019c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80019c4:	d0e2      	beq.n	800198c <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f023 0303 	bic.w	r3, r3, #3
 80019ce:	f043 0201 	orr.w	r2, r3, #1
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b09b      	sub	sp, #108	; 0x6c
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_ADC_ConfigChannel+0x22>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e2cb      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x5ba>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f040 82af 	bne.w	8001fd0 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d81c      	bhi.n	8001ab4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	231f      	movs	r3, #31
 8001a90:	4093      	lsls	r3, r2
 8001a92:	43db      	mvns	r3, r3
 8001a94:	4019      	ands	r1, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685a      	ldr	r2, [r3, #4]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	4413      	add	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	631a      	str	r2, [r3, #48]	; 0x30
 8001ab2:	e063      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	2b09      	cmp	r3, #9
 8001aba:	d81e      	bhi.n	8001afa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	3b1e      	subs	r3, #30
 8001ad0:	221f      	movs	r2, #31
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	4019      	ands	r1, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	6818      	ldr	r0, [r3, #0]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	4413      	add	r3, r2
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	3b1e      	subs	r3, #30
 8001aec:	fa00 f203 	lsl.w	r2, r0, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	430a      	orrs	r2, r1
 8001af6:	635a      	str	r2, [r3, #52]	; 0x34
 8001af8:	e040      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b0e      	cmp	r3, #14
 8001b00:	d81e      	bhi.n	8001b40 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	3b3c      	subs	r3, #60	; 0x3c
 8001b16:	221f      	movs	r2, #31
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	4019      	ands	r1, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	3b3c      	subs	r3, #60	; 0x3c
 8001b32:	fa00 f203 	lsl.w	r2, r0, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	639a      	str	r2, [r3, #56]	; 0x38
 8001b3e:	e01d      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	4413      	add	r3, r2
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	3b5a      	subs	r3, #90	; 0x5a
 8001b54:	221f      	movs	r2, #31
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	4019      	ands	r1, r3
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	4413      	add	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	3b5a      	subs	r3, #90	; 0x5a
 8001b70:	fa00 f203 	lsl.w	r2, r0, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f040 80e5 	bne.w	8001d56 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b09      	cmp	r3, #9
 8001b92:	d91c      	bls.n	8001bce <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6999      	ldr	r1, [r3, #24]
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4413      	add	r3, r2
 8001ba4:	3b1e      	subs	r3, #30
 8001ba6:	2207      	movs	r2, #7
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	4019      	ands	r1, r3
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	6898      	ldr	r0, [r3, #8]
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	3b1e      	subs	r3, #30
 8001bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	619a      	str	r2, [r3, #24]
 8001bcc:	e019      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6959      	ldr	r1, [r3, #20]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	2207      	movs	r2, #7
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43db      	mvns	r3, r3
 8001be6:	4019      	ands	r1, r3
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	6898      	ldr	r0, [r3, #8]
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	fa00 f203 	lsl.w	r2, r0, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	695a      	ldr	r2, [r3, #20]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	f003 0303 	and.w	r3, r3, #3
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	d84f      	bhi.n	8001cc4 <HAL_ADC_ConfigChannel+0x28c>
 8001c24:	a201      	add	r2, pc, #4	; (adr r2, 8001c2c <HAL_ADC_ConfigChannel+0x1f4>)
 8001c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c2a:	bf00      	nop
 8001c2c:	08001c3d 	.word	0x08001c3d
 8001c30:	08001c5f 	.word	0x08001c5f
 8001c34:	08001c81 	.word	0x08001c81
 8001c38:	08001ca3 	.word	0x08001ca3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c42:	4b9f      	ldr	r3, [pc, #636]	; (8001ec0 <HAL_ADC_ConfigChannel+0x488>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	0691      	lsls	r1, r2, #26
 8001c4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c5a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c5c:	e07e      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c64:	4b96      	ldr	r3, [pc, #600]	; (8001ec0 <HAL_ADC_ConfigChannel+0x488>)
 8001c66:	4013      	ands	r3, r2
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	6812      	ldr	r2, [r2, #0]
 8001c6c:	0691      	lsls	r1, r2, #26
 8001c6e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c70:	430a      	orrs	r2, r1
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c7c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c7e:	e06d      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001c86:	4b8e      	ldr	r3, [pc, #568]	; (8001ec0 <HAL_ADC_ConfigChannel+0x488>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	0691      	lsls	r1, r2, #26
 8001c90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c92:	430a      	orrs	r2, r1
 8001c94:	431a      	orrs	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c9e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ca0:	e05c      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001ca8:	4b85      	ldr	r3, [pc, #532]	; (8001ec0 <HAL_ADC_ConfigChannel+0x488>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	6812      	ldr	r2, [r2, #0]
 8001cb0:	0691      	lsls	r1, r2, #26
 8001cb2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001cc0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cc2:	e04b      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	069b      	lsls	r3, r3, #26
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d107      	bne.n	8001ce8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ce6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001cee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	069b      	lsls	r3, r3, #26
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d107      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d0a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	069b      	lsls	r3, r3, #26
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d107      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d2e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	069b      	lsls	r3, r3, #26
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d10a      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d52:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001d54:	e001      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001d56:	bf00      	nop
 8001d58:	e000      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x324>
      break;
 8001d5a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d108      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x344>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x344>
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <HAL_ADC_ConfigChannel+0x346>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f040 8131 	bne.w	8001fe6 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d00f      	beq.n	8001dac <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	400a      	ands	r2, r1
 8001da6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001daa:	e049      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2201      	movs	r2, #1
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2b09      	cmp	r3, #9
 8001dcc:	d91c      	bls.n	8001e08 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6999      	ldr	r1, [r3, #24]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	4413      	add	r3, r2
 8001dde:	3b1b      	subs	r3, #27
 8001de0:	2207      	movs	r2, #7
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	4019      	ands	r1, r3
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	6898      	ldr	r0, [r3, #8]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4613      	mov	r3, r2
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	4413      	add	r3, r2
 8001df8:	3b1b      	subs	r3, #27
 8001dfa:	fa00 f203 	lsl.w	r2, r0, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	619a      	str	r2, [r3, #24]
 8001e06:	e01b      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6959      	ldr	r1, [r3, #20]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	4019      	ands	r1, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	6898      	ldr	r0, [r3, #8]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	1c5a      	adds	r2, r3, #1
 8001e2e:	4613      	mov	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4413      	add	r3, r2
 8001e34:	fa00 f203 	lsl.w	r2, r0, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e48:	d004      	beq.n	8001e54 <HAL_ADC_ConfigChannel+0x41c>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a1d      	ldr	r2, [pc, #116]	; (8001ec4 <HAL_ADC_ConfigChannel+0x48c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x420>
 8001e54:	4b1c      	ldr	r3, [pc, #112]	; (8001ec8 <HAL_ADC_ConfigChannel+0x490>)
 8001e56:	e000      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x422>
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <HAL_ADC_ConfigChannel+0x494>)
 8001e5a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b10      	cmp	r3, #16
 8001e62:	d105      	bne.n	8001e70 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001e64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d015      	beq.n	8001e9c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001e74:	2b11      	cmp	r3, #17
 8001e76:	d105      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00b      	beq.n	8001e9c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001e88:	2b12      	cmp	r3, #18
 8001e8a:	f040 80ac 	bne.w	8001fe6 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001e8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 80a5 	bne.w	8001fe6 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ea4:	d102      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x474>
 8001ea6:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <HAL_ADC_ConfigChannel+0x48c>)
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	e023      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x4bc>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <HAL_ADC_ConfigChannel+0x48c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x498>
 8001eb6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	e01a      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x4bc>
 8001ebe:	bf00      	nop
 8001ec0:	83fff000 	.word	0x83fff000
 8001ec4:	50000100 	.word	0x50000100
 8001ec8:	50000300 	.word	0x50000300
 8001ecc:	50000700 	.word	0x50000700
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a4a      	ldr	r2, [pc, #296]	; (8002000 <HAL_ADC_ConfigChannel+0x5c8>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d102      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x4a8>
 8001eda:	4b4a      	ldr	r3, [pc, #296]	; (8002004 <HAL_ADC_ConfigChannel+0x5cc>)
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	e009      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x4bc>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a47      	ldr	r2, [pc, #284]	; (8002004 <HAL_ADC_ConfigChannel+0x5cc>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d102      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x4b8>
 8001eea:	4b45      	ldr	r3, [pc, #276]	; (8002000 <HAL_ADC_ConfigChannel+0x5c8>)
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	e001      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x4bc>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d108      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x4dc>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x4dc>
 8001f10:	2301      	movs	r3, #1
 8001f12:	e000      	b.n	8001f16 <HAL_ADC_ConfigChannel+0x4de>
 8001f14:	2300      	movs	r3, #0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d150      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f1a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d010      	beq.n	8001f42 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d107      	bne.n	8001f3c <HAL_ADC_ConfigChannel+0x504>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <HAL_ADC_ConfigChannel+0x504>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <HAL_ADC_ConfigChannel+0x506>
 8001f3c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d13c      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b10      	cmp	r3, #16
 8001f48:	d11d      	bne.n	8001f86 <HAL_ADC_ConfigChannel+0x54e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f52:	d118      	bne.n	8001f86 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001f54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f5e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f60:	4b29      	ldr	r3, [pc, #164]	; (8002008 <HAL_ADC_ConfigChannel+0x5d0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a29      	ldr	r2, [pc, #164]	; (800200c <HAL_ADC_ConfigChannel+0x5d4>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	0c9a      	lsrs	r2, r3, #18
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f76:	e002      	b.n	8001f7e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f9      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f84:	e02e      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2b11      	cmp	r3, #17
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x56e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f96:	d106      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001f98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001fa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fa2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fa4:	e01e      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b12      	cmp	r3, #18
 8001fac:	d11a      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001fae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fb8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fba:	e013      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	f043 0220 	orr.w	r2, r3, #32
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001fce:	e00a      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd4:	f043 0220 	orr.w	r2, r3, #32
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fe4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001fee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	376c      	adds	r7, #108	; 0x6c
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	50000400 	.word	0x50000400
 8002004:	50000500 	.word	0x50000500
 8002008:	20000004 	.word	0x20000004
 800200c:	431bde83 	.word	0x431bde83

08002010 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b01      	cmp	r3, #1
 8002028:	d108      	bne.n	800203c <ADC_Enable+0x2c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b01      	cmp	r3, #1
 8002036:	d101      	bne.n	800203c <ADC_Enable+0x2c>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <ADC_Enable+0x2e>
 800203c:	2300      	movs	r3, #0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d13c      	bne.n	80020bc <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	4b1f      	ldr	r3, [pc, #124]	; (80020c8 <ADC_Enable+0xb8>)
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00d      	beq.n	800206c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	f043 0210 	orr.w	r2, r3, #16
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002060:	f043 0201 	orr.w	r2, r3, #1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e028      	b.n	80020be <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 0201 	orr.w	r2, r2, #1
 800207a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800207c:	f7fe fdcc 	bl	8000c18 <HAL_GetTick>
 8002080:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002082:	e014      	b.n	80020ae <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002084:	f7fe fdc8 	bl	8000c18 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d90d      	bls.n	80020ae <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f043 0210 	orr.w	r2, r3, #16
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e007      	b.n	80020be <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d1e3      	bne.n	8002084 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	8000003f 	.word	0x8000003f

080020cc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d108      	bne.n	80020f8 <ADC_Disable+0x2c>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d101      	bne.n	80020f8 <ADC_Disable+0x2c>
 80020f4:	2301      	movs	r3, #1
 80020f6:	e000      	b.n	80020fa <ADC_Disable+0x2e>
 80020f8:	2300      	movs	r3, #0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d040      	beq.n	8002180 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 030d 	and.w	r3, r3, #13
 8002108:	2b01      	cmp	r3, #1
 800210a:	d10f      	bne.n	800212c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 0202 	orr.w	r2, r2, #2
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2203      	movs	r2, #3
 8002122:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002124:	f7fe fd78 	bl	8000c18 <HAL_GetTick>
 8002128:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800212a:	e022      	b.n	8002172 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	f043 0210 	orr.w	r2, r3, #16
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213c:	f043 0201 	orr.w	r2, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e01c      	b.n	8002182 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002148:	f7fe fd66 	bl	8000c18 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d90d      	bls.n	8002172 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f043 0210 	orr.w	r2, r3, #16
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	f043 0201 	orr.w	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e007      	b.n	8002182 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b01      	cmp	r3, #1
 800217e:	d0e3      	beq.n	8002148 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800219c:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021a8:	4013      	ands	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021be:	4a04      	ldr	r2, [pc, #16]	; (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	60d3      	str	r3, [r2, #12]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d8:	4b04      	ldr	r3, [pc, #16]	; (80021ec <__NVIC_GetPriorityGrouping+0x18>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	f003 0307 	and.w	r3, r3, #7
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	db0b      	blt.n	800221a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	f003 021f 	and.w	r2, r3, #31
 8002208:	4907      	ldr	r1, [pc, #28]	; (8002228 <__NVIC_EnableIRQ+0x38>)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	2001      	movs	r0, #1
 8002212:	fa00 f202 	lsl.w	r2, r0, r2
 8002216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000e100 	.word	0xe000e100

0800222c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	6039      	str	r1, [r7, #0]
 8002236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	db0a      	blt.n	8002256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	b2da      	uxtb	r2, r3
 8002244:	490c      	ldr	r1, [pc, #48]	; (8002278 <__NVIC_SetPriority+0x4c>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	440b      	add	r3, r1
 8002250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002254:	e00a      	b.n	800226c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b2da      	uxtb	r2, r3
 800225a:	4908      	ldr	r1, [pc, #32]	; (800227c <__NVIC_SetPriority+0x50>)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	3b04      	subs	r3, #4
 8002264:	0112      	lsls	r2, r2, #4
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	440b      	add	r3, r1
 800226a:	761a      	strb	r2, [r3, #24]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	; 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f1c3 0307 	rsb	r3, r3, #7
 800229a:	2b04      	cmp	r3, #4
 800229c:	bf28      	it	cs
 800229e:	2304      	movcs	r3, #4
 80022a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3304      	adds	r3, #4
 80022a6:	2b06      	cmp	r3, #6
 80022a8:	d902      	bls.n	80022b0 <NVIC_EncodePriority+0x30>
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3b03      	subs	r3, #3
 80022ae:	e000      	b.n	80022b2 <NVIC_EncodePriority+0x32>
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43da      	mvns	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	401a      	ands	r2, r3
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	fa01 f303 	lsl.w	r3, r1, r3
 80022d2:	43d9      	mvns	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d8:	4313      	orrs	r3, r2
         );
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3724      	adds	r7, #36	; 0x24
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022f8:	d301      	bcc.n	80022fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022fa:	2301      	movs	r3, #1
 80022fc:	e00f      	b.n	800231e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <SysTick_Config+0x40>)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3b01      	subs	r3, #1
 8002304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002306:	210f      	movs	r1, #15
 8002308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800230c:	f7ff ff8e 	bl	800222c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <SysTick_Config+0x40>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002316:	4b04      	ldr	r3, [pc, #16]	; (8002328 <SysTick_Config+0x40>)
 8002318:	2207      	movs	r2, #7
 800231a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	e000e010 	.word	0xe000e010

0800232c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff ff29 	bl	800218c <__NVIC_SetPriorityGrouping>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af00      	add	r7, sp, #0
 8002348:	4603      	mov	r3, r0
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
 800234e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002354:	f7ff ff3e 	bl	80021d4 <__NVIC_GetPriorityGrouping>
 8002358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	6978      	ldr	r0, [r7, #20]
 8002360:	f7ff ff8e 	bl	8002280 <NVIC_EncodePriority>
 8002364:	4602      	mov	r2, r0
 8002366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff ff5d 	bl	800222c <__NVIC_SetPriority>
}
 8002372:	bf00      	nop
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	4603      	mov	r3, r0
 8002382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff31 	bl	80021f0 <__NVIC_EnableIRQ>
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff ffa2 	bl	80022e8 <SysTick_Config>
 80023a4:	4603      	mov	r3, r0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023be:	e160      	b.n	8002682 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	2101      	movs	r1, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	4013      	ands	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8152 	beq.w	800267c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d003      	beq.n	80023e8 <HAL_GPIO_Init+0x38>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b12      	cmp	r3, #18
 80023e6:	d123      	bne.n	8002430 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	220f      	movs	r2, #15
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	6939      	ldr	r1, [r7, #16]
 800242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	2203      	movs	r2, #3
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0203 	and.w	r2, r3, #3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d00b      	beq.n	8002484 <HAL_GPIO_Init+0xd4>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d007      	beq.n	8002484 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002478:	2b11      	cmp	r3, #17
 800247a:	d003      	beq.n	8002484 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b12      	cmp	r3, #18
 8002482:	d130      	bne.n	80024e6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024ba:	2201      	movs	r2, #1
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 0201 	and.w	r2, r3, #1
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	2203      	movs	r2, #3
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 80ac 	beq.w	800267c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002524:	4b5e      	ldr	r3, [pc, #376]	; (80026a0 <HAL_GPIO_Init+0x2f0>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	4a5d      	ldr	r2, [pc, #372]	; (80026a0 <HAL_GPIO_Init+0x2f0>)
 800252a:	f043 0301 	orr.w	r3, r3, #1
 800252e:	6193      	str	r3, [r2, #24]
 8002530:	4b5b      	ldr	r3, [pc, #364]	; (80026a0 <HAL_GPIO_Init+0x2f0>)
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800253c:	4a59      	ldr	r2, [pc, #356]	; (80026a4 <HAL_GPIO_Init+0x2f4>)
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	089b      	lsrs	r3, r3, #2
 8002542:	3302      	adds	r3, #2
 8002544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f003 0303 	and.w	r3, r3, #3
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	220f      	movs	r2, #15
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002566:	d025      	beq.n	80025b4 <HAL_GPIO_Init+0x204>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a4f      	ldr	r2, [pc, #316]	; (80026a8 <HAL_GPIO_Init+0x2f8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d01f      	beq.n	80025b0 <HAL_GPIO_Init+0x200>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a4e      	ldr	r2, [pc, #312]	; (80026ac <HAL_GPIO_Init+0x2fc>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d019      	beq.n	80025ac <HAL_GPIO_Init+0x1fc>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a4d      	ldr	r2, [pc, #308]	; (80026b0 <HAL_GPIO_Init+0x300>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d013      	beq.n	80025a8 <HAL_GPIO_Init+0x1f8>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a4c      	ldr	r2, [pc, #304]	; (80026b4 <HAL_GPIO_Init+0x304>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d00d      	beq.n	80025a4 <HAL_GPIO_Init+0x1f4>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a4b      	ldr	r2, [pc, #300]	; (80026b8 <HAL_GPIO_Init+0x308>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d007      	beq.n	80025a0 <HAL_GPIO_Init+0x1f0>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a4a      	ldr	r2, [pc, #296]	; (80026bc <HAL_GPIO_Init+0x30c>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d101      	bne.n	800259c <HAL_GPIO_Init+0x1ec>
 8002598:	2306      	movs	r3, #6
 800259a:	e00c      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 800259c:	2307      	movs	r3, #7
 800259e:	e00a      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025a0:	2305      	movs	r3, #5
 80025a2:	e008      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025a4:	2304      	movs	r3, #4
 80025a6:	e006      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025a8:	2303      	movs	r3, #3
 80025aa:	e004      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e002      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <HAL_GPIO_Init+0x206>
 80025b4:	2300      	movs	r3, #0
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	f002 0203 	and.w	r2, r2, #3
 80025bc:	0092      	lsls	r2, r2, #2
 80025be:	4093      	lsls	r3, r2
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025c6:	4937      	ldr	r1, [pc, #220]	; (80026a4 <HAL_GPIO_Init+0x2f4>)
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	089b      	lsrs	r3, r3, #2
 80025cc:	3302      	adds	r3, #2
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025d4:	4b3a      	ldr	r3, [pc, #232]	; (80026c0 <HAL_GPIO_Init+0x310>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025f8:	4a31      	ldr	r2, [pc, #196]	; (80026c0 <HAL_GPIO_Init+0x310>)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025fe:	4b30      	ldr	r3, [pc, #192]	; (80026c0 <HAL_GPIO_Init+0x310>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002622:	4a27      	ldr	r2, [pc, #156]	; (80026c0 <HAL_GPIO_Init+0x310>)
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002628:	4b25      	ldr	r3, [pc, #148]	; (80026c0 <HAL_GPIO_Init+0x310>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800264c:	4a1c      	ldr	r2, [pc, #112]	; (80026c0 <HAL_GPIO_Init+0x310>)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <HAL_GPIO_Init+0x310>)
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002676:	4a12      	ldr	r2, [pc, #72]	; (80026c0 <HAL_GPIO_Init+0x310>)
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	3301      	adds	r3, #1
 8002680:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	fa22 f303 	lsr.w	r3, r2, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	f47f ae97 	bne.w	80023c0 <HAL_GPIO_Init+0x10>
  }
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000
 80026a4:	40010000 	.word	0x40010000
 80026a8:	48000400 	.word	0x48000400
 80026ac:	48000800 	.word	0x48000800
 80026b0:	48000c00 	.word	0x48000c00
 80026b4:	48001000 	.word	0x48001000
 80026b8:	48001400 	.word	0x48001400
 80026bc:	48001800 	.word	0x48001800
 80026c0:	40010400 	.word	0x40010400

080026c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	1d3b      	adds	r3, r7, #4
 80026ce:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d102      	bne.n	80026de <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	f000 bf01 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 8160 	beq.w	80029ae <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026ee:	4bae      	ldr	r3, [pc, #696]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d00c      	beq.n	8002714 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026fa:	4bab      	ldr	r3, [pc, #684]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 030c 	and.w	r3, r3, #12
 8002702:	2b08      	cmp	r3, #8
 8002704:	d159      	bne.n	80027ba <HAL_RCC_OscConfig+0xf6>
 8002706:	4ba8      	ldr	r3, [pc, #672]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800270e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002712:	d152      	bne.n	80027ba <HAL_RCC_OscConfig+0xf6>
 8002714:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002718:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8002728:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	095b      	lsrs	r3, r3, #5
 8002734:	b2db      	uxtb	r3, r3
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b01      	cmp	r3, #1
 800273e:	d102      	bne.n	8002746 <HAL_RCC_OscConfig+0x82>
 8002740:	4b99      	ldr	r3, [pc, #612]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	e015      	b.n	8002772 <HAL_RCC_OscConfig+0xae>
 8002746:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800274a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800275a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800275e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002762:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800276e:	4b8e      	ldr	r3, [pc, #568]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002776:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800277a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800277e:	fa92 f2a2 	rbit	r2, r2
 8002782:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002786:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800278a:	fab2 f282 	clz	r2, r2
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	f042 0220 	orr.w	r2, r2, #32
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	f002 021f 	and.w	r2, r2, #31
 800279a:	2101      	movs	r1, #1
 800279c:	fa01 f202 	lsl.w	r2, r1, r2
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 8102 	beq.w	80029ac <HAL_RCC_OscConfig+0x2e8>
 80027a8:	1d3b      	adds	r3, r7, #4
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f040 80fc 	bne.w	80029ac <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	f000 be93 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c4:	d106      	bne.n	80027d4 <HAL_RCC_OscConfig+0x110>
 80027c6:	4b78      	ldr	r3, [pc, #480]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a77      	ldr	r2, [pc, #476]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d0:	6013      	str	r3, [r2, #0]
 80027d2:	e030      	b.n	8002836 <HAL_RCC_OscConfig+0x172>
 80027d4:	1d3b      	adds	r3, r7, #4
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x134>
 80027de:	4b72      	ldr	r3, [pc, #456]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a71      	ldr	r2, [pc, #452]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	4b6f      	ldr	r3, [pc, #444]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6e      	ldr	r2, [pc, #440]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80027f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	e01e      	b.n	8002836 <HAL_RCC_OscConfig+0x172>
 80027f8:	1d3b      	adds	r3, r7, #4
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002802:	d10c      	bne.n	800281e <HAL_RCC_OscConfig+0x15a>
 8002804:	4b68      	ldr	r3, [pc, #416]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a67      	ldr	r2, [pc, #412]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 800280a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	4b65      	ldr	r3, [pc, #404]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a64      	ldr	r2, [pc, #400]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	e00b      	b.n	8002836 <HAL_RCC_OscConfig+0x172>
 800281e:	4b62      	ldr	r3, [pc, #392]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a61      	ldr	r2, [pc, #388]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	4b5f      	ldr	r3, [pc, #380]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a5e      	ldr	r2, [pc, #376]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002834:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d059      	beq.n	80028f4 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7fe f9ea 	bl	8000c18 <HAL_GetTick>
 8002844:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002848:	e00a      	b.n	8002860 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800284a:	f7fe f9e5 	bl	8000c18 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d902      	bls.n	8002860 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	f000 be40 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002860:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002864:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002868:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002874:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	b2db      	uxtb	r3, r3
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d102      	bne.n	8002892 <HAL_RCC_OscConfig+0x1ce>
 800288c:	4b46      	ldr	r3, [pc, #280]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	e015      	b.n	80028be <HAL_RCC_OscConfig+0x1fa>
 8002892:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002896:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800289e:	fa93 f3a3 	rbit	r3, r3
 80028a2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80028a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028aa:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80028ae:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80028b2:	fa93 f3a3 	rbit	r3, r3
 80028b6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80028ba:	4b3b      	ldr	r3, [pc, #236]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028c2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80028c6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80028ca:	fa92 f2a2 	rbit	r2, r2
 80028ce:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80028d2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80028d6:	fab2 f282 	clz	r2, r2
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	f042 0220 	orr.w	r2, r2, #32
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	f002 021f 	and.w	r2, r2, #31
 80028e6:	2101      	movs	r1, #1
 80028e8:	fa01 f202 	lsl.w	r2, r1, r2
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0ab      	beq.n	800284a <HAL_RCC_OscConfig+0x186>
 80028f2:	e05c      	b.n	80029ae <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7fe f990 	bl	8000c18 <HAL_GetTick>
 80028f8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fc:	e00a      	b.n	8002914 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028fe:	f7fe f98b 	bl	8000c18 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	; 0x64
 800290c:	d902      	bls.n	8002914 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	f000 bde6 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002914:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002918:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002920:	fa93 f3a3 	rbit	r3, r3
 8002924:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002928:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800292c:	fab3 f383 	clz	r3, r3
 8002930:	b2db      	uxtb	r3, r3
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	b2db      	uxtb	r3, r3
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d102      	bne.n	8002946 <HAL_RCC_OscConfig+0x282>
 8002940:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	e015      	b.n	8002972 <HAL_RCC_OscConfig+0x2ae>
 8002946:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800294a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002952:	fa93 f3a3 	rbit	r3, r3
 8002956:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800295a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800295e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002962:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800296e:	4b0e      	ldr	r3, [pc, #56]	; (80029a8 <HAL_RCC_OscConfig+0x2e4>)
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002976:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800297a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800297e:	fa92 f2a2 	rbit	r2, r2
 8002982:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002986:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800298a:	fab2 f282 	clz	r2, r2
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	f042 0220 	orr.w	r2, r2, #32
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	f002 021f 	and.w	r2, r2, #31
 800299a:	2101      	movs	r1, #1
 800299c:	fa01 f202 	lsl.w	r2, r1, r2
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1ab      	bne.n	80028fe <HAL_RCC_OscConfig+0x23a>
 80029a6:	e002      	b.n	80029ae <HAL_RCC_OscConfig+0x2ea>
 80029a8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ae:	1d3b      	adds	r3, r7, #4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 8170 	beq.w	8002c9e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80029be:	4bd0      	ldr	r3, [pc, #832]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 030c 	and.w	r3, r3, #12
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00c      	beq.n	80029e4 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80029ca:	4bcd      	ldr	r3, [pc, #820]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 030c 	and.w	r3, r3, #12
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d16d      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x3ee>
 80029d6:	4bca      	ldr	r3, [pc, #808]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80029de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029e2:	d166      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x3ee>
 80029e4:	2302      	movs	r3, #2
 80029e6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80029f6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d102      	bne.n	8002a14 <HAL_RCC_OscConfig+0x350>
 8002a0e:	4bbc      	ldr	r3, [pc, #752]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	e013      	b.n	8002a3c <HAL_RCC_OscConfig+0x378>
 8002a14:	2302      	movs	r3, #2
 8002a16:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002a26:	2302      	movs	r3, #2
 8002a28:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002a2c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002a30:	fa93 f3a3 	rbit	r3, r3
 8002a34:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002a38:	4bb1      	ldr	r3, [pc, #708]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002a42:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002a46:	fa92 f2a2 	rbit	r2, r2
 8002a4a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002a4e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f042 0220 	orr.w	r2, r2, #32
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f002 021f 	and.w	r2, r2, #31
 8002a62:	2101      	movs	r1, #1
 8002a64:	fa01 f202 	lsl.w	r2, r1, r2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d007      	beq.n	8002a7e <HAL_RCC_OscConfig+0x3ba>
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d002      	beq.n	8002a7e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	f000 bd31 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7e:	4ba0      	ldr	r3, [pc, #640]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	21f8      	movs	r1, #248	; 0xf8
 8002a8e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a92:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002a96:	fa91 f1a1 	rbit	r1, r1
 8002a9a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002a9e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002aa2:	fab1 f181 	clz	r1, r1
 8002aa6:	b2c9      	uxtb	r1, r1
 8002aa8:	408b      	lsls	r3, r1
 8002aaa:	4995      	ldr	r1, [pc, #596]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab0:	e0f5      	b.n	8002c9e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 8085 	beq.w	8002bc8 <HAL_RCC_OscConfig+0x504>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002ac8:	fa93 f3a3 	rbit	r3, r3
 8002acc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002ad0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ade:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aea:	f7fe f895 	bl	8000c18 <HAL_GetTick>
 8002aee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	e00a      	b.n	8002b0a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002af4:	f7fe f890 	bl	8000c18 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d902      	bls.n	8002b0a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	f000 bceb 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002b14:	fa93 f3a3 	rbit	r3, r3
 8002b18:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002b1c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b20:	fab3 f383 	clz	r3, r3
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d102      	bne.n	8002b3a <HAL_RCC_OscConfig+0x476>
 8002b34:	4b72      	ldr	r3, [pc, #456]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	e013      	b.n	8002b62 <HAL_RCC_OscConfig+0x49e>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b40:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002b52:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002b5e:	4b68      	ldr	r3, [pc, #416]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b62:	2202      	movs	r2, #2
 8002b64:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002b68:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002b6c:	fa92 f2a2 	rbit	r2, r2
 8002b70:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002b74:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002b78:	fab2 f282 	clz	r2, r2
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	f042 0220 	orr.w	r2, r2, #32
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	f002 021f 	and.w	r2, r2, #31
 8002b88:	2101      	movs	r1, #1
 8002b8a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0af      	beq.n	8002af4 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b94:	4b5a      	ldr	r3, [pc, #360]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	21f8      	movs	r1, #248	; 0xf8
 8002ba4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002bac:	fa91 f1a1 	rbit	r1, r1
 8002bb0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002bb4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002bb8:	fab1 f181 	clz	r1, r1
 8002bbc:	b2c9      	uxtb	r1, r1
 8002bbe:	408b      	lsls	r3, r1
 8002bc0:	494f      	ldr	r1, [pc, #316]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	600b      	str	r3, [r1, #0]
 8002bc6:	e06a      	b.n	8002c9e <HAL_RCC_OscConfig+0x5da>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002bd2:	fa93 f3a3 	rbit	r3, r3
 8002bd6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002bda:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bde:	fab3 f383 	clz	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002be8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7fe f810 	bl	8000c18 <HAL_GetTick>
 8002bf8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfc:	e00a      	b.n	8002c14 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bfe:	f7fe f80b 	bl	8000c18 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d902      	bls.n	8002c14 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	f000 bc66 	b.w	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002c14:	2302      	movs	r3, #2
 8002c16:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002c1e:	fa93 f3a3 	rbit	r3, r3
 8002c22:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002c26:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	095b      	lsrs	r3, r3, #5
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d102      	bne.n	8002c44 <HAL_RCC_OscConfig+0x580>
 8002c3e:	4b30      	ldr	r3, [pc, #192]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	e013      	b.n	8002c6c <HAL_RCC_OscConfig+0x5a8>
 8002c44:	2302      	movs	r3, #2
 8002c46:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002c4e:	fa93 f3a3 	rbit	r3, r3
 8002c52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002c56:	2302      	movs	r3, #2
 8002c58:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002c5c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002c60:	fa93 f3a3 	rbit	r3, r3
 8002c64:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002c68:	4b25      	ldr	r3, [pc, #148]	; (8002d00 <HAL_RCC_OscConfig+0x63c>)
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002c72:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002c76:	fa92 f2a2 	rbit	r2, r2
 8002c7a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002c7e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002c82:	fab2 f282 	clz	r2, r2
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	f042 0220 	orr.w	r2, r2, #32
 8002c8c:	b2d2      	uxtb	r2, r2
 8002c8e:	f002 021f 	and.w	r2, r2, #31
 8002c92:	2101      	movs	r1, #1
 8002c94:	fa01 f202 	lsl.w	r2, r1, r2
 8002c98:	4013      	ands	r3, r2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1af      	bne.n	8002bfe <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80da 	beq.w	8002e62 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d069      	beq.n	8002d8c <HAL_RCC_OscConfig+0x6c8>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002cca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cce:	fab3 f383 	clz	r3, r3
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCC_OscConfig+0x640>)
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	461a      	mov	r2, r3
 8002cde:	2301      	movs	r3, #1
 8002ce0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce2:	f7fd ff99 	bl	8000c18 <HAL_GetTick>
 8002ce6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cea:	e00d      	b.n	8002d08 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fd ff94 	bl	8000c18 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d905      	bls.n	8002d08 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e3ef      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002d00:	40021000 	.word	0x40021000
 8002d04:	10908120 	.word	0x10908120
 8002d08:	2302      	movs	r3, #2
 8002d0a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d12:	fa93 f2a3 	rbit	r2, r3
 8002d16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002d20:	2202      	movs	r2, #2
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	fa93 f2a3 	rbit	r2, r3
 8002d2e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002d38:	2202      	movs	r2, #2
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	fa93 f2a3 	rbit	r2, r3
 8002d46:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002d4a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d4c:	4ba4      	ldr	r3, [pc, #656]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d50:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002d54:	2102      	movs	r1, #2
 8002d56:	6019      	str	r1, [r3, #0]
 8002d58:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	fa93 f1a3 	rbit	r1, r3
 8002d62:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002d66:	6019      	str	r1, [r3, #0]
  return result;
 8002d68:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	fab3 f383 	clz	r3, r3
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	f003 031f 	and.w	r3, r3, #31
 8002d7e:	2101      	movs	r1, #1
 8002d80:	fa01 f303 	lsl.w	r3, r1, r3
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0b0      	beq.n	8002cec <HAL_RCC_OscConfig+0x628>
 8002d8a:	e06a      	b.n	8002e62 <HAL_RCC_OscConfig+0x79e>
 8002d8c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002d90:	2201      	movs	r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	fa93 f2a3 	rbit	r2, r3
 8002d9e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002da2:	601a      	str	r2, [r3, #0]
  return result;
 8002da4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002da8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002daa:	fab3 f383 	clz	r3, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b8c      	ldr	r3, [pc, #560]	; (8002fe4 <HAL_RCC_OscConfig+0x920>)
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	461a      	mov	r2, r3
 8002dba:	2300      	movs	r3, #0
 8002dbc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbe:	f7fd ff2b 	bl	8000c18 <HAL_GetTick>
 8002dc2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc6:	e009      	b.n	8002ddc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dc8:	f7fd ff26 	bl	8000c18 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e381      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002ddc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002de0:	2202      	movs	r2, #2
 8002de2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	fa93 f2a3 	rbit	r2, r3
 8002dee:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002df8:	2202      	movs	r2, #2
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	fa93 f2a3 	rbit	r2, r3
 8002e06:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e10:	2202      	movs	r2, #2
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002e22:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e24:	4b6e      	ldr	r3, [pc, #440]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002e26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	6019      	str	r1, [r3, #0]
 8002e30:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	fa93 f1a3 	rbit	r1, r3
 8002e3a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002e3e:	6019      	str	r1, [r3, #0]
  return result;
 8002e40:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	fab3 f383 	clz	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	f003 031f 	and.w	r3, r3, #31
 8002e56:	2101      	movs	r1, #1
 8002e58:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1b2      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e62:	1d3b      	adds	r3, r7, #4
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 8157 	beq.w	8003120 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e78:	4b59      	ldr	r3, [pc, #356]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d112      	bne.n	8002eaa <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e84:	4b56      	ldr	r3, [pc, #344]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	4a55      	ldr	r2, [pc, #340]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e8e:	61d3      	str	r3, [r2, #28]
 8002e90:	4b53      	ldr	r3, [pc, #332]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002e98:	f107 030c 	add.w	r3, r7, #12
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eaa:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <HAL_RCC_OscConfig+0x924>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11a      	bne.n	8002eec <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb6:	4b4c      	ldr	r3, [pc, #304]	; (8002fe8 <HAL_RCC_OscConfig+0x924>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a4b      	ldr	r2, [pc, #300]	; (8002fe8 <HAL_RCC_OscConfig+0x924>)
 8002ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ec2:	f7fd fea9 	bl	8000c18 <HAL_GetTick>
 8002ec6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eca:	e009      	b.n	8002ee0 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ecc:	f7fd fea4 	bl	8000c18 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b64      	cmp	r3, #100	; 0x64
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e2ff      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee0:	4b41      	ldr	r3, [pc, #260]	; (8002fe8 <HAL_RCC_OscConfig+0x924>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0ef      	beq.n	8002ecc <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d106      	bne.n	8002f04 <HAL_RCC_OscConfig+0x840>
 8002ef6:	4b3a      	ldr	r3, [pc, #232]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	4a39      	ldr	r2, [pc, #228]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	6213      	str	r3, [r2, #32]
 8002f02:	e02f      	b.n	8002f64 <HAL_RCC_OscConfig+0x8a0>
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10c      	bne.n	8002f28 <HAL_RCC_OscConfig+0x864>
 8002f0e:	4b34      	ldr	r3, [pc, #208]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	4a33      	ldr	r2, [pc, #204]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	6213      	str	r3, [r2, #32]
 8002f1a:	4b31      	ldr	r3, [pc, #196]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4a30      	ldr	r2, [pc, #192]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f20:	f023 0304 	bic.w	r3, r3, #4
 8002f24:	6213      	str	r3, [r2, #32]
 8002f26:	e01d      	b.n	8002f64 <HAL_RCC_OscConfig+0x8a0>
 8002f28:	1d3b      	adds	r3, r7, #4
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b05      	cmp	r3, #5
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCC_OscConfig+0x888>
 8002f32:	4b2b      	ldr	r3, [pc, #172]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	4a2a      	ldr	r2, [pc, #168]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	6213      	str	r3, [r2, #32]
 8002f3e:	4b28      	ldr	r3, [pc, #160]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	4a27      	ldr	r2, [pc, #156]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	6213      	str	r3, [r2, #32]
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCC_OscConfig+0x8a0>
 8002f4c:	4b24      	ldr	r3, [pc, #144]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	4a23      	ldr	r2, [pc, #140]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	6213      	str	r3, [r2, #32]
 8002f58:	4b21      	ldr	r3, [pc, #132]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	4a20      	ldr	r2, [pc, #128]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002f5e:	f023 0304 	bic.w	r3, r3, #4
 8002f62:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f64:	1d3b      	adds	r3, r7, #4
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d06a      	beq.n	8003044 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6e:	f7fd fe53 	bl	8000c18 <HAL_GetTick>
 8002f72:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f76:	e00b      	b.n	8002f90 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f78:	f7fd fe4e 	bl	8000c18 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e2a7      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8002f90:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002f94:	2202      	movs	r2, #2
 8002f96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f98:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	fa93 f2a3 	rbit	r2, r3
 8002fa2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002fac:	2202      	movs	r2, #2
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	fa93 f2a3 	rbit	r2, r3
 8002fba:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002fbe:	601a      	str	r2, [r3, #0]
  return result;
 8002fc0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002fc4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc6:	fab3 f383 	clz	r3, r3
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	f043 0302 	orr.w	r3, r3, #2
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d108      	bne.n	8002fec <HAL_RCC_OscConfig+0x928>
 8002fda:	4b01      	ldr	r3, [pc, #4]	; (8002fe0 <HAL_RCC_OscConfig+0x91c>)
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	e013      	b.n	8003008 <HAL_RCC_OscConfig+0x944>
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	10908120 	.word	0x10908120
 8002fe8:	40007000 	.word	0x40007000
 8002fec:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	fa93 f2a3 	rbit	r2, r3
 8002ffe:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	4bc0      	ldr	r3, [pc, #768]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800300c:	2102      	movs	r1, #2
 800300e:	6011      	str	r1, [r2, #0]
 8003010:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	fa92 f1a2 	rbit	r1, r2
 800301a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800301e:	6011      	str	r1, [r2, #0]
  return result;
 8003020:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	fab2 f282 	clz	r2, r2
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	f002 021f 	and.w	r2, r2, #31
 8003036:	2101      	movs	r1, #1
 8003038:	fa01 f202 	lsl.w	r2, r1, r2
 800303c:	4013      	ands	r3, r2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d09a      	beq.n	8002f78 <HAL_RCC_OscConfig+0x8b4>
 8003042:	e063      	b.n	800310c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003044:	f7fd fde8 	bl	8000c18 <HAL_GetTick>
 8003048:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800304c:	e00b      	b.n	8003066 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304e:	f7fd fde3 	bl	8000c18 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	f241 3288 	movw	r2, #5000	; 0x1388
 800305e:	4293      	cmp	r3, r2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e23c      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 8003066:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800306a:	2202      	movs	r2, #2
 800306c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	fa93 f2a3 	rbit	r2, r3
 8003078:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003082:	2202      	movs	r2, #2
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fa93 f2a3 	rbit	r2, r3
 8003090:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003094:	601a      	str	r2, [r3, #0]
  return result;
 8003096:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800309a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800309c:	fab3 f383 	clz	r3, r3
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	095b      	lsrs	r3, r3, #5
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f043 0302 	orr.w	r3, r3, #2
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d102      	bne.n	80030b6 <HAL_RCC_OscConfig+0x9f2>
 80030b0:	4b95      	ldr	r3, [pc, #596]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	e00d      	b.n	80030d2 <HAL_RCC_OscConfig+0xa0e>
 80030b6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030ba:	2202      	movs	r2, #2
 80030bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	fa93 f2a3 	rbit	r2, r3
 80030c8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	4b8e      	ldr	r3, [pc, #568]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80030d6:	2102      	movs	r1, #2
 80030d8:	6011      	str	r1, [r2, #0]
 80030da:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	fa92 f1a2 	rbit	r1, r2
 80030e4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80030e8:	6011      	str	r1, [r2, #0]
  return result;
 80030ea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	fab2 f282 	clz	r2, r2
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	f002 021f 	and.w	r2, r2, #31
 8003100:	2101      	movs	r1, #1
 8003102:	fa01 f202 	lsl.w	r2, r1, r2
 8003106:	4013      	ands	r3, r2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1a0      	bne.n	800304e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800310c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003110:	2b01      	cmp	r3, #1
 8003112:	d105      	bne.n	8003120 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003114:	4b7c      	ldr	r3, [pc, #496]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	4a7b      	ldr	r2, [pc, #492]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 800311a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800311e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003120:	1d3b      	adds	r3, r7, #4
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 81d9 	beq.w	80034de <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800312c:	4b76      	ldr	r3, [pc, #472]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 030c 	and.w	r3, r3, #12
 8003134:	2b08      	cmp	r3, #8
 8003136:	f000 81a6 	beq.w	8003486 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800313a:	1d3b      	adds	r3, r7, #4
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	2b02      	cmp	r3, #2
 8003142:	f040 811e 	bne.w	8003382 <HAL_RCC_OscConfig+0xcbe>
 8003146:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800314a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800314e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003150:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	fa93 f2a3 	rbit	r2, r3
 800315a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800315e:	601a      	str	r2, [r3, #0]
  return result;
 8003160:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003164:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003166:	fab3 f383 	clz	r3, r3
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003170:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	461a      	mov	r2, r3
 8003178:	2300      	movs	r3, #0
 800317a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7fd fd4c 	bl	8000c18 <HAL_GetTick>
 8003180:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003184:	e009      	b.n	800319a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003186:	f7fd fd47 	bl	8000c18 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e1a2      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 800319a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800319e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	fa93 f2a3 	rbit	r2, r3
 80031ae:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80031b2:	601a      	str	r2, [r3, #0]
  return result;
 80031b4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80031b8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d102      	bne.n	80031d4 <HAL_RCC_OscConfig+0xb10>
 80031ce:	4b4e      	ldr	r3, [pc, #312]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	e01b      	b.n	800320c <HAL_RCC_OscConfig+0xb48>
 80031d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80031d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031de:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	fa93 f2a3 	rbit	r2, r3
 80031e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	fa93 f2a3 	rbit	r2, r3
 8003202:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003210:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003214:	6011      	str	r1, [r2, #0]
 8003216:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	fa92 f1a2 	rbit	r1, r2
 8003220:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003224:	6011      	str	r1, [r2, #0]
  return result;
 8003226:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	fab2 f282 	clz	r2, r2
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	f042 0220 	orr.w	r2, r2, #32
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	f002 021f 	and.w	r2, r2, #31
 800323c:	2101      	movs	r1, #1
 800323e:	fa01 f202 	lsl.w	r2, r1, r2
 8003242:	4013      	ands	r3, r2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d19e      	bne.n	8003186 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003248:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	f023 020f 	bic.w	r2, r3, #15
 8003250:	1d3b      	adds	r3, r7, #4
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	492c      	ldr	r1, [pc, #176]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 8003258:	4313      	orrs	r3, r2
 800325a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800325c:	4b2a      	ldr	r3, [pc, #168]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003264:	1d3b      	adds	r3, r7, #4
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6a19      	ldr	r1, [r3, #32]
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	430b      	orrs	r3, r1
 8003272:	4925      	ldr	r1, [pc, #148]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 8003274:	4313      	orrs	r3, r2
 8003276:	604b      	str	r3, [r1, #4]
 8003278:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800327c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003282:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	fa93 f2a3 	rbit	r2, r3
 800328c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003290:	601a      	str	r2, [r3, #0]
  return result;
 8003292:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003296:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003298:	fab3 f383 	clz	r3, r3
 800329c:	b2db      	uxtb	r3, r3
 800329e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	461a      	mov	r2, r3
 80032aa:	2301      	movs	r3, #1
 80032ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ae:	f7fd fcb3 	bl	8000c18 <HAL_GetTick>
 80032b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b6:	e009      	b.n	80032cc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b8:	f7fd fcae 	bl	8000c18 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e109      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 80032cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	fa93 f2a3 	rbit	r2, r3
 80032e0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032e4:	601a      	str	r2, [r3, #0]
  return result;
 80032e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ec:	fab3 f383 	clz	r3, r3
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	f043 0301 	orr.w	r3, r3, #1
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d105      	bne.n	800330c <HAL_RCC_OscConfig+0xc48>
 8003300:	4b01      	ldr	r3, [pc, #4]	; (8003308 <HAL_RCC_OscConfig+0xc44>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	e01e      	b.n	8003344 <HAL_RCC_OscConfig+0xc80>
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000
 800330c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003310:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003314:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003316:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	fa93 f2a3 	rbit	r2, r3
 8003320:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800332a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	fa93 f2a3 	rbit	r2, r3
 800333a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	4b6a      	ldr	r3, [pc, #424]	; (80034ec <HAL_RCC_OscConfig+0xe28>)
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003348:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800334c:	6011      	str	r1, [r2, #0]
 800334e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	fa92 f1a2 	rbit	r1, r2
 8003358:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800335c:	6011      	str	r1, [r2, #0]
  return result;
 800335e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	fab2 f282 	clz	r2, r2
 8003368:	b2d2      	uxtb	r2, r2
 800336a:	f042 0220 	orr.w	r2, r2, #32
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	f002 021f 	and.w	r2, r2, #31
 8003374:	2101      	movs	r1, #1
 8003376:	fa01 f202 	lsl.w	r2, r1, r2
 800337a:	4013      	ands	r3, r2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d09b      	beq.n	80032b8 <HAL_RCC_OscConfig+0xbf4>
 8003380:	e0ad      	b.n	80034de <HAL_RCC_OscConfig+0xe1a>
 8003382:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003386:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800338a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	fa93 f2a3 	rbit	r2, r3
 8003396:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800339a:	601a      	str	r2, [r3, #0]
  return result;
 800339c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a2:	fab3 f383 	clz	r3, r3
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	461a      	mov	r2, r3
 80033b4:	2300      	movs	r3, #0
 80033b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b8:	f7fd fc2e 	bl	8000c18 <HAL_GetTick>
 80033bc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c0:	e009      	b.n	80033d6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033c2:	f7fd fc29 	bl	8000c18 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e084      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
 80033d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	fa93 f2a3 	rbit	r2, r3
 80033ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033ee:	601a      	str	r2, [r3, #0]
  return result;
 80033f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f6:	fab3 f383 	clz	r3, r3
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	095b      	lsrs	r3, r3, #5
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b01      	cmp	r3, #1
 8003408:	d102      	bne.n	8003410 <HAL_RCC_OscConfig+0xd4c>
 800340a:	4b38      	ldr	r3, [pc, #224]	; (80034ec <HAL_RCC_OscConfig+0xe28>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	e01b      	b.n	8003448 <HAL_RCC_OscConfig+0xd84>
 8003410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003414:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003418:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	fa93 f2a3 	rbit	r2, r3
 8003424:	f107 0320 	add.w	r3, r7, #32
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	f107 031c 	add.w	r3, r7, #28
 800342e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	f107 031c 	add.w	r3, r7, #28
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	fa93 f2a3 	rbit	r2, r3
 800343e:	f107 0318 	add.w	r3, r7, #24
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	4b29      	ldr	r3, [pc, #164]	; (80034ec <HAL_RCC_OscConfig+0xe28>)
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f107 0214 	add.w	r2, r7, #20
 800344c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003450:	6011      	str	r1, [r2, #0]
 8003452:	f107 0214 	add.w	r2, r7, #20
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	fa92 f1a2 	rbit	r1, r2
 800345c:	f107 0210 	add.w	r2, r7, #16
 8003460:	6011      	str	r1, [r2, #0]
  return result;
 8003462:	f107 0210 	add.w	r2, r7, #16
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	fab2 f282 	clz	r2, r2
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	f042 0220 	orr.w	r2, r2, #32
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	f002 021f 	and.w	r2, r2, #31
 8003478:	2101      	movs	r1, #1
 800347a:	fa01 f202 	lsl.w	r2, r1, r2
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d19e      	bne.n	80033c2 <HAL_RCC_OscConfig+0xcfe>
 8003484:	e02b      	b.n	80034de <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003486:	1d3b      	adds	r3, r7, #4
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e025      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003494:	4b15      	ldr	r3, [pc, #84]	; (80034ec <HAL_RCC_OscConfig+0xe28>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800349c:	4b13      	ldr	r3, [pc, #76]	; (80034ec <HAL_RCC_OscConfig+0xe28>)
 800349e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80034a8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80034ac:	1d3b      	adds	r3, r7, #4
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d111      	bne.n	80034da <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80034b6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80034ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034be:	1d3b      	adds	r3, r7, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d108      	bne.n	80034da <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80034c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034cc:	f003 020f 	and.w	r2, r3, #15
 80034d0:	1d3b      	adds	r3, r7, #4
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d001      	beq.n	80034de <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000

080034f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b09e      	sub	sp, #120	; 0x78
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e162      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003508:	4b90      	ldr	r3, [pc, #576]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d910      	bls.n	8003538 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b8d      	ldr	r3, [pc, #564]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 0207 	bic.w	r2, r3, #7
 800351e:	498b      	ldr	r1, [pc, #556]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	4313      	orrs	r3, r2
 8003524:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	4b89      	ldr	r3, [pc, #548]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e14a      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003544:	4b82      	ldr	r3, [pc, #520]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	497f      	ldr	r1, [pc, #508]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003552:	4313      	orrs	r3, r2
 8003554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 80dc 	beq.w	800371c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d13c      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xf6>
 800356c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003570:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800357a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357c:	fab3 f383 	clz	r3, r3
 8003580:	b2db      	uxtb	r3, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	b2db      	uxtb	r3, r3
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b01      	cmp	r3, #1
 800358e:	d102      	bne.n	8003596 <HAL_RCC_ClockConfig+0xa6>
 8003590:	4b6f      	ldr	r3, [pc, #444]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	e00f      	b.n	80035b6 <HAL_RCC_ClockConfig+0xc6>
 8003596:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800359a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800359e:	fa93 f3a3 	rbit	r3, r3
 80035a2:	667b      	str	r3, [r7, #100]	; 0x64
 80035a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035a8:	663b      	str	r3, [r7, #96]	; 0x60
 80035aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035ac:	fa93 f3a3 	rbit	r3, r3
 80035b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035b2:	4b67      	ldr	r3, [pc, #412]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80035bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035be:	fa92 f2a2 	rbit	r2, r2
 80035c2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035c6:	fab2 f282 	clz	r2, r2
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	f042 0220 	orr.w	r2, r2, #32
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	f002 021f 	and.w	r2, r2, #31
 80035d6:	2101      	movs	r1, #1
 80035d8:	fa01 f202 	lsl.w	r2, r1, r2
 80035dc:	4013      	ands	r3, r2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d17b      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e0f3      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d13c      	bne.n	8003668 <HAL_RCC_ClockConfig+0x178>
 80035ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fe:	fab3 f383 	clz	r3, r3
 8003602:	b2db      	uxtb	r3, r3
 8003604:	095b      	lsrs	r3, r3, #5
 8003606:	b2db      	uxtb	r3, r3
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b01      	cmp	r3, #1
 8003610:	d102      	bne.n	8003618 <HAL_RCC_ClockConfig+0x128>
 8003612:	4b4f      	ldr	r3, [pc, #316]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	e00f      	b.n	8003638 <HAL_RCC_ClockConfig+0x148>
 8003618:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800361c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	647b      	str	r3, [r7, #68]	; 0x44
 8003626:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800362a:	643b      	str	r3, [r7, #64]	; 0x40
 800362c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800362e:	fa93 f3a3 	rbit	r3, r3
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003634:	4b46      	ldr	r3, [pc, #280]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800363c:	63ba      	str	r2, [r7, #56]	; 0x38
 800363e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003640:	fa92 f2a2 	rbit	r2, r2
 8003644:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003648:	fab2 f282 	clz	r2, r2
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	f042 0220 	orr.w	r2, r2, #32
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	f002 021f 	and.w	r2, r2, #31
 8003658:	2101      	movs	r1, #1
 800365a:	fa01 f202 	lsl.w	r2, r1, r2
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d13a      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0b2      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
 8003668:	2302      	movs	r3, #2
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003676:	fab3 f383 	clz	r3, r3
 800367a:	b2db      	uxtb	r3, r3
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	b2db      	uxtb	r3, r3
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d102      	bne.n	8003690 <HAL_RCC_ClockConfig+0x1a0>
 800368a:	4b31      	ldr	r3, [pc, #196]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	e00d      	b.n	80036ac <HAL_RCC_ClockConfig+0x1bc>
 8003690:	2302      	movs	r3, #2
 8003692:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003696:	fa93 f3a3 	rbit	r3, r3
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
 800369c:	2302      	movs	r3, #2
 800369e:	623b      	str	r3, [r7, #32]
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	4b29      	ldr	r3, [pc, #164]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	2202      	movs	r2, #2
 80036ae:	61ba      	str	r2, [r7, #24]
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	fa92 f2a2 	rbit	r2, r2
 80036b6:	617a      	str	r2, [r7, #20]
  return result;
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	fab2 f282 	clz	r2, r2
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	f042 0220 	orr.w	r2, r2, #32
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	f002 021f 	and.w	r2, r2, #31
 80036ca:	2101      	movs	r1, #1
 80036cc:	fa01 f202 	lsl.w	r2, r1, r2
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e079      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f023 0203 	bic.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	491a      	ldr	r1, [pc, #104]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ec:	f7fd fa94 	bl	8000c18 <HAL_GetTick>
 80036f0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f2:	e00a      	b.n	800370a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f4:	f7fd fa90 	bl	8000c18 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003702:	4293      	cmp	r3, r2
 8003704:	d901      	bls.n	800370a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e061      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370a:	4b11      	ldr	r3, [pc, #68]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 020c 	and.w	r2, r3, #12
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	429a      	cmp	r2, r3
 800371a:	d1eb      	bne.n	80036f4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800371c:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d214      	bcs.n	8003754 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b08      	ldr	r3, [pc, #32]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 0207 	bic.w	r2, r3, #7
 8003732:	4906      	ldr	r1, [pc, #24]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b04      	ldr	r3, [pc, #16]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d005      	beq.n	8003754 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e040      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
 800374c:	40022000 	.word	0x40022000
 8003750:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d008      	beq.n	8003772 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003760:	4b1d      	ldr	r3, [pc, #116]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	491a      	ldr	r1, [pc, #104]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800376e:	4313      	orrs	r3, r2
 8003770:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800377e:	4b16      	ldr	r3, [pc, #88]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4912      	ldr	r1, [pc, #72]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800378e:	4313      	orrs	r3, r2
 8003790:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003792:	f000 f829 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 8003796:	4601      	mov	r1, r0
 8003798:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037a0:	22f0      	movs	r2, #240	; 0xf0
 80037a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	fa92 f2a2 	rbit	r2, r2
 80037aa:	60fa      	str	r2, [r7, #12]
  return result;
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	fab2 f282 	clz	r2, r2
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	40d3      	lsrs	r3, r2
 80037b6:	4a09      	ldr	r2, [pc, #36]	; (80037dc <HAL_RCC_ClockConfig+0x2ec>)
 80037b8:	5cd3      	ldrb	r3, [r2, r3]
 80037ba:	fa21 f303 	lsr.w	r3, r1, r3
 80037be:	4a08      	ldr	r2, [pc, #32]	; (80037e0 <HAL_RCC_ClockConfig+0x2f0>)
 80037c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80037c2:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <HAL_RCC_ClockConfig+0x2f4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fd f9e2 	bl	8000b90 <HAL_InitTick>
  
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3778      	adds	r7, #120	; 0x78
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08005ae4 	.word	0x08005ae4
 80037e0:	20000004 	.word	0x20000004
 80037e4:	20000008 	.word	0x20000008

080037e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b08b      	sub	sp, #44	; 0x2c
 80037ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61fb      	str	r3, [r7, #28]
 80037f2:	2300      	movs	r3, #0
 80037f4:	61bb      	str	r3, [r7, #24]
 80037f6:	2300      	movs	r3, #0
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003802:	4b2a      	ldr	r3, [pc, #168]	; (80038ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 030c 	and.w	r3, r3, #12
 800380e:	2b04      	cmp	r3, #4
 8003810:	d002      	beq.n	8003818 <HAL_RCC_GetSysClockFreq+0x30>
 8003812:	2b08      	cmp	r3, #8
 8003814:	d003      	beq.n	800381e <HAL_RCC_GetSysClockFreq+0x36>
 8003816:	e03f      	b.n	8003898 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003818:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800381a:	623b      	str	r3, [r7, #32]
      break;
 800381c:	e03f      	b.n	800389e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003824:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003828:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	fa92 f2a2 	rbit	r2, r2
 8003830:	607a      	str	r2, [r7, #4]
  return result;
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	fab2 f282 	clz	r2, r2
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	40d3      	lsrs	r3, r2
 800383c:	4a1d      	ldr	r2, [pc, #116]	; (80038b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800383e:	5cd3      	ldrb	r3, [r2, r3]
 8003840:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003842:	4b1a      	ldr	r3, [pc, #104]	; (80038ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	220f      	movs	r2, #15
 800384c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	fa92 f2a2 	rbit	r2, r2
 8003854:	60fa      	str	r2, [r7, #12]
  return result;
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	fab2 f282 	clz	r2, r2
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	40d3      	lsrs	r3, r2
 8003860:	4a15      	ldr	r2, [pc, #84]	; (80038b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003862:	5cd3      	ldrb	r3, [r2, r3]
 8003864:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003870:	4a0f      	ldr	r2, [pc, #60]	; (80038b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	fbb2 f2f3 	udiv	r2, r2, r3
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
 8003880:	e007      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003882:	4a0b      	ldr	r2, [pc, #44]	; (80038b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	fbb2 f2f3 	udiv	r2, r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	fb02 f303 	mul.w	r3, r2, r3
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	623b      	str	r3, [r7, #32]
      break;
 8003896:	e002      	b.n	800389e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003898:	4b05      	ldr	r3, [pc, #20]	; (80038b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800389a:	623b      	str	r3, [r7, #32]
      break;
 800389c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800389e:	6a3b      	ldr	r3, [r7, #32]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	372c      	adds	r7, #44	; 0x2c
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	40021000 	.word	0x40021000
 80038b0:	007a1200 	.word	0x007a1200
 80038b4:	08005afc 	.word	0x08005afc
 80038b8:	08005b0c 	.word	0x08005b0c

080038bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038c0:	4b03      	ldr	r3, [pc, #12]	; (80038d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038c2:	681b      	ldr	r3, [r3, #0]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000004 	.word	0x20000004

080038d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80038da:	f7ff ffef 	bl	80038bc <HAL_RCC_GetHCLKFreq>
 80038de:	4601      	mov	r1, r0
 80038e0:	4b0b      	ldr	r3, [pc, #44]	; (8003910 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038e8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	fa92 f2a2 	rbit	r2, r2
 80038f4:	603a      	str	r2, [r7, #0]
  return result;
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	fab2 f282 	clz	r2, r2
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	40d3      	lsrs	r3, r2
 8003900:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003902:	5cd3      	ldrb	r3, [r2, r3]
 8003904:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	40021000 	.word	0x40021000
 8003914:	08005af4 	.word	0x08005af4

08003918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800391e:	f7ff ffcd 	bl	80038bc <HAL_RCC_GetHCLKFreq>
 8003922:	4601      	mov	r1, r0
 8003924:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800392c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003930:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	fa92 f2a2 	rbit	r2, r2
 8003938:	603a      	str	r2, [r7, #0]
  return result;
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	fab2 f282 	clz	r2, r2
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	40d3      	lsrs	r3, r2
 8003944:	4a04      	ldr	r2, [pc, #16]	; (8003958 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003946:	5cd3      	ldrb	r3, [r2, r3]
 8003948:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800394c:	4618      	mov	r0, r3
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40021000 	.word	0x40021000
 8003958:	08005af4 	.word	0x08005af4

0800395c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b092      	sub	sp, #72	; 0x48
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003968:	2300      	movs	r3, #0
 800396a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80d7 	beq.w	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800397a:	2300      	movs	r3, #0
 800397c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003980:	4b4e      	ldr	r3, [pc, #312]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10e      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398c:	4b4b      	ldr	r3, [pc, #300]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	4a4a      	ldr	r2, [pc, #296]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003992:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003996:	61d3      	str	r3, [r2, #28]
 8003998:	4b48      	ldr	r3, [pc, #288]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a0:	60bb      	str	r3, [r7, #8]
 80039a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a4:	2301      	movs	r3, #1
 80039a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	4b45      	ldr	r3, [pc, #276]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d118      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b6:	4b42      	ldr	r3, [pc, #264]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a41      	ldr	r2, [pc, #260]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c2:	f7fd f929 	bl	8000c18 <HAL_GetTick>
 80039c6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	e008      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ca:	f7fd f925 	bl	8000c18 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b64      	cmp	r3, #100	; 0x64
 80039d6:	d901      	bls.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e1d6      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039dc:	4b38      	ldr	r3, [pc, #224]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039e8:	4b34      	ldr	r3, [pc, #208]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8084 	beq.w	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a02:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d07c      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a08:	4b2c      	ldr	r3, [pc, #176]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4b26      	ldr	r3, [pc, #152]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	461a      	mov	r2, r3
 8003a32:	2301      	movs	r3, #1
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a3e:	fa93 f3a3 	rbit	r3, r3
 8003a42:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a46:	fab3 f383 	clz	r3, r3
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	4b1d      	ldr	r3, [pc, #116]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	461a      	mov	r2, r3
 8003a56:	2300      	movs	r3, #0
 8003a58:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a5a:	4a18      	ldr	r2, [pc, #96]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a5e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d04b      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6a:	f7fd f8d5 	bl	8000c18 <HAL_GetTick>
 8003a6e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a70:	e00a      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a72:	f7fd f8d1 	bl	8000c18 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d901      	bls.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e180      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8e:	fa93 f3a3 	rbit	r3, r3
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24
 8003a94:	2302      	movs	r3, #2
 8003a96:	623b      	str	r3, [r7, #32]
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	fa93 f3a3 	rbit	r3, r3
 8003a9e:	61fb      	str	r3, [r7, #28]
  return result;
 8003aa0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa2:	fab3 f383 	clz	r3, r3
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	095b      	lsrs	r3, r3, #5
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	f043 0302 	orr.w	r3, r3, #2
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d108      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003ab6:	4b01      	ldr	r3, [pc, #4]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	e00d      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	40007000 	.word	0x40007000
 8003ac4:	10908100 	.word	0x10908100
 8003ac8:	2302      	movs	r3, #2
 8003aca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	fa93 f3a3 	rbit	r3, r3
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	4ba0      	ldr	r3, [pc, #640]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad8:	2202      	movs	r2, #2
 8003ada:	613a      	str	r2, [r7, #16]
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	fa92 f2a2 	rbit	r2, r2
 8003ae2:	60fa      	str	r2, [r7, #12]
  return result;
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	fab2 f282 	clz	r2, r2
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	f002 021f 	and.w	r2, r2, #31
 8003af6:	2101      	movs	r1, #1
 8003af8:	fa01 f202 	lsl.w	r2, r1, r2
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0b7      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003b02:	4b95      	ldr	r3, [pc, #596]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	4992      	ldr	r1, [pc, #584]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b14:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d105      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1c:	4b8e      	ldr	r3, [pc, #568]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	4a8d      	ldr	r2, [pc, #564]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b34:	4b88      	ldr	r3, [pc, #544]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	f023 0203 	bic.w	r2, r3, #3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	4985      	ldr	r1, [pc, #532]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d008      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b52:	4b81      	ldr	r3, [pc, #516]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	497e      	ldr	r1, [pc, #504]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b70:	4b79      	ldr	r3, [pc, #484]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	4976      	ldr	r1, [pc, #472]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0320 	and.w	r3, r3, #32
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b8e:	4b72      	ldr	r3, [pc, #456]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	f023 0210 	bic.w	r2, r3, #16
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	496f      	ldr	r1, [pc, #444]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003bac:	4b6a      	ldr	r3, [pc, #424]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb8:	4967      	ldr	r1, [pc, #412]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d008      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bca:	4b63      	ldr	r3, [pc, #396]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bce:	f023 0220 	bic.w	r2, r3, #32
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	4960      	ldr	r1, [pc, #384]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003be8:	4b5b      	ldr	r3, [pc, #364]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	4958      	ldr	r1, [pc, #352]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0308 	and.w	r3, r3, #8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d008      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c06:	4b54      	ldr	r3, [pc, #336]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	4951      	ldr	r1, [pc, #324]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c24:	4b4c      	ldr	r3, [pc, #304]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	4949      	ldr	r1, [pc, #292]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c42:	4b45      	ldr	r3, [pc, #276]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	4942      	ldr	r1, [pc, #264]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d008      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c60:	4b3d      	ldr	r3, [pc, #244]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c64:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	493a      	ldr	r1, [pc, #232]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d008      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003c7e:	4b36      	ldr	r3, [pc, #216]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c82:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8a:	4933      	ldr	r1, [pc, #204]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003c9c:	4b2e      	ldr	r3, [pc, #184]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca8:	492b      	ldr	r1, [pc, #172]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d008      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003cba:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	4924      	ldr	r1, [pc, #144]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce4:	491c      	ldr	r1, [pc, #112]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d008      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003cf6:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d02:	4915      	ldr	r1, [pc, #84]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003d14:	4b10      	ldr	r3, [pc, #64]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d18:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	490d      	ldr	r1, [pc, #52]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d008      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003d32:	4b09      	ldr	r3, [pc, #36]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d3e:	4906      	ldr	r1, [pc, #24]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00c      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003d50:	4b01      	ldr	r3, [pc, #4]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d54:	e002      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d64:	490b      	ldr	r1, [pc, #44]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d008      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003d76:	4b07      	ldr	r3, [pc, #28]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d82:	4904      	ldr	r1, [pc, #16]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3748      	adds	r7, #72	; 0x48
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40021000 	.word	0x40021000

08003d98 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e01d      	b.n	8003de6 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d106      	bne.n	8003dc4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f815 	bl	8003dee <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3304      	adds	r3, #4
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	f000 fa96 	bl	8004308 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b083      	sub	sp, #12
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003df6:	bf00      	nop
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
	...

08003e04 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2201      	movs	r2, #1
 8003e14:	6839      	ldr	r1, [r7, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fe1a 	bl	8004a50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a21      	ldr	r2, [pc, #132]	; (8003ea8 <HAL_TIM_OC_Start+0xa4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d018      	beq.n	8003e58 <HAL_TIM_OC_Start+0x54>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a20      	ldr	r2, [pc, #128]	; (8003eac <HAL_TIM_OC_Start+0xa8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d013      	beq.n	8003e58 <HAL_TIM_OC_Start+0x54>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a1e      	ldr	r2, [pc, #120]	; (8003eb0 <HAL_TIM_OC_Start+0xac>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00e      	beq.n	8003e58 <HAL_TIM_OC_Start+0x54>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a1d      	ldr	r2, [pc, #116]	; (8003eb4 <HAL_TIM_OC_Start+0xb0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d009      	beq.n	8003e58 <HAL_TIM_OC_Start+0x54>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a1b      	ldr	r2, [pc, #108]	; (8003eb8 <HAL_TIM_OC_Start+0xb4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d004      	beq.n	8003e58 <HAL_TIM_OC_Start+0x54>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1a      	ldr	r2, [pc, #104]	; (8003ebc <HAL_TIM_OC_Start+0xb8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d101      	bne.n	8003e5c <HAL_TIM_OC_Start+0x58>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <HAL_TIM_OC_Start+0x5a>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_TIM_OC_Start+0x6e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	4b11      	ldr	r3, [pc, #68]	; (8003ec0 <HAL_TIM_OC_Start+0xbc>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b06      	cmp	r3, #6
 8003e82:	d00b      	beq.n	8003e9c <HAL_TIM_OC_Start+0x98>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e8a:	d007      	beq.n	8003e9c <HAL_TIM_OC_Start+0x98>
  {
    __HAL_TIM_ENABLE(htim);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40012c00 	.word	0x40012c00
 8003eac:	40013400 	.word	0x40013400
 8003eb0:	40014000 	.word	0x40014000
 8003eb4:	40014400 	.word	0x40014400
 8003eb8:	40014800 	.word	0x40014800
 8003ebc:	40015000 	.word	0x40015000
 8003ec0:	00010007 	.word	0x00010007

08003ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e01d      	b.n	8003f12 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fc fd4c 	bl	8000988 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	4619      	mov	r1, r3
 8003f02:	4610      	mov	r0, r2
 8003f04:	f000 fa00 	bl	8004308 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
	...

08003f1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	6839      	ldr	r1, [r7, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fd8e 	bl	8004a50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a21      	ldr	r2, [pc, #132]	; (8003fc0 <HAL_TIM_PWM_Start+0xa4>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d018      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x54>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a20      	ldr	r2, [pc, #128]	; (8003fc4 <HAL_TIM_PWM_Start+0xa8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d013      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x54>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1e      	ldr	r2, [pc, #120]	; (8003fc8 <HAL_TIM_PWM_Start+0xac>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d00e      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x54>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1d      	ldr	r2, [pc, #116]	; (8003fcc <HAL_TIM_PWM_Start+0xb0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d009      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x54>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a1b      	ldr	r2, [pc, #108]	; (8003fd0 <HAL_TIM_PWM_Start+0xb4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d004      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x54>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a1a      	ldr	r2, [pc, #104]	; (8003fd4 <HAL_TIM_PWM_Start+0xb8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d101      	bne.n	8003f74 <HAL_TIM_PWM_Start+0x58>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e000      	b.n	8003f76 <HAL_TIM_PWM_Start+0x5a>
 8003f74:	2300      	movs	r3, #0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <HAL_TIM_PWM_Start+0x6e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689a      	ldr	r2, [r3, #8]
 8003f90:	4b11      	ldr	r3, [pc, #68]	; (8003fd8 <HAL_TIM_PWM_Start+0xbc>)
 8003f92:	4013      	ands	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b06      	cmp	r3, #6
 8003f9a:	d00b      	beq.n	8003fb4 <HAL_TIM_PWM_Start+0x98>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa2:	d007      	beq.n	8003fb4 <HAL_TIM_PWM_Start+0x98>
  {
    __HAL_TIM_ENABLE(htim);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40012c00 	.word	0x40012c00
 8003fc4:	40013400 	.word	0x40013400
 8003fc8:	40014000 	.word	0x40014000
 8003fcc:	40014400 	.word	0x40014400
 8003fd0:	40014800 	.word	0x40014800
 8003fd4:	40015000 	.word	0x40015000
 8003fd8:	00010007 	.word	0x00010007

08003fdc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d101      	bne.n	8003ff6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e06c      	b.n	80040d0 <HAL_TIM_OC_ConfigChannel+0xf4>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2202      	movs	r2, #2
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b14      	cmp	r3, #20
 800400a:	d857      	bhi.n	80040bc <HAL_TIM_OC_ConfigChannel+0xe0>
 800400c:	a201      	add	r2, pc, #4	; (adr r2, 8004014 <HAL_TIM_OC_ConfigChannel+0x38>)
 800400e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004012:	bf00      	nop
 8004014:	08004069 	.word	0x08004069
 8004018:	080040bd 	.word	0x080040bd
 800401c:	080040bd 	.word	0x080040bd
 8004020:	080040bd 	.word	0x080040bd
 8004024:	08004077 	.word	0x08004077
 8004028:	080040bd 	.word	0x080040bd
 800402c:	080040bd 	.word	0x080040bd
 8004030:	080040bd 	.word	0x080040bd
 8004034:	08004085 	.word	0x08004085
 8004038:	080040bd 	.word	0x080040bd
 800403c:	080040bd 	.word	0x080040bd
 8004040:	080040bd 	.word	0x080040bd
 8004044:	08004093 	.word	0x08004093
 8004048:	080040bd 	.word	0x080040bd
 800404c:	080040bd 	.word	0x080040bd
 8004050:	080040bd 	.word	0x080040bd
 8004054:	080040a1 	.word	0x080040a1
 8004058:	080040bd 	.word	0x080040bd
 800405c:	080040bd 	.word	0x080040bd
 8004060:	080040bd 	.word	0x080040bd
 8004064:	080040af 	.word	0x080040af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	4618      	mov	r0, r3
 8004070:	f000 f9e8 	bl	8004444 <TIM_OC1_SetConfig>
      break;
 8004074:	e023      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68b9      	ldr	r1, [r7, #8]
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fa7b 	bl	8004578 <TIM_OC2_SetConfig>
      break;
 8004082:	e01c      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68b9      	ldr	r1, [r7, #8]
 800408a:	4618      	mov	r0, r3
 800408c:	f000 fb08 	bl	80046a0 <TIM_OC3_SetConfig>
      break;
 8004090:	e015      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68b9      	ldr	r1, [r7, #8]
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fb93 	bl	80047c4 <TIM_OC4_SetConfig>
      break;
 800409e:	e00e      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68b9      	ldr	r1, [r7, #8]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fbfc 	bl	80048a4 <TIM_OC5_SetConfig>
      break;
 80040ac:	e007      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68b9      	ldr	r1, [r7, #8]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fc5f 	bl	8004978 <TIM_OC6_SetConfig>
      break;
 80040ba:	e000      	b.n	80040be <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80040bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d101      	bne.n	80040f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80040ee:	2302      	movs	r3, #2
 80040f0:	e105      	b.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x226>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b14      	cmp	r3, #20
 8004106:	f200 80f0 	bhi.w	80042ea <HAL_TIM_PWM_ConfigChannel+0x212>
 800410a:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800410c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004110:	08004165 	.word	0x08004165
 8004114:	080042eb 	.word	0x080042eb
 8004118:	080042eb 	.word	0x080042eb
 800411c:	080042eb 	.word	0x080042eb
 8004120:	080041a5 	.word	0x080041a5
 8004124:	080042eb 	.word	0x080042eb
 8004128:	080042eb 	.word	0x080042eb
 800412c:	080042eb 	.word	0x080042eb
 8004130:	080041e7 	.word	0x080041e7
 8004134:	080042eb 	.word	0x080042eb
 8004138:	080042eb 	.word	0x080042eb
 800413c:	080042eb 	.word	0x080042eb
 8004140:	08004227 	.word	0x08004227
 8004144:	080042eb 	.word	0x080042eb
 8004148:	080042eb 	.word	0x080042eb
 800414c:	080042eb 	.word	0x080042eb
 8004150:	08004269 	.word	0x08004269
 8004154:	080042eb 	.word	0x080042eb
 8004158:	080042eb 	.word	0x080042eb
 800415c:	080042eb 	.word	0x080042eb
 8004160:	080042a9 	.word	0x080042a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68b9      	ldr	r1, [r7, #8]
 800416a:	4618      	mov	r0, r3
 800416c:	f000 f96a 	bl	8004444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	699a      	ldr	r2, [r3, #24]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0208 	orr.w	r2, r2, #8
 800417e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699a      	ldr	r2, [r3, #24]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0204 	bic.w	r2, r2, #4
 800418e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6999      	ldr	r1, [r3, #24]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	619a      	str	r2, [r3, #24]
      break;
 80041a2:	e0a3      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68b9      	ldr	r1, [r7, #8]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 f9e4 	bl	8004578 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699a      	ldr	r2, [r3, #24]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6999      	ldr	r1, [r3, #24]
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	021a      	lsls	r2, r3, #8
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	619a      	str	r2, [r3, #24]
      break;
 80041e4:	e082      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68b9      	ldr	r1, [r7, #8]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 fa57 	bl	80046a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	69da      	ldr	r2, [r3, #28]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f042 0208 	orr.w	r2, r2, #8
 8004200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	69da      	ldr	r2, [r3, #28]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0204 	bic.w	r2, r2, #4
 8004210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	69d9      	ldr	r1, [r3, #28]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	430a      	orrs	r2, r1
 8004222:	61da      	str	r2, [r3, #28]
      break;
 8004224:	e062      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68b9      	ldr	r1, [r7, #8]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fac9 	bl	80047c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	69da      	ldr	r2, [r3, #28]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	69d9      	ldr	r1, [r3, #28]
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	021a      	lsls	r2, r3, #8
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	61da      	str	r2, [r3, #28]
      break;
 8004266:	e041      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	4618      	mov	r0, r3
 8004270:	f000 fb18 	bl	80048a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0208 	orr.w	r2, r2, #8
 8004282:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 0204 	bic.w	r2, r2, #4
 8004292:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	691a      	ldr	r2, [r3, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042a6:	e021      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68b9      	ldr	r1, [r7, #8]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fb62 	bl	8004978 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	021a      	lsls	r2, r3, #8
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042e8:	e000      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80042ea:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop

08004308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a42      	ldr	r2, [pc, #264]	; (8004424 <TIM_Base_SetConfig+0x11c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d013      	beq.n	8004348 <TIM_Base_SetConfig+0x40>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004326:	d00f      	beq.n	8004348 <TIM_Base_SetConfig+0x40>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a3f      	ldr	r2, [pc, #252]	; (8004428 <TIM_Base_SetConfig+0x120>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d00b      	beq.n	8004348 <TIM_Base_SetConfig+0x40>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a3e      	ldr	r2, [pc, #248]	; (800442c <TIM_Base_SetConfig+0x124>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d007      	beq.n	8004348 <TIM_Base_SetConfig+0x40>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a3d      	ldr	r2, [pc, #244]	; (8004430 <TIM_Base_SetConfig+0x128>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d003      	beq.n	8004348 <TIM_Base_SetConfig+0x40>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a3c      	ldr	r2, [pc, #240]	; (8004434 <TIM_Base_SetConfig+0x12c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d108      	bne.n	800435a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800434e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a31      	ldr	r2, [pc, #196]	; (8004424 <TIM_Base_SetConfig+0x11c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01f      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004368:	d01b      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a2e      	ldr	r2, [pc, #184]	; (8004428 <TIM_Base_SetConfig+0x120>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d017      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a2d      	ldr	r2, [pc, #180]	; (800442c <TIM_Base_SetConfig+0x124>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d013      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a2c      	ldr	r2, [pc, #176]	; (8004430 <TIM_Base_SetConfig+0x128>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d00f      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2c      	ldr	r2, [pc, #176]	; (8004438 <TIM_Base_SetConfig+0x130>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d00b      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a2b      	ldr	r2, [pc, #172]	; (800443c <TIM_Base_SetConfig+0x134>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d007      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a2a      	ldr	r2, [pc, #168]	; (8004440 <TIM_Base_SetConfig+0x138>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d003      	beq.n	80043a2 <TIM_Base_SetConfig+0x9a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a25      	ldr	r2, [pc, #148]	; (8004434 <TIM_Base_SetConfig+0x12c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d108      	bne.n	80043b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	4313      	orrs	r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a12      	ldr	r2, [pc, #72]	; (8004424 <TIM_Base_SetConfig+0x11c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d013      	beq.n	8004408 <TIM_Base_SetConfig+0x100>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a13      	ldr	r2, [pc, #76]	; (8004430 <TIM_Base_SetConfig+0x128>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00f      	beq.n	8004408 <TIM_Base_SetConfig+0x100>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a13      	ldr	r2, [pc, #76]	; (8004438 <TIM_Base_SetConfig+0x130>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d00b      	beq.n	8004408 <TIM_Base_SetConfig+0x100>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a12      	ldr	r2, [pc, #72]	; (800443c <TIM_Base_SetConfig+0x134>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d007      	beq.n	8004408 <TIM_Base_SetConfig+0x100>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a11      	ldr	r2, [pc, #68]	; (8004440 <TIM_Base_SetConfig+0x138>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <TIM_Base_SetConfig+0x100>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <TIM_Base_SetConfig+0x12c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d103      	bne.n	8004410 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	615a      	str	r2, [r3, #20]
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800
 8004430:	40013400 	.word	0x40013400
 8004434:	40015000 	.word	0x40015000
 8004438:	40014000 	.word	0x40014000
 800443c:	40014400 	.word	0x40014400
 8004440:	40014800 	.word	0x40014800

08004444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004444:	b480      	push	{r7}
 8004446:	b087      	sub	sp, #28
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	f023 0201 	bic.w	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f023 0303 	bic.w	r3, r3, #3
 800447e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f023 0302 	bic.w	r3, r3, #2
 8004490:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4313      	orrs	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a30      	ldr	r2, [pc, #192]	; (8004560 <TIM_OC1_SetConfig+0x11c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d013      	beq.n	80044cc <TIM_OC1_SetConfig+0x88>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a2f      	ldr	r2, [pc, #188]	; (8004564 <TIM_OC1_SetConfig+0x120>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00f      	beq.n	80044cc <TIM_OC1_SetConfig+0x88>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a2e      	ldr	r2, [pc, #184]	; (8004568 <TIM_OC1_SetConfig+0x124>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d00b      	beq.n	80044cc <TIM_OC1_SetConfig+0x88>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a2d      	ldr	r2, [pc, #180]	; (800456c <TIM_OC1_SetConfig+0x128>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d007      	beq.n	80044cc <TIM_OC1_SetConfig+0x88>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a2c      	ldr	r2, [pc, #176]	; (8004570 <TIM_OC1_SetConfig+0x12c>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d003      	beq.n	80044cc <TIM_OC1_SetConfig+0x88>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a2b      	ldr	r2, [pc, #172]	; (8004574 <TIM_OC1_SetConfig+0x130>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d10c      	bne.n	80044e6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f023 0308 	bic.w	r3, r3, #8
 80044d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f023 0304 	bic.w	r3, r3, #4
 80044e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <TIM_OC1_SetConfig+0x11c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d013      	beq.n	8004516 <TIM_OC1_SetConfig+0xd2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <TIM_OC1_SetConfig+0x120>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00f      	beq.n	8004516 <TIM_OC1_SetConfig+0xd2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a1b      	ldr	r2, [pc, #108]	; (8004568 <TIM_OC1_SetConfig+0x124>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d00b      	beq.n	8004516 <TIM_OC1_SetConfig+0xd2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a1a      	ldr	r2, [pc, #104]	; (800456c <TIM_OC1_SetConfig+0x128>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d007      	beq.n	8004516 <TIM_OC1_SetConfig+0xd2>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a19      	ldr	r2, [pc, #100]	; (8004570 <TIM_OC1_SetConfig+0x12c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d003      	beq.n	8004516 <TIM_OC1_SetConfig+0xd2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a18      	ldr	r2, [pc, #96]	; (8004574 <TIM_OC1_SetConfig+0x130>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d111      	bne.n	800453a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800451c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	621a      	str	r2, [r3, #32]
}
 8004554:	bf00      	nop
 8004556:	371c      	adds	r7, #28
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	40012c00 	.word	0x40012c00
 8004564:	40013400 	.word	0x40013400
 8004568:	40014000 	.word	0x40014000
 800456c:	40014400 	.word	0x40014400
 8004570:	40014800 	.word	0x40014800
 8004574:	40015000 	.word	0x40015000

08004578 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	f023 0210 	bic.w	r2, r3, #16
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f023 0320 	bic.w	r3, r3, #32
 80045c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a2c      	ldr	r2, [pc, #176]	; (8004688 <TIM_OC2_SetConfig+0x110>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d007      	beq.n	80045ec <TIM_OC2_SetConfig+0x74>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a2b      	ldr	r2, [pc, #172]	; (800468c <TIM_OC2_SetConfig+0x114>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d003      	beq.n	80045ec <TIM_OC2_SetConfig+0x74>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a2a      	ldr	r2, [pc, #168]	; (8004690 <TIM_OC2_SetConfig+0x118>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d10d      	bne.n	8004608 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004606:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a1f      	ldr	r2, [pc, #124]	; (8004688 <TIM_OC2_SetConfig+0x110>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d013      	beq.n	8004638 <TIM_OC2_SetConfig+0xc0>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a1e      	ldr	r2, [pc, #120]	; (800468c <TIM_OC2_SetConfig+0x114>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00f      	beq.n	8004638 <TIM_OC2_SetConfig+0xc0>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a1e      	ldr	r2, [pc, #120]	; (8004694 <TIM_OC2_SetConfig+0x11c>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00b      	beq.n	8004638 <TIM_OC2_SetConfig+0xc0>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a1d      	ldr	r2, [pc, #116]	; (8004698 <TIM_OC2_SetConfig+0x120>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d007      	beq.n	8004638 <TIM_OC2_SetConfig+0xc0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a1c      	ldr	r2, [pc, #112]	; (800469c <TIM_OC2_SetConfig+0x124>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d003      	beq.n	8004638 <TIM_OC2_SetConfig+0xc0>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a17      	ldr	r2, [pc, #92]	; (8004690 <TIM_OC2_SetConfig+0x118>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d113      	bne.n	8004660 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800463e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004646:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	621a      	str	r2, [r3, #32]
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	40012c00 	.word	0x40012c00
 800468c:	40013400 	.word	0x40013400
 8004690:	40015000 	.word	0x40015000
 8004694:	40014000 	.word	0x40014000
 8004698:	40014400 	.word	0x40014400
 800469c:	40014800 	.word	0x40014800

080046a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0303 	bic.w	r3, r3, #3
 80046da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	021b      	lsls	r3, r3, #8
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a2b      	ldr	r2, [pc, #172]	; (80047ac <TIM_OC3_SetConfig+0x10c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d007      	beq.n	8004712 <TIM_OC3_SetConfig+0x72>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a2a      	ldr	r2, [pc, #168]	; (80047b0 <TIM_OC3_SetConfig+0x110>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d003      	beq.n	8004712 <TIM_OC3_SetConfig+0x72>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a29      	ldr	r2, [pc, #164]	; (80047b4 <TIM_OC3_SetConfig+0x114>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d10d      	bne.n	800472e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800472c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a1e      	ldr	r2, [pc, #120]	; (80047ac <TIM_OC3_SetConfig+0x10c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d013      	beq.n	800475e <TIM_OC3_SetConfig+0xbe>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a1d      	ldr	r2, [pc, #116]	; (80047b0 <TIM_OC3_SetConfig+0x110>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00f      	beq.n	800475e <TIM_OC3_SetConfig+0xbe>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a1d      	ldr	r2, [pc, #116]	; (80047b8 <TIM_OC3_SetConfig+0x118>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00b      	beq.n	800475e <TIM_OC3_SetConfig+0xbe>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a1c      	ldr	r2, [pc, #112]	; (80047bc <TIM_OC3_SetConfig+0x11c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d007      	beq.n	800475e <TIM_OC3_SetConfig+0xbe>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a1b      	ldr	r2, [pc, #108]	; (80047c0 <TIM_OC3_SetConfig+0x120>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d003      	beq.n	800475e <TIM_OC3_SetConfig+0xbe>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a16      	ldr	r2, [pc, #88]	; (80047b4 <TIM_OC3_SetConfig+0x114>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d113      	bne.n	8004786 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800476c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4313      	orrs	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	011b      	lsls	r3, r3, #4
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	4313      	orrs	r3, r2
 8004784:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	621a      	str	r2, [r3, #32]
}
 80047a0:	bf00      	nop
 80047a2:	371c      	adds	r7, #28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40013400 	.word	0x40013400
 80047b4:	40015000 	.word	0x40015000
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014800 	.word	0x40014800

080047c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004812:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	031b      	lsls	r3, r3, #12
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a1a      	ldr	r2, [pc, #104]	; (800488c <TIM_OC4_SetConfig+0xc8>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d013      	beq.n	8004850 <TIM_OC4_SetConfig+0x8c>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a19      	ldr	r2, [pc, #100]	; (8004890 <TIM_OC4_SetConfig+0xcc>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d00f      	beq.n	8004850 <TIM_OC4_SetConfig+0x8c>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a18      	ldr	r2, [pc, #96]	; (8004894 <TIM_OC4_SetConfig+0xd0>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00b      	beq.n	8004850 <TIM_OC4_SetConfig+0x8c>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a17      	ldr	r2, [pc, #92]	; (8004898 <TIM_OC4_SetConfig+0xd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d007      	beq.n	8004850 <TIM_OC4_SetConfig+0x8c>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a16      	ldr	r2, [pc, #88]	; (800489c <TIM_OC4_SetConfig+0xd8>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d003      	beq.n	8004850 <TIM_OC4_SetConfig+0x8c>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a15      	ldr	r2, [pc, #84]	; (80048a0 <TIM_OC4_SetConfig+0xdc>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d109      	bne.n	8004864 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004856:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	019b      	lsls	r3, r3, #6
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	621a      	str	r2, [r3, #32]
}
 800487e:	bf00      	nop
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40012c00 	.word	0x40012c00
 8004890:	40013400 	.word	0x40013400
 8004894:	40014000 	.word	0x40014000
 8004898:	40014400 	.word	0x40014400
 800489c:	40014800 	.word	0x40014800
 80048a0:	40015000 	.word	0x40015000

080048a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b087      	sub	sp, #28
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4313      	orrs	r3, r2
 80048e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80048e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	041b      	lsls	r3, r3, #16
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a19      	ldr	r2, [pc, #100]	; (8004960 <TIM_OC5_SetConfig+0xbc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <TIM_OC5_SetConfig+0x82>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a18      	ldr	r2, [pc, #96]	; (8004964 <TIM_OC5_SetConfig+0xc0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00f      	beq.n	8004926 <TIM_OC5_SetConfig+0x82>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a17      	ldr	r2, [pc, #92]	; (8004968 <TIM_OC5_SetConfig+0xc4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00b      	beq.n	8004926 <TIM_OC5_SetConfig+0x82>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a16      	ldr	r2, [pc, #88]	; (800496c <TIM_OC5_SetConfig+0xc8>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d007      	beq.n	8004926 <TIM_OC5_SetConfig+0x82>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a15      	ldr	r2, [pc, #84]	; (8004970 <TIM_OC5_SetConfig+0xcc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d003      	beq.n	8004926 <TIM_OC5_SetConfig+0x82>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a14      	ldr	r2, [pc, #80]	; (8004974 <TIM_OC5_SetConfig+0xd0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d109      	bne.n	800493a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800492c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	021b      	lsls	r3, r3, #8
 8004934:	697a      	ldr	r2, [r7, #20]
 8004936:	4313      	orrs	r3, r2
 8004938:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	621a      	str	r2, [r3, #32]
}
 8004954:	bf00      	nop
 8004956:	371c      	adds	r7, #28
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40013400 	.word	0x40013400
 8004968:	40014000 	.word	0x40014000
 800496c:	40014400 	.word	0x40014400
 8004970:	40014800 	.word	0x40014800
 8004974:	40015000 	.word	0x40015000

08004978 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	021b      	lsls	r3, r3, #8
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	051b      	lsls	r3, r3, #20
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a1a      	ldr	r2, [pc, #104]	; (8004a38 <TIM_OC6_SetConfig+0xc0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d013      	beq.n	80049fc <TIM_OC6_SetConfig+0x84>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a19      	ldr	r2, [pc, #100]	; (8004a3c <TIM_OC6_SetConfig+0xc4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d00f      	beq.n	80049fc <TIM_OC6_SetConfig+0x84>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <TIM_OC6_SetConfig+0xc8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00b      	beq.n	80049fc <TIM_OC6_SetConfig+0x84>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a17      	ldr	r2, [pc, #92]	; (8004a44 <TIM_OC6_SetConfig+0xcc>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d007      	beq.n	80049fc <TIM_OC6_SetConfig+0x84>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a16      	ldr	r2, [pc, #88]	; (8004a48 <TIM_OC6_SetConfig+0xd0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d003      	beq.n	80049fc <TIM_OC6_SetConfig+0x84>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <TIM_OC6_SetConfig+0xd4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d109      	bne.n	8004a10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	029b      	lsls	r3, r3, #10
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	621a      	str	r2, [r3, #32]
}
 8004a2a:	bf00      	nop
 8004a2c:	371c      	adds	r7, #28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	40013400 	.word	0x40013400
 8004a40:	40014000 	.word	0x40014000
 8004a44:	40014400 	.word	0x40014400
 8004a48:	40014800 	.word	0x40014800
 8004a4c:	40015000 	.word	0x40015000

08004a50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	2201      	movs	r2, #1
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a1a      	ldr	r2, [r3, #32]
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	43db      	mvns	r3, r3
 8004a72:	401a      	ands	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1a      	ldr	r2, [r3, #32]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 031f 	and.w	r3, r3, #31
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	fa01 f303 	lsl.w	r3, r1, r3
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	621a      	str	r2, [r3, #32]
}
 8004a8e:	bf00      	nop
 8004a90:	371c      	adds	r7, #28
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
	...

08004a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d101      	bne.n	8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e06d      	b.n	8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a30      	ldr	r2, [pc, #192]	; (8004b9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d009      	beq.n	8004af2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a2f      	ldr	r2, [pc, #188]	; (8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d004      	beq.n	8004af2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a2d      	ldr	r2, [pc, #180]	; (8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d108      	bne.n	8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004af8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a1e      	ldr	r2, [pc, #120]	; (8004b9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d01d      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b30:	d018      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a1c      	ldr	r2, [pc, #112]	; (8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d013      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a1a      	ldr	r2, [pc, #104]	; (8004bac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a15      	ldr	r2, [pc, #84]	; (8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a16      	ldr	r2, [pc, #88]	; (8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a11      	ldr	r2, [pc, #68]	; (8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d10c      	bne.n	8004b7e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	40012c00 	.word	0x40012c00
 8004ba0:	40013400 	.word	0x40013400
 8004ba4:	40015000 	.word	0x40015000
 8004ba8:	40000400 	.word	0x40000400
 8004bac:	40000800 	.word	0x40000800
 8004bb0:	40014000 	.word	0x40014000

08004bb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e040      	b.n	8004c48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fb ff58 	bl	8000a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2224      	movs	r2, #36	; 0x24
 8004be0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0201 	bic.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f82c 	bl	8004c50 <UART_SetConfig>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e022      	b.n	8004c48 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d002      	beq.n	8004c10 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fa3a 	bl	8005084 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fac1 	bl	80051c8 <UART_CheckIdleState>
 8004c46:	4603      	mov	r3, r0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69db      	ldr	r3, [r3, #28]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4bac      	ldr	r3, [pc, #688]	; (8004f30 <UART_SetConfig+0x2e0>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6812      	ldr	r2, [r2, #0]
 8004c86:	6939      	ldr	r1, [r7, #16]
 8004c88:	430b      	orrs	r3, r1
 8004c8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a9a      	ldr	r2, [pc, #616]	; (8004f34 <UART_SetConfig+0x2e4>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d121      	bne.n	8004d14 <UART_SetConfig+0xc4>
 8004cd0:	4b99      	ldr	r3, [pc, #612]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	f003 0303 	and.w	r3, r3, #3
 8004cd8:	2b03      	cmp	r3, #3
 8004cda:	d817      	bhi.n	8004d0c <UART_SetConfig+0xbc>
 8004cdc:	a201      	add	r2, pc, #4	; (adr r2, 8004ce4 <UART_SetConfig+0x94>)
 8004cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce2:	bf00      	nop
 8004ce4:	08004cf5 	.word	0x08004cf5
 8004ce8:	08004d01 	.word	0x08004d01
 8004cec:	08004d07 	.word	0x08004d07
 8004cf0:	08004cfb 	.word	0x08004cfb
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	77fb      	strb	r3, [r7, #31]
 8004cf8:	e0b2      	b.n	8004e60 <UART_SetConfig+0x210>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	77fb      	strb	r3, [r7, #31]
 8004cfe:	e0af      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d00:	2304      	movs	r3, #4
 8004d02:	77fb      	strb	r3, [r7, #31]
 8004d04:	e0ac      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d06:	2308      	movs	r3, #8
 8004d08:	77fb      	strb	r3, [r7, #31]
 8004d0a:	e0a9      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d0c:	2310      	movs	r3, #16
 8004d0e:	77fb      	strb	r3, [r7, #31]
 8004d10:	bf00      	nop
 8004d12:	e0a5      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a88      	ldr	r2, [pc, #544]	; (8004f3c <UART_SetConfig+0x2ec>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d123      	bne.n	8004d66 <UART_SetConfig+0x116>
 8004d1e:	4b86      	ldr	r3, [pc, #536]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d2a:	d012      	beq.n	8004d52 <UART_SetConfig+0x102>
 8004d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d30:	d802      	bhi.n	8004d38 <UART_SetConfig+0xe8>
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d007      	beq.n	8004d46 <UART_SetConfig+0xf6>
 8004d36:	e012      	b.n	8004d5e <UART_SetConfig+0x10e>
 8004d38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d3c:	d00c      	beq.n	8004d58 <UART_SetConfig+0x108>
 8004d3e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d42:	d003      	beq.n	8004d4c <UART_SetConfig+0xfc>
 8004d44:	e00b      	b.n	8004d5e <UART_SetConfig+0x10e>
 8004d46:	2300      	movs	r3, #0
 8004d48:	77fb      	strb	r3, [r7, #31]
 8004d4a:	e089      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	77fb      	strb	r3, [r7, #31]
 8004d50:	e086      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d52:	2304      	movs	r3, #4
 8004d54:	77fb      	strb	r3, [r7, #31]
 8004d56:	e083      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d58:	2308      	movs	r3, #8
 8004d5a:	77fb      	strb	r3, [r7, #31]
 8004d5c:	e080      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d5e:	2310      	movs	r3, #16
 8004d60:	77fb      	strb	r3, [r7, #31]
 8004d62:	bf00      	nop
 8004d64:	e07c      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a75      	ldr	r2, [pc, #468]	; (8004f40 <UART_SetConfig+0x2f0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d123      	bne.n	8004db8 <UART_SetConfig+0x168>
 8004d70:	4b71      	ldr	r3, [pc, #452]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d74:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004d78:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d7c:	d012      	beq.n	8004da4 <UART_SetConfig+0x154>
 8004d7e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d82:	d802      	bhi.n	8004d8a <UART_SetConfig+0x13a>
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <UART_SetConfig+0x148>
 8004d88:	e012      	b.n	8004db0 <UART_SetConfig+0x160>
 8004d8a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d8e:	d00c      	beq.n	8004daa <UART_SetConfig+0x15a>
 8004d90:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004d94:	d003      	beq.n	8004d9e <UART_SetConfig+0x14e>
 8004d96:	e00b      	b.n	8004db0 <UART_SetConfig+0x160>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	77fb      	strb	r3, [r7, #31]
 8004d9c:	e060      	b.n	8004e60 <UART_SetConfig+0x210>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	77fb      	strb	r3, [r7, #31]
 8004da2:	e05d      	b.n	8004e60 <UART_SetConfig+0x210>
 8004da4:	2304      	movs	r3, #4
 8004da6:	77fb      	strb	r3, [r7, #31]
 8004da8:	e05a      	b.n	8004e60 <UART_SetConfig+0x210>
 8004daa:	2308      	movs	r3, #8
 8004dac:	77fb      	strb	r3, [r7, #31]
 8004dae:	e057      	b.n	8004e60 <UART_SetConfig+0x210>
 8004db0:	2310      	movs	r3, #16
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	bf00      	nop
 8004db6:	e053      	b.n	8004e60 <UART_SetConfig+0x210>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a61      	ldr	r2, [pc, #388]	; (8004f44 <UART_SetConfig+0x2f4>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d123      	bne.n	8004e0a <UART_SetConfig+0x1ba>
 8004dc2:	4b5d      	ldr	r3, [pc, #372]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004dca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dce:	d012      	beq.n	8004df6 <UART_SetConfig+0x1a6>
 8004dd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dd4:	d802      	bhi.n	8004ddc <UART_SetConfig+0x18c>
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d007      	beq.n	8004dea <UART_SetConfig+0x19a>
 8004dda:	e012      	b.n	8004e02 <UART_SetConfig+0x1b2>
 8004ddc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004de0:	d00c      	beq.n	8004dfc <UART_SetConfig+0x1ac>
 8004de2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004de6:	d003      	beq.n	8004df0 <UART_SetConfig+0x1a0>
 8004de8:	e00b      	b.n	8004e02 <UART_SetConfig+0x1b2>
 8004dea:	2300      	movs	r3, #0
 8004dec:	77fb      	strb	r3, [r7, #31]
 8004dee:	e037      	b.n	8004e60 <UART_SetConfig+0x210>
 8004df0:	2302      	movs	r3, #2
 8004df2:	77fb      	strb	r3, [r7, #31]
 8004df4:	e034      	b.n	8004e60 <UART_SetConfig+0x210>
 8004df6:	2304      	movs	r3, #4
 8004df8:	77fb      	strb	r3, [r7, #31]
 8004dfa:	e031      	b.n	8004e60 <UART_SetConfig+0x210>
 8004dfc:	2308      	movs	r3, #8
 8004dfe:	77fb      	strb	r3, [r7, #31]
 8004e00:	e02e      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e02:	2310      	movs	r3, #16
 8004e04:	77fb      	strb	r3, [r7, #31]
 8004e06:	bf00      	nop
 8004e08:	e02a      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a4e      	ldr	r2, [pc, #312]	; (8004f48 <UART_SetConfig+0x2f8>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d123      	bne.n	8004e5c <UART_SetConfig+0x20c>
 8004e14:	4b48      	ldr	r3, [pc, #288]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e18:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004e1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e20:	d012      	beq.n	8004e48 <UART_SetConfig+0x1f8>
 8004e22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e26:	d802      	bhi.n	8004e2e <UART_SetConfig+0x1de>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <UART_SetConfig+0x1ec>
 8004e2c:	e012      	b.n	8004e54 <UART_SetConfig+0x204>
 8004e2e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004e32:	d00c      	beq.n	8004e4e <UART_SetConfig+0x1fe>
 8004e34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004e38:	d003      	beq.n	8004e42 <UART_SetConfig+0x1f2>
 8004e3a:	e00b      	b.n	8004e54 <UART_SetConfig+0x204>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	77fb      	strb	r3, [r7, #31]
 8004e40:	e00e      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e42:	2302      	movs	r3, #2
 8004e44:	77fb      	strb	r3, [r7, #31]
 8004e46:	e00b      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e48:	2304      	movs	r3, #4
 8004e4a:	77fb      	strb	r3, [r7, #31]
 8004e4c:	e008      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e4e:	2308      	movs	r3, #8
 8004e50:	77fb      	strb	r3, [r7, #31]
 8004e52:	e005      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e54:	2310      	movs	r3, #16
 8004e56:	77fb      	strb	r3, [r7, #31]
 8004e58:	bf00      	nop
 8004e5a:	e001      	b.n	8004e60 <UART_SetConfig+0x210>
 8004e5c:	2310      	movs	r3, #16
 8004e5e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e68:	f040 8090 	bne.w	8004f8c <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8004e6c:	7ffb      	ldrb	r3, [r7, #31]
 8004e6e:	2b08      	cmp	r3, #8
 8004e70:	d86c      	bhi.n	8004f4c <UART_SetConfig+0x2fc>
 8004e72:	a201      	add	r2, pc, #4	; (adr r2, 8004e78 <UART_SetConfig+0x228>)
 8004e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e78:	08004e9d 	.word	0x08004e9d
 8004e7c:	08004ebd 	.word	0x08004ebd
 8004e80:	08004edd 	.word	0x08004edd
 8004e84:	08004f4d 	.word	0x08004f4d
 8004e88:	08004ef9 	.word	0x08004ef9
 8004e8c:	08004f4d 	.word	0x08004f4d
 8004e90:	08004f4d 	.word	0x08004f4d
 8004e94:	08004f4d 	.word	0x08004f4d
 8004e98:	08004f19 	.word	0x08004f19
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e9c:	f7fe fd1a 	bl	80038d4 <HAL_RCC_GetPCLK1Freq>
 8004ea0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	005a      	lsls	r2, r3, #1
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	085b      	lsrs	r3, r3, #1
 8004eac:	441a      	add	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	61bb      	str	r3, [r7, #24]
        break;
 8004eba:	e04a      	b.n	8004f52 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ebc:	f7fe fd2c 	bl	8003918 <HAL_RCC_GetPCLK2Freq>
 8004ec0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	005a      	lsls	r2, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	085b      	lsrs	r3, r3, #1
 8004ecc:	441a      	add	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	61bb      	str	r3, [r7, #24]
        break;
 8004eda:	e03a      	b.n	8004f52 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	085b      	lsrs	r3, r3, #1
 8004ee2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004ee6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6852      	ldr	r2, [r2, #4]
 8004eee:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	61bb      	str	r3, [r7, #24]
        break;
 8004ef6:	e02c      	b.n	8004f52 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ef8:	f7fe fc76 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 8004efc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	005a      	lsls	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	085b      	lsrs	r3, r3, #1
 8004f08:	441a      	add	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	61bb      	str	r3, [r7, #24]
        break;
 8004f16:	e01c      	b.n	8004f52 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	085b      	lsrs	r3, r3, #1
 8004f1e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	61bb      	str	r3, [r7, #24]
        break;
 8004f2e:	e010      	b.n	8004f52 <UART_SetConfig+0x302>
 8004f30:	efff69f3 	.word	0xefff69f3
 8004f34:	40013800 	.word	0x40013800
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	40004400 	.word	0x40004400
 8004f40:	40004800 	.word	0x40004800
 8004f44:	40004c00 	.word	0x40004c00
 8004f48:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	75fb      	strb	r3, [r7, #23]
        break;
 8004f50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	2b0f      	cmp	r3, #15
 8004f56:	d916      	bls.n	8004f86 <UART_SetConfig+0x336>
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f5e:	d212      	bcs.n	8004f86 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	f023 030f 	bic.w	r3, r3, #15
 8004f68:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	085b      	lsrs	r3, r3, #1
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	897b      	ldrh	r3, [r7, #10]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	897a      	ldrh	r2, [r7, #10]
 8004f82:	60da      	str	r2, [r3, #12]
 8004f84:	e072      	b.n	800506c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	75fb      	strb	r3, [r7, #23]
 8004f8a:	e06f      	b.n	800506c <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8004f8c:	7ffb      	ldrb	r3, [r7, #31]
 8004f8e:	2b08      	cmp	r3, #8
 8004f90:	d85b      	bhi.n	800504a <UART_SetConfig+0x3fa>
 8004f92:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <UART_SetConfig+0x348>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fbd 	.word	0x08004fbd
 8004f9c:	08004fdb 	.word	0x08004fdb
 8004fa0:	08004ff9 	.word	0x08004ff9
 8004fa4:	0800504b 	.word	0x0800504b
 8004fa8:	08005015 	.word	0x08005015
 8004fac:	0800504b 	.word	0x0800504b
 8004fb0:	0800504b 	.word	0x0800504b
 8004fb4:	0800504b 	.word	0x0800504b
 8004fb8:	08005033 	.word	0x08005033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7fe fc8a 	bl	80038d4 <HAL_RCC_GetPCLK1Freq>
 8004fc0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	085a      	lsrs	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	441a      	add	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	61bb      	str	r3, [r7, #24]
        break;
 8004fd8:	e03a      	b.n	8005050 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fda:	f7fe fc9d 	bl	8003918 <HAL_RCC_GetPCLK2Freq>
 8004fde:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	085a      	lsrs	r2, r3, #1
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	441a      	add	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	61bb      	str	r3, [r7, #24]
        break;
 8004ff6:	e02b      	b.n	8005050 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	085b      	lsrs	r3, r3, #1
 8004ffe:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8005002:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6852      	ldr	r2, [r2, #4]
 800500a:	fbb3 f3f2 	udiv	r3, r3, r2
 800500e:	b29b      	uxth	r3, r3
 8005010:	61bb      	str	r3, [r7, #24]
        break;
 8005012:	e01d      	b.n	8005050 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005014:	f7fe fbe8 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 8005018:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	085a      	lsrs	r2, r3, #1
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	441a      	add	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	fbb2 f3f3 	udiv	r3, r2, r3
 800502c:	b29b      	uxth	r3, r3
 800502e:	61bb      	str	r3, [r7, #24]
        break;
 8005030:	e00e      	b.n	8005050 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	085b      	lsrs	r3, r3, #1
 8005038:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	fbb2 f3f3 	udiv	r3, r2, r3
 8005044:	b29b      	uxth	r3, r3
 8005046:	61bb      	str	r3, [r7, #24]
        break;
 8005048:	e002      	b.n	8005050 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	75fb      	strb	r3, [r7, #23]
        break;
 800504e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	2b0f      	cmp	r3, #15
 8005054:	d908      	bls.n	8005068 <UART_SetConfig+0x418>
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800505c:	d204      	bcs.n	8005068 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	60da      	str	r2, [r3, #12]
 8005066:	e001      	b.n	800506c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005078:	7dfb      	ldrb	r3, [r7, #23]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3720      	adds	r7, #32
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop

08005084 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	430a      	orrs	r2, r1
 80050ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	f003 0304 	and.w	r3, r3, #4
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	f003 0308 	and.w	r3, r3, #8
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	f003 0320 	and.w	r3, r3, #32
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005160:	2b00      	cmp	r3, #0
 8005162:	d01a      	beq.n	800519a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005182:	d10a      	bne.n	800519a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	605a      	str	r2, [r3, #4]
  }
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80051d6:	f7fb fd1f 	bl	8000c18 <HAL_GetTick>
 80051da:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0308 	and.w	r3, r3, #8
 80051e6:	2b08      	cmp	r3, #8
 80051e8:	d10e      	bne.n	8005208 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f82a 	bl	8005252 <UART_WaitOnFlagUntilTimeout>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e020      	b.n	800524a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	2b04      	cmp	r3, #4
 8005214:	d10e      	bne.n	8005234 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005216:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f814 	bl	8005252 <UART_WaitOnFlagUntilTimeout>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e00a      	b.n	800524a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b084      	sub	sp, #16
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	603b      	str	r3, [r7, #0]
 800525e:	4613      	mov	r3, r2
 8005260:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005262:	e05d      	b.n	8005320 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800526a:	d059      	beq.n	8005320 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800526c:	f7fb fcd4 	bl	8000c18 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	429a      	cmp	r2, r3
 800527a:	d302      	bcc.n	8005282 <UART_WaitOnFlagUntilTimeout+0x30>
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d11b      	bne.n	80052ba <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005290:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 0201 	bic.w	r2, r2, #1
 80052a0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2220      	movs	r2, #32
 80052a6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e042      	b.n	8005340 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d02b      	beq.n	8005320 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052d6:	d123      	bne.n	8005320 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052e0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80052f0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 0201 	bic.w	r2, r2, #1
 8005300:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2220      	movs	r2, #32
 8005306:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2220      	movs	r2, #32
 800530c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2220      	movs	r2, #32
 8005312:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e00f      	b.n	8005340 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	69da      	ldr	r2, [r3, #28]
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	4013      	ands	r3, r2
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	429a      	cmp	r2, r3
 800532e:	bf0c      	ite	eq
 8005330:	2301      	moveq	r3, #1
 8005332:	2300      	movne	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	461a      	mov	r2, r3
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	429a      	cmp	r2, r3
 800533c:	d092      	beq.n	8005264 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8005350:	4b05      	ldr	r3, [pc, #20]	; (8005368 <LL_EXTI_EnableIT_0_31+0x20>)
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	4904      	ldr	r1, [pc, #16]	; (8005368 <LL_EXTI_EnableIT_0_31+0x20>)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4313      	orrs	r3, r2
 800535a:	600b      	str	r3, [r1, #0]
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	40010400 	.word	0x40010400

0800536c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005374:	4b05      	ldr	r3, [pc, #20]	; (800538c <LL_EXTI_EnableIT_32_63+0x20>)
 8005376:	6a1a      	ldr	r2, [r3, #32]
 8005378:	4904      	ldr	r1, [pc, #16]	; (800538c <LL_EXTI_EnableIT_32_63+0x20>)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4313      	orrs	r3, r2
 800537e:	620b      	str	r3, [r1, #32]
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	40010400 	.word	0x40010400

08005390 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8005398:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <LL_EXTI_DisableIT_0_31+0x24>)
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	43db      	mvns	r3, r3
 80053a0:	4904      	ldr	r1, [pc, #16]	; (80053b4 <LL_EXTI_DisableIT_0_31+0x24>)
 80053a2:	4013      	ands	r3, r2
 80053a4:	600b      	str	r3, [r1, #0]
}
 80053a6:	bf00      	nop
 80053a8:	370c      	adds	r7, #12
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	40010400 	.word	0x40010400

080053b8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80053c0:	4b06      	ldr	r3, [pc, #24]	; (80053dc <LL_EXTI_DisableIT_32_63+0x24>)
 80053c2:	6a1a      	ldr	r2, [r3, #32]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	43db      	mvns	r3, r3
 80053c8:	4904      	ldr	r1, [pc, #16]	; (80053dc <LL_EXTI_DisableIT_32_63+0x24>)
 80053ca:	4013      	ands	r3, r2
 80053cc:	620b      	str	r3, [r1, #32]
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010400 	.word	0x40010400

080053e0 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80053e8:	4b05      	ldr	r3, [pc, #20]	; (8005400 <LL_EXTI_EnableEvent_0_31+0x20>)
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	4904      	ldr	r1, [pc, #16]	; (8005400 <LL_EXTI_EnableEvent_0_31+0x20>)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	604b      	str	r3, [r1, #4]

}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	40010400 	.word	0x40010400

08005404 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800540c:	4b05      	ldr	r3, [pc, #20]	; (8005424 <LL_EXTI_EnableEvent_32_63+0x20>)
 800540e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005410:	4904      	ldr	r1, [pc, #16]	; (8005424 <LL_EXTI_EnableEvent_32_63+0x20>)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4313      	orrs	r3, r2
 8005416:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr
 8005424:	40010400 	.word	0x40010400

08005428 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8005430:	4b06      	ldr	r3, [pc, #24]	; (800544c <LL_EXTI_DisableEvent_0_31+0x24>)
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	43db      	mvns	r3, r3
 8005438:	4904      	ldr	r1, [pc, #16]	; (800544c <LL_EXTI_DisableEvent_0_31+0x24>)
 800543a:	4013      	ands	r3, r2
 800543c:	604b      	str	r3, [r1, #4]
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40010400 	.word	0x40010400

08005450 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8005458:	4b06      	ldr	r3, [pc, #24]	; (8005474 <LL_EXTI_DisableEvent_32_63+0x24>)
 800545a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	43db      	mvns	r3, r3
 8005460:	4904      	ldr	r1, [pc, #16]	; (8005474 <LL_EXTI_DisableEvent_32_63+0x24>)
 8005462:	4013      	ands	r3, r2
 8005464:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	40010400 	.word	0x40010400

08005478 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8005480:	4b05      	ldr	r3, [pc, #20]	; (8005498 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	4904      	ldr	r1, [pc, #16]	; (8005498 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4313      	orrs	r3, r2
 800548a:	608b      	str	r3, [r1, #8]

}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr
 8005498:	40010400 	.word	0x40010400

0800549c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80054a4:	4b05      	ldr	r3, [pc, #20]	; (80054bc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80054a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054a8:	4904      	ldr	r1, [pc, #16]	; (80054bc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	628b      	str	r3, [r1, #40]	; 0x28
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	40010400 	.word	0x40010400

080054c0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80054c8:	4b06      	ldr	r3, [pc, #24]	; (80054e4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	4904      	ldr	r1, [pc, #16]	; (80054e4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80054d2:	4013      	ands	r3, r2
 80054d4:	608b      	str	r3, [r1, #8]

}
 80054d6:	bf00      	nop
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	40010400 	.word	0x40010400

080054e8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80054f0:	4b06      	ldr	r3, [pc, #24]	; (800550c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80054f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	43db      	mvns	r3, r3
 80054f8:	4904      	ldr	r1, [pc, #16]	; (800550c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	628b      	str	r3, [r1, #40]	; 0x28
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	40010400 	.word	0x40010400

08005510 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8005518:	4b05      	ldr	r3, [pc, #20]	; (8005530 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	4904      	ldr	r1, [pc, #16]	; (8005530 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4313      	orrs	r3, r2
 8005522:	60cb      	str	r3, [r1, #12]
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	40010400 	.word	0x40010400

08005534 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800553c:	4b05      	ldr	r3, [pc, #20]	; (8005554 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800553e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005540:	4904      	ldr	r1, [pc, #16]	; (8005554 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4313      	orrs	r3, r2
 8005546:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	40010400 	.word	0x40010400

08005558 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8005560:	4b06      	ldr	r3, [pc, #24]	; (800557c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	43db      	mvns	r3, r3
 8005568:	4904      	ldr	r1, [pc, #16]	; (800557c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800556a:	4013      	ands	r3, r2
 800556c:	60cb      	str	r3, [r1, #12]
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	40010400 	.word	0x40010400

08005580 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8005588:	4b06      	ldr	r3, [pc, #24]	; (80055a4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800558a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	43db      	mvns	r3, r3
 8005590:	4904      	ldr	r1, [pc, #16]	; (80055a4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8005592:	4013      	ands	r3, r2
 8005594:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40010400 	.word	0x40010400

080055a8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80055b0:	2300      	movs	r3, #0
 80055b2:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7a1b      	ldrb	r3, [r3, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 80c2 	beq.w	8005742 <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d05b      	beq.n	800567e <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	7a5b      	ldrb	r3, [r3, #9]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d00e      	beq.n	80055ec <LL_EXTI_Init+0x44>
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d017      	beq.n	8005602 <LL_EXTI_Init+0x5a>
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d120      	bne.n	8005618 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff24 	bl	8005428 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff feaf 	bl	8005348 <LL_EXTI_EnableIT_0_31>
          break;
 80055ea:	e018      	b.n	800561e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff fecd 	bl	8005390 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7ff fef0 	bl	80053e0 <LL_EXTI_EnableEvent_0_31>
          break;
 8005600:	e00d      	b.n	800561e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff fe9e 	bl	8005348 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff fee5 	bl	80053e0 <LL_EXTI_EnableEvent_0_31>
          break;
 8005616:	e002      	b.n	800561e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	73fb      	strb	r3, [r7, #15]
          break;
 800561c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	7a9b      	ldrb	r3, [r3, #10]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d02b      	beq.n	800567e <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	7a9b      	ldrb	r3, [r3, #10]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d00e      	beq.n	800564c <LL_EXTI_Init+0xa4>
 800562e:	2b03      	cmp	r3, #3
 8005630:	d017      	beq.n	8005662 <LL_EXTI_Init+0xba>
 8005632:	2b01      	cmp	r3, #1
 8005634:	d120      	bne.n	8005678 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff ff8c 	bl	8005558 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4618      	mov	r0, r3
 8005646:	f7ff ff17 	bl	8005478 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800564a:	e019      	b.n	8005680 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f7ff ff35 	bl	80054c0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff ff58 	bl	8005510 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8005660:	e00e      	b.n	8005680 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff ff06 	bl	8005478 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff ff4d 	bl	8005510 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8005676:	e003      	b.n	8005680 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	73fb      	strb	r3, [r7, #15]
            break;
 800567c:	e000      	b.n	8005680 <LL_EXTI_Init+0xd8>
        }
      }
 800567e:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d071      	beq.n	800576c <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	7a5b      	ldrb	r3, [r3, #9]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d00e      	beq.n	80056ae <LL_EXTI_Init+0x106>
 8005690:	2b02      	cmp	r3, #2
 8005692:	d017      	beq.n	80056c4 <LL_EXTI_Init+0x11c>
 8005694:	2b00      	cmp	r3, #0
 8005696:	d120      	bne.n	80056da <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff fed7 	bl	8005450 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fe60 	bl	800536c <LL_EXTI_EnableIT_32_63>
          break;
 80056ac:	e018      	b.n	80056e0 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7ff fe80 	bl	80053b8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fea1 	bl	8005404 <LL_EXTI_EnableEvent_32_63>
          break;
 80056c2:	e00d      	b.n	80056e0 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff fe4f 	bl	800536c <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff fe96 	bl	8005404 <LL_EXTI_EnableEvent_32_63>
          break;
 80056d8:	e002      	b.n	80056e0 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	73fb      	strb	r3, [r7, #15]
          break;
 80056de:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	7a9b      	ldrb	r3, [r3, #10]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d041      	beq.n	800576c <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	7a9b      	ldrb	r3, [r3, #10]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d00e      	beq.n	800570e <LL_EXTI_Init+0x166>
 80056f0:	2b03      	cmp	r3, #3
 80056f2:	d017      	beq.n	8005724 <LL_EXTI_Init+0x17c>
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d120      	bne.n	800573a <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7ff ff3f 	bl	8005580 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	4618      	mov	r0, r3
 8005708:	f7ff fec8 	bl	800549c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800570c:	e02f      	b.n	800576e <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff fee8 	bl	80054e8 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	4618      	mov	r0, r3
 800571e:	f7ff ff09 	bl	8005534 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8005722:	e024      	b.n	800576e <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	4618      	mov	r0, r3
 800572a:	f7ff feb7 	bl	800549c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fefe 	bl	8005534 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8005738:	e019      	b.n	800576e <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	73fb      	strb	r3, [r7, #15]
            break;
 800573e:	bf00      	nop
 8005740:	e015      	b.n	800576e <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4618      	mov	r0, r3
 8005748:	f7ff fe22 	bl	8005390 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff fe69 	bl	8005428 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	4618      	mov	r0, r3
 800575c:	f7ff fe2c 	bl	80053b8 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff fe73 	bl	8005450 <LL_EXTI_DisableEvent_32_63>
 800576a:	e000      	b.n	800576e <LL_EXTI_Init+0x1c6>
      }
 800576c:	bf00      	nop
#endif
  }
  return status;
 800576e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <LL_GPIO_SetPinMode>:
{
 8005778:	b480      	push	{r7}
 800577a:	b089      	sub	sp, #36	; 0x24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	fa93 f3a3 	rbit	r3, r3
 8005792:	613b      	str	r3, [r7, #16]
  return result;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	fab3 f383 	clz	r3, r3
 800579a:	b2db      	uxtb	r3, r3
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	2103      	movs	r1, #3
 80057a0:	fa01 f303 	lsl.w	r3, r1, r3
 80057a4:	43db      	mvns	r3, r3
 80057a6:	401a      	ands	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	fa93 f3a3 	rbit	r3, r3
 80057b2:	61bb      	str	r3, [r7, #24]
  return result;
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	fab3 f383 	clz	r3, r3
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	fa01 f303 	lsl.w	r3, r1, r3
 80057c4:	431a      	orrs	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	601a      	str	r2, [r3, #0]
}
 80057ca:	bf00      	nop
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <LL_GPIO_SetPinOutputType>:
{
 80057d6:	b480      	push	{r7}
 80057d8:	b085      	sub	sp, #20
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	43db      	mvns	r3, r3
 80057ea:	401a      	ands	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	fb01 f303 	mul.w	r3, r1, r3
 80057f4:	431a      	orrs	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	605a      	str	r2, [r3, #4]
}
 80057fa:	bf00      	nop
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <LL_GPIO_SetPinSpeed>:
{
 8005806:	b480      	push	{r7}
 8005808:	b089      	sub	sp, #36	; 0x24
 800580a:	af00      	add	r7, sp, #0
 800580c:	60f8      	str	r0, [r7, #12]
 800580e:	60b9      	str	r1, [r7, #8]
 8005810:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	689a      	ldr	r2, [r3, #8]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	fa93 f3a3 	rbit	r3, r3
 8005820:	613b      	str	r3, [r7, #16]
  return result;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	fab3 f383 	clz	r3, r3
 8005828:	b2db      	uxtb	r3, r3
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	2103      	movs	r1, #3
 800582e:	fa01 f303 	lsl.w	r3, r1, r3
 8005832:	43db      	mvns	r3, r3
 8005834:	401a      	ands	r2, r3
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	fa93 f3a3 	rbit	r3, r3
 8005840:	61bb      	str	r3, [r7, #24]
  return result;
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	fab3 f383 	clz	r3, r3
 8005848:	b2db      	uxtb	r3, r3
 800584a:	005b      	lsls	r3, r3, #1
 800584c:	6879      	ldr	r1, [r7, #4]
 800584e:	fa01 f303 	lsl.w	r3, r1, r3
 8005852:	431a      	orrs	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	609a      	str	r2, [r3, #8]
}
 8005858:	bf00      	nop
 800585a:	3724      	adds	r7, #36	; 0x24
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <LL_GPIO_SetPinPull>:
{
 8005864:	b480      	push	{r7}
 8005866:	b089      	sub	sp, #36	; 0x24
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	fa93 f3a3 	rbit	r3, r3
 800587e:	613b      	str	r3, [r7, #16]
  return result;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	fab3 f383 	clz	r3, r3
 8005886:	b2db      	uxtb	r3, r3
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	2103      	movs	r1, #3
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	43db      	mvns	r3, r3
 8005892:	401a      	ands	r2, r3
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	fa93 f3a3 	rbit	r3, r3
 800589e:	61bb      	str	r3, [r7, #24]
  return result;
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	fab3 f383 	clz	r3, r3
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	fa01 f303 	lsl.w	r3, r1, r3
 80058b0:	431a      	orrs	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	60da      	str	r2, [r3, #12]
}
 80058b6:	bf00      	nop
 80058b8:	3724      	adds	r7, #36	; 0x24
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr

080058c2 <LL_GPIO_SetAFPin_0_7>:
{
 80058c2:	b480      	push	{r7}
 80058c4:	b089      	sub	sp, #36	; 0x24
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	60f8      	str	r0, [r7, #12]
 80058ca:	60b9      	str	r1, [r7, #8]
 80058cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6a1a      	ldr	r2, [r3, #32]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	fa93 f3a3 	rbit	r3, r3
 80058dc:	613b      	str	r3, [r7, #16]
  return result;
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	fab3 f383 	clz	r3, r3
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	210f      	movs	r1, #15
 80058ea:	fa01 f303 	lsl.w	r3, r1, r3
 80058ee:	43db      	mvns	r3, r3
 80058f0:	401a      	ands	r2, r3
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	fa93 f3a3 	rbit	r3, r3
 80058fc:	61bb      	str	r3, [r7, #24]
  return result;
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	fab3 f383 	clz	r3, r3
 8005904:	b2db      	uxtb	r3, r3
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	6879      	ldr	r1, [r7, #4]
 800590a:	fa01 f303 	lsl.w	r3, r1, r3
 800590e:	431a      	orrs	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	621a      	str	r2, [r3, #32]
}
 8005914:	bf00      	nop
 8005916:	3724      	adds	r7, #36	; 0x24
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <LL_GPIO_SetAFPin_8_15>:
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	; 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	0a1b      	lsrs	r3, r3, #8
 8005934:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	fa93 f3a3 	rbit	r3, r3
 800593c:	613b      	str	r3, [r7, #16]
  return result;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	fab3 f383 	clz	r3, r3
 8005944:	b2db      	uxtb	r3, r3
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	210f      	movs	r1, #15
 800594a:	fa01 f303 	lsl.w	r3, r1, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	401a      	ands	r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	0a1b      	lsrs	r3, r3, #8
 8005956:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	fa93 f3a3 	rbit	r3, r3
 800595e:	61bb      	str	r3, [r7, #24]
  return result;
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b2db      	uxtb	r3, r3
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	fa01 f303 	lsl.w	r3, r1, r3
 8005970:	431a      	orrs	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005976:	bf00      	nop
 8005978:	3724      	adds	r7, #36	; 0x24
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b088      	sub	sp, #32
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
 800598a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	fa93 f3a3 	rbit	r3, r3
 8005998:	613b      	str	r3, [r7, #16]
  return result;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	fab3 f383 	clz	r3, r3
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80059a4:	e049      	b.n	8005a3a <LL_GPIO_Init+0xb8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	2101      	movs	r1, #1
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	fa01 f303 	lsl.w	r3, r1, r3
 80059b2:	4013      	ands	r3, r2
 80059b4:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d03b      	beq.n	8005a34 <LL_GPIO_Init+0xb2>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	461a      	mov	r2, r3
 80059c2:	69b9      	ldr	r1, [r7, #24]
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f7ff fed7 	bl	8005778 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d003      	beq.n	80059da <LL_GPIO_Init+0x58>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d106      	bne.n	80059e8 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	461a      	mov	r2, r3
 80059e0:	69b9      	ldr	r1, [r7, #24]
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7ff ff0f 	bl	8005806 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	461a      	mov	r2, r3
 80059ee:	69b9      	ldr	r1, [r7, #24]
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f7ff ff37 	bl	8005864 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d11a      	bne.n	8005a34 <LL_GPIO_Init+0xb2>
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	fa93 f3a3 	rbit	r3, r3
 8005a08:	60bb      	str	r3, [r7, #8]
  return result;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005a0c:	fab3 f383 	clz	r3, r3
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2b07      	cmp	r3, #7
 8005a14:	d807      	bhi.n	8005a26 <LL_GPIO_Init+0xa4>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	69b9      	ldr	r1, [r7, #24]
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7ff ff4f 	bl	80058c2 <LL_GPIO_SetAFPin_0_7>
 8005a24:	e006      	b.n	8005a34 <LL_GPIO_Init+0xb2>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	69b9      	ldr	r1, [r7, #24]
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff ff76 	bl	8005920 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	3301      	adds	r3, #1
 8005a38:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	fa22 f303 	lsr.w	r3, r2, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1ae      	bne.n	80059a6 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d003      	beq.n	8005a58 <LL_GPIO_Init+0xd6>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d107      	bne.n	8005a68 <LL_GPIO_Init+0xe6>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	6819      	ldr	r1, [r3, #0]
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	461a      	mov	r2, r3
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff feb7 	bl	80057d6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3720      	adds	r7, #32
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <__libc_init_array>:
 8005a74:	b570      	push	{r4, r5, r6, lr}
 8005a76:	4e0d      	ldr	r6, [pc, #52]	; (8005aac <__libc_init_array+0x38>)
 8005a78:	4c0d      	ldr	r4, [pc, #52]	; (8005ab0 <__libc_init_array+0x3c>)
 8005a7a:	1ba4      	subs	r4, r4, r6
 8005a7c:	10a4      	asrs	r4, r4, #2
 8005a7e:	2500      	movs	r5, #0
 8005a80:	42a5      	cmp	r5, r4
 8005a82:	d109      	bne.n	8005a98 <__libc_init_array+0x24>
 8005a84:	4e0b      	ldr	r6, [pc, #44]	; (8005ab4 <__libc_init_array+0x40>)
 8005a86:	4c0c      	ldr	r4, [pc, #48]	; (8005ab8 <__libc_init_array+0x44>)
 8005a88:	f000 f820 	bl	8005acc <_init>
 8005a8c:	1ba4      	subs	r4, r4, r6
 8005a8e:	10a4      	asrs	r4, r4, #2
 8005a90:	2500      	movs	r5, #0
 8005a92:	42a5      	cmp	r5, r4
 8005a94:	d105      	bne.n	8005aa2 <__libc_init_array+0x2e>
 8005a96:	bd70      	pop	{r4, r5, r6, pc}
 8005a98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a9c:	4798      	blx	r3
 8005a9e:	3501      	adds	r5, #1
 8005aa0:	e7ee      	b.n	8005a80 <__libc_init_array+0xc>
 8005aa2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005aa6:	4798      	blx	r3
 8005aa8:	3501      	adds	r5, #1
 8005aaa:	e7f2      	b.n	8005a92 <__libc_init_array+0x1e>
 8005aac:	08005b1c 	.word	0x08005b1c
 8005ab0:	08005b1c 	.word	0x08005b1c
 8005ab4:	08005b1c 	.word	0x08005b1c
 8005ab8:	08005b20 	.word	0x08005b20

08005abc <memset>:
 8005abc:	4402      	add	r2, r0
 8005abe:	4603      	mov	r3, r0
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d100      	bne.n	8005ac6 <memset+0xa>
 8005ac4:	4770      	bx	lr
 8005ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8005aca:	e7f9      	b.n	8005ac0 <memset+0x4>

08005acc <_init>:
 8005acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ace:	bf00      	nop
 8005ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad2:	bc08      	pop	{r3}
 8005ad4:	469e      	mov	lr, r3
 8005ad6:	4770      	bx	lr

08005ad8 <_fini>:
 8005ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ada:	bf00      	nop
 8005adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ade:	bc08      	pop	{r3}
 8005ae0:	469e      	mov	lr, r3
 8005ae2:	4770      	bx	lr
