
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ac64  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a8  20000000  0000ac64  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002270  200001a8  0000ae0c  000181a8  2**2
                  ALLOC
  3 .stack        00002000  20002418  0000d07c  000181a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00040198  00000000  00000000  0001822b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000561a  00000000  00000000  000583c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000bc18  00000000  00000000  0005d9dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000898  00000000  00000000  000695f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ce8  00000000  00000000  00069e8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e076  00000000  00000000  0006ab75  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000181f5  00000000  00000000  00088beb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088731  00000000  00000000  000a0de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002674  00000000  00000000  00129514  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20004418 	.word	0x20004418
       4:	0000333d 	.word	0x0000333d
       8:	00003339 	.word	0x00003339
       c:	00003339 	.word	0x00003339
	...
      2c:	00003339 	.word	0x00003339
	...
      38:	00003339 	.word	0x00003339
      3c:	00003339 	.word	0x00003339
      40:	00003339 	.word	0x00003339
      44:	00003339 	.word	0x00003339
      48:	00003339 	.word	0x00003339
      4c:	00003339 	.word	0x00003339
      50:	00003339 	.word	0x00003339
      54:	00003339 	.word	0x00003339
      58:	00003339 	.word	0x00003339
      5c:	00003339 	.word	0x00003339
      60:	00003339 	.word	0x00003339
      64:	00002add 	.word	0x00002add
      68:	00002aed 	.word	0x00002aed
      6c:	00002afd 	.word	0x00002afd
      70:	00002b0d 	.word	0x00002b0d
      74:	00003339 	.word	0x00003339
      78:	00003339 	.word	0x00003339
      7c:	00003339 	.word	0x00003339
      80:	00003339 	.word	0x00003339
      84:	00003339 	.word	0x00003339
      88:	00001679 	.word	0x00001679
      8c:	00001689 	.word	0x00001689
      90:	00001699 	.word	0x00001699
      94:	00003339 	.word	0x00003339
      98:	00003339 	.word	0x00003339
      9c:	00003339 	.word	0x00003339
      a0:	00003339 	.word	0x00003339
      a4:	00003339 	.word	0x00003339
      a8:	00003339 	.word	0x00003339
      ac:	00003339 	.word	0x00003339

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a8 	.word	0x200001a8
      d0:	00000000 	.word	0x00000000
      d4:	0000ac64 	.word	0x0000ac64

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000ac64 	.word	0x0000ac64
     104:	200001ac 	.word	0x200001ac
     108:	0000ac64 	.word	0x0000ac64
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000210 	.word	0x20000210
     14c:	20000a4c 	.word	0x20000a4c
     150:	00002585 	.word	0x00002585
     154:	41004400 	.word	0x41004400
     158:	00002671 	.word	0x00002671

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00002b1d 	.word	0x00002b1d
     2f8:	000030f1 	.word	0x000030f1
     2fc:	000f4240 	.word	0x000f4240
     300:	000078fd 	.word	0x000078fd
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a4c 	.word	0x20000a4c
     310:	00002b85 	.word	0x00002b85
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000210 	.word	0x20000210
     328:	42000c00 	.word	0x42000c00
     32c:	0000236d 	.word	0x0000236d
     330:	00002ab1 	.word	0x00002ab1
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	2000024c 	.word	0x2000024c
     340:	000036df 	.word	0x000036df

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000210 	.word	0x20000210
     380:	20000a4c 	.word	0x20000a4c
     384:	00002585 	.word	0x00002585
     388:	41004400 	.word	0x41004400
     38c:	00002671 	.word	0x00002671

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000210 	.word	0x20000210
     3d0:	20000a4c 	.word	0x20000a4c
     3d4:	00002585 	.word	0x00002585
     3d8:	00000111 	.word	0x00000111
     3dc:	2000064c 	.word	0x2000064c
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000210 	.word	0x20000210
     424:	20000a4c 	.word	0x20000a4c
     428:	00002585 	.word	0x00002585
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     434:	b5f0      	push	{r4, r5, r6, r7, lr}
     436:	465f      	mov	r7, fp
     438:	4656      	mov	r6, sl
     43a:	464d      	mov	r5, r9
     43c:	4644      	mov	r4, r8
     43e:	b4f0      	push	{r4, r5, r6, r7}
     440:	b091      	sub	sp, #68	; 0x44
     442:	1c05      	adds	r5, r0, #0
     444:	1c0c      	adds	r4, r1, #0
     446:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     448:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     44a:	1c08      	adds	r0, r1, #0
     44c:	4bad      	ldr	r3, [pc, #692]	; (704 <usart_init+0x2d0>)
     44e:	4798      	blx	r3
     450:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     452:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     454:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     456:	07d9      	lsls	r1, r3, #31
     458:	d500      	bpl.n	45c <usart_init+0x28>
     45a:	e14b      	b.n	6f4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     45c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     45e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     460:	079f      	lsls	r7, r3, #30
     462:	d500      	bpl.n	466 <usart_init+0x32>
     464:	e146      	b.n	6f4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     466:	4ba8      	ldr	r3, [pc, #672]	; (708 <usart_init+0x2d4>)
     468:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     46a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     46c:	2701      	movs	r7, #1
     46e:	408f      	lsls	r7, r1
     470:	1c39      	adds	r1, r7, #0
     472:	4301      	orrs	r1, r0
     474:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     476:	a90f      	add	r1, sp, #60	; 0x3c
     478:	272d      	movs	r7, #45	; 0x2d
     47a:	5df3      	ldrb	r3, [r6, r7]
     47c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     47e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     480:	b2d2      	uxtb	r2, r2
     482:	4690      	mov	r8, r2
     484:	1c10      	adds	r0, r2, #0
     486:	4ba1      	ldr	r3, [pc, #644]	; (70c <usart_init+0x2d8>)
     488:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     48a:	4640      	mov	r0, r8
     48c:	4ba0      	ldr	r3, [pc, #640]	; (710 <usart_init+0x2dc>)
     48e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     490:	5df0      	ldrb	r0, [r6, r7]
     492:	2100      	movs	r1, #0
     494:	4b9f      	ldr	r3, [pc, #636]	; (714 <usart_init+0x2e0>)
     496:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     498:	7af3      	ldrb	r3, [r6, #11]
     49a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     49c:	2324      	movs	r3, #36	; 0x24
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     4a2:	2325      	movs	r3, #37	; 0x25
     4a4:	5cf3      	ldrb	r3, [r6, r3]
     4a6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     4a8:	7ef3      	ldrb	r3, [r6, #27]
     4aa:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     4ac:	7f33      	ldrb	r3, [r6, #28]
     4ae:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     4b0:	6829      	ldr	r1, [r5, #0]
     4b2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     4b4:	1c08      	adds	r0, r1, #0
     4b6:	4b93      	ldr	r3, [pc, #588]	; (704 <usart_init+0x2d0>)
     4b8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4ba:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     4bc:	2200      	movs	r2, #0
     4be:	466b      	mov	r3, sp
     4c0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     4c2:	8a32      	ldrh	r2, [r6, #16]
     4c4:	9202      	str	r2, [sp, #8]
     4c6:	2380      	movs	r3, #128	; 0x80
     4c8:	01db      	lsls	r3, r3, #7
     4ca:	429a      	cmp	r2, r3
     4cc:	d021      	beq.n	512 <usart_init+0xde>
     4ce:	2380      	movs	r3, #128	; 0x80
     4d0:	01db      	lsls	r3, r3, #7
     4d2:	429a      	cmp	r2, r3
     4d4:	d804      	bhi.n	4e0 <usart_init+0xac>
     4d6:	2380      	movs	r3, #128	; 0x80
     4d8:	019b      	lsls	r3, r3, #6
     4da:	429a      	cmp	r2, r3
     4dc:	d011      	beq.n	502 <usart_init+0xce>
     4de:	e008      	b.n	4f2 <usart_init+0xbe>
     4e0:	23c0      	movs	r3, #192	; 0xc0
     4e2:	01db      	lsls	r3, r3, #7
     4e4:	9f02      	ldr	r7, [sp, #8]
     4e6:	429f      	cmp	r7, r3
     4e8:	d00f      	beq.n	50a <usart_init+0xd6>
     4ea:	2380      	movs	r3, #128	; 0x80
     4ec:	021b      	lsls	r3, r3, #8
     4ee:	429f      	cmp	r7, r3
     4f0:	d003      	beq.n	4fa <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     4f2:	2710      	movs	r7, #16
     4f4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4f6:	2700      	movs	r7, #0
     4f8:	e00e      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     4fa:	2703      	movs	r7, #3
     4fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4fe:	2700      	movs	r7, #0
     500:	e00a      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     502:	2710      	movs	r7, #16
     504:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     506:	2701      	movs	r7, #1
     508:	e006      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     50a:	2708      	movs	r7, #8
     50c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     50e:	2701      	movs	r7, #1
     510:	e002      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     512:	2708      	movs	r7, #8
     514:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     516:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     518:	6831      	ldr	r1, [r6, #0]
     51a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     51c:	68f2      	ldr	r2, [r6, #12]
     51e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     520:	6973      	ldr	r3, [r6, #20]
     522:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     524:	7e31      	ldrb	r1, [r6, #24]
     526:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     528:	2326      	movs	r3, #38	; 0x26
     52a:	5cf3      	ldrb	r3, [r6, r3]
     52c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     52e:	6873      	ldr	r3, [r6, #4]
     530:	2b00      	cmp	r3, #0
     532:	d013      	beq.n	55c <usart_init+0x128>
     534:	2280      	movs	r2, #128	; 0x80
     536:	0552      	lsls	r2, r2, #21
     538:	4293      	cmp	r3, r2
     53a:	d12e      	bne.n	59a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     53c:	2327      	movs	r3, #39	; 0x27
     53e:	5cf3      	ldrb	r3, [r6, r3]
     540:	2b00      	cmp	r3, #0
     542:	d12e      	bne.n	5a2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     544:	6a37      	ldr	r7, [r6, #32]
     546:	b2c0      	uxtb	r0, r0
     548:	4b73      	ldr	r3, [pc, #460]	; (718 <usart_init+0x2e4>)
     54a:	4798      	blx	r3
     54c:	1c01      	adds	r1, r0, #0
     54e:	1c38      	adds	r0, r7, #0
     550:	466a      	mov	r2, sp
     552:	3226      	adds	r2, #38	; 0x26
     554:	4b71      	ldr	r3, [pc, #452]	; (71c <usart_init+0x2e8>)
     556:	4798      	blx	r3
     558:	1c03      	adds	r3, r0, #0
     55a:	e01f      	b.n	59c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     55c:	2327      	movs	r3, #39	; 0x27
     55e:	5cf3      	ldrb	r3, [r6, r3]
     560:	2b00      	cmp	r3, #0
     562:	d00a      	beq.n	57a <usart_init+0x146>
				status_code =
     564:	9a06      	ldr	r2, [sp, #24]
     566:	9200      	str	r2, [sp, #0]
     568:	6a30      	ldr	r0, [r6, #32]
     56a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     56c:	466a      	mov	r2, sp
     56e:	3226      	adds	r2, #38	; 0x26
     570:	1c3b      	adds	r3, r7, #0
     572:	4f6b      	ldr	r7, [pc, #428]	; (720 <usart_init+0x2ec>)
     574:	47b8      	blx	r7
     576:	1c03      	adds	r3, r0, #0
     578:	e010      	b.n	59c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     57a:	6a31      	ldr	r1, [r6, #32]
     57c:	9107      	str	r1, [sp, #28]
     57e:	b2c0      	uxtb	r0, r0
     580:	4b65      	ldr	r3, [pc, #404]	; (718 <usart_init+0x2e4>)
     582:	4798      	blx	r3
     584:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     586:	9a06      	ldr	r2, [sp, #24]
     588:	9200      	str	r2, [sp, #0]
     58a:	9807      	ldr	r0, [sp, #28]
     58c:	466a      	mov	r2, sp
     58e:	3226      	adds	r2, #38	; 0x26
     590:	1c3b      	adds	r3, r7, #0
     592:	4f63      	ldr	r7, [pc, #396]	; (720 <usart_init+0x2ec>)
     594:	47b8      	blx	r7
     596:	1c03      	adds	r3, r0, #0
     598:	e000      	b.n	59c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     59a:	2300      	movs	r3, #0
     59c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     59e:	d000      	beq.n	5a2 <usart_init+0x16e>
     5a0:	e0a8      	b.n	6f4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     5a2:	7e73      	ldrb	r3, [r6, #25]
     5a4:	2b00      	cmp	r3, #0
     5a6:	d002      	beq.n	5ae <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     5a8:	7eb3      	ldrb	r3, [r6, #26]
     5aa:	4641      	mov	r1, r8
     5ac:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     5ae:	682a      	ldr	r2, [r5, #0]
     5b0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     5b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     5b4:	2b00      	cmp	r3, #0
     5b6:	d1fc      	bne.n	5b2 <usart_init+0x17e>
     5b8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     5ba:	466b      	mov	r3, sp
     5bc:	3326      	adds	r3, #38	; 0x26
     5be:	881b      	ldrh	r3, [r3, #0]
     5c0:	4642      	mov	r2, r8
     5c2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5c4:	464b      	mov	r3, r9
     5c6:	9f03      	ldr	r7, [sp, #12]
     5c8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     5ca:	9f04      	ldr	r7, [sp, #16]
     5cc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     5ce:	6871      	ldr	r1, [r6, #4]
     5d0:	430b      	orrs	r3, r1
		config->sample_rate |
     5d2:	9f02      	ldr	r7, [sp, #8]
     5d4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     5d6:	4652      	mov	r2, sl
     5d8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5da:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     5dc:	4659      	mov	r1, fp
     5de:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     5e0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     5e2:	2327      	movs	r3, #39	; 0x27
     5e4:	5cf3      	ldrb	r3, [r6, r3]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d101      	bne.n	5ee <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     5ea:	2304      	movs	r3, #4
     5ec:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5ee:	7e71      	ldrb	r1, [r6, #25]
     5f0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     5f2:	7f33      	ldrb	r3, [r6, #28]
     5f4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     5f6:	4319      	orrs	r1, r3
     5f8:	7af2      	ldrb	r2, [r6, #11]
     5fa:	7ab3      	ldrb	r3, [r6, #10]
     5fc:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5fe:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     600:	7f73      	ldrb	r3, [r6, #29]
     602:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     604:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     606:	2324      	movs	r3, #36	; 0x24
     608:	5cf3      	ldrb	r3, [r6, r3]
     60a:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     60c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     60e:	2325      	movs	r3, #37	; 0x25
     610:	5cf3      	ldrb	r3, [r6, r3]
     612:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     614:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     616:	8933      	ldrh	r3, [r6, #8]
     618:	2bff      	cmp	r3, #255	; 0xff
     61a:	d00b      	beq.n	634 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     61c:	7ef2      	ldrb	r2, [r6, #27]
     61e:	2a00      	cmp	r2, #0
     620:	d003      	beq.n	62a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     622:	22a0      	movs	r2, #160	; 0xa0
     624:	04d2      	lsls	r2, r2, #19
     626:	4317      	orrs	r7, r2
     628:	e002      	b.n	630 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     62a:	2280      	movs	r2, #128	; 0x80
     62c:	0452      	lsls	r2, r2, #17
     62e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     630:	4319      	orrs	r1, r3
     632:	e005      	b.n	640 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     634:	7ef3      	ldrb	r3, [r6, #27]
     636:	2b00      	cmp	r3, #0
     638:	d002      	beq.n	640 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     63a:	2380      	movs	r3, #128	; 0x80
     63c:	04db      	lsls	r3, r3, #19
     63e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     640:	232c      	movs	r3, #44	; 0x2c
     642:	5cf3      	ldrb	r3, [r6, r3]
     644:	2b00      	cmp	r3, #0
     646:	d103      	bne.n	650 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     648:	4b36      	ldr	r3, [pc, #216]	; (724 <usart_init+0x2f0>)
     64a:	789b      	ldrb	r3, [r3, #2]
     64c:	079a      	lsls	r2, r3, #30
     64e:	d501      	bpl.n	654 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     650:	2380      	movs	r3, #128	; 0x80
     652:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     654:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     656:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     658:	2b00      	cmp	r3, #0
     65a:	d1fc      	bne.n	656 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     65c:	4643      	mov	r3, r8
     65e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     660:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     662:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     664:	2b00      	cmp	r3, #0
     666:	d1fc      	bne.n	662 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     668:	4641      	mov	r1, r8
     66a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     66c:	ab0e      	add	r3, sp, #56	; 0x38
     66e:	2280      	movs	r2, #128	; 0x80
     670:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     672:	2200      	movs	r2, #0
     674:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     676:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     678:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     67a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     67c:	920a      	str	r2, [sp, #40]	; 0x28
     67e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     680:	930b      	str	r3, [sp, #44]	; 0x2c
     682:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     684:	970c      	str	r7, [sp, #48]	; 0x30
     686:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     688:	960d      	str	r6, [sp, #52]	; 0x34
     68a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     68c:	ae0e      	add	r6, sp, #56	; 0x38
     68e:	b2f9      	uxtb	r1, r7
     690:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     692:	aa0a      	add	r2, sp, #40	; 0x28
     694:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     696:	2800      	cmp	r0, #0
     698:	d102      	bne.n	6a0 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     69a:	1c20      	adds	r0, r4, #0
     69c:	4a22      	ldr	r2, [pc, #136]	; (728 <usart_init+0x2f4>)
     69e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     6a0:	1c43      	adds	r3, r0, #1
     6a2:	d005      	beq.n	6b0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     6a4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     6a6:	0c00      	lsrs	r0, r0, #16
     6a8:	b2c0      	uxtb	r0, r0
     6aa:	1c31      	adds	r1, r6, #0
     6ac:	4a1f      	ldr	r2, [pc, #124]	; (72c <usart_init+0x2f8>)
     6ae:	4790      	blx	r2
     6b0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     6b2:	2f04      	cmp	r7, #4
     6b4:	d1eb      	bne.n	68e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     6b6:	2300      	movs	r3, #0
     6b8:	60eb      	str	r3, [r5, #12]
     6ba:	612b      	str	r3, [r5, #16]
     6bc:	616b      	str	r3, [r5, #20]
     6be:	61ab      	str	r3, [r5, #24]
     6c0:	61eb      	str	r3, [r5, #28]
     6c2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     6c4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     6c6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     6c8:	2200      	movs	r2, #0
     6ca:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     6cc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     6ce:	2330      	movs	r3, #48	; 0x30
     6d0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     6d2:	2331      	movs	r3, #49	; 0x31
     6d4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     6d6:	2332      	movs	r3, #50	; 0x32
     6d8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     6da:	2333      	movs	r3, #51	; 0x33
     6dc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     6de:	6828      	ldr	r0, [r5, #0]
     6e0:	4b08      	ldr	r3, [pc, #32]	; (704 <usart_init+0x2d0>)
     6e2:	4798      	blx	r3
     6e4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     6e6:	4912      	ldr	r1, [pc, #72]	; (730 <usart_init+0x2fc>)
     6e8:	4b12      	ldr	r3, [pc, #72]	; (734 <usart_init+0x300>)
     6ea:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     6ec:	00a4      	lsls	r4, r4, #2
     6ee:	4b12      	ldr	r3, [pc, #72]	; (738 <usart_init+0x304>)
     6f0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     6f2:	2000      	movs	r0, #0
}
     6f4:	b011      	add	sp, #68	; 0x44
     6f6:	bc3c      	pop	{r2, r3, r4, r5}
     6f8:	4690      	mov	r8, r2
     6fa:	4699      	mov	r9, r3
     6fc:	46a2      	mov	sl, r4
     6fe:	46ab      	mov	fp, r5
     700:	bdf0      	pop	{r4, r5, r6, r7, pc}
     702:	46c0      	nop			; (mov r8, r8)
     704:	00002329 	.word	0x00002329
     708:	40000400 	.word	0x40000400
     70c:	00003209 	.word	0x00003209
     710:	0000317d 	.word	0x0000317d
     714:	000021d1 	.word	0x000021d1
     718:	00003225 	.word	0x00003225
     71c:	00001ff5 	.word	0x00001ff5
     720:	00002021 	.word	0x00002021
     724:	41002000 	.word	0x41002000
     728:	00002221 	.word	0x00002221
     72c:	000032e5 	.word	0x000032e5
     730:	00000849 	.word	0x00000849
     734:	00002a71 	.word	0x00002a71
     738:	20002404 	.word	0x20002404

0000073c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     73c:	b510      	push	{r4, lr}
     73e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     740:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     742:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     744:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     746:	2c00      	cmp	r4, #0
     748:	d00d      	beq.n	766 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     74a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     74c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     74e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     750:	2a00      	cmp	r2, #0
     752:	d108      	bne.n	766 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     754:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     756:	2a00      	cmp	r2, #0
     758:	d1fc      	bne.n	754 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     75a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     75c:	2102      	movs	r1, #2
     75e:	7e1a      	ldrb	r2, [r3, #24]
     760:	420a      	tst	r2, r1
     762:	d0fc      	beq.n	75e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     764:	2000      	movs	r0, #0
}
     766:	bd10      	pop	{r4, pc}

00000768 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     768:	b510      	push	{r4, lr}
     76a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     76c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     76e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     770:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     772:	2a00      	cmp	r2, #0
     774:	d033      	beq.n	7de <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     776:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     778:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     77a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     77c:	2b00      	cmp	r3, #0
     77e:	d12e      	bne.n	7de <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     780:	7e23      	ldrb	r3, [r4, #24]
     782:	075a      	lsls	r2, r3, #29
     784:	d52b      	bpl.n	7de <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     786:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     788:	2b00      	cmp	r3, #0
     78a:	d1fc      	bne.n	786 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     78c:	8b63      	ldrh	r3, [r4, #26]
     78e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     790:	069a      	lsls	r2, r3, #26
     792:	d021      	beq.n	7d8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     794:	079a      	lsls	r2, r3, #30
     796:	d503      	bpl.n	7a0 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     798:	2302      	movs	r3, #2
     79a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     79c:	201a      	movs	r0, #26
     79e:	e01e      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     7a0:	075a      	lsls	r2, r3, #29
     7a2:	d503      	bpl.n	7ac <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     7a4:	2304      	movs	r3, #4
     7a6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     7a8:	201e      	movs	r0, #30
     7aa:	e018      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     7ac:	07da      	lsls	r2, r3, #31
     7ae:	d503      	bpl.n	7b8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     7b0:	2301      	movs	r3, #1
     7b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     7b4:	2013      	movs	r0, #19
     7b6:	e012      	b.n	7de <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     7b8:	06da      	lsls	r2, r3, #27
     7ba:	d505      	bpl.n	7c8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     7bc:	8b62      	ldrh	r2, [r4, #26]
     7be:	2310      	movs	r3, #16
     7c0:	4313      	orrs	r3, r2
     7c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     7c4:	2042      	movs	r0, #66	; 0x42
     7c6:	e00a      	b.n	7de <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     7c8:	069a      	lsls	r2, r3, #26
     7ca:	d505      	bpl.n	7d8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     7cc:	8b62      	ldrh	r2, [r4, #26]
     7ce:	2320      	movs	r3, #32
     7d0:	4313      	orrs	r3, r2
     7d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     7d4:	2041      	movs	r0, #65	; 0x41
     7d6:	e002      	b.n	7de <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     7d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     7da:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     7dc:	2000      	movs	r0, #0
}
     7de:	bd10      	pop	{r4, pc}

000007e0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     7e0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     7e2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     7e4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     7e6:	2105      	movs	r1, #5
     7e8:	2232      	movs	r2, #50	; 0x32
     7ea:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     7ec:	2204      	movs	r2, #4
     7ee:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     7f0:	7a02      	ldrb	r2, [r0, #8]
     7f2:	2a00      	cmp	r2, #0
     7f4:	d001      	beq.n	7fa <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     7f6:	2220      	movs	r2, #32
     7f8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     7fa:	7a42      	ldrb	r2, [r0, #9]
     7fc:	2a00      	cmp	r2, #0
     7fe:	d001      	beq.n	804 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     800:	2208      	movs	r2, #8
     802:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     804:	4770      	bx	lr
     806:	46c0      	nop			; (mov r8, r8)

00000808 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     808:	1c93      	adds	r3, r2, #2
     80a:	009b      	lsls	r3, r3, #2
     80c:	18c3      	adds	r3, r0, r3
     80e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     810:	2301      	movs	r3, #1
     812:	4093      	lsls	r3, r2
     814:	1c1a      	adds	r2, r3, #0
     816:	2330      	movs	r3, #48	; 0x30
     818:	5cc1      	ldrb	r1, [r0, r3]
     81a:	430a      	orrs	r2, r1
     81c:	54c2      	strb	r2, [r0, r3]
}
     81e:	4770      	bx	lr

00000820 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     820:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     822:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     824:	2a00      	cmp	r2, #0
     826:	d00b      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     828:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     82a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     82c:	2c00      	cmp	r4, #0
     82e:	d007      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     830:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     832:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     834:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     836:	2c00      	cmp	r4, #0
     838:	d102      	bne.n	840 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     83a:	4b02      	ldr	r3, [pc, #8]	; (844 <usart_read_buffer_job+0x24>)
     83c:	4798      	blx	r3

	return STATUS_OK;
     83e:	2300      	movs	r3, #0
}
     840:	1c18      	adds	r0, r3, #0
     842:	bd10      	pop	{r4, pc}
     844:	000007e1 	.word	0x000007e1

00000848 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     84a:	0080      	lsls	r0, r0, #2
     84c:	4b64      	ldr	r3, [pc, #400]	; (9e0 <_usart_interrupt_handler+0x198>)
     84e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     850:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     852:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     854:	2b00      	cmp	r3, #0
     856:	d1fc      	bne.n	852 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     858:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     85a:	7da6      	ldrb	r6, [r4, #22]
     85c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     85e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     860:	5ceb      	ldrb	r3, [r5, r3]
     862:	2230      	movs	r2, #48	; 0x30
     864:	5caf      	ldrb	r7, [r5, r2]
     866:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     868:	07f1      	lsls	r1, r6, #31
     86a:	d520      	bpl.n	8ae <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     86c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     86e:	b29b      	uxth	r3, r3
     870:	2b00      	cmp	r3, #0
     872:	d01a      	beq.n	8aa <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     874:	6aab      	ldr	r3, [r5, #40]	; 0x28
     876:	781a      	ldrb	r2, [r3, #0]
     878:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     87a:	1c59      	adds	r1, r3, #1
     87c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     87e:	7969      	ldrb	r1, [r5, #5]
     880:	2901      	cmp	r1, #1
     882:	d104      	bne.n	88e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     884:	7859      	ldrb	r1, [r3, #1]
     886:	0209      	lsls	r1, r1, #8
     888:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     88a:	3302      	adds	r3, #2
     88c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     88e:	05d3      	lsls	r3, r2, #23
     890:	0ddb      	lsrs	r3, r3, #23
     892:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     894:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     896:	3b01      	subs	r3, #1
     898:	b29b      	uxth	r3, r3
     89a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     89c:	2b00      	cmp	r3, #0
     89e:	d106      	bne.n	8ae <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8a0:	2301      	movs	r3, #1
     8a2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     8a4:	2302      	movs	r3, #2
     8a6:	75a3      	strb	r3, [r4, #22]
     8a8:	e001      	b.n	8ae <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8aa:	2301      	movs	r3, #1
     8ac:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     8ae:	07b2      	lsls	r2, r6, #30
     8b0:	d509      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     8b2:	2302      	movs	r3, #2
     8b4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     8b6:	2200      	movs	r2, #0
     8b8:	2333      	movs	r3, #51	; 0x33
     8ba:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     8bc:	07fb      	lsls	r3, r7, #31
     8be:	d502      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     8c0:	1c28      	adds	r0, r5, #0
     8c2:	68e9      	ldr	r1, [r5, #12]
     8c4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     8c6:	0772      	lsls	r2, r6, #29
     8c8:	d56a      	bpl.n	9a0 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     8ca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     8cc:	b29b      	uxth	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	d064      	beq.n	99c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8d2:	8b63      	ldrh	r3, [r4, #26]
     8d4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     8d6:	0719      	lsls	r1, r3, #28
     8d8:	d402      	bmi.n	8e0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8da:	223f      	movs	r2, #63	; 0x3f
     8dc:	4013      	ands	r3, r2
     8de:	e001      	b.n	8e4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     8e0:	2237      	movs	r2, #55	; 0x37
     8e2:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     8e4:	2b00      	cmp	r3, #0
     8e6:	d037      	beq.n	958 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     8e8:	079a      	lsls	r2, r3, #30
     8ea:	d507      	bpl.n	8fc <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     8ec:	221a      	movs	r2, #26
     8ee:	2332      	movs	r3, #50	; 0x32
     8f0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     8f2:	8b62      	ldrh	r2, [r4, #26]
     8f4:	2302      	movs	r3, #2
     8f6:	4313      	orrs	r3, r2
     8f8:	8363      	strh	r3, [r4, #26]
     8fa:	e027      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     8fc:	0759      	lsls	r1, r3, #29
     8fe:	d507      	bpl.n	910 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     900:	221e      	movs	r2, #30
     902:	2332      	movs	r3, #50	; 0x32
     904:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     906:	8b62      	ldrh	r2, [r4, #26]
     908:	2304      	movs	r3, #4
     90a:	4313      	orrs	r3, r2
     90c:	8363      	strh	r3, [r4, #26]
     90e:	e01d      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     910:	07da      	lsls	r2, r3, #31
     912:	d507      	bpl.n	924 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     914:	2213      	movs	r2, #19
     916:	2332      	movs	r3, #50	; 0x32
     918:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     91a:	8b62      	ldrh	r2, [r4, #26]
     91c:	2301      	movs	r3, #1
     91e:	4313      	orrs	r3, r2
     920:	8363      	strh	r3, [r4, #26]
     922:	e013      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     924:	06d9      	lsls	r1, r3, #27
     926:	d507      	bpl.n	938 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     928:	2242      	movs	r2, #66	; 0x42
     92a:	2332      	movs	r3, #50	; 0x32
     92c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     92e:	8b62      	ldrh	r2, [r4, #26]
     930:	2310      	movs	r3, #16
     932:	4313      	orrs	r3, r2
     934:	8363      	strh	r3, [r4, #26]
     936:	e009      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     938:	2220      	movs	r2, #32
     93a:	421a      	tst	r2, r3
     93c:	d006      	beq.n	94c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     93e:	2241      	movs	r2, #65	; 0x41
     940:	2332      	movs	r3, #50	; 0x32
     942:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     944:	8b62      	ldrh	r2, [r4, #26]
     946:	2320      	movs	r3, #32
     948:	4313      	orrs	r3, r2
     94a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     94c:	077a      	lsls	r2, r7, #29
     94e:	d527      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     950:	1c28      	adds	r0, r5, #0
     952:	696b      	ldr	r3, [r5, #20]
     954:	4798      	blx	r3
     956:	e023      	b.n	9a0 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     958:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     95a:	05d2      	lsls	r2, r2, #23
     95c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     95e:	b2d3      	uxtb	r3, r2
     960:	6a69      	ldr	r1, [r5, #36]	; 0x24
     962:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     964:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     966:	1c59      	adds	r1, r3, #1
     968:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     96a:	7969      	ldrb	r1, [r5, #5]
     96c:	2901      	cmp	r1, #1
     96e:	d104      	bne.n	97a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     970:	0a12      	lsrs	r2, r2, #8
     972:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     974:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     976:	3301      	adds	r3, #1
     978:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     97a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     97c:	3b01      	subs	r3, #1
     97e:	b29b      	uxth	r3, r3
     980:	85ab      	strh	r3, [r5, #44]	; 0x2c
     982:	2b00      	cmp	r3, #0
     984:	d10c      	bne.n	9a0 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     986:	2304      	movs	r3, #4
     988:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     98a:	2200      	movs	r2, #0
     98c:	2332      	movs	r3, #50	; 0x32
     98e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     990:	07ba      	lsls	r2, r7, #30
     992:	d505      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     994:	1c28      	adds	r0, r5, #0
     996:	692b      	ldr	r3, [r5, #16]
     998:	4798      	blx	r3
     99a:	e001      	b.n	9a0 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     99c:	2304      	movs	r3, #4
     99e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     9a0:	06f1      	lsls	r1, r6, #27
     9a2:	d507      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     9a4:	2310      	movs	r3, #16
     9a6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     9a8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     9aa:	06fa      	lsls	r2, r7, #27
     9ac:	d502      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     9ae:	1c28      	adds	r0, r5, #0
     9b0:	69eb      	ldr	r3, [r5, #28]
     9b2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     9b4:	06b1      	lsls	r1, r6, #26
     9b6:	d507      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     9b8:	2320      	movs	r3, #32
     9ba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     9bc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     9be:	073a      	lsls	r2, r7, #28
     9c0:	d502      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     9c2:	1c28      	adds	r0, r5, #0
     9c4:	69ab      	ldr	r3, [r5, #24]
     9c6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     9c8:	0731      	lsls	r1, r6, #28
     9ca:	d507      	bpl.n	9dc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     9cc:	2308      	movs	r3, #8
     9ce:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     9d0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     9d2:	06ba      	lsls	r2, r7, #26
     9d4:	d502      	bpl.n	9dc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     9d6:	6a2b      	ldr	r3, [r5, #32]
     9d8:	1c28      	adds	r0, r5, #0
     9da:	4798      	blx	r3
		}
	}
#endif
}
     9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9de:	46c0      	nop			; (mov r8, r8)
     9e0:	20002404 	.word	0x20002404

000009e4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9e6:	4647      	mov	r7, r8
     9e8:	b480      	push	{r7}
     9ea:	1c0c      	adds	r4, r1, #0
     9ec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     9ee:	2800      	cmp	r0, #0
     9f0:	d10c      	bne.n	a0c <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     9f2:	2a00      	cmp	r2, #0
     9f4:	dd0d      	ble.n	a12 <_read+0x2e>
     9f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     9f8:	4e09      	ldr	r6, [pc, #36]	; (a20 <_read+0x3c>)
     9fa:	4d0a      	ldr	r5, [pc, #40]	; (a24 <_read+0x40>)
     9fc:	6830      	ldr	r0, [r6, #0]
     9fe:	1c21      	adds	r1, r4, #0
     a00:	682b      	ldr	r3, [r5, #0]
     a02:	4798      	blx	r3
		ptr++;
     a04:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     a06:	42bc      	cmp	r4, r7
     a08:	d1f8      	bne.n	9fc <_read+0x18>
     a0a:	e004      	b.n	a16 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     a0c:	2001      	movs	r0, #1
     a0e:	4240      	negs	r0, r0
     a10:	e002      	b.n	a18 <_read+0x34>
	}

	for (; len > 0; --len) {
     a12:	2000      	movs	r0, #0
     a14:	e000      	b.n	a18 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     a16:	4640      	mov	r0, r8
	}
	return nChars;
}
     a18:	bc04      	pop	{r2}
     a1a:	4690      	mov	r8, r2
     a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	20000a58 	.word	0x20000a58
     a24:	20000a50 	.word	0x20000a50

00000a28 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     a28:	b5f0      	push	{r4, r5, r6, r7, lr}
     a2a:	4647      	mov	r7, r8
     a2c:	b480      	push	{r7}
     a2e:	1c0e      	adds	r6, r1, #0
     a30:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     a32:	3801      	subs	r0, #1
     a34:	2802      	cmp	r0, #2
     a36:	d810      	bhi.n	a5a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     a38:	2a00      	cmp	r2, #0
     a3a:	d011      	beq.n	a60 <_write+0x38>
     a3c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     a3e:	4b0d      	ldr	r3, [pc, #52]	; (a74 <_write+0x4c>)
     a40:	4698      	mov	r8, r3
     a42:	4f0d      	ldr	r7, [pc, #52]	; (a78 <_write+0x50>)
     a44:	4643      	mov	r3, r8
     a46:	6818      	ldr	r0, [r3, #0]
     a48:	5d31      	ldrb	r1, [r6, r4]
     a4a:	683b      	ldr	r3, [r7, #0]
     a4c:	4798      	blx	r3
     a4e:	2800      	cmp	r0, #0
     a50:	db08      	blt.n	a64 <_write+0x3c>
			return -1;
		}
		++nChars;
     a52:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     a54:	42a5      	cmp	r5, r4
     a56:	d1f5      	bne.n	a44 <_write+0x1c>
     a58:	e007      	b.n	a6a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     a5a:	2001      	movs	r0, #1
     a5c:	4240      	negs	r0, r0
     a5e:	e005      	b.n	a6c <_write+0x44>
	}

	for (; len != 0; --len) {
     a60:	2000      	movs	r0, #0
     a62:	e003      	b.n	a6c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     a64:	2001      	movs	r0, #1
     a66:	4240      	negs	r0, r0
     a68:	e000      	b.n	a6c <_write+0x44>
		}
		++nChars;
     a6a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     a6c:	bc04      	pop	{r2}
     a6e:	4690      	mov	r8, r2
     a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a72:	46c0      	nop			; (mov r8, r8)
     a74:	20000a58 	.word	0x20000a58
     a78:	20000a54 	.word	0x20000a54

00000a7c <json_add_variable>:
 * Created: 2015-10-19 14:51:24
 *  Author: jiut0001
 */ 
#include "gprs_transfer_packages.h"

void json_add_variable(char *target, uint16_t *target_pos, char *variable, char *value, uint8_t first) {
     a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a7e:	1c06      	adds	r6, r0, #0
     a80:	1c0c      	adds	r4, r1, #0
     a82:	1c17      	adds	r7, r2, #0
     a84:	1c1d      	adds	r5, r3, #0
     a86:	ab06      	add	r3, sp, #24
     a88:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
     a8a:	2b01      	cmp	r3, #1
     a8c:	d007      	beq.n	a9e <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
     a8e:	8808      	ldrh	r0, [r1, #0]
     a90:	1c43      	adds	r3, r0, #1
     a92:	800b      	strh	r3, [r1, #0]
     a94:	1830      	adds	r0, r6, r0
     a96:	490f      	ldr	r1, [pc, #60]	; (ad4 <json_add_variable+0x58>)
     a98:	2202      	movs	r2, #2
     a9a:	4b0f      	ldr	r3, [pc, #60]	; (ad8 <json_add_variable+0x5c>)
     a9c:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
     a9e:	8820      	ldrh	r0, [r4, #0]
     aa0:	1830      	adds	r0, r6, r0
     aa2:	490e      	ldr	r1, [pc, #56]	; (adc <json_add_variable+0x60>)
     aa4:	1c3a      	adds	r2, r7, #0
     aa6:	4b0e      	ldr	r3, [pc, #56]	; (ae0 <json_add_variable+0x64>)
     aa8:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
     aaa:	1c38      	adds	r0, r7, #0
     aac:	4b0d      	ldr	r3, [pc, #52]	; (ae4 <json_add_variable+0x68>)
     aae:	4798      	blx	r3
     ab0:	8823      	ldrh	r3, [r4, #0]
     ab2:	3303      	adds	r3, #3
     ab4:	1818      	adds	r0, r3, r0
     ab6:	b280      	uxth	r0, r0
     ab8:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
     aba:	2d00      	cmp	r5, #0
     abc:	d009      	beq.n	ad2 <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
     abe:	1830      	adds	r0, r6, r0
     ac0:	1c29      	adds	r1, r5, #0
     ac2:	4b09      	ldr	r3, [pc, #36]	; (ae8 <json_add_variable+0x6c>)
     ac4:	4798      	blx	r3
		*target_pos += strlen(value);
     ac6:	1c28      	adds	r0, r5, #0
     ac8:	4b06      	ldr	r3, [pc, #24]	; (ae4 <json_add_variable+0x68>)
     aca:	4798      	blx	r3
     acc:	8823      	ldrh	r3, [r4, #0]
     ace:	18c0      	adds	r0, r0, r3
     ad0:	8020      	strh	r0, [r4, #0]
	}

}
     ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ad4:	00009944 	.word	0x00009944
     ad8:	000036cd 	.word	0x000036cd
     adc:	00009948 	.word	0x00009948
     ae0:	00003845 	.word	0x00003845
     ae4:	000038c5 	.word	0x000038c5
     ae8:	000038b5 	.word	0x000038b5

00000aec <gprs_buf_push>:
	buf->len = 200;
	buf->tail = 0;
	buf->head = 0;
}

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     aec:	b084      	sub	sp, #16
     aee:	b5f0      	push	{r4, r5, r6, r7, lr}
     af0:	9005      	str	r0, [sp, #20]
     af2:	9106      	str	r1, [sp, #24]
     af4:	9207      	str	r2, [sp, #28]
     af6:	9308      	str	r3, [sp, #32]
     af8:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
     afa:	4d0d      	ldr	r5, [pc, #52]	; (b30 <gprs_buf_push+0x44>)
     afc:	5b4c      	ldrh	r4, [r1, r5]
     afe:	0060      	lsls	r0, r4, #1
     b00:	1900      	adds	r0, r0, r4
     b02:	00c0      	lsls	r0, r0, #3
     b04:	1808      	adds	r0, r1, r0
     b06:	3010      	adds	r0, #16
     b08:	1c03      	adds	r3, r0, #0
     b0a:	aa05      	add	r2, sp, #20
     b0c:	cac1      	ldmia	r2!, {r0, r6, r7}
     b0e:	c3c1      	stmia	r3!, {r0, r6, r7}
     b10:	cac1      	ldmia	r2!, {r0, r6, r7}
     b12:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
     b14:	3401      	adds	r4, #1
     b16:	b2a4      	uxth	r4, r4
     b18:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     b1a:	4b06      	ldr	r3, [pc, #24]	; (b34 <gprs_buf_push+0x48>)
     b1c:	5acb      	ldrh	r3, [r1, r3]
     b1e:	42a3      	cmp	r3, r4
     b20:	d101      	bne.n	b26 <gprs_buf_push+0x3a>
     b22:	2200      	movs	r2, #0
     b24:	534a      	strh	r2, [r1, r5]

}
     b26:	bcf0      	pop	{r4, r5, r6, r7}
     b28:	bc08      	pop	{r3}
     b2a:	b004      	add	sp, #16
     b2c:	4718      	bx	r3
     b2e:	46c0      	nop			; (mov r8, r8)
     b30:	000017fa 	.word	0x000017fa
     b34:	000017f8 	.word	0x000017f8

00000b38 <gprs_buf_pull>:

log_entry gprs_buf_pull(gprs_send_buffer *buf) {
     b38:	b5f0      	push	{r4, r5, r6, r7, lr}
     b3a:	464f      	mov	r7, r9
     b3c:	4646      	mov	r6, r8
     b3e:	b4c0      	push	{r6, r7}
	log_entry entry2 = buf->data.entries[buf->tail];
     b40:	4a0d      	ldr	r2, [pc, #52]	; (b78 <gprs_buf_pull+0x40>)
     b42:	4690      	mov	r8, r2
     b44:	5a8c      	ldrh	r4, [r1, r2]
     b46:	0062      	lsls	r2, r4, #1
     b48:	1912      	adds	r2, r2, r4
     b4a:	00d2      	lsls	r2, r2, #3
     b4c:	188a      	adds	r2, r1, r2
     b4e:	3210      	adds	r2, #16
     b50:	1c05      	adds	r5, r0, #0
     b52:	cac8      	ldmia	r2!, {r3, r6, r7}
     b54:	c5c8      	stmia	r5!, {r3, r6, r7}
     b56:	cac8      	ldmia	r2!, {r3, r6, r7}
     b58:	c5c8      	stmia	r5!, {r3, r6, r7}
	buf->tail++;
     b5a:	3401      	adds	r4, #1
     b5c:	b2a4      	uxth	r4, r4
     b5e:	4645      	mov	r5, r8
     b60:	534c      	strh	r4, [r1, r5]
	if(buf->tail == buf->len) buf->tail = 0;
     b62:	4b06      	ldr	r3, [pc, #24]	; (b7c <gprs_buf_pull+0x44>)
     b64:	5acb      	ldrh	r3, [r1, r3]
     b66:	42a3      	cmp	r3, r4
     b68:	d101      	bne.n	b6e <gprs_buf_pull+0x36>
     b6a:	2200      	movs	r2, #0
     b6c:	534a      	strh	r2, [r1, r5]
	
	return entry2;
}
     b6e:	bc0c      	pop	{r2, r3}
     b70:	4690      	mov	r8, r2
     b72:	4699      	mov	r9, r3
     b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b76:	46c0      	nop			; (mov r8, r8)
     b78:	000017fc 	.word	0x000017fc
     b7c:	000017f8 	.word	0x000017f8

00000b80 <gprs_send_data_log>:
}
inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
     b80:	b5f0      	push	{r4, r5, r6, r7, lr}
     b82:	465f      	mov	r7, fp
     b84:	4656      	mov	r6, sl
     b86:	464d      	mov	r5, r9
     b88:	4644      	mov	r4, r8
     b8a:	b4f0      	push	{r4, r5, r6, r7}
     b8c:	4c8c      	ldr	r4, [pc, #560]	; (dc0 <gprs_send_data_log+0x240>)
     b8e:	44a5      	add	sp, r4
	volatile char send_string[HTTP_PACKAGE_STRING_LENGTH];
	uint16_t pos = 0;
     b90:	2200      	movs	r2, #0
     b92:	466b      	mov	r3, sp
     b94:	3366      	adds	r3, #102	; 0x66
     b96:	801a      	strh	r2, [r3, #0]

/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/
	while(gprs_log_buf.head != gprs_log_buf.tail) {
     b98:	4b8a      	ldr	r3, [pc, #552]	; (dc4 <gprs_send_data_log+0x244>)
     b9a:	4a8b      	ldr	r2, [pc, #556]	; (dc8 <gprs_send_data_log+0x248>)
     b9c:	5a9a      	ldrh	r2, [r3, r2]
     b9e:	498b      	ldr	r1, [pc, #556]	; (dcc <gprs_send_data_log+0x24c>)
     ba0:	5a5b      	ldrh	r3, [r3, r1]
     ba2:	b292      	uxth	r2, r2
     ba4:	429a      	cmp	r2, r3
     ba6:	d100      	bne.n	baa <gprs_send_data_log+0x2a>
     ba8:	e102      	b.n	db0 <gprs_send_data_log+0x230>
inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
     baa:	466c      	mov	r4, sp
     bac:	3466      	adds	r4, #102	; 0x66
     bae:	8820      	ldrh	r0, [r4, #0]
     bb0:	1c43      	adds	r3, r0, #1
     bb2:	8023      	strh	r3, [r4, #0]
     bb4:	a91a      	add	r1, sp, #104	; 0x68
     bb6:	1808      	adds	r0, r1, r0
     bb8:	4985      	ldr	r1, [pc, #532]	; (dd0 <gprs_send_data_log+0x250>)
     bba:	2202      	movs	r2, #2
     bbc:	4b85      	ldr	r3, [pc, #532]	; (dd4 <gprs_send_data_log+0x254>)
     bbe:	4798      	blx	r3
	*/
	while(gprs_log_buf.head != gprs_log_buf.tail) {
		
		json_begin_object(&send_string, &pos, !i);
	
		sprintf(tempVar, "%d", gprs_log_buf.data.device);
     bc0:	4980      	ldr	r1, [pc, #512]	; (dc4 <gprs_send_data_log+0x244>)
     bc2:	68ca      	ldr	r2, [r1, #12]
     bc4:	a80f      	add	r0, sp, #60	; 0x3c
     bc6:	4984      	ldr	r1, [pc, #528]	; (dd8 <gprs_send_data_log+0x258>)
     bc8:	4b84      	ldr	r3, [pc, #528]	; (ddc <gprs_send_data_log+0x25c>)
     bca:	4798      	blx	r3
		json_add_variable(&send_string, &pos, "Device", tempVar, 1);
     bcc:	2301      	movs	r3, #1
     bce:	9300      	str	r3, [sp, #0]
     bd0:	a81a      	add	r0, sp, #104	; 0x68
     bd2:	4669      	mov	r1, sp
     bd4:	3166      	adds	r1, #102	; 0x66
     bd6:	4a82      	ldr	r2, [pc, #520]	; (de0 <gprs_send_data_log+0x260>)
     bd8:	ab0f      	add	r3, sp, #60	; 0x3c
     bda:	4d82      	ldr	r5, [pc, #520]	; (de4 <gprs_send_data_log+0x264>)
     bdc:	47a8      	blx	r5
	
		json_add_variable(&send_string, &pos, "Entries", '\0', 0);
     bde:	2300      	movs	r3, #0
     be0:	9300      	str	r3, [sp, #0]
     be2:	a81a      	add	r0, sp, #104	; 0x68
     be4:	4669      	mov	r1, sp
     be6:	3166      	adds	r1, #102	; 0x66
     be8:	4a7f      	ldr	r2, [pc, #508]	; (de8 <gprs_send_data_log+0x268>)
     bea:	47a8      	blx	r5

}

inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
     bec:	8820      	ldrh	r0, [r4, #0]
     bee:	1c43      	adds	r3, r0, #1
     bf0:	8023      	strh	r3, [r4, #0]
     bf2:	aa1a      	add	r2, sp, #104	; 0x68
     bf4:	1810      	adds	r0, r2, r0
     bf6:	497d      	ldr	r1, [pc, #500]	; (dec <gprs_send_data_log+0x26c>)
     bf8:	2202      	movs	r2, #2
     bfa:	4b76      	ldr	r3, [pc, #472]	; (dd4 <gprs_send_data_log+0x254>)
     bfc:	4798      	blx	r3
	
		json_add_variable(&send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(&send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.tail) {
     bfe:	4b72      	ldr	r3, [pc, #456]	; (dc8 <gprs_send_data_log+0x248>)
     c00:	4970      	ldr	r1, [pc, #448]	; (dc4 <gprs_send_data_log+0x244>)
     c02:	5aca      	ldrh	r2, [r1, r3]
     c04:	4b71      	ldr	r3, [pc, #452]	; (dcc <gprs_send_data_log+0x24c>)
     c06:	5acb      	ldrh	r3, [r1, r3]
     c08:	b292      	uxth	r2, r2
     c0a:	429a      	cmp	r2, r3
     c0c:	d000      	beq.n	c10 <gprs_send_data_log+0x90>
     c0e:	e0c8      	b.n	da2 <gprs_send_data_log+0x222>
     c10:	e095      	b.n	d3e <gprs_send_data_log+0x1be>
		
			entry = gprs_buf_pull(&gprs_log_buf);
     c12:	a813      	add	r0, sp, #76	; 0x4c
     c14:	496b      	ldr	r1, [pc, #428]	; (dc4 <gprs_send_data_log+0x244>)
     c16:	4b76      	ldr	r3, [pc, #472]	; (df0 <gprs_send_data_log+0x270>)
     c18:	4798      	blx	r3
}
inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
     c1a:	4652      	mov	r2, sl
     c1c:	2a00      	cmp	r2, #0
     c1e:	d00c      	beq.n	c3a <gprs_send_data_log+0xba>
     c20:	2366      	movs	r3, #102	; 0x66
     c22:	446b      	add	r3, sp
     c24:	8818      	ldrh	r0, [r3, #0]
     c26:	1c43      	adds	r3, r0, #1
     c28:	2166      	movs	r1, #102	; 0x66
     c2a:	4469      	add	r1, sp
     c2c:	800b      	strh	r3, [r1, #0]
     c2e:	aa1a      	add	r2, sp, #104	; 0x68
     c30:	1810      	adds	r0, r2, r0
     c32:	4970      	ldr	r1, [pc, #448]	; (df4 <gprs_send_data_log+0x274>)
     c34:	2202      	movs	r2, #2
     c36:	4b67      	ldr	r3, [pc, #412]	; (dd4 <gprs_send_data_log+0x254>)
     c38:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
     c3a:	466d      	mov	r5, sp
     c3c:	3566      	adds	r5, #102	; 0x66
     c3e:	8828      	ldrh	r0, [r5, #0]
     c40:	1c43      	adds	r3, r0, #1
     c42:	802b      	strh	r3, [r5, #0]
     c44:	ab1a      	add	r3, sp, #104	; 0x68
     c46:	1818      	adds	r0, r3, r0
     c48:	4961      	ldr	r1, [pc, #388]	; (dd0 <gprs_send_data_log+0x250>)
     c4a:	2202      	movs	r2, #2
     c4c:	4b61      	ldr	r3, [pc, #388]	; (dd4 <gprs_send_data_log+0x254>)
     c4e:	4798      	blx	r3
		
			entry = gprs_buf_pull(&gprs_log_buf);
		
			json_begin_object(&send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
     c50:	a913      	add	r1, sp, #76	; 0x4c
     c52:	4689      	mov	r9, r1
     c54:	a80f      	add	r0, sp, #60	; 0x3c
     c56:	4960      	ldr	r1, [pc, #384]	; (dd8 <gprs_send_data_log+0x258>)
     c58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
     c5a:	4e60      	ldr	r6, [pc, #384]	; (ddc <gprs_send_data_log+0x25c>)
     c5c:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "t", tempVar, 1);
     c5e:	2301      	movs	r3, #1
     c60:	9300      	str	r3, [sp, #0]
     c62:	a81a      	add	r0, sp, #104	; 0x68
     c64:	4669      	mov	r1, sp
     c66:	3166      	adds	r1, #102	; 0x66
     c68:	4a63      	ldr	r2, [pc, #396]	; (df8 <gprs_send_data_log+0x278>)
     c6a:	ab0f      	add	r3, sp, #60	; 0x3c
     c6c:	4c5d      	ldr	r4, [pc, #372]	; (de4 <gprs_send_data_log+0x264>)
     c6e:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lat);
     c70:	4a62      	ldr	r2, [pc, #392]	; (dfc <gprs_send_data_log+0x27c>)
     c72:	4690      	mov	r8, r2
     c74:	4b62      	ldr	r3, [pc, #392]	; (e00 <gprs_send_data_log+0x280>)
     c76:	469b      	mov	fp, r3
     c78:	4649      	mov	r1, r9
     c7a:	6848      	ldr	r0, [r1, #4]
     c7c:	4798      	blx	r3
     c7e:	1c02      	adds	r2, r0, #0
     c80:	1c0b      	adds	r3, r1, #0
     c82:	a80f      	add	r0, sp, #60	; 0x3c
     c84:	4641      	mov	r1, r8
     c86:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "la", tempVar, 0);
     c88:	2700      	movs	r7, #0
     c8a:	9700      	str	r7, [sp, #0]
     c8c:	a81a      	add	r0, sp, #104	; 0x68
     c8e:	4669      	mov	r1, sp
     c90:	3166      	adds	r1, #102	; 0x66
     c92:	4a5c      	ldr	r2, [pc, #368]	; (e04 <gprs_send_data_log+0x284>)
     c94:	ab0f      	add	r3, sp, #60	; 0x3c
     c96:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lng);
     c98:	464a      	mov	r2, r9
     c9a:	6890      	ldr	r0, [r2, #8]
     c9c:	47d8      	blx	fp
     c9e:	1c02      	adds	r2, r0, #0
     ca0:	1c0b      	adds	r3, r1, #0
     ca2:	a80f      	add	r0, sp, #60	; 0x3c
     ca4:	4641      	mov	r1, r8
     ca6:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "ln", tempVar, 0);
     ca8:	9700      	str	r7, [sp, #0]
     caa:	a81a      	add	r0, sp, #104	; 0x68
     cac:	4669      	mov	r1, sp
     cae:	3166      	adds	r1, #102	; 0x66
     cb0:	4a55      	ldr	r2, [pc, #340]	; (e08 <gprs_send_data_log+0x288>)
     cb2:	ab0f      	add	r3, sp, #60	; 0x3c
     cb4:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.speed);
     cb6:	4b55      	ldr	r3, [pc, #340]	; (e0c <gprs_send_data_log+0x28c>)
     cb8:	4698      	mov	r8, r3
     cba:	4649      	mov	r1, r9
     cbc:	68c8      	ldr	r0, [r1, #12]
     cbe:	47d8      	blx	fp
     cc0:	1c02      	adds	r2, r0, #0
     cc2:	1c0b      	adds	r3, r1, #0
     cc4:	a80f      	add	r0, sp, #60	; 0x3c
     cc6:	4641      	mov	r1, r8
     cc8:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "s", tempVar, 0);
     cca:	9700      	str	r7, [sp, #0]
     ccc:	a81a      	add	r0, sp, #104	; 0x68
     cce:	4669      	mov	r1, sp
     cd0:	3166      	adds	r1, #102	; 0x66
     cd2:	4a4f      	ldr	r2, [pc, #316]	; (e10 <gprs_send_data_log+0x290>)
     cd4:	ab0f      	add	r3, sp, #60	; 0x3c
     cd6:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.inclination);
     cd8:	464b      	mov	r3, r9
     cda:	7c1a      	ldrb	r2, [r3, #16]
     cdc:	a80f      	add	r0, sp, #60	; 0x3c
     cde:	493e      	ldr	r1, [pc, #248]	; (dd8 <gprs_send_data_log+0x258>)
     ce0:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "i", tempVar, 0);
     ce2:	9700      	str	r7, [sp, #0]
     ce4:	a81a      	add	r0, sp, #104	; 0x68
     ce6:	4669      	mov	r1, sp
     ce8:	3166      	adds	r1, #102	; 0x66
     cea:	4a4a      	ldr	r2, [pc, #296]	; (e14 <gprs_send_data_log+0x294>)
     cec:	ab0f      	add	r3, sp, #60	; 0x3c
     cee:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.g_force);
     cf0:	4649      	mov	r1, r9
     cf2:	6948      	ldr	r0, [r1, #20]
     cf4:	47d8      	blx	fp
     cf6:	1c02      	adds	r2, r0, #0
     cf8:	1c0b      	adds	r3, r1, #0
     cfa:	a80f      	add	r0, sp, #60	; 0x3c
     cfc:	4641      	mov	r1, r8
     cfe:	47b0      	blx	r6
			json_add_variable(&send_string, &pos, "g", tempVar, 0);
     d00:	9700      	str	r7, [sp, #0]
     d02:	a81a      	add	r0, sp, #104	; 0x68
     d04:	4669      	mov	r1, sp
     d06:	3166      	adds	r1, #102	; 0x66
     d08:	4a43      	ldr	r2, [pc, #268]	; (e18 <gprs_send_data_log+0x298>)
     d0a:	ab0f      	add	r3, sp, #60	; 0x3c
     d0c:	47a0      	blx	r4
inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     d0e:	8828      	ldrh	r0, [r5, #0]
     d10:	1c43      	adds	r3, r0, #1
     d12:	802b      	strh	r3, [r5, #0]
     d14:	aa1a      	add	r2, sp, #104	; 0x68
     d16:	1810      	adds	r0, r2, r0
     d18:	4940      	ldr	r1, [pc, #256]	; (e1c <gprs_send_data_log+0x29c>)
     d1a:	2202      	movs	r2, #2
     d1c:	4b2d      	ldr	r3, [pc, #180]	; (dd4 <gprs_send_data_log+0x254>)
     d1e:	4798      	blx	r3
			sprintf(tempVar, "%.1f", entry.g_force);
			json_add_variable(&send_string, &pos, "g", tempVar, 0);
		
			json_close_object(&send_string, &pos);
		
			i++;
     d20:	4653      	mov	r3, sl
     d22:	3301      	adds	r3, #1
     d24:	b2db      	uxtb	r3, r3
     d26:	469a      	mov	sl, r3
	
		json_add_variable(&send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(&send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.tail) {
     d28:	2b28      	cmp	r3, #40	; 0x28
     d2a:	d008      	beq.n	d3e <gprs_send_data_log+0x1be>
     d2c:	4b25      	ldr	r3, [pc, #148]	; (dc4 <gprs_send_data_log+0x244>)
     d2e:	4a26      	ldr	r2, [pc, #152]	; (dc8 <gprs_send_data_log+0x248>)
     d30:	5a9a      	ldrh	r2, [r3, r2]
     d32:	4926      	ldr	r1, [pc, #152]	; (dcc <gprs_send_data_log+0x24c>)
     d34:	5a5b      	ldrh	r3, [r3, r1]
     d36:	b292      	uxth	r2, r2
     d38:	429a      	cmp	r2, r3
     d3a:	d000      	beq.n	d3e <gprs_send_data_log+0x1be>
     d3c:	e769      	b.n	c12 <gprs_send_data_log+0x92>
inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     d3e:	2166      	movs	r1, #102	; 0x66
     d40:	4469      	add	r1, sp
     d42:	880c      	ldrh	r4, [r1, #0]
     d44:	aa1a      	add	r2, sp, #104	; 0x68
     d46:	1910      	adds	r0, r2, r4
     d48:	4935      	ldr	r1, [pc, #212]	; (e20 <gprs_send_data_log+0x2a0>)
     d4a:	2202      	movs	r2, #2
     d4c:	4d21      	ldr	r5, [pc, #132]	; (dd4 <gprs_send_data_log+0x254>)
     d4e:	47a8      	blx	r5
inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     d50:	1ca3      	adds	r3, r4, #2
     d52:	2166      	movs	r1, #102	; 0x66
     d54:	4469      	add	r1, sp
     d56:	800b      	strh	r3, [r1, #0]
inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     d58:	1c60      	adds	r0, r4, #1
inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     d5a:	b280      	uxth	r0, r0
     d5c:	aa1a      	add	r2, sp, #104	; 0x68
     d5e:	1810      	adds	r0, r2, r0
     d60:	492e      	ldr	r1, [pc, #184]	; (e1c <gprs_send_data_log+0x29c>)
     d62:	2202      	movs	r2, #2
     d64:	47a8      	blx	r5
	
		// ONLY FOR DEBUG:
		volatile char *completeString;
		volatile uint16_t len;
		completeString = &send_string;
		len = strlen(completeString);
     d66:	a81a      	add	r0, sp, #104	; 0x68
     d68:	4b2e      	ldr	r3, [pc, #184]	; (e24 <gprs_send_data_log+0x2a4>)
     d6a:	4798      	blx	r3
     d6c:	b280      	uxth	r0, r0
     d6e:	466b      	mov	r3, sp
     d70:	81d8      	strh	r0, [r3, #14]
	
		// TODO: Send post request to server:		
		volatile command cmd;
		volatile char cmd_name[25];
		
		sprintf(cmd_name, "AT+HTTPDATA=%d,10000", sizeof(completeString));
     d72:	ac08      	add	r4, sp, #32
     d74:	1c20      	adds	r0, r4, #0
     d76:	492c      	ldr	r1, [pc, #176]	; (e28 <gprs_send_data_log+0x2a8>)
     d78:	2204      	movs	r2, #4
     d7a:	4b18      	ldr	r3, [pc, #96]	; (ddc <gprs_send_data_log+0x25c>)
     d7c:	4798      	blx	r3
		cmd.cmd = cmd_name;
     d7e:	ab04      	add	r3, sp, #16
     d80:	9404      	str	r4, [sp, #16]
		cmd.expected_response = "DOWNLOAD";
     d82:	4a2a      	ldr	r2, [pc, #168]	; (e2c <gprs_send_data_log+0x2ac>)
     d84:	9205      	str	r2, [sp, #20]
		cmd.callback_enabled = 1;
     d86:	2201      	movs	r2, #1
     d88:	721a      	strb	r2, [r3, #8]
		cmd.response_cb = &SIM808_response_gprs_set_post_data;
     d8a:	4a29      	ldr	r2, [pc, #164]	; (e30 <gprs_send_data_log+0x2b0>)
     d8c:	9207      	str	r2, [sp, #28]

/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/
	while(gprs_log_buf.head != gprs_log_buf.tail) {
     d8e:	4b0d      	ldr	r3, [pc, #52]	; (dc4 <gprs_send_data_log+0x244>)
     d90:	4a0d      	ldr	r2, [pc, #52]	; (dc8 <gprs_send_data_log+0x248>)
     d92:	5a9a      	ldrh	r2, [r3, r2]
     d94:	490d      	ldr	r1, [pc, #52]	; (dcc <gprs_send_data_log+0x24c>)
     d96:	5a5b      	ldrh	r3, [r3, r1]
     d98:	b292      	uxth	r2, r2
     d9a:	429a      	cmp	r2, r3
     d9c:	d000      	beq.n	da0 <gprs_send_data_log+0x220>
     d9e:	e704      	b.n	baa <gprs_send_data_log+0x2a>
     da0:	e006      	b.n	db0 <gprs_send_data_log+0x230>
	
		json_begin_array(&send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.tail) {
		
			entry = gprs_buf_pull(&gprs_log_buf);
     da2:	a813      	add	r0, sp, #76	; 0x4c
     da4:	4907      	ldr	r1, [pc, #28]	; (dc4 <gprs_send_data_log+0x244>)
     da6:	4b12      	ldr	r3, [pc, #72]	; (df0 <gprs_send_data_log+0x270>)
     da8:	4798      	blx	r3
     daa:	2300      	movs	r3, #0
     dac:	469a      	mov	sl, r3
     dae:	e744      	b.n	c3a <gprs_send_data_log+0xba>
		cmd.response_cb = &SIM808_response_gprs_set_post_data;
		 
	}


}
     db0:	4b20      	ldr	r3, [pc, #128]	; (e34 <gprs_send_data_log+0x2b4>)
     db2:	449d      	add	sp, r3
     db4:	bc3c      	pop	{r2, r3, r4, r5}
     db6:	4690      	mov	r8, r2
     db8:	4699      	mov	r9, r3
     dba:	46a2      	mov	sl, r4
     dbc:	46ab      	mov	fp, r5
     dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     dc0:	fffff3dc 	.word	0xfffff3dc
     dc4:	20000bac 	.word	0x20000bac
     dc8:	000017fa 	.word	0x000017fa
     dcc:	000017fc 	.word	0x000017fc
     dd0:	00009950 	.word	0x00009950
     dd4:	000036cd 	.word	0x000036cd
     dd8:	00009954 	.word	0x00009954
     ddc:	00003845 	.word	0x00003845
     de0:	00009958 	.word	0x00009958
     de4:	00000a7d 	.word	0x00000a7d
     de8:	00009960 	.word	0x00009960
     dec:	00009968 	.word	0x00009968
     df0:	00000b39 	.word	0x00000b39
     df4:	00009944 	.word	0x00009944
     df8:	0000996c 	.word	0x0000996c
     dfc:	00009970 	.word	0x00009970
     e00:	0000974d 	.word	0x0000974d
     e04:	00009978 	.word	0x00009978
     e08:	0000997c 	.word	0x0000997c
     e0c:	00009980 	.word	0x00009980
     e10:	00009988 	.word	0x00009988
     e14:	0000998c 	.word	0x0000998c
     e18:	00009990 	.word	0x00009990
     e1c:	00009994 	.word	0x00009994
     e20:	00009998 	.word	0x00009998
     e24:	000038c5 	.word	0x000038c5
     e28:	0000999c 	.word	0x0000999c
     e2c:	000099b4 	.word	0x000099b4
     e30:	00000f39 	.word	0x00000f39
     e34:	00000c24 	.word	0x00000c24

00000e38 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     e38:	b530      	push	{r4, r5, lr}
     e3a:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
     e3c:	ab04      	add	r3, sp, #16
     e3e:	4a0c      	ldr	r2, [pc, #48]	; (e70 <gps_utils_raw_data_to_send_buffer+0x38>)
     e40:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     e42:	6911      	ldr	r1, [r2, #16]
     e44:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
     e46:	6954      	ldr	r4, [r2, #20]
     e48:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
     e4a:	69d2      	ldr	r2, [r2, #28]
     e4c:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
     e4e:	220e      	movs	r2, #14
     e50:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
     e52:	4a08      	ldr	r2, [pc, #32]	; (e74 <gps_utils_raw_data_to_send_buffer+0x3c>)
     e54:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
     e56:	4a08      	ldr	r2, [pc, #32]	; (e78 <gps_utils_raw_data_to_send_buffer+0x40>)
     e58:	9202      	str	r2, [sp, #8]
     e5a:	aa08      	add	r2, sp, #32
     e5c:	4669      	mov	r1, sp
     e5e:	ca30      	ldmia	r2!, {r4, r5}
     e60:	c130      	stmia	r1!, {r4, r5}
     e62:	9905      	ldr	r1, [sp, #20]
     e64:	9a06      	ldr	r2, [sp, #24]
     e66:	9b07      	ldr	r3, [sp, #28]
     e68:	4c04      	ldr	r4, [pc, #16]	; (e7c <gps_utils_raw_data_to_send_buffer+0x44>)
     e6a:	47a0      	blx	r4
}
     e6c:	b00b      	add	sp, #44	; 0x2c
     e6e:	bd30      	pop	{r4, r5, pc}
     e70:	20000afc 	.word	0x20000afc
     e74:	400d70a4 	.word	0x400d70a4
     e78:	20000bac 	.word	0x20000bac
     e7c:	00000aed 	.word	0x00000aed

00000e80 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     e80:	b5f0      	push	{r4, r5, r6, r7, lr}
     e82:	b083      	sub	sp, #12
     e84:	af00      	add	r7, sp, #0
     e86:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     e88:	212e      	movs	r1, #46	; 0x2e
     e8a:	4b17      	ldr	r3, [pc, #92]	; (ee8 <gps_utils_coord_to_dec+0x68>)
     e8c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     e8e:	1b06      	subs	r6, r0, r4
     e90:	1df3      	adds	r3, r6, #7
     e92:	08db      	lsrs	r3, r3, #3
     e94:	00db      	lsls	r3, r3, #3
     e96:	466a      	mov	r2, sp
     e98:	1ad2      	subs	r2, r2, r3
     e9a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     e9c:	1e81      	subs	r1, r0, #2
     e9e:	1c38      	adds	r0, r7, #0
     ea0:	2207      	movs	r2, #7
     ea2:	4d12      	ldr	r5, [pc, #72]	; (eec <gps_utils_coord_to_dec+0x6c>)
     ea4:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     ea6:	1eb2      	subs	r2, r6, #2
     ea8:	4668      	mov	r0, sp
     eaa:	1c21      	adds	r1, r4, #0
     eac:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     eae:	4668      	mov	r0, sp
     eb0:	4e0f      	ldr	r6, [pc, #60]	; (ef0 <gps_utils_coord_to_dec+0x70>)
     eb2:	47b0      	blx	r6
     eb4:	1c04      	adds	r4, r0, #0
     eb6:	1c0d      	adds	r5, r1, #0
     eb8:	1c38      	adds	r0, r7, #0
     eba:	47b0      	blx	r6
     ebc:	4b09      	ldr	r3, [pc, #36]	; (ee4 <gps_utils_coord_to_dec+0x64>)
     ebe:	4a08      	ldr	r2, [pc, #32]	; (ee0 <gps_utils_coord_to_dec+0x60>)
     ec0:	4e0c      	ldr	r6, [pc, #48]	; (ef4 <gps_utils_coord_to_dec+0x74>)
     ec2:	47b0      	blx	r6
     ec4:	1c02      	adds	r2, r0, #0
     ec6:	1c0b      	adds	r3, r1, #0
     ec8:	1c20      	adds	r0, r4, #0
     eca:	1c29      	adds	r1, r5, #0
     ecc:	4c0a      	ldr	r4, [pc, #40]	; (ef8 <gps_utils_coord_to_dec+0x78>)
     ece:	47a0      	blx	r4
     ed0:	4b0a      	ldr	r3, [pc, #40]	; (efc <gps_utils_coord_to_dec+0x7c>)
     ed2:	4798      	blx	r3
	
	return o;
     ed4:	46bd      	mov	sp, r7
     ed6:	b003      	add	sp, #12
     ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eda:	46c0      	nop			; (mov r8, r8)
     edc:	46c0      	nop			; (mov r8, r8)
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	00000000 	.word	0x00000000
     ee4:	404e0000 	.word	0x404e0000
     ee8:	00003889 	.word	0x00003889
     eec:	000038d3 	.word	0x000038d3
     ef0:	00003669 	.word	0x00003669
     ef4:	000081a5 	.word	0x000081a5
     ef8:	00007b61 	.word	0x00007b61
     efc:	000097f1 	.word	0x000097f1

00000f00 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     f00:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     f02:	4b08      	ldr	r3, [pc, #32]	; (f24 <display_menu+0x24>)
     f04:	7819      	ldrb	r1, [r3, #0]
     f06:	4a08      	ldr	r2, [pc, #32]	; (f28 <display_menu+0x28>)
     f08:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     f0a:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     f0c:	3804      	subs	r0, #4
     f0e:	0083      	lsls	r3, r0, #2
     f10:	1818      	adds	r0, r3, r0
     f12:	0080      	lsls	r0, r0, #2
     f14:	4b05      	ldr	r3, [pc, #20]	; (f2c <display_menu+0x2c>)
     f16:	18c0      	adds	r0, r0, r3
     f18:	4b05      	ldr	r3, [pc, #20]	; (f30 <display_menu+0x30>)
     f1a:	4798      	blx	r3
	ssd1306_write_display();
     f1c:	4b05      	ldr	r3, [pc, #20]	; (f34 <display_menu+0x34>)
     f1e:	4798      	blx	r3
}
     f20:	bd08      	pop	{r3, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	200023e8 	.word	0x200023e8
     f28:	200023e9 	.word	0x200023e9
     f2c:	20000090 	.word	0x20000090
     f30:	00001e45 	.word	0x00001e45
     f34:	00000391 	.word	0x00000391

00000f38 <SIM808_response_gprs_set_post_data>:
 * Created: 2015-10-15 13:12:52
 *  Author: jiut0001
 */ 
#include "response_actions.h"

void SIM808_response_gprs_set_post_data(volatile uint8_t success, volatile char *cmd) {
     f38:	b082      	sub	sp, #8
     f3a:	466b      	mov	r3, sp
     f3c:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "OK";
     f3e:	4a02      	ldr	r2, [pc, #8]	; (f48 <SIM808_response_gprs_set_post_data+0x10>)
     f40:	4b02      	ldr	r3, [pc, #8]	; (f4c <SIM808_response_gprs_set_post_data+0x14>)
     f42:	605a      	str	r2, [r3, #4]
}
     f44:	b002      	add	sp, #8
     f46:	4770      	bx	lr
     f48:	000099f0 	.word	0x000099f0
     f4c:	20000ac0 	.word	0x20000ac0

00000f50 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     f50:	b082      	sub	sp, #8
     f52:	466b      	mov	r3, sp
     f54:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     f56:	4a02      	ldr	r2, [pc, #8]	; (f60 <SIM808_response_gprs_get+0x10>)
     f58:	4b02      	ldr	r3, [pc, #8]	; (f64 <SIM808_response_gprs_get+0x14>)
     f5a:	605a      	str	r2, [r3, #4]
}
     f5c:	b002      	add	sp, #8
     f5e:	4770      	bx	lr
     f60:	000099f4 	.word	0x000099f4
     f64:	20000ac0 	.word	0x20000ac0

00000f68 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     f68:	b570      	push	{r4, r5, r6, lr}
     f6a:	b086      	sub	sp, #24
     f6c:	1c0c      	adds	r4, r1, #0
     f6e:	466b      	mov	r3, sp
     f70:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     f72:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     f74:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     f76:	b2c9      	uxtb	r1, r1
     f78:	466a      	mov	r2, sp
     f7a:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     f7c:	781b      	ldrb	r3, [r3, #0]
     f7e:	b2db      	uxtb	r3, r3
     f80:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     f82:	1c20      	adds	r0, r4, #0
     f84:	212c      	movs	r1, #44	; 0x2c
     f86:	4b3e      	ldr	r3, [pc, #248]	; (1080 <SIM808_response_gps_data+0x118>)
     f88:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     f8a:	2800      	cmp	r0, #0
     f8c:	d06e      	beq.n	106c <SIM808_response_gps_data+0x104>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     f8e:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     f90:	4e3c      	ldr	r6, [pc, #240]	; (1084 <SIM808_response_gps_data+0x11c>)
     f92:	e066      	b.n	1062 <SIM808_response_gps_data+0xfa>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     f94:	7819      	ldrb	r1, [r3, #0]
     f96:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     f98:	3301      	adds	r3, #1
     f9a:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     f9c:	4283      	cmp	r3, r0
     f9e:	d1f9      	bne.n	f94 <SIM808_response_gps_data+0x2c>
     fa0:	1b01      	subs	r1, r0, r4
     fa2:	1c04      	adds	r4, r0, #0
     fa4:	e000      	b.n	fa8 <SIM808_response_gps_data+0x40>
     fa6:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     fa8:	2200      	movs	r2, #0
     faa:	ab02      	add	r3, sp, #8
     fac:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     fae:	2d0b      	cmp	r5, #11
     fb0:	d84e      	bhi.n	1050 <SIM808_response_gps_data+0xe8>
     fb2:	00ab      	lsls	r3, r5, #2
     fb4:	58f3      	ldr	r3, [r6, r3]
     fb6:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     fb8:	a802      	add	r0, sp, #8
     fba:	4b33      	ldr	r3, [pc, #204]	; (1088 <SIM808_response_gps_data+0x120>)
     fbc:	4798      	blx	r3
     fbe:	4b33      	ldr	r3, [pc, #204]	; (108c <SIM808_response_gps_data+0x124>)
     fc0:	6098      	str	r0, [r3, #8]
			break;
     fc2:	e045      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 2:
			gps_data.status = field[0];
     fc4:	ab02      	add	r3, sp, #8
     fc6:	781a      	ldrb	r2, [r3, #0]
     fc8:	4b30      	ldr	r3, [pc, #192]	; (108c <SIM808_response_gps_data+0x124>)
     fca:	731a      	strb	r2, [r3, #12]
			break;
     fcc:	e040      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 3:
			if(gps_data.status != 'V') {
     fce:	4b2f      	ldr	r3, [pc, #188]	; (108c <SIM808_response_gps_data+0x124>)
     fd0:	7b1b      	ldrb	r3, [r3, #12]
     fd2:	2b56      	cmp	r3, #86	; 0x56
     fd4:	d005      	beq.n	fe2 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     fd6:	a802      	add	r0, sp, #8
     fd8:	4b2d      	ldr	r3, [pc, #180]	; (1090 <SIM808_response_gps_data+0x128>)
     fda:	4798      	blx	r3
     fdc:	4b2b      	ldr	r3, [pc, #172]	; (108c <SIM808_response_gps_data+0x124>)
     fde:	6118      	str	r0, [r3, #16]
     fe0:	e036      	b.n	1050 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lat = 0;
     fe2:	2200      	movs	r2, #0
     fe4:	4b29      	ldr	r3, [pc, #164]	; (108c <SIM808_response_gps_data+0x124>)
     fe6:	611a      	str	r2, [r3, #16]
     fe8:	e032      	b.n	1050 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     fea:	ab02      	add	r3, sp, #8
     fec:	781a      	ldrb	r2, [r3, #0]
     fee:	4b27      	ldr	r3, [pc, #156]	; (108c <SIM808_response_gps_data+0x124>)
     ff0:	761a      	strb	r2, [r3, #24]
			break;
     ff2:	e02d      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 5:
			if(gps_data.status != 'V') {
     ff4:	4b25      	ldr	r3, [pc, #148]	; (108c <SIM808_response_gps_data+0x124>)
     ff6:	7b1b      	ldrb	r3, [r3, #12]
     ff8:	2b56      	cmp	r3, #86	; 0x56
     ffa:	d005      	beq.n	1008 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     ffc:	a802      	add	r0, sp, #8
     ffe:	4b24      	ldr	r3, [pc, #144]	; (1090 <SIM808_response_gps_data+0x128>)
    1000:	4798      	blx	r3
    1002:	4b22      	ldr	r3, [pc, #136]	; (108c <SIM808_response_gps_data+0x124>)
    1004:	6158      	str	r0, [r3, #20]
    1006:	e023      	b.n	1050 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lng = 0;
    1008:	2200      	movs	r2, #0
    100a:	4b20      	ldr	r3, [pc, #128]	; (108c <SIM808_response_gps_data+0x124>)
    100c:	615a      	str	r2, [r3, #20]
    100e:	e01f      	b.n	1050 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
    1010:	ab02      	add	r3, sp, #8
    1012:	781a      	ldrb	r2, [r3, #0]
    1014:	4b1d      	ldr	r3, [pc, #116]	; (108c <SIM808_response_gps_data+0x124>)
    1016:	765a      	strb	r2, [r3, #25]
			break;
    1018:	e01a      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 7:
			gps_data.ground_speed = atof(field);
    101a:	a802      	add	r0, sp, #8
    101c:	4b1d      	ldr	r3, [pc, #116]	; (1094 <SIM808_response_gps_data+0x12c>)
    101e:	4798      	blx	r3
    1020:	4b1d      	ldr	r3, [pc, #116]	; (1098 <SIM808_response_gps_data+0x130>)
    1022:	4798      	blx	r3
    1024:	4b19      	ldr	r3, [pc, #100]	; (108c <SIM808_response_gps_data+0x124>)
    1026:	61d8      	str	r0, [r3, #28]
			break;
    1028:	e012      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 8:
			gps_data.ground_course = atof(field);
    102a:	a802      	add	r0, sp, #8
    102c:	4b19      	ldr	r3, [pc, #100]	; (1094 <SIM808_response_gps_data+0x12c>)
    102e:	4798      	blx	r3
    1030:	4b19      	ldr	r3, [pc, #100]	; (1098 <SIM808_response_gps_data+0x130>)
    1032:	4798      	blx	r3
    1034:	4b15      	ldr	r3, [pc, #84]	; (108c <SIM808_response_gps_data+0x124>)
    1036:	6218      	str	r0, [r3, #32]
			break;
    1038:	e00a      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 9:
			gps_data.date = atoi(field);
    103a:	a802      	add	r0, sp, #8
    103c:	4912      	ldr	r1, [pc, #72]	; (1088 <SIM808_response_gps_data+0x120>)
    103e:	4788      	blx	r1
    1040:	4b12      	ldr	r3, [pc, #72]	; (108c <SIM808_response_gps_data+0x124>)
    1042:	6258      	str	r0, [r3, #36]	; 0x24
			break;
    1044:	e004      	b.n	1050 <SIM808_response_gps_data+0xe8>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
    1046:	ab02      	add	r3, sp, #8
    1048:	781a      	ldrb	r2, [r3, #0]
    104a:	2328      	movs	r3, #40	; 0x28
    104c:	490f      	ldr	r1, [pc, #60]	; (108c <SIM808_response_gps_data+0x124>)
    104e:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
    1050:	3401      	adds	r4, #1
		j++;
    1052:	3501      	adds	r5, #1
    1054:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
    1056:	1c20      	adds	r0, r4, #0
    1058:	212c      	movs	r1, #44	; 0x2c
    105a:	4b09      	ldr	r3, [pc, #36]	; (1080 <SIM808_response_gps_data+0x118>)
    105c:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    105e:	2800      	cmp	r0, #0
    1060:	d004      	beq.n	106c <SIM808_response_gps_data+0x104>
		int i = 0;

		while (position < comma) {
    1062:	4284      	cmp	r4, r0
    1064:	d29f      	bcs.n	fa6 <SIM808_response_gps_data+0x3e>
    1066:	aa02      	add	r2, sp, #8
    1068:	1c23      	adds	r3, r4, #0
    106a:	e793      	b.n	f94 <SIM808_response_gps_data+0x2c>
		position++;
		j++;
		comma = strchr (position, ',');
	}
	
	if(gps_data.status == 'A') {
    106c:	4b07      	ldr	r3, [pc, #28]	; (108c <SIM808_response_gps_data+0x124>)
    106e:	7b1b      	ldrb	r3, [r3, #12]
    1070:	2b41      	cmp	r3, #65	; 0x41
    1072:	d102      	bne.n	107a <SIM808_response_gps_data+0x112>
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
    1074:	4809      	ldr	r0, [pc, #36]	; (109c <SIM808_response_gps_data+0x134>)
    1076:	4b0a      	ldr	r3, [pc, #40]	; (10a0 <SIM808_response_gps_data+0x138>)
    1078:	4798      	blx	r3
	}
}
    107a:	b006      	add	sp, #24
    107c:	bd70      	pop	{r4, r5, r6, pc}
    107e:	46c0      	nop			; (mov r8, r8)
    1080:	00003889 	.word	0x00003889
    1084:	000099c0 	.word	0x000099c0
    1088:	00003673 	.word	0x00003673
    108c:	20000afc 	.word	0x20000afc
    1090:	00000e81 	.word	0x00000e81
    1094:	00003669 	.word	0x00003669
    1098:	000097f1 	.word	0x000097f1
    109c:	20000bac 	.word	0x20000bac
    10a0:	00000e39 	.word	0x00000e39

000010a4 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    10a4:	4770      	bx	lr
    10a6:	46c0      	nop			; (mov r8, r8)

000010a8 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    10a8:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    10aa:	4b10      	ldr	r3, [pc, #64]	; (10ec <usart_read_callback+0x44>)
    10ac:	781b      	ldrb	r3, [r3, #0]
    10ae:	2b0a      	cmp	r3, #10
    10b0:	d10a      	bne.n	10c8 <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
    10b2:	2380      	movs	r3, #128	; 0x80
    10b4:	4a0e      	ldr	r2, [pc, #56]	; (10f0 <usart_read_callback+0x48>)
    10b6:	5cd3      	ldrb	r3, [r2, r3]
    10b8:	2b01      	cmp	r3, #1
    10ba:	d911      	bls.n	10e0 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    10bc:	2100      	movs	r1, #0
    10be:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
    10c0:	2101      	movs	r1, #1
    10c2:	2381      	movs	r3, #129	; 0x81
    10c4:	54d1      	strb	r1, [r2, r3]
    10c6:	e00b      	b.n	10e0 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
    10c8:	4b08      	ldr	r3, [pc, #32]	; (10ec <usart_read_callback+0x44>)
    10ca:	781b      	ldrb	r3, [r3, #0]
    10cc:	2b0d      	cmp	r3, #13
    10ce:	d007      	beq.n	10e0 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    10d0:	4b07      	ldr	r3, [pc, #28]	; (10f0 <usart_read_callback+0x48>)
    10d2:	2280      	movs	r2, #128	; 0x80
    10d4:	5c99      	ldrb	r1, [r3, r2]
    10d6:	4805      	ldr	r0, [pc, #20]	; (10ec <usart_read_callback+0x44>)
    10d8:	7800      	ldrb	r0, [r0, #0]
    10da:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    10dc:	3101      	adds	r1, #1
    10de:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    10e0:	4804      	ldr	r0, [pc, #16]	; (10f4 <usart_read_callback+0x4c>)
    10e2:	4902      	ldr	r1, [pc, #8]	; (10ec <usart_read_callback+0x44>)
    10e4:	2201      	movs	r2, #1
    10e6:	4b04      	ldr	r3, [pc, #16]	; (10f8 <usart_read_callback+0x50>)
    10e8:	4798      	blx	r3
}
    10ea:	bd08      	pop	{r3, pc}
    10ec:	20000a8c 	.word	0x20000a8c
    10f0:	20000b28 	.word	0x20000b28
    10f4:	200023b4 	.word	0x200023b4
    10f8:	00000821 	.word	0x00000821

000010fc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    10fc:	b570      	push	{r4, r5, r6, lr}
    10fe:	b082      	sub	sp, #8
    1100:	1c05      	adds	r5, r0, #0
    1102:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1104:	2200      	movs	r2, #0
    1106:	466b      	mov	r3, sp
    1108:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    110a:	4c06      	ldr	r4, [pc, #24]	; (1124 <usart_serial_getchar+0x28>)
    110c:	1c28      	adds	r0, r5, #0
    110e:	4669      	mov	r1, sp
    1110:	3106      	adds	r1, #6
    1112:	47a0      	blx	r4
    1114:	2800      	cmp	r0, #0
    1116:	d1f9      	bne.n	110c <usart_serial_getchar+0x10>

	*c = temp;
    1118:	466b      	mov	r3, sp
    111a:	3306      	adds	r3, #6
    111c:	881b      	ldrh	r3, [r3, #0]
    111e:	7033      	strb	r3, [r6, #0]
}
    1120:	b002      	add	sp, #8
    1122:	bd70      	pop	{r4, r5, r6, pc}
    1124:	00000769 	.word	0x00000769

00001128 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1128:	b570      	push	{r4, r5, r6, lr}
    112a:	1c06      	adds	r6, r0, #0
    112c:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    112e:	4c03      	ldr	r4, [pc, #12]	; (113c <usart_serial_putchar+0x14>)
    1130:	1c30      	adds	r0, r6, #0
    1132:	1c29      	adds	r1, r5, #0
    1134:	47a0      	blx	r4
    1136:	2800      	cmp	r0, #0
    1138:	d1fa      	bne.n	1130 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    113a:	bd70      	pop	{r4, r5, r6, pc}
    113c:	0000073d 	.word	0x0000073d

00001140 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    1140:	b570      	push	{r4, r5, r6, lr}
    1142:	b084      	sub	sp, #16
    1144:	466c      	mov	r4, sp
    1146:	9000      	str	r0, [sp, #0]
    1148:	9101      	str	r1, [sp, #4]
    114a:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    114c:	4a05      	ldr	r2, [pc, #20]	; (1164 <sim808_send_command+0x24>)
    114e:	1c11      	adds	r1, r2, #0
    1150:	cc61      	ldmia	r4!, {r0, r5, r6}
    1152:	c161      	stmia	r1!, {r0, r5, r6}
    1154:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    1156:	4804      	ldr	r0, [pc, #16]	; (1168 <sim808_send_command+0x28>)
    1158:	9900      	ldr	r1, [sp, #0]
    115a:	4b04      	ldr	r3, [pc, #16]	; (116c <sim808_send_command+0x2c>)
    115c:	4798      	blx	r3
}
    115e:	b004      	add	sp, #16
    1160:	bd70      	pop	{r4, r5, r6, pc}
    1162:	46c0      	nop			; (mov r8, r8)
    1164:	20000ac0 	.word	0x20000ac0
    1168:	00009a00 	.word	0x00009a00
    116c:	000036f1 	.word	0x000036f1

00001170 <sim808_parse_response>:
uint8_t sim808_parse_response_wait() {
	while(SIM808_buf.available != 1);	
	return sim808_parse_response();
}

uint8_t sim808_parse_response() {
    1170:	b570      	push	{r4, r5, r6, lr}
    1172:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    1174:	2200      	movs	r2, #0
    1176:	466b      	mov	r3, sp
    1178:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    117a:	4e25      	ldr	r6, [pc, #148]	; (1210 <sim808_parse_response+0xa0>)
    117c:	2380      	movs	r3, #128	; 0x80
    117e:	5cf3      	ldrb	r3, [r6, r3]
    1180:	466c      	mov	r4, sp
    1182:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1184:	4b23      	ldr	r3, [pc, #140]	; (1214 <sim808_parse_response+0xa4>)
    1186:	685d      	ldr	r5, [r3, #4]
    1188:	1c28      	adds	r0, r5, #0
    118a:	4b23      	ldr	r3, [pc, #140]	; (1218 <sim808_parse_response+0xa8>)
    118c:	4798      	blx	r3
    118e:	b2c0      	uxtb	r0, r0
    1190:	466b      	mov	r3, sp
    1192:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1194:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1196:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1198:	b2d2      	uxtb	r2, r2
    119a:	5cb1      	ldrb	r1, [r6, r2]
    119c:	aa01      	add	r2, sp, #4
    119e:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    11a0:	79a2      	ldrb	r2, [r4, #6]
    11a2:	781b      	ldrb	r3, [r3, #0]
    11a4:	b2d2      	uxtb	r2, r2
    11a6:	429a      	cmp	r2, r3
    11a8:	d905      	bls.n	11b6 <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
    11aa:	466b      	mov	r3, sp
    11ac:	3305      	adds	r3, #5
    11ae:	781b      	ldrb	r3, [r3, #0]
    11b0:	b2db      	uxtb	r3, r3
    11b2:	2100      	movs	r1, #0
    11b4:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    11b6:	4816      	ldr	r0, [pc, #88]	; (1210 <sim808_parse_response+0xa0>)
    11b8:	1c29      	adds	r1, r5, #0
    11ba:	4b18      	ldr	r3, [pc, #96]	; (121c <sim808_parse_response+0xac>)
    11bc:	4798      	blx	r3
    11be:	2800      	cmp	r0, #0
    11c0:	d102      	bne.n	11c8 <sim808_parse_response+0x58>
		result = 1;
    11c2:	2201      	movs	r2, #1
    11c4:	466b      	mov	r3, sp
    11c6:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    11c8:	466b      	mov	r3, sp
    11ca:	3305      	adds	r3, #5
    11cc:	781b      	ldrb	r3, [r3, #0]
    11ce:	b2db      	uxtb	r3, r3
    11d0:	aa01      	add	r2, sp, #4
    11d2:	7811      	ldrb	r1, [r2, #0]
    11d4:	4a0e      	ldr	r2, [pc, #56]	; (1210 <sim808_parse_response+0xa0>)
    11d6:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    11d8:	4b0e      	ldr	r3, [pc, #56]	; (1214 <sim808_parse_response+0xa4>)
    11da:	7a1b      	ldrb	r3, [r3, #8]
    11dc:	2b00      	cmp	r3, #0
    11de:	d006      	beq.n	11ee <sim808_parse_response+0x7e>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    11e0:	466b      	mov	r3, sp
    11e2:	79d8      	ldrb	r0, [r3, #7]
    11e4:	b2c0      	uxtb	r0, r0
    11e6:	4b0b      	ldr	r3, [pc, #44]	; (1214 <sim808_parse_response+0xa4>)
    11e8:	68db      	ldr	r3, [r3, #12]
    11ea:	1c11      	adds	r1, r2, #0
    11ec:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    11ee:	4808      	ldr	r0, [pc, #32]	; (1210 <sim808_parse_response+0xa0>)
    11f0:	2200      	movs	r2, #0
    11f2:	2381      	movs	r3, #129	; 0x81
    11f4:	54c2      	strb	r2, [r0, r3]
	volatile testVar = SIM808_buf.position;
    11f6:	2380      	movs	r3, #128	; 0x80
    11f8:	5cc1      	ldrb	r1, [r0, r3]
    11fa:	9100      	str	r1, [sp, #0]
	SIM808_buf.position = 0;
    11fc:	54c2      	strb	r2, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    11fe:	2100      	movs	r1, #0
    1200:	2280      	movs	r2, #128	; 0x80
    1202:	4b07      	ldr	r3, [pc, #28]	; (1220 <sim808_parse_response+0xb0>)
    1204:	4798      	blx	r3
	
	return result;
    1206:	466b      	mov	r3, sp
    1208:	79d8      	ldrb	r0, [r3, #7]
    120a:	b2c0      	uxtb	r0, r0
}
    120c:	b002      	add	sp, #8
    120e:	bd70      	pop	{r4, r5, r6, pc}
    1210:	20000b28 	.word	0x20000b28
    1214:	20000ac0 	.word	0x20000ac0
    1218:	000038c5 	.word	0x000038c5
    121c:	000038a1 	.word	0x000038a1
    1220:	000036df 	.word	0x000036df

00001224 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait() {
    1224:	b508      	push	{r3, lr}
	while(SIM808_buf.available != 1);	
    1226:	4904      	ldr	r1, [pc, #16]	; (1238 <sim808_parse_response_wait+0x14>)
    1228:	2281      	movs	r2, #129	; 0x81
    122a:	5c8b      	ldrb	r3, [r1, r2]
    122c:	2b01      	cmp	r3, #1
    122e:	d1fc      	bne.n	122a <sim808_parse_response_wait+0x6>
	return sim808_parse_response();
    1230:	4b02      	ldr	r3, [pc, #8]	; (123c <sim808_parse_response_wait+0x18>)
    1232:	4798      	blx	r3
}
    1234:	bd08      	pop	{r3, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	20000b28 	.word	0x20000b28
    123c:	00001171 	.word	0x00001171

00001240 <sim808_reset>:
	} while(connection == 0);


}

void sim808_reset() {
    1240:	b570      	push	{r4, r5, r6, lr}
    1242:	4d0b      	ldr	r5, [pc, #44]	; (1270 <sim808_reset+0x30>)
    1244:	2640      	movs	r6, #64	; 0x40
    1246:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(500);
    1248:	20fa      	movs	r0, #250	; 0xfa
    124a:	0040      	lsls	r0, r0, #1
    124c:	4c09      	ldr	r4, [pc, #36]	; (1274 <sim808_reset+0x34>)
    124e:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1250:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(6000);
    1252:	4809      	ldr	r0, [pc, #36]	; (1278 <sim808_reset+0x38>)
    1254:	47a0      	blx	r4
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1256:	4b09      	ldr	r3, [pc, #36]	; (127c <sim808_reset+0x3c>)
    1258:	6818      	ldr	r0, [r3, #0]
    125a:	6859      	ldr	r1, [r3, #4]
    125c:	689a      	ldr	r2, [r3, #8]
    125e:	68db      	ldr	r3, [r3, #12]
    1260:	4d07      	ldr	r5, [pc, #28]	; (1280 <sim808_reset+0x40>)
    1262:	47a8      	blx	r5
	sim808_parse_response_wait();
    1264:	4b07      	ldr	r3, [pc, #28]	; (1284 <sim808_reset+0x44>)
    1266:	4798      	blx	r3
	delay_ms(200);
    1268:	20c8      	movs	r0, #200	; 0xc8
    126a:	47a0      	blx	r4
}
    126c:	bd70      	pop	{r4, r5, r6, pc}
    126e:	46c0      	nop			; (mov r8, r8)
    1270:	41004400 	.word	0x41004400
    1274:	00002b59 	.word	0x00002b59
    1278:	00001770 	.word	0x00001770
    127c:	20000aa0 	.word	0x20000aa0
    1280:	00001141 	.word	0x00001141
    1284:	00001225 	.word	0x00001225

00001288 <sim808_init_http>:

void sim808_init_http() {
    1288:	b5f0      	push	{r4, r5, r6, r7, lr}
    128a:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    128c:	466b      	mov	r3, sp
    128e:	2200      	movs	r2, #0
    1290:	75da      	strb	r2, [r3, #23]
	result = 1;
    1292:	2101      	movs	r1, #1
    1294:	75d9      	strb	r1, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    1296:	ab01      	add	r3, sp, #4
    1298:	4927      	ldr	r1, [pc, #156]	; (1338 <sim808_init_http+0xb0>)
    129a:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    129c:	721a      	strb	r2, [r3, #8]
	
	do {
			
		cmd.cmd = "AT+HTTPINIT";
    129e:	4f27      	ldr	r7, [pc, #156]	; (133c <sim808_init_http+0xb4>)
		sim808_send_command(cmd);
    12a0:	4d27      	ldr	r5, [pc, #156]	; (1340 <sim808_init_http+0xb8>)
		sim808_parse_response_wait();
    12a2:	4c28      	ldr	r4, [pc, #160]	; (1344 <sim808_init_http+0xbc>)
	cmd.callback_enabled = 0;
	
	do {
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    12a4:	1c38      	adds	r0, r7, #0
    12a6:	9902      	ldr	r1, [sp, #8]
    12a8:	9a03      	ldr	r2, [sp, #12]
    12aa:	9b04      	ldr	r3, [sp, #16]
    12ac:	47a8      	blx	r5
		sim808_parse_response_wait();
    12ae:	47a0      	blx	r4

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    12b0:	4825      	ldr	r0, [pc, #148]	; (1348 <sim808_init_http+0xc0>)
    12b2:	9902      	ldr	r1, [sp, #8]
    12b4:	9a03      	ldr	r2, [sp, #12]
    12b6:	9b04      	ldr	r3, [sp, #16]
    12b8:	47a8      	blx	r5
		if(!sim808_parse_response_wait()) result = 0;
    12ba:	47a0      	blx	r4
    12bc:	2800      	cmp	r0, #0
    12be:	d102      	bne.n	12c6 <sim808_init_http+0x3e>
    12c0:	2200      	movs	r2, #0
    12c2:	466b      	mov	r3, sp
    12c4:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    12c6:	4821      	ldr	r0, [pc, #132]	; (134c <sim808_init_http+0xc4>)
    12c8:	9902      	ldr	r1, [sp, #8]
    12ca:	9a03      	ldr	r2, [sp, #12]
    12cc:	9b04      	ldr	r3, [sp, #16]
    12ce:	4e1c      	ldr	r6, [pc, #112]	; (1340 <sim808_init_http+0xb8>)
    12d0:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
    12d2:	4b1c      	ldr	r3, [pc, #112]	; (1344 <sim808_init_http+0xbc>)
    12d4:	4798      	blx	r3
    12d6:	2800      	cmp	r0, #0
    12d8:	d102      	bne.n	12e0 <sim808_init_http+0x58>
    12da:	2200      	movs	r2, #0
    12dc:	466b      	mov	r3, sp
    12de:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/test/1\"";
		sim808_send_command(cmd);
    12e0:	481b      	ldr	r0, [pc, #108]	; (1350 <sim808_init_http+0xc8>)
    12e2:	9902      	ldr	r1, [sp, #8]
    12e4:	9a03      	ldr	r2, [sp, #12]
    12e6:	9b04      	ldr	r3, [sp, #16]
    12e8:	4e15      	ldr	r6, [pc, #84]	; (1340 <sim808_init_http+0xb8>)
    12ea:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
    12ec:	4b15      	ldr	r3, [pc, #84]	; (1344 <sim808_init_http+0xbc>)
    12ee:	4798      	blx	r3
    12f0:	2800      	cmp	r0, #0
    12f2:	d102      	bne.n	12fa <sim808_init_http+0x72>
    12f4:	2200      	movs	r2, #0
    12f6:	466b      	mov	r3, sp
    12f8:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    12fa:	4816      	ldr	r0, [pc, #88]	; (1354 <sim808_init_http+0xcc>)
    12fc:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    12fe:	9902      	ldr	r1, [sp, #8]
    1300:	9a03      	ldr	r2, [sp, #12]
    1302:	9b04      	ldr	r3, [sp, #16]
    1304:	4e0e      	ldr	r6, [pc, #56]	; (1340 <sim808_init_http+0xb8>)
    1306:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
    1308:	4b0e      	ldr	r3, [pc, #56]	; (1344 <sim808_init_http+0xbc>)
    130a:	4798      	blx	r3
    130c:	2800      	cmp	r0, #0
    130e:	d102      	bne.n	1316 <sim808_init_http+0x8e>
    1310:	2200      	movs	r2, #0
    1312:	466b      	mov	r3, sp
    1314:	75da      	strb	r2, [r3, #23]
		
		if(result == 0) {
    1316:	466b      	mov	r3, sp
    1318:	3317      	adds	r3, #23
    131a:	781b      	ldrb	r3, [r3, #0]
    131c:	2b00      	cmp	r3, #0
    131e:	d104      	bne.n	132a <sim808_init_http+0xa2>
			result = 1;
    1320:	2201      	movs	r2, #1
    1322:	466b      	mov	r3, sp
    1324:	75da      	strb	r2, [r3, #23]
			sim808_reset();			
    1326:	4b0c      	ldr	r3, [pc, #48]	; (1358 <sim808_init_http+0xd0>)
    1328:	4798      	blx	r3
		}
	} while(result == 0);
    132a:	466b      	mov	r3, sp
    132c:	3317      	adds	r3, #23
    132e:	781b      	ldrb	r3, [r3, #0]
    1330:	2b00      	cmp	r3, #0
    1332:	d0b7      	beq.n	12a4 <sim808_init_http+0x1c>
}
    1334:	b007      	add	sp, #28
    1336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1338:	000099f0 	.word	0x000099f0
    133c:	00009a08 	.word	0x00009a08
    1340:	00001141 	.word	0x00001141
    1344:	00001225 	.word	0x00001225
    1348:	00009a14 	.word	0x00009a14
    134c:	00009a28 	.word	0x00009a28
    1350:	00009a40 	.word	0x00009a40
    1354:	00009a88 	.word	0x00009a88
    1358:	00001241 	.word	0x00001241

0000135c <sim808_init_gprs>:

void sim808_init_gprs() {
    135c:	b5f0      	push	{r4, r5, r6, r7, lr}
    135e:	b085      	sub	sp, #20
	command cmd;
	cmd.expected_response = "OK";
    1360:	490d      	ldr	r1, [pc, #52]	; (1398 <sim808_init_gprs+0x3c>)
    1362:	9101      	str	r1, [sp, #4]
	cmd.callback_enabled = 0;
    1364:	2300      	movs	r3, #0
    1366:	466a      	mov	r2, sp
    1368:	7213      	strb	r3, [r2, #8]

	cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
	sim808_send_command(cmd);
    136a:	480c      	ldr	r0, [pc, #48]	; (139c <sim808_init_gprs+0x40>)
    136c:	9a02      	ldr	r2, [sp, #8]
    136e:	9b03      	ldr	r3, [sp, #12]
    1370:	4f0b      	ldr	r7, [pc, #44]	; (13a0 <sim808_init_gprs+0x44>)
    1372:	47b8      	blx	r7
	sim808_parse_response_wait();
    1374:	4e0b      	ldr	r6, [pc, #44]	; (13a4 <sim808_init_gprs+0x48>)
    1376:	47b0      	blx	r6
	delay_ms(400);
    1378:	25c8      	movs	r5, #200	; 0xc8
    137a:	006d      	lsls	r5, r5, #1
    137c:	1c28      	adds	r0, r5, #0
    137e:	4c0a      	ldr	r4, [pc, #40]	; (13a8 <sim808_init_gprs+0x4c>)
    1380:	47a0      	blx	r4
				
	cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
	sim808_send_command(cmd);
    1382:	480a      	ldr	r0, [pc, #40]	; (13ac <sim808_init_gprs+0x50>)
    1384:	9901      	ldr	r1, [sp, #4]
    1386:	9a02      	ldr	r2, [sp, #8]
    1388:	9b03      	ldr	r3, [sp, #12]
    138a:	47b8      	blx	r7
	sim808_parse_response_wait();
    138c:	47b0      	blx	r6
	delay_ms(400);			
    138e:	1c28      	adds	r0, r5, #0
    1390:	47a0      	blx	r4
}
    1392:	b005      	add	sp, #20
    1394:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1396:	46c0      	nop			; (mov r8, r8)
    1398:	000099f0 	.word	0x000099f0
    139c:	00009aa4 	.word	0x00009aa4
    13a0:	00001141 	.word	0x00001141
    13a4:	00001225 	.word	0x00001225
    13a8:	00002b59 	.word	0x00002b59
    13ac:	00009ac4 	.word	0x00009ac4

000013b0 <sim808_connect>:

uint8_t sim808_connect() {
    13b0:	b570      	push	{r4, r5, r6, lr}
    13b2:	b086      	sub	sp, #24
	volatile uint8_t res = 1;
    13b4:	2201      	movs	r2, #1
    13b6:	466b      	mov	r3, sp
    13b8:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    13ba:	ac01      	add	r4, sp, #4
    13bc:	4911      	ldr	r1, [pc, #68]	; (1404 <sim808_connect+0x54>)
    13be:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    13c0:	2300      	movs	r3, #0
    13c2:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    13c4:	4810      	ldr	r0, [pc, #64]	; (1408 <sim808_connect+0x58>)
    13c6:	9a03      	ldr	r2, [sp, #12]
    13c8:	9b04      	ldr	r3, [sp, #16]
    13ca:	4e10      	ldr	r6, [pc, #64]	; (140c <sim808_connect+0x5c>)
    13cc:	47b0      	blx	r6
	sim808_parse_response_wait();
    13ce:	4d10      	ldr	r5, [pc, #64]	; (1410 <sim808_connect+0x60>)
    13d0:	47a8      	blx	r5
	delay_ms(2000);
    13d2:	20fa      	movs	r0, #250	; 0xfa
    13d4:	00c0      	lsls	r0, r0, #3
    13d6:	4b0f      	ldr	r3, [pc, #60]	; (1414 <sim808_connect+0x64>)
    13d8:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    13da:	480f      	ldr	r0, [pc, #60]	; (1418 <sim808_connect+0x68>)
    13dc:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    13de:	6861      	ldr	r1, [r4, #4]
    13e0:	68a2      	ldr	r2, [r4, #8]
    13e2:	68e3      	ldr	r3, [r4, #12]
    13e4:	47b0      	blx	r6
	if(!sim808_parse_response_wait()) res = 0;
    13e6:	47a8      	blx	r5
    13e8:	2800      	cmp	r0, #0
    13ea:	d102      	bne.n	13f2 <sim808_connect+0x42>
    13ec:	2200      	movs	r2, #0
    13ee:	466b      	mov	r3, sp
    13f0:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    13f2:	20fa      	movs	r0, #250	; 0xfa
    13f4:	0040      	lsls	r0, r0, #1
    13f6:	4b07      	ldr	r3, [pc, #28]	; (1414 <sim808_connect+0x64>)
    13f8:	4798      	blx	r3

	return res;
    13fa:	466b      	mov	r3, sp
    13fc:	7dd8      	ldrb	r0, [r3, #23]
    13fe:	b2c0      	uxtb	r0, r0
}
    1400:	b006      	add	sp, #24
    1402:	bd70      	pop	{r4, r5, r6, pc}
    1404:	000099f0 	.word	0x000099f0
    1408:	00009aec 	.word	0x00009aec
    140c:	00001141 	.word	0x00001141
    1410:	00001225 	.word	0x00001225
    1414:	00002b59 	.word	0x00002b59
    1418:	00009afc 	.word	0x00009afc

0000141c <sim808_init>:
 *  Author: jiut0001
 */ 

#include "sim808_uart.h"

void sim808_init() {
    141c:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	
	do {
		success = 1;
		sim808_send_command(CMD_RESET);
    141e:	4b17      	ldr	r3, [pc, #92]	; (147c <sim808_init+0x60>)
    1420:	6818      	ldr	r0, [r3, #0]
    1422:	6859      	ldr	r1, [r3, #4]
    1424:	689a      	ldr	r2, [r3, #8]
    1426:	68db      	ldr	r3, [r3, #12]
    1428:	4c15      	ldr	r4, [pc, #84]	; (1480 <sim808_init+0x64>)
    142a:	47a0      	blx	r4
		delay_ms(200);
    142c:	20c8      	movs	r0, #200	; 0xc8
    142e:	4e15      	ldr	r6, [pc, #84]	; (1484 <sim808_init+0x68>)
    1430:	47b0      	blx	r6
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1432:	4b15      	ldr	r3, [pc, #84]	; (1488 <sim808_init+0x6c>)
    1434:	6818      	ldr	r0, [r3, #0]
    1436:	6859      	ldr	r1, [r3, #4]
    1438:	689a      	ldr	r2, [r3, #8]
    143a:	68db      	ldr	r3, [r3, #12]
    143c:	47a0      	blx	r4
		usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    143e:	4d13      	ldr	r5, [pc, #76]	; (148c <sim808_init+0x70>)
    1440:	1c28      	adds	r0, r5, #0
    1442:	4913      	ldr	r1, [pc, #76]	; (1490 <sim808_init+0x74>)
    1444:	2201      	movs	r2, #1
    1446:	4b13      	ldr	r3, [pc, #76]	; (1494 <sim808_init+0x78>)
    1448:	4798      	blx	r3
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    144a:	1c28      	adds	r0, r5, #0
    144c:	4912      	ldr	r1, [pc, #72]	; (1498 <sim808_init+0x7c>)
    144e:	2201      	movs	r2, #1
    1450:	4b12      	ldr	r3, [pc, #72]	; (149c <sim808_init+0x80>)
    1452:	4798      	blx	r3
		sim808_parse_response_wait();
    1454:	4d12      	ldr	r5, [pc, #72]	; (14a0 <sim808_init+0x84>)
    1456:	47a8      	blx	r5
		delay_ms(200);
    1458:	20c8      	movs	r0, #200	; 0xc8
    145a:	47b0      	blx	r6
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    145c:	4b11      	ldr	r3, [pc, #68]	; (14a4 <sim808_init+0x88>)
    145e:	6818      	ldr	r0, [r3, #0]
    1460:	6859      	ldr	r1, [r3, #4]
    1462:	689a      	ldr	r2, [r3, #8]
    1464:	68db      	ldr	r3, [r3, #12]
    1466:	47a0      	blx	r4
		sim808_parse_response_wait();
    1468:	47a8      	blx	r5
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_gprs();
    146a:	4e0f      	ldr	r6, [pc, #60]	; (14a8 <sim808_init+0x8c>)
		sim808_init_http();
    146c:	4d0f      	ldr	r5, [pc, #60]	; (14ac <sim808_init+0x90>)
		connection = sim808_connect();	
    146e:	4c10      	ldr	r4, [pc, #64]	; (14b0 <sim808_init+0x94>)
		sim808_parse_response_wait();
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_gprs();
    1470:	47b0      	blx	r6
		sim808_init_http();
    1472:	47a8      	blx	r5
		connection = sim808_connect();	
    1474:	47a0      	blx	r4
	} while(connection == 0);
    1476:	2800      	cmp	r0, #0
    1478:	d0fa      	beq.n	1470 <sim808_init+0x54>


}
    147a:	bd70      	pop	{r4, r5, r6, pc}
    147c:	20000ab0 	.word	0x20000ab0
    1480:	00001141 	.word	0x00001141
    1484:	00002b59 	.word	0x00002b59
    1488:	20000a5c 	.word	0x20000a5c
    148c:	200023b4 	.word	0x200023b4
    1490:	000010a9 	.word	0x000010a9
    1494:	00000809 	.word	0x00000809
    1498:	20000a8c 	.word	0x20000a8c
    149c:	00000821 	.word	0x00000821
    14a0:	00001225 	.word	0x00001225
    14a4:	20000aa0 	.word	0x20000aa0
    14a8:	0000135d 	.word	0x0000135d
    14ac:	00001289 	.word	0x00001289
    14b0:	000013b1 	.word	0x000013b1

000014b4 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    14b4:	b570      	push	{r4, r5, r6, lr}
    14b6:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    14b8:	2380      	movs	r3, #128	; 0x80
    14ba:	05db      	lsls	r3, r3, #23
    14bc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    14be:	2300      	movs	r3, #0
    14c0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    14c2:	22ff      	movs	r2, #255	; 0xff
    14c4:	4668      	mov	r0, sp
    14c6:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    14c8:	2200      	movs	r2, #0
    14ca:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    14cc:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    14ce:	2196      	movs	r1, #150	; 0x96
    14d0:	0189      	lsls	r1, r1, #6
    14d2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    14d4:	2101      	movs	r1, #1
    14d6:	2024      	movs	r0, #36	; 0x24
    14d8:	466c      	mov	r4, sp
    14da:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    14dc:	2025      	movs	r0, #37	; 0x25
    14de:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    14e0:	2126      	movs	r1, #38	; 0x26
    14e2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    14e4:	2127      	movs	r1, #39	; 0x27
    14e6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    14e8:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    14ea:	2188      	movs	r1, #136	; 0x88
    14ec:	0349      	lsls	r1, r1, #13
    14ee:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    14f0:	212c      	movs	r1, #44	; 0x2c
    14f2:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    14f4:	212d      	movs	r1, #45	; 0x2d
    14f6:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    14f8:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    14fa:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    14fc:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    14fe:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    1500:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    1502:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    1504:	2313      	movs	r3, #19
    1506:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    1508:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    150a:	4b1f      	ldr	r3, [pc, #124]	; (1588 <init_SIM808_uart+0xd4>)
    150c:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    150e:	4b1f      	ldr	r3, [pc, #124]	; (158c <init_SIM808_uart+0xd8>)
    1510:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1512:	2301      	movs	r3, #1
    1514:	425b      	negs	r3, r3
    1516:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1518:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    151a:	4e1d      	ldr	r6, [pc, #116]	; (1590 <init_SIM808_uart+0xdc>)
    151c:	4d1d      	ldr	r5, [pc, #116]	; (1594 <init_SIM808_uart+0xe0>)
    151e:	4c1e      	ldr	r4, [pc, #120]	; (1598 <init_SIM808_uart+0xe4>)
    1520:	1c30      	adds	r0, r6, #0
    1522:	1c29      	adds	r1, r5, #0
    1524:	466a      	mov	r2, sp
    1526:	47a0      	blx	r4
    1528:	2800      	cmp	r0, #0
    152a:	d1f9      	bne.n	1520 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    152c:	4c18      	ldr	r4, [pc, #96]	; (1590 <init_SIM808_uart+0xdc>)
    152e:	4b1b      	ldr	r3, [pc, #108]	; (159c <init_SIM808_uart+0xe8>)
    1530:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1532:	4a1b      	ldr	r2, [pc, #108]	; (15a0 <init_SIM808_uart+0xec>)
    1534:	4b1b      	ldr	r3, [pc, #108]	; (15a4 <init_SIM808_uart+0xf0>)
    1536:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1538:	4a1b      	ldr	r2, [pc, #108]	; (15a8 <init_SIM808_uart+0xf4>)
    153a:	4b1c      	ldr	r3, [pc, #112]	; (15ac <init_SIM808_uart+0xf8>)
    153c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    153e:	1c20      	adds	r0, r4, #0
    1540:	4914      	ldr	r1, [pc, #80]	; (1594 <init_SIM808_uart+0xe0>)
    1542:	466a      	mov	r2, sp
    1544:	4b14      	ldr	r3, [pc, #80]	; (1598 <init_SIM808_uart+0xe4>)
    1546:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1548:	4e19      	ldr	r6, [pc, #100]	; (15b0 <init_SIM808_uart+0xfc>)
    154a:	6833      	ldr	r3, [r6, #0]
    154c:	6898      	ldr	r0, [r3, #8]
    154e:	2100      	movs	r1, #0
    1550:	4d18      	ldr	r5, [pc, #96]	; (15b4 <init_SIM808_uart+0x100>)
    1552:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1554:	6833      	ldr	r3, [r6, #0]
    1556:	6858      	ldr	r0, [r3, #4]
    1558:	2100      	movs	r1, #0
    155a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    155c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    155e:	1c28      	adds	r0, r5, #0
    1560:	4b15      	ldr	r3, [pc, #84]	; (15b8 <init_SIM808_uart+0x104>)
    1562:	4798      	blx	r3
    1564:	231f      	movs	r3, #31
    1566:	4018      	ands	r0, r3
    1568:	2301      	movs	r3, #1
    156a:	4083      	lsls	r3, r0
    156c:	1c18      	adds	r0, r3, #0
    156e:	4b13      	ldr	r3, [pc, #76]	; (15bc <init_SIM808_uart+0x108>)
    1570:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1572:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1574:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1576:	2b00      	cmp	r3, #0
    1578:	d1fc      	bne.n	1574 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    157a:	682a      	ldr	r2, [r5, #0]
    157c:	2302      	movs	r3, #2
    157e:	4313      	orrs	r3, r2
    1580:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1582:	b010      	add	sp, #64	; 0x40
    1584:	bd70      	pop	{r4, r5, r6, pc}
    1586:	46c0      	nop			; (mov r8, r8)
    1588:	000a0002 	.word	0x000a0002
    158c:	00090002 	.word	0x00090002
    1590:	200023b4 	.word	0x200023b4
    1594:	42000800 	.word	0x42000800
    1598:	00000435 	.word	0x00000435
    159c:	20000a58 	.word	0x20000a58
    15a0:	00001129 	.word	0x00001129
    15a4:	20000a54 	.word	0x20000a54
    15a8:	000010fd 	.word	0x000010fd
    15ac:	20000a50 	.word	0x20000a50
    15b0:	20000168 	.word	0x20000168
    15b4:	00003725 	.word	0x00003725
    15b8:	00002ab1 	.word	0x00002ab1
    15bc:	e000e100 	.word	0xe000e100

000015c0 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    15c0:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    15c2:	4c06      	ldr	r4, [pc, #24]	; (15dc <init_sim808_usart_callbacks+0x1c>)
    15c4:	1c20      	adds	r0, r4, #0
    15c6:	4906      	ldr	r1, [pc, #24]	; (15e0 <init_sim808_usart_callbacks+0x20>)
    15c8:	2200      	movs	r2, #0
    15ca:	4b06      	ldr	r3, [pc, #24]	; (15e4 <init_sim808_usart_callbacks+0x24>)
    15cc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    15ce:	2331      	movs	r3, #49	; 0x31
    15d0:	5ce1      	ldrb	r1, [r4, r3]
    15d2:	2203      	movs	r2, #3
    15d4:	430a      	orrs	r2, r1
    15d6:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
    15d8:	bd10      	pop	{r4, pc}
    15da:	46c0      	nop			; (mov r8, r8)
    15dc:	200023b4 	.word	0x200023b4
    15e0:	000010a5 	.word	0x000010a5
    15e4:	00000809 	.word	0x00000809

000015e8 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    15e8:	1c93      	adds	r3, r2, #2
    15ea:	009b      	lsls	r3, r3, #2
    15ec:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    15ee:	2a02      	cmp	r2, #2
    15f0:	d104      	bne.n	15fc <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    15f2:	7e02      	ldrb	r2, [r0, #24]
    15f4:	2310      	movs	r3, #16
    15f6:	4313      	orrs	r3, r2
    15f8:	7603      	strb	r3, [r0, #24]
    15fa:	e00c      	b.n	1616 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    15fc:	2a03      	cmp	r2, #3
    15fe:	d104      	bne.n	160a <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1600:	7e02      	ldrb	r2, [r0, #24]
    1602:	2320      	movs	r3, #32
    1604:	4313      	orrs	r3, r2
    1606:	7603      	strb	r3, [r0, #24]
    1608:	e005      	b.n	1616 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    160a:	2301      	movs	r3, #1
    160c:	4093      	lsls	r3, r2
    160e:	1c1a      	adds	r2, r3, #0
    1610:	7e03      	ldrb	r3, [r0, #24]
    1612:	431a      	orrs	r2, r3
    1614:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1616:	2000      	movs	r0, #0
    1618:	4770      	bx	lr
    161a:	46c0      	nop			; (mov r8, r8)

0000161c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    161c:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    161e:	0080      	lsls	r0, r0, #2
    1620:	4b14      	ldr	r3, [pc, #80]	; (1674 <_tc_interrupt_handler+0x58>)
    1622:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1624:	6822      	ldr	r2, [r4, #0]
    1626:	7b95      	ldrb	r5, [r2, #14]
    1628:	7e23      	ldrb	r3, [r4, #24]
    162a:	401d      	ands	r5, r3
    162c:	7e63      	ldrb	r3, [r4, #25]
    162e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1630:	07eb      	lsls	r3, r5, #31
    1632:	d505      	bpl.n	1640 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1634:	1c20      	adds	r0, r4, #0
    1636:	68a2      	ldr	r2, [r4, #8]
    1638:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    163a:	2301      	movs	r3, #1
    163c:	6822      	ldr	r2, [r4, #0]
    163e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1640:	07ab      	lsls	r3, r5, #30
    1642:	d505      	bpl.n	1650 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1644:	1c20      	adds	r0, r4, #0
    1646:	68e2      	ldr	r2, [r4, #12]
    1648:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    164a:	2302      	movs	r3, #2
    164c:	6822      	ldr	r2, [r4, #0]
    164e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1650:	06eb      	lsls	r3, r5, #27
    1652:	d505      	bpl.n	1660 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1654:	1c20      	adds	r0, r4, #0
    1656:	6922      	ldr	r2, [r4, #16]
    1658:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    165a:	2310      	movs	r3, #16
    165c:	6822      	ldr	r2, [r4, #0]
    165e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1660:	06ab      	lsls	r3, r5, #26
    1662:	d505      	bpl.n	1670 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1664:	1c20      	adds	r0, r4, #0
    1666:	6962      	ldr	r2, [r4, #20]
    1668:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    166a:	6823      	ldr	r3, [r4, #0]
    166c:	2220      	movs	r2, #32
    166e:	739a      	strb	r2, [r3, #14]
	}
}
    1670:	bd38      	pop	{r3, r4, r5, pc}
    1672:	46c0      	nop			; (mov r8, r8)
    1674:	200023ec 	.word	0x200023ec

00001678 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1678:	b508      	push	{r3, lr}
    167a:	2000      	movs	r0, #0
    167c:	4b01      	ldr	r3, [pc, #4]	; (1684 <TC3_Handler+0xc>)
    167e:	4798      	blx	r3
    1680:	bd08      	pop	{r3, pc}
    1682:	46c0      	nop			; (mov r8, r8)
    1684:	0000161d 	.word	0x0000161d

00001688 <TC4_Handler>:
    1688:	b508      	push	{r3, lr}
    168a:	2001      	movs	r0, #1
    168c:	4b01      	ldr	r3, [pc, #4]	; (1694 <TC4_Handler+0xc>)
    168e:	4798      	blx	r3
    1690:	bd08      	pop	{r3, pc}
    1692:	46c0      	nop			; (mov r8, r8)
    1694:	0000161d 	.word	0x0000161d

00001698 <TC5_Handler>:
    1698:	b508      	push	{r3, lr}
    169a:	2002      	movs	r0, #2
    169c:	4b01      	ldr	r3, [pc, #4]	; (16a4 <TC5_Handler+0xc>)
    169e:	4798      	blx	r3
    16a0:	bd08      	pop	{r3, pc}
    16a2:	46c0      	nop			; (mov r8, r8)
    16a4:	0000161d 	.word	0x0000161d

000016a8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    16a8:	b570      	push	{r4, r5, r6, lr}
    16aa:	b084      	sub	sp, #16
    16ac:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    16ae:	ab01      	add	r3, sp, #4
    16b0:	4a0a      	ldr	r2, [pc, #40]	; (16dc <_tc_get_inst_index+0x34>)
    16b2:	ca70      	ldmia	r2!, {r4, r5, r6}
    16b4:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    16b6:	9b01      	ldr	r3, [sp, #4]
    16b8:	4283      	cmp	r3, r0
    16ba:	d00a      	beq.n	16d2 <_tc_get_inst_index+0x2a>
    16bc:	9c02      	ldr	r4, [sp, #8]
    16be:	4284      	cmp	r4, r0
    16c0:	d005      	beq.n	16ce <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    16c2:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    16c4:	9d03      	ldr	r5, [sp, #12]
    16c6:	428d      	cmp	r5, r1
    16c8:	d105      	bne.n	16d6 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    16ca:	2002      	movs	r0, #2
    16cc:	e002      	b.n	16d4 <_tc_get_inst_index+0x2c>
    16ce:	2001      	movs	r0, #1
    16d0:	e000      	b.n	16d4 <_tc_get_inst_index+0x2c>
    16d2:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    16d4:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    16d6:	b004      	add	sp, #16
    16d8:	bd70      	pop	{r4, r5, r6, pc}
    16da:	46c0      	nop			; (mov r8, r8)
    16dc:	00009b0c 	.word	0x00009b0c

000016e0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    16e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    16e2:	464f      	mov	r7, r9
    16e4:	4646      	mov	r6, r8
    16e6:	b4c0      	push	{r6, r7}
    16e8:	b087      	sub	sp, #28
    16ea:	1c04      	adds	r4, r0, #0
    16ec:	1c0d      	adds	r5, r1, #0
    16ee:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    16f0:	1c08      	adds	r0, r1, #0
    16f2:	4b90      	ldr	r3, [pc, #576]	; (1934 <tc_init+0x254>)
    16f4:	4798      	blx	r3
    16f6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    16f8:	4f8f      	ldr	r7, [pc, #572]	; (1938 <tc_init+0x258>)
    16fa:	1c39      	adds	r1, r7, #0
    16fc:	310c      	adds	r1, #12
    16fe:	a805      	add	r0, sp, #20
    1700:	2203      	movs	r2, #3
    1702:	4e8e      	ldr	r6, [pc, #568]	; (193c <tc_init+0x25c>)
    1704:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1706:	1c39      	adds	r1, r7, #0
    1708:	3110      	adds	r1, #16
    170a:	a803      	add	r0, sp, #12
    170c:	2206      	movs	r2, #6
    170e:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1710:	2300      	movs	r3, #0
    1712:	60a3      	str	r3, [r4, #8]
    1714:	60e3      	str	r3, [r4, #12]
    1716:	6123      	str	r3, [r4, #16]
    1718:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    171a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    171c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    171e:	4648      	mov	r0, r9
    1720:	0082      	lsls	r2, r0, #2
    1722:	4b87      	ldr	r3, [pc, #540]	; (1940 <tc_init+0x260>)
    1724:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1726:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1728:	4641      	mov	r1, r8
    172a:	788b      	ldrb	r3, [r1, #2]
    172c:	2b08      	cmp	r3, #8
    172e:	d104      	bne.n	173a <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1730:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1732:	464a      	mov	r2, r9
    1734:	07d2      	lsls	r2, r2, #31
    1736:	d400      	bmi.n	173a <tc_init+0x5a>
    1738:	e0f6      	b.n	1928 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    173a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    173c:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    173e:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1740:	07d9      	lsls	r1, r3, #31
    1742:	d500      	bpl.n	1746 <tc_init+0x66>
    1744:	e0f0      	b.n	1928 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1746:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1748:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    174a:	06da      	lsls	r2, r3, #27
    174c:	d500      	bpl.n	1750 <tc_init+0x70>
    174e:	e0eb      	b.n	1928 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1750:	882b      	ldrh	r3, [r5, #0]
    1752:	0799      	lsls	r1, r3, #30
    1754:	d500      	bpl.n	1758 <tc_init+0x78>
    1756:	e0e7      	b.n	1928 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1758:	4642      	mov	r2, r8
    175a:	7c13      	ldrb	r3, [r2, #16]
    175c:	2b00      	cmp	r3, #0
    175e:	d00c      	beq.n	177a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1760:	a902      	add	r1, sp, #8
    1762:	2301      	movs	r3, #1
    1764:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1766:	2200      	movs	r2, #0
    1768:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    176a:	4640      	mov	r0, r8
    176c:	6980      	ldr	r0, [r0, #24]
    176e:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1770:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1772:	4642      	mov	r2, r8
    1774:	7d10      	ldrb	r0, [r2, #20]
    1776:	4b73      	ldr	r3, [pc, #460]	; (1944 <tc_init+0x264>)
    1778:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    177a:	4640      	mov	r0, r8
    177c:	7f03      	ldrb	r3, [r0, #28]
    177e:	2b00      	cmp	r3, #0
    1780:	d00b      	beq.n	179a <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1782:	a902      	add	r1, sp, #8
    1784:	2301      	movs	r3, #1
    1786:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1788:	2200      	movs	r2, #0
    178a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    178c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    178e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1790:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1792:	6a03      	ldr	r3, [r0, #32]
    1794:	b2d8      	uxtb	r0, r3
    1796:	4b6b      	ldr	r3, [pc, #428]	; (1944 <tc_init+0x264>)
    1798:	4798      	blx	r3
    179a:	4b6b      	ldr	r3, [pc, #428]	; (1948 <tc_init+0x268>)
    179c:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    179e:	4648      	mov	r0, r9
    17a0:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    17a2:	a803      	add	r0, sp, #12
    17a4:	5a12      	ldrh	r2, [r2, r0]
    17a6:	430a      	orrs	r2, r1
    17a8:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    17aa:	4641      	mov	r1, r8
    17ac:	788b      	ldrb	r3, [r1, #2]
    17ae:	2b08      	cmp	r3, #8
    17b0:	d108      	bne.n	17c4 <tc_init+0xe4>
    17b2:	4b65      	ldr	r3, [pc, #404]	; (1948 <tc_init+0x268>)
    17b4:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    17b6:	4648      	mov	r0, r9
    17b8:	3001      	adds	r0, #1
    17ba:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    17bc:	a903      	add	r1, sp, #12
    17be:	5a41      	ldrh	r1, [r0, r1]
    17c0:	430a      	orrs	r2, r1
    17c2:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    17c4:	a901      	add	r1, sp, #4
    17c6:	4642      	mov	r2, r8
    17c8:	7813      	ldrb	r3, [r2, #0]
    17ca:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    17cc:	ab05      	add	r3, sp, #20
    17ce:	4648      	mov	r0, r9
    17d0:	5c1e      	ldrb	r6, [r3, r0]
    17d2:	1c30      	adds	r0, r6, #0
    17d4:	4b5d      	ldr	r3, [pc, #372]	; (194c <tc_init+0x26c>)
    17d6:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    17d8:	1c30      	adds	r0, r6, #0
    17da:	4b5d      	ldr	r3, [pc, #372]	; (1950 <tc_init+0x270>)
    17dc:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    17de:	4641      	mov	r1, r8
    17e0:	8888      	ldrh	r0, [r1, #4]
    17e2:	890b      	ldrh	r3, [r1, #8]
    17e4:	4303      	orrs	r3, r0
    17e6:	7988      	ldrb	r0, [r1, #6]
    17e8:	788a      	ldrb	r2, [r1, #2]
    17ea:	4310      	orrs	r0, r2
    17ec:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    17ee:	784b      	ldrb	r3, [r1, #1]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d002      	beq.n	17fa <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    17f4:	2380      	movs	r3, #128	; 0x80
    17f6:	011b      	lsls	r3, r3, #4
    17f8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    17fa:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    17fc:	227f      	movs	r2, #127	; 0x7f
    17fe:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1800:	4393      	bics	r3, r2
    1802:	d1fc      	bne.n	17fe <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1804:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1806:	4642      	mov	r2, r8
    1808:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    180a:	1e43      	subs	r3, r0, #1
    180c:	4198      	sbcs	r0, r3
    180e:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1810:	7b93      	ldrb	r3, [r2, #14]
    1812:	2b00      	cmp	r3, #0
    1814:	d001      	beq.n	181a <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1816:	2301      	movs	r3, #1
    1818:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    181a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    181c:	227f      	movs	r2, #127	; 0x7f
    181e:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1820:	4393      	bics	r3, r2
    1822:	d1fc      	bne.n	181e <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1824:	23ff      	movs	r3, #255	; 0xff
    1826:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1828:	2800      	cmp	r0, #0
    182a:	d005      	beq.n	1838 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    182c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    182e:	227f      	movs	r2, #127	; 0x7f
    1830:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1832:	4393      	bics	r3, r2
    1834:	d1fc      	bne.n	1830 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1836:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1838:	4643      	mov	r3, r8
    183a:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    183c:	7adb      	ldrb	r3, [r3, #11]
    183e:	2b00      	cmp	r3, #0
    1840:	d001      	beq.n	1846 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1842:	2310      	movs	r3, #16
    1844:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1846:	4641      	mov	r1, r8
    1848:	7b0b      	ldrb	r3, [r1, #12]
    184a:	2b00      	cmp	r3, #0
    184c:	d001      	beq.n	1852 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    184e:	2320      	movs	r3, #32
    1850:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1852:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1854:	227f      	movs	r2, #127	; 0x7f
    1856:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1858:	4393      	bics	r3, r2
    185a:	d1fc      	bne.n	1856 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    185c:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    185e:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1860:	217f      	movs	r1, #127	; 0x7f
    1862:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1864:	438b      	bics	r3, r1
    1866:	d1fc      	bne.n	1862 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1868:	7923      	ldrb	r3, [r4, #4]
    186a:	2b04      	cmp	r3, #4
    186c:	d005      	beq.n	187a <tc_init+0x19a>
    186e:	2b08      	cmp	r3, #8
    1870:	d041      	beq.n	18f6 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1872:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1874:	2b00      	cmp	r3, #0
    1876:	d157      	bne.n	1928 <tc_init+0x248>
    1878:	e024      	b.n	18c4 <tc_init+0x1e4>
    187a:	217f      	movs	r1, #127	; 0x7f
    187c:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    187e:	438b      	bics	r3, r1
    1880:	d1fc      	bne.n	187c <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1882:	2328      	movs	r3, #40	; 0x28
    1884:	4642      	mov	r2, r8
    1886:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1888:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    188a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    188c:	227f      	movs	r2, #127	; 0x7f
    188e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1890:	4393      	bics	r3, r2
    1892:	d1fc      	bne.n	188e <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1894:	2329      	movs	r3, #41	; 0x29
    1896:	4640      	mov	r0, r8
    1898:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    189a:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    189c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    189e:	227f      	movs	r2, #127	; 0x7f
    18a0:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    18a2:	4393      	bics	r3, r2
    18a4:	d1fc      	bne.n	18a0 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    18a6:	232a      	movs	r3, #42	; 0x2a
    18a8:	4641      	mov	r1, r8
    18aa:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    18ac:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    18ae:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    18b0:	227f      	movs	r2, #127	; 0x7f
    18b2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    18b4:	4393      	bics	r3, r2
    18b6:	d1fc      	bne.n	18b2 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    18b8:	232b      	movs	r3, #43	; 0x2b
    18ba:	4642      	mov	r2, r8
    18bc:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    18be:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    18c0:	2000      	movs	r0, #0
    18c2:	e031      	b.n	1928 <tc_init+0x248>
    18c4:	217f      	movs	r1, #127	; 0x7f
    18c6:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    18c8:	438b      	bics	r3, r1
    18ca:	d1fc      	bne.n	18c6 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    18cc:	4640      	mov	r0, r8
    18ce:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    18d0:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    18d2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    18d4:	227f      	movs	r2, #127	; 0x7f
    18d6:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    18d8:	4393      	bics	r3, r2
    18da:	d1fc      	bne.n	18d6 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    18dc:	4641      	mov	r1, r8
    18de:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    18e0:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    18e2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    18e4:	227f      	movs	r2, #127	; 0x7f
    18e6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    18e8:	4393      	bics	r3, r2
    18ea:	d1fc      	bne.n	18e6 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    18ec:	4642      	mov	r2, r8
    18ee:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    18f0:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    18f2:	2000      	movs	r0, #0
    18f4:	e018      	b.n	1928 <tc_init+0x248>
    18f6:	217f      	movs	r1, #127	; 0x7f
    18f8:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    18fa:	438b      	bics	r3, r1
    18fc:	d1fc      	bne.n	18f8 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    18fe:	4643      	mov	r3, r8
    1900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1902:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1904:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1906:	227f      	movs	r2, #127	; 0x7f
    1908:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    190a:	4393      	bics	r3, r2
    190c:	d1fc      	bne.n	1908 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    190e:	4640      	mov	r0, r8
    1910:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1912:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1914:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1916:	227f      	movs	r2, #127	; 0x7f
    1918:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    191a:	4393      	bics	r3, r2
    191c:	d1fc      	bne.n	1918 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    191e:	4641      	mov	r1, r8
    1920:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1922:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1924:	2000      	movs	r0, #0
    1926:	e7ff      	b.n	1928 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1928:	b007      	add	sp, #28
    192a:	bc0c      	pop	{r2, r3}
    192c:	4690      	mov	r8, r2
    192e:	4699      	mov	r9, r3
    1930:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1932:	46c0      	nop			; (mov r8, r8)
    1934:	000016a9 	.word	0x000016a9
    1938:	00009b0c 	.word	0x00009b0c
    193c:	000036cd 	.word	0x000036cd
    1940:	200023ec 	.word	0x200023ec
    1944:	000032e5 	.word	0x000032e5
    1948:	40000400 	.word	0x40000400
    194c:	00003209 	.word	0x00003209
    1950:	0000317d 	.word	0x0000317d

00001954 <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
    1954:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
    1956:	4b27      	ldr	r3, [pc, #156]	; (19f4 <btn_timer_read_callback+0xa0>)
    1958:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    195a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    195c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    195e:	2900      	cmp	r1, #0
    1960:	d103      	bne.n	196a <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
    1962:	095a      	lsrs	r2, r3, #5
    1964:	01d2      	lsls	r2, r2, #7
    1966:	4924      	ldr	r1, [pc, #144]	; (19f8 <btn_timer_read_callback+0xa4>)
    1968:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    196a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    196c:	211f      	movs	r1, #31
    196e:	400b      	ands	r3, r1
    1970:	2101      	movs	r1, #1
    1972:	4099      	lsls	r1, r3
    1974:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    1976:	4013      	ands	r3, r2
    1978:	1e5a      	subs	r2, r3, #1
    197a:	4193      	sbcs	r3, r2
    197c:	b2db      	uxtb	r3, r3
    197e:	466a      	mov	r2, sp
    1980:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
    1982:	4b1e      	ldr	r3, [pc, #120]	; (19fc <btn_timer_read_callback+0xa8>)
    1984:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1986:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1988:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    198a:	2900      	cmp	r1, #0
    198c:	d103      	bne.n	1996 <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
    198e:	095a      	lsrs	r2, r3, #5
    1990:	01d2      	lsls	r2, r2, #7
    1992:	4919      	ldr	r1, [pc, #100]	; (19f8 <btn_timer_read_callback+0xa4>)
    1994:	1852      	adds	r2, r2, r1
    1996:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1998:	211f      	movs	r1, #31
    199a:	400b      	ands	r3, r1
    199c:	2101      	movs	r1, #1
    199e:	4099      	lsls	r1, r3
    19a0:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    19a2:	4013      	ands	r3, r2
    19a4:	1e5a      	subs	r2, r3, #1
    19a6:	4193      	sbcs	r3, r2
    19a8:	b2db      	uxtb	r3, r3
    19aa:	466a      	mov	r2, sp
    19ac:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
    19ae:	466b      	mov	r3, sp
    19b0:	3307      	adds	r3, #7
    19b2:	781b      	ldrb	r3, [r3, #0]
    19b4:	2b00      	cmp	r3, #0
    19b6:	d106      	bne.n	19c6 <btn_timer_read_callback+0x72>
    19b8:	4b0e      	ldr	r3, [pc, #56]	; (19f4 <btn_timer_read_callback+0xa0>)
    19ba:	789b      	ldrb	r3, [r3, #2]
    19bc:	2b01      	cmp	r3, #1
    19be:	d102      	bne.n	19c6 <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
    19c0:	2201      	movs	r2, #1
    19c2:	4b0c      	ldr	r3, [pc, #48]	; (19f4 <btn_timer_read_callback+0xa0>)
    19c4:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
    19c6:	466b      	mov	r3, sp
    19c8:	3306      	adds	r3, #6
    19ca:	781b      	ldrb	r3, [r3, #0]
    19cc:	2b00      	cmp	r3, #0
    19ce:	d106      	bne.n	19de <btn_timer_read_callback+0x8a>
    19d0:	4b0a      	ldr	r3, [pc, #40]	; (19fc <btn_timer_read_callback+0xa8>)
    19d2:	789b      	ldrb	r3, [r3, #2]
    19d4:	2b01      	cmp	r3, #1
    19d6:	d102      	bne.n	19de <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
    19d8:	2201      	movs	r2, #1
    19da:	4b08      	ldr	r3, [pc, #32]	; (19fc <btn_timer_read_callback+0xa8>)
    19dc:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
    19de:	466b      	mov	r3, sp
    19e0:	79da      	ldrb	r2, [r3, #7]
    19e2:	4b04      	ldr	r3, [pc, #16]	; (19f4 <btn_timer_read_callback+0xa0>)
    19e4:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
    19e6:	466b      	mov	r3, sp
    19e8:	799a      	ldrb	r2, [r3, #6]
    19ea:	4b04      	ldr	r3, [pc, #16]	; (19fc <btn_timer_read_callback+0xa8>)
    19ec:	709a      	strb	r2, [r3, #2]
}
    19ee:	b002      	add	sp, #8
    19f0:	4770      	bx	lr
    19f2:	46c0      	nop			; (mov r8, r8)
    19f4:	200023fc 	.word	0x200023fc
    19f8:	41004400 	.word	0x41004400
    19fc:	200023f8 	.word	0x200023f8

00001a00 <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    1a00:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    1a02:	490c      	ldr	r1, [pc, #48]	; (1a34 <menu_buttons_init+0x34>)
    1a04:	230f      	movs	r3, #15
    1a06:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    1a08:	2201      	movs	r2, #1
    1a0a:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    1a0c:	2300      	movs	r3, #0
    1a0e:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    1a10:	4909      	ldr	r1, [pc, #36]	; (1a38 <menu_buttons_init+0x38>)
    1a12:	200e      	movs	r0, #14
    1a14:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    1a16:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    1a18:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1a1a:	4c08      	ldr	r4, [pc, #32]	; (1a3c <menu_buttons_init+0x3c>)
    1a1c:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1a1e:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    1a20:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    1a22:	200f      	movs	r0, #15
    1a24:	1c21      	adds	r1, r4, #0
    1a26:	4d06      	ldr	r5, [pc, #24]	; (1a40 <menu_buttons_init+0x40>)
    1a28:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1a2a:	200e      	movs	r0, #14
    1a2c:	1c21      	adds	r1, r4, #0
    1a2e:	47a8      	blx	r5
}
    1a30:	bd38      	pop	{r3, r4, r5, pc}
    1a32:	46c0      	nop			; (mov r8, r8)
    1a34:	200023fc 	.word	0x200023fc
    1a38:	200023f8 	.word	0x200023f8
    1a3c:	200023ac 	.word	0x200023ac
    1a40:	00002b85 	.word	0x00002b85

00001a44 <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    1a44:	b510      	push	{r4, lr}
    1a46:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1a48:	aa01      	add	r2, sp, #4
    1a4a:	2300      	movs	r3, #0
    1a4c:	2100      	movs	r1, #0
    1a4e:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1a50:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1a52:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1a54:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1a56:	2000      	movs	r0, #0
    1a58:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1a5a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1a5c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1a5e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1a60:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1a62:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1a64:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1a66:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1a68:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1a6a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1a6c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1a6e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1a70:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1a72:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1a74:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    1a76:	23c0      	movs	r3, #192	; 0xc0
    1a78:	009b      	lsls	r3, r3, #2
    1a7a:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    1a7c:	4c07      	ldr	r4, [pc, #28]	; (1a9c <btn_timer_config+0x58>)
    1a7e:	1c20      	adds	r0, r4, #0
    1a80:	4907      	ldr	r1, [pc, #28]	; (1aa0 <btn_timer_config+0x5c>)
    1a82:	4b08      	ldr	r3, [pc, #32]	; (1aa4 <btn_timer_config+0x60>)
    1a84:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a86:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a88:	217f      	movs	r1, #127	; 0x7f
    1a8a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1a8c:	438b      	bics	r3, r1
    1a8e:	d1fc      	bne.n	1a8a <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1a90:	8811      	ldrh	r1, [r2, #0]
    1a92:	2302      	movs	r3, #2
    1a94:	430b      	orrs	r3, r1
    1a96:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    1a98:	b00e      	add	sp, #56	; 0x38
    1a9a:	bd10      	pop	{r4, pc}
    1a9c:	20000ad0 	.word	0x20000ad0
    1aa0:	42002c00 	.word	0x42002c00
    1aa4:	000016e1 	.word	0x000016e1

00001aa8 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    1aa8:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    1aaa:	4c0d      	ldr	r4, [pc, #52]	; (1ae0 <btn_timer_config_callbacks+0x38>)
    1aac:	1c20      	adds	r0, r4, #0
    1aae:	490d      	ldr	r1, [pc, #52]	; (1ae4 <btn_timer_config_callbacks+0x3c>)
    1ab0:	2200      	movs	r2, #0
    1ab2:	4b0d      	ldr	r3, [pc, #52]	; (1ae8 <btn_timer_config_callbacks+0x40>)
    1ab4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1ab6:	6820      	ldr	r0, [r4, #0]
    1ab8:	4b0c      	ldr	r3, [pc, #48]	; (1aec <btn_timer_config_callbacks+0x44>)
    1aba:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1abc:	4b0c      	ldr	r3, [pc, #48]	; (1af0 <btn_timer_config_callbacks+0x48>)
    1abe:	5c1b      	ldrb	r3, [r3, r0]
    1ac0:	211f      	movs	r1, #31
    1ac2:	4019      	ands	r1, r3
    1ac4:	2301      	movs	r3, #1
    1ac6:	1c1a      	adds	r2, r3, #0
    1ac8:	408a      	lsls	r2, r1
    1aca:	1c11      	adds	r1, r2, #0
    1acc:	4a09      	ldr	r2, [pc, #36]	; (1af4 <btn_timer_config_callbacks+0x4c>)
    1ace:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1ad0:	7e61      	ldrb	r1, [r4, #25]
    1ad2:	2201      	movs	r2, #1
    1ad4:	430a      	orrs	r2, r1
    1ad6:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1ad8:	6822      	ldr	r2, [r4, #0]
    1ada:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    1adc:	bd10      	pop	{r4, pc}
    1ade:	46c0      	nop			; (mov r8, r8)
    1ae0:	20000ad0 	.word	0x20000ad0
    1ae4:	00001955 	.word	0x00001955
    1ae8:	000015e9 	.word	0x000015e9
    1aec:	000016a9 	.word	0x000016a9
    1af0:	00009b24 	.word	0x00009b24
    1af4:	e000e100 	.word	0xe000e100

00001af8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    1af8:	4b01      	ldr	r3, [pc, #4]	; (1b00 <gfx_mono_set_framebuffer+0x8>)
    1afa:	6018      	str	r0, [r3, #0]
}
    1afc:	4770      	bx	lr
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	200001c4 	.word	0x200001c4

00001b04 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    1b04:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    1b06:	01c9      	lsls	r1, r1, #7
    1b08:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    1b0a:	4906      	ldr	r1, [pc, #24]	; (1b24 <gfx_mono_framebuffer_put_page+0x20>)
    1b0c:	6809      	ldr	r1, [r1, #0]
    1b0e:	188a      	adds	r2, r1, r2
    1b10:	1e5c      	subs	r4, r3, #1
    1b12:	b2e4      	uxtb	r4, r4
    1b14:	3401      	adds	r4, #1
    1b16:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    1b18:	5cc1      	ldrb	r1, [r0, r3]
    1b1a:	54d1      	strb	r1, [r2, r3]
    1b1c:	3301      	adds	r3, #1
	} while (--width > 0);
    1b1e:	42a3      	cmp	r3, r4
    1b20:	d1fa      	bne.n	1b18 <gfx_mono_framebuffer_put_page+0x14>
}
    1b22:	bd10      	pop	{r4, pc}
    1b24:	200001c4 	.word	0x200001c4

00001b28 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1b28:	4b02      	ldr	r3, [pc, #8]	; (1b34 <gfx_mono_framebuffer_put_byte+0xc>)
    1b2a:	681b      	ldr	r3, [r3, #0]
    1b2c:	01c0      	lsls	r0, r0, #7
    1b2e:	1841      	adds	r1, r0, r1
    1b30:	54ca      	strb	r2, [r1, r3]
}
    1b32:	4770      	bx	lr
    1b34:	200001c4 	.word	0x200001c4

00001b38 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1b38:	4b02      	ldr	r3, [pc, #8]	; (1b44 <gfx_mono_framebuffer_get_byte+0xc>)
    1b3a:	681b      	ldr	r3, [r3, #0]
    1b3c:	01c0      	lsls	r0, r0, #7
    1b3e:	1840      	adds	r0, r0, r1
    1b40:	5c18      	ldrb	r0, [r3, r0]
}
    1b42:	4770      	bx	lr
    1b44:	200001c4 	.word	0x200001c4

00001b48 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    1b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b4a:	4647      	mov	r7, r8
    1b4c:	b480      	push	{r7}
    1b4e:	1c04      	adds	r4, r0, #0
    1b50:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    1b52:	b243      	sxtb	r3, r0
    1b54:	2b00      	cmp	r3, #0
    1b56:	db22      	blt.n	1b9e <gfx_mono_framebuffer_draw_pixel+0x56>
    1b58:	293f      	cmp	r1, #63	; 0x3f
    1b5a:	d820      	bhi.n	1b9e <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1b5c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    1b5e:	00f7      	lsls	r7, r6, #3
    1b60:	1bc9      	subs	r1, r1, r7
    1b62:	2701      	movs	r7, #1
    1b64:	408f      	lsls	r7, r1
    1b66:	b2fb      	uxtb	r3, r7
    1b68:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    1b6a:	1c30      	adds	r0, r6, #0
    1b6c:	1c21      	adds	r1, r4, #0
    1b6e:	4b0d      	ldr	r3, [pc, #52]	; (1ba4 <gfx_mono_framebuffer_draw_pixel+0x5c>)
    1b70:	4798      	blx	r3
    1b72:	1c02      	adds	r2, r0, #0

	switch (color) {
    1b74:	2d01      	cmp	r5, #1
    1b76:	d004      	beq.n	1b82 <gfx_mono_framebuffer_draw_pixel+0x3a>
    1b78:	2d00      	cmp	r5, #0
    1b7a:	d006      	beq.n	1b8a <gfx_mono_framebuffer_draw_pixel+0x42>
    1b7c:	2d02      	cmp	r5, #2
    1b7e:	d007      	beq.n	1b90 <gfx_mono_framebuffer_draw_pixel+0x48>
    1b80:	e009      	b.n	1b96 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    1b82:	4643      	mov	r3, r8
    1b84:	4318      	orrs	r0, r3
    1b86:	b2c2      	uxtb	r2, r0
		break;
    1b88:	e005      	b.n	1b96 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    1b8a:	43b8      	bics	r0, r7
    1b8c:	b2c2      	uxtb	r2, r0
		break;
    1b8e:	e002      	b.n	1b96 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    1b90:	4643      	mov	r3, r8
    1b92:	4058      	eors	r0, r3
    1b94:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    1b96:	1c30      	adds	r0, r6, #0
    1b98:	1c21      	adds	r1, r4, #0
    1b9a:	4b03      	ldr	r3, [pc, #12]	; (1ba8 <gfx_mono_framebuffer_draw_pixel+0x60>)
    1b9c:	4798      	blx	r3
}
    1b9e:	bc04      	pop	{r2}
    1ba0:	4690      	mov	r8, r2
    1ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ba4:	00001b39 	.word	0x00001b39
    1ba8:	00001b29 	.word	0x00001b29

00001bac <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    1bac:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bae:	4657      	mov	r7, sl
    1bb0:	464e      	mov	r6, r9
    1bb2:	4645      	mov	r5, r8
    1bb4:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    1bb6:	1884      	adds	r4, r0, r2
    1bb8:	2c80      	cmp	r4, #128	; 0x80
    1bba:	dd03      	ble.n	1bc4 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    1bbc:	2280      	movs	r2, #128	; 0x80
    1bbe:	4252      	negs	r2, r2
    1bc0:	1a12      	subs	r2, r2, r0
    1bc2:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    1bc4:	2a00      	cmp	r2, #0
    1bc6:	d053      	beq.n	1c70 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    1bc8:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    1bca:	00e5      	lsls	r5, r4, #3
    1bcc:	1b49      	subs	r1, r1, r5
    1bce:	2501      	movs	r5, #1
    1bd0:	408d      	lsls	r5, r1
    1bd2:	46a8      	mov	r8, r5
    1bd4:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1bd6:	2b01      	cmp	r3, #1
    1bd8:	d00b      	beq.n	1bf2 <gfx_mono_generic_draw_horizontal_line+0x46>
    1bda:	2b00      	cmp	r3, #0
    1bdc:	d011      	beq.n	1c02 <gfx_mono_generic_draw_horizontal_line+0x56>
    1bde:	2b02      	cmp	r3, #2
    1be0:	d146      	bne.n	1c70 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1be2:	1c15      	adds	r5, r2, #0
    1be4:	3801      	subs	r0, #1
    1be6:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1be8:	4b24      	ldr	r3, [pc, #144]	; (1c7c <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1bea:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1bec:	4924      	ldr	r1, [pc, #144]	; (1c80 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1bee:	4688      	mov	r8, r1
    1bf0:	e02f      	b.n	1c52 <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1bf2:	1c15      	adds	r5, r2, #0
    1bf4:	3801      	subs	r0, #1
    1bf6:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1bf8:	4b20      	ldr	r3, [pc, #128]	; (1c7c <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1bfa:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1bfc:	4920      	ldr	r1, [pc, #128]	; (1c80 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1bfe:	4688      	mov	r8, r1
    1c00:	e006      	b.n	1c10 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1c02:	1c15      	adds	r5, r2, #0
    1c04:	3801      	subs	r0, #1
    1c06:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1c08:	4b1c      	ldr	r3, [pc, #112]	; (1c7c <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1c0a:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1c0c:	4f1c      	ldr	r7, [pc, #112]	; (1c80 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1c0e:	e00f      	b.n	1c30 <gfx_mono_generic_draw_horizontal_line+0x84>
    1c10:	4651      	mov	r1, sl
    1c12:	186e      	adds	r6, r5, r1
    1c14:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1c16:	1c20      	adds	r0, r4, #0
    1c18:	1c31      	adds	r1, r6, #0
    1c1a:	47c8      	blx	r9
			temp |= pixelmask;
    1c1c:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1c1e:	b2c2      	uxtb	r2, r0
    1c20:	1c20      	adds	r0, r4, #0
    1c22:	1c31      	adds	r1, r6, #0
    1c24:	47c0      	blx	r8
    1c26:	3d01      	subs	r5, #1
    1c28:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    1c2a:	2d00      	cmp	r5, #0
    1c2c:	d1f0      	bne.n	1c10 <gfx_mono_generic_draw_horizontal_line+0x64>
    1c2e:	e01f      	b.n	1c70 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1c30:	4653      	mov	r3, sl
    1c32:	18ee      	adds	r6, r5, r3
    1c34:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1c36:	1c20      	adds	r0, r4, #0
    1c38:	1c31      	adds	r1, r6, #0
    1c3a:	47c8      	blx	r9
			temp &= ~pixelmask;
    1c3c:	4641      	mov	r1, r8
    1c3e:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    1c40:	b2c2      	uxtb	r2, r0
    1c42:	1c20      	adds	r0, r4, #0
    1c44:	1c31      	adds	r1, r6, #0
    1c46:	47b8      	blx	r7
    1c48:	3d01      	subs	r5, #1
    1c4a:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    1c4c:	2d00      	cmp	r5, #0
    1c4e:	d1ef      	bne.n	1c30 <gfx_mono_generic_draw_horizontal_line+0x84>
    1c50:	e00e      	b.n	1c70 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1c52:	4653      	mov	r3, sl
    1c54:	18ee      	adds	r6, r5, r3
    1c56:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1c58:	1c20      	adds	r0, r4, #0
    1c5a:	1c31      	adds	r1, r6, #0
    1c5c:	47c8      	blx	r9
			temp ^= pixelmask;
    1c5e:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1c60:	b2c2      	uxtb	r2, r0
    1c62:	1c20      	adds	r0, r4, #0
    1c64:	1c31      	adds	r1, r6, #0
    1c66:	47c0      	blx	r8
    1c68:	3d01      	subs	r5, #1
    1c6a:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    1c6c:	2d00      	cmp	r5, #0
    1c6e:	d1f0      	bne.n	1c52 <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    1c70:	bc1c      	pop	{r2, r3, r4}
    1c72:	4690      	mov	r8, r2
    1c74:	4699      	mov	r9, r3
    1c76:	46a2      	mov	sl, r4
    1c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c7a:	46c0      	nop			; (mov r8, r8)
    1c7c:	00001b39 	.word	0x00001b39
    1c80:	00001b29 	.word	0x00001b29

00001c84 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c86:	464f      	mov	r7, r9
    1c88:	4646      	mov	r6, r8
    1c8a:	b4c0      	push	{r6, r7}
    1c8c:	1c05      	adds	r5, r0, #0
    1c8e:	1c16      	adds	r6, r2, #0
    1c90:	aa08      	add	r2, sp, #32
    1c92:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    1c94:	2b00      	cmp	r3, #0
    1c96:	d00f      	beq.n	1cb8 <gfx_mono_generic_draw_filled_rect+0x34>
    1c98:	1c1c      	adds	r4, r3, #0
    1c9a:	3901      	subs	r1, #1
    1c9c:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1c9e:	4b08      	ldr	r3, [pc, #32]	; (1cc0 <gfx_mono_generic_draw_filled_rect+0x3c>)
    1ca0:	4698      	mov	r8, r3
    1ca2:	464b      	mov	r3, r9
    1ca4:	18e1      	adds	r1, r4, r3
    1ca6:	b2c9      	uxtb	r1, r1
    1ca8:	1c28      	adds	r0, r5, #0
    1caa:	1c32      	adds	r2, r6, #0
    1cac:	1c3b      	adds	r3, r7, #0
    1cae:	47c0      	blx	r8
    1cb0:	3c01      	subs	r4, #1
    1cb2:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    1cb4:	2c00      	cmp	r4, #0
    1cb6:	d1f4      	bne.n	1ca2 <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    1cb8:	bc0c      	pop	{r2, r3}
    1cba:	4690      	mov	r8, r2
    1cbc:	4699      	mov	r9, r3
    1cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1cc0:	00001bad 	.word	0x00001bad

00001cc4 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    1cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cc6:	465f      	mov	r7, fp
    1cc8:	4656      	mov	r6, sl
    1cca:	464d      	mov	r5, r9
    1ccc:	4644      	mov	r4, r8
    1cce:	b4f0      	push	{r4, r5, r6, r7}
    1cd0:	1c05      	adds	r5, r0, #0
    1cd2:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    1cd4:	7843      	ldrb	r3, [r0, #1]
    1cd6:	08db      	lsrs	r3, r3, #3
    1cd8:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    1cda:	08d2      	lsrs	r2, r2, #3
    1cdc:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    1cde:	7883      	ldrb	r3, [r0, #2]
    1ce0:	2b00      	cmp	r3, #0
    1ce2:	d008      	beq.n	1cf6 <gfx_mono_generic_put_bitmap+0x32>
    1ce4:	2b01      	cmp	r3, #1
    1ce6:	d134      	bne.n	1d52 <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1ce8:	4650      	mov	r0, sl
    1cea:	2800      	cmp	r0, #0
    1cec:	d031      	beq.n	1d52 <gfx_mono_generic_put_bitmap+0x8e>
    1cee:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1cf0:	491b      	ldr	r1, [pc, #108]	; (1d60 <gfx_mono_generic_put_bitmap+0x9c>)
    1cf2:	4689      	mov	r9, r1
    1cf4:	e015      	b.n	1d22 <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1cf6:	2400      	movs	r4, #0
    1cf8:	4652      	mov	r2, sl
    1cfa:	2a00      	cmp	r2, #0
    1cfc:	d11a      	bne.n	1d34 <gfx_mono_generic_put_bitmap+0x70>
    1cfe:	e028      	b.n	1d52 <gfx_mono_generic_put_bitmap+0x8e>
    1d00:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1d02:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    1d04:	4373      	muls	r3, r6
    1d06:	6868      	ldr	r0, [r5, #4]
    1d08:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1d0a:	5cd2      	ldrb	r2, [r2, r3]
    1d0c:	4640      	mov	r0, r8
    1d0e:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    1d10:	3401      	adds	r4, #1
    1d12:	b2e4      	uxtb	r4, r4
    1d14:	782b      	ldrb	r3, [r5, #0]
    1d16:	42a3      	cmp	r3, r4
    1d18:	d8f2      	bhi.n	1d00 <gfx_mono_generic_put_bitmap+0x3c>
    1d1a:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1d1c:	b2f3      	uxtb	r3, r6
    1d1e:	4553      	cmp	r3, sl
    1d20:	d217      	bcs.n	1d52 <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    1d22:	782b      	ldrb	r3, [r5, #0]
    1d24:	2b00      	cmp	r3, #0
    1d26:	d0f8      	beq.n	1d1a <gfx_mono_generic_put_bitmap+0x56>
    1d28:	2400      	movs	r4, #0
    1d2a:	4659      	mov	r1, fp
    1d2c:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1d2e:	b2d2      	uxtb	r2, r2
    1d30:	4690      	mov	r8, r2
    1d32:	e7e5      	b.n	1d00 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    1d34:	4e0b      	ldr	r6, [pc, #44]	; (1d64 <gfx_mono_generic_put_bitmap+0xa0>)
    1d36:	782b      	ldrb	r3, [r5, #0]
    1d38:	1c18      	adds	r0, r3, #0
    1d3a:	4360      	muls	r0, r4
    1d3c:	686a      	ldr	r2, [r5, #4]
    1d3e:	1810      	adds	r0, r2, r0
    1d40:	465a      	mov	r2, fp
    1d42:	1911      	adds	r1, r2, r4
    1d44:	b2c9      	uxtb	r1, r1
    1d46:	1c3a      	adds	r2, r7, #0
    1d48:	47b0      	blx	r6
    1d4a:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1d4c:	b2e3      	uxtb	r3, r4
    1d4e:	459a      	cmp	sl, r3
    1d50:	d8f1      	bhi.n	1d36 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    1d52:	bc3c      	pop	{r2, r3, r4, r5}
    1d54:	4690      	mov	r8, r2
    1d56:	4699      	mov	r9, r3
    1d58:	46a2      	mov	sl, r4
    1d5a:	46ab      	mov	fp, r5
    1d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d5e:	46c0      	nop			; (mov r8, r8)
    1d60:	00001b29 	.word	0x00001b29
    1d64:	00001b05 	.word	0x00001b05

00001d68 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    1d68:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d6a:	464f      	mov	r7, r9
    1d6c:	4646      	mov	r6, r8
    1d6e:	b4c0      	push	{r6, r7}
    1d70:	b083      	sub	sp, #12
    1d72:	1c06      	adds	r6, r0, #0
    1d74:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    1d76:	7c40      	ldrb	r0, [r0, #17]
    1d78:	2103      	movs	r1, #3
    1d7a:	4b2a      	ldr	r3, [pc, #168]	; (1e24 <menu_draw+0xbc>)
    1d7c:	4798      	blx	r3
    1d7e:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    1d80:	7cb3      	ldrb	r3, [r6, #18]
    1d82:	42bb      	cmp	r3, r7
    1d84:	d101      	bne.n	1d8a <menu_draw+0x22>
    1d86:	2c00      	cmp	r4, #0
    1d88:	d00a      	beq.n	1da0 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    1d8a:	2300      	movs	r3, #0
    1d8c:	9300      	str	r3, [sp, #0]
    1d8e:	2000      	movs	r0, #0
    1d90:	2110      	movs	r1, #16
    1d92:	2280      	movs	r2, #128	; 0x80
    1d94:	2330      	movs	r3, #48	; 0x30
    1d96:	4c24      	ldr	r4, [pc, #144]	; (1e28 <menu_draw+0xc0>)
    1d98:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    1d9a:	2201      	movs	r2, #1
    1d9c:	4b23      	ldr	r3, [pc, #140]	; (1e2c <menu_draw+0xc4>)
    1d9e:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    1da0:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    1da2:	2300      	movs	r3, #0
    1da4:	9300      	str	r3, [sp, #0]
    1da6:	2000      	movs	r0, #0
    1da8:	2110      	movs	r1, #16
    1daa:	2206      	movs	r2, #6
    1dac:	2330      	movs	r3, #48	; 0x30
    1dae:	4c1e      	ldr	r4, [pc, #120]	; (1e28 <menu_draw+0xc0>)
    1db0:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    1db2:	7c70      	ldrb	r0, [r6, #17]
    1db4:	2103      	movs	r1, #3
    1db6:	4b1e      	ldr	r3, [pc, #120]	; (1e30 <menu_draw+0xc8>)
    1db8:	4798      	blx	r3
    1dba:	b2ca      	uxtb	r2, r1
    1dbc:	3201      	adds	r2, #1
    1dbe:	0112      	lsls	r2, r2, #4
    1dc0:	b2d2      	uxtb	r2, r2
    1dc2:	481c      	ldr	r0, [pc, #112]	; (1e34 <menu_draw+0xcc>)
    1dc4:	2100      	movs	r1, #0
    1dc6:	4b1c      	ldr	r3, [pc, #112]	; (1e38 <menu_draw+0xd0>)
    1dc8:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    1dca:	4b18      	ldr	r3, [pc, #96]	; (1e2c <menu_draw+0xc4>)
    1dcc:	781b      	ldrb	r3, [r3, #0]
    1dce:	2b00      	cmp	r3, #0
    1dd0:	d022      	beq.n	1e18 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1dd2:	007c      	lsls	r4, r7, #1
    1dd4:	193c      	adds	r4, r7, r4
    1dd6:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    1dd8:	3701      	adds	r7, #1
    1dda:	007b      	lsls	r3, r7, #1
    1ddc:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1dde:	42bc      	cmp	r4, r7
    1de0:	da17      	bge.n	1e12 <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1de2:	7a33      	ldrb	r3, [r6, #8]
    1de4:	42a3      	cmp	r3, r4
    1de6:	d914      	bls.n	1e12 <menu_draw+0xaa>
    1de8:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    1dea:	4a14      	ldr	r2, [pc, #80]	; (1e3c <menu_draw+0xd4>)
    1dec:	4691      	mov	r9, r2
    1dee:	4b14      	ldr	r3, [pc, #80]	; (1e40 <menu_draw+0xd8>)
    1df0:	4698      	mov	r8, r3
    1df2:	00a3      	lsls	r3, r4, #2
    1df4:	6872      	ldr	r2, [r6, #4]
    1df6:	5898      	ldr	r0, [r3, r2]
    1df8:	2107      	movs	r1, #7
    1dfa:	1c2a      	adds	r2, r5, #0
    1dfc:	464b      	mov	r3, r9
    1dfe:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    1e00:	3401      	adds	r4, #1
    1e02:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1e04:	42bc      	cmp	r4, r7
    1e06:	da04      	bge.n	1e12 <menu_draw+0xaa>
    1e08:	3510      	adds	r5, #16
    1e0a:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1e0c:	7a33      	ldrb	r3, [r6, #8]
    1e0e:	42a3      	cmp	r3, r4
    1e10:	d8ef      	bhi.n	1df2 <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    1e12:	2200      	movs	r2, #0
    1e14:	4b05      	ldr	r3, [pc, #20]	; (1e2c <menu_draw+0xc4>)
    1e16:	701a      	strb	r2, [r3, #0]
	}
}
    1e18:	b003      	add	sp, #12
    1e1a:	bc0c      	pop	{r2, r3}
    1e1c:	4690      	mov	r8, r2
    1e1e:	4699      	mov	r9, r3
    1e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e22:	46c0      	nop			; (mov r8, r8)
    1e24:	000078fd 	.word	0x000078fd
    1e28:	00001c85 	.word	0x00001c85
    1e2c:	200001c8 	.word	0x200001c8
    1e30:	00007985 	.word	0x00007985
    1e34:	20000000 	.word	0x20000000
    1e38:	00001cc5 	.word	0x00001cc5
    1e3c:	20000008 	.word	0x20000008
    1e40:	00001fa1 	.word	0x00001fa1

00001e44 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1e44:	b530      	push	{r4, r5, lr}
    1e46:	b083      	sub	sp, #12
    1e48:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1e4a:	2300      	movs	r3, #0
    1e4c:	9300      	str	r3, [sp, #0]
    1e4e:	2000      	movs	r0, #0
    1e50:	2100      	movs	r1, #0
    1e52:	2280      	movs	r2, #128	; 0x80
    1e54:	2340      	movs	r3, #64	; 0x40
    1e56:	4d07      	ldr	r5, [pc, #28]	; (1e74 <gfx_mono_menu_init+0x30>)
    1e58:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1e5a:	6820      	ldr	r0, [r4, #0]
    1e5c:	2100      	movs	r1, #0
    1e5e:	2200      	movs	r2, #0
    1e60:	4b05      	ldr	r3, [pc, #20]	; (1e78 <gfx_mono_menu_init+0x34>)
    1e62:	4d06      	ldr	r5, [pc, #24]	; (1e7c <gfx_mono_menu_init+0x38>)
    1e64:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1e66:	1c20      	adds	r0, r4, #0
    1e68:	2101      	movs	r1, #1
    1e6a:	4b05      	ldr	r3, [pc, #20]	; (1e80 <gfx_mono_menu_init+0x3c>)
    1e6c:	4798      	blx	r3
}
    1e6e:	b003      	add	sp, #12
    1e70:	bd30      	pop	{r4, r5, pc}
    1e72:	46c0      	nop			; (mov r8, r8)
    1e74:	00001c85 	.word	0x00001c85
    1e78:	20000008 	.word	0x20000008
    1e7c:	00001fa1 	.word	0x00001fa1
    1e80:	00001d69 	.word	0x00001d69

00001e84 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    1e84:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    1e86:	4802      	ldr	r0, [pc, #8]	; (1e90 <gfx_mono_null_init+0xc>)
    1e88:	4b02      	ldr	r3, [pc, #8]	; (1e94 <gfx_mono_null_init+0x10>)
    1e8a:	4798      	blx	r3
}
    1e8c:	bd08      	pop	{r3, pc}
    1e8e:	46c0      	nop			; (mov r8, r8)
    1e90:	2000064c 	.word	0x2000064c
    1e94:	00001af9 	.word	0x00001af9

00001e98 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e9a:	465f      	mov	r7, fp
    1e9c:	4656      	mov	r6, sl
    1e9e:	464d      	mov	r5, r9
    1ea0:	4644      	mov	r4, r8
    1ea2:	b4f0      	push	{r4, r5, r6, r7}
    1ea4:	b085      	sub	sp, #20
    1ea6:	1c06      	adds	r6, r0, #0
    1ea8:	4688      	mov	r8, r1
    1eaa:	1c14      	adds	r4, r2, #0
    1eac:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1eae:	7a1a      	ldrb	r2, [r3, #8]
    1eb0:	7a5b      	ldrb	r3, [r3, #9]
    1eb2:	2100      	movs	r1, #0
    1eb4:	9100      	str	r1, [sp, #0]
    1eb6:	4640      	mov	r0, r8
    1eb8:	1c21      	adds	r1, r4, #0
    1eba:	4d23      	ldr	r5, [pc, #140]	; (1f48 <gfx_mono_draw_char+0xb0>)
    1ebc:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    1ebe:	9903      	ldr	r1, [sp, #12]
    1ec0:	780b      	ldrb	r3, [r1, #0]
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	d139      	bne.n	1f3a <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1ec6:	7a0a      	ldrb	r2, [r1, #8]
    1ec8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1eca:	0751      	lsls	r1, r2, #29
    1ecc:	d000      	beq.n	1ed0 <gfx_mono_draw_char+0x38>
		char_row_size++;
    1ece:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    1ed0:	9a03      	ldr	r2, [sp, #12]
    1ed2:	7a52      	ldrb	r2, [r2, #9]
    1ed4:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1ed6:	9903      	ldr	r1, [sp, #12]
    1ed8:	7a8a      	ldrb	r2, [r1, #10]
    1eda:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1edc:	465a      	mov	r2, fp
    1ede:	4356      	muls	r6, r2
    1ee0:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    1ee2:	b2b6      	uxth	r6, r6
    1ee4:	684b      	ldr	r3, [r1, #4]
    1ee6:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1ee8:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1eea:	2107      	movs	r1, #7
    1eec:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1eee:	9a03      	ldr	r2, [sp, #12]
    1ef0:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    1ef2:	2f00      	cmp	r7, #0
    1ef4:	d017      	beq.n	1f26 <gfx_mono_draw_char+0x8e>
    1ef6:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1ef8:	2500      	movs	r5, #0
    1efa:	b2e3      	uxtb	r3, r4
    1efc:	4641      	mov	r1, r8
    1efe:	1858      	adds	r0, r3, r1
    1f00:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1f02:	464a      	mov	r2, r9
    1f04:	421a      	tst	r2, r3
    1f06:	d101      	bne.n	1f0c <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1f08:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1f0a:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1f0c:	b26b      	sxtb	r3, r5
    1f0e:	2b00      	cmp	r3, #0
    1f10:	da03      	bge.n	1f1a <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1f12:	4651      	mov	r1, sl
    1f14:	2201      	movs	r2, #1
    1f16:	4b0d      	ldr	r3, [pc, #52]	; (1f4c <gfx_mono_draw_char+0xb4>)
    1f18:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1f1a:	006d      	lsls	r5, r5, #1
    1f1c:	b2ed      	uxtb	r5, r5
    1f1e:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    1f20:	b2e3      	uxtb	r3, r4
    1f22:	429f      	cmp	r7, r3
    1f24:	d8e9      	bhi.n	1efa <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1f26:	4653      	mov	r3, sl
    1f28:	3301      	adds	r3, #1
    1f2a:	b2db      	uxtb	r3, r3
    1f2c:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    1f2e:	465b      	mov	r3, fp
    1f30:	3b01      	subs	r3, #1
    1f32:	b2db      	uxtb	r3, r3
    1f34:	469b      	mov	fp, r3
	} while (rows_left > 0);
    1f36:	2b00      	cmp	r3, #0
    1f38:	d1d9      	bne.n	1eee <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1f3a:	b005      	add	sp, #20
    1f3c:	bc3c      	pop	{r2, r3, r4, r5}
    1f3e:	4690      	mov	r8, r2
    1f40:	4699      	mov	r9, r3
    1f42:	46a2      	mov	sl, r4
    1f44:	46ab      	mov	fp, r5
    1f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f48:	00001c85 	.word	0x00001c85
    1f4c:	00001b49 	.word	0x00001b49

00001f50 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f52:	464f      	mov	r7, r9
    1f54:	4646      	mov	r6, r8
    1f56:	b4c0      	push	{r6, r7}
    1f58:	1c04      	adds	r4, r0, #0
    1f5a:	4688      	mov	r8, r1
    1f5c:	4691      	mov	r9, r2
    1f5e:	1c1f      	adds	r7, r3, #0
    1f60:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1f62:	7820      	ldrb	r0, [r4, #0]
    1f64:	280a      	cmp	r0, #10
    1f66:	d106      	bne.n	1f76 <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
    1f68:	7a7b      	ldrb	r3, [r7, #9]
    1f6a:	3301      	adds	r3, #1
    1f6c:	444b      	add	r3, r9
    1f6e:	b2db      	uxtb	r3, r3
    1f70:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1f72:	4646      	mov	r6, r8
    1f74:	e009      	b.n	1f8a <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
    1f76:	280d      	cmp	r0, #13
    1f78:	d007      	beq.n	1f8a <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1f7a:	1c31      	adds	r1, r6, #0
    1f7c:	464a      	mov	r2, r9
    1f7e:	1c3b      	adds	r3, r7, #0
    1f80:	4d06      	ldr	r5, [pc, #24]	; (1f9c <gfx_mono_draw_string+0x4c>)
    1f82:	47a8      	blx	r5
			x += font->width;
    1f84:	7a3b      	ldrb	r3, [r7, #8]
    1f86:	18f6      	adds	r6, r6, r3
    1f88:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
    1f8a:	3401      	adds	r4, #1
    1f8c:	7820      	ldrb	r0, [r4, #0]
    1f8e:	2800      	cmp	r0, #0
    1f90:	d1e7      	bne.n	1f62 <gfx_mono_draw_string+0x12>
}
    1f92:	bc0c      	pop	{r2, r3}
    1f94:	4690      	mov	r8, r2
    1f96:	4699      	mov	r9, r3
    1f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	00001e99 	.word	0x00001e99

00001fa0 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fa2:	464f      	mov	r7, r9
    1fa4:	4646      	mov	r6, r8
    1fa6:	b4c0      	push	{r6, r7}
    1fa8:	1c04      	adds	r4, r0, #0
    1faa:	4688      	mov	r8, r1
    1fac:	4691      	mov	r9, r2
    1fae:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    1fb0:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    1fb2:	2800      	cmp	r0, #0
    1fb4:	d017      	beq.n	1fe6 <gfx_mono_draw_progmem_string+0x46>
    1fb6:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1fb8:	280a      	cmp	r0, #10
    1fba:	d106      	bne.n	1fca <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1fbc:	7a7b      	ldrb	r3, [r7, #9]
    1fbe:	3301      	adds	r3, #1
    1fc0:	444b      	add	r3, r9
    1fc2:	b2db      	uxtb	r3, r3
    1fc4:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1fc6:	4645      	mov	r5, r8
    1fc8:	e009      	b.n	1fde <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1fca:	280d      	cmp	r0, #13
    1fcc:	d007      	beq.n	1fde <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    1fce:	1c29      	adds	r1, r5, #0
    1fd0:	464a      	mov	r2, r9
    1fd2:	1c3b      	adds	r3, r7, #0
    1fd4:	4e06      	ldr	r6, [pc, #24]	; (1ff0 <gfx_mono_draw_progmem_string+0x50>)
    1fd6:	47b0      	blx	r6
			x += font->width;
    1fd8:	7a3b      	ldrb	r3, [r7, #8]
    1fda:	18ed      	adds	r5, r5, r3
    1fdc:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    1fde:	3401      	adds	r4, #1
    1fe0:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    1fe2:	2800      	cmp	r0, #0
    1fe4:	d1e8      	bne.n	1fb8 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1fe6:	bc0c      	pop	{r2, r3}
    1fe8:	4690      	mov	r8, r2
    1fea:	4699      	mov	r9, r3
    1fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1fee:	46c0      	nop			; (mov r8, r8)
    1ff0:	00001e99 	.word	0x00001e99

00001ff4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1ff4:	b510      	push	{r4, lr}
    1ff6:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1ff8:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ffa:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1ffc:	4299      	cmp	r1, r3
    1ffe:	d30c      	bcc.n	201a <STACK_SIZE+0x1a>
    2000:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    2002:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    2004:	1c60      	adds	r0, r4, #1
    2006:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2008:	428b      	cmp	r3, r1
    200a:	d801      	bhi.n	2010 <STACK_SIZE+0x10>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    200c:	1c04      	adds	r4, r0, #0
    200e:	e7f8      	b.n	2002 <STACK_SIZE+0x2>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2010:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    2012:	2cff      	cmp	r4, #255	; 0xff
    2014:	d801      	bhi.n	201a <STACK_SIZE+0x1a>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2016:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2018:	2000      	movs	r0, #0
	}
}
    201a:	bd10      	pop	{r4, pc}
    201c:	0000      	movs	r0, r0
	...

00002020 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2020:	b5f0      	push	{r4, r5, r6, r7, lr}
    2022:	465f      	mov	r7, fp
    2024:	4656      	mov	r6, sl
    2026:	464d      	mov	r5, r9
    2028:	4644      	mov	r4, r8
    202a:	b4f0      	push	{r4, r5, r6, r7}
    202c:	b087      	sub	sp, #28
    202e:	1c06      	adds	r6, r0, #0
    2030:	1c0d      	adds	r5, r1, #0
    2032:	9204      	str	r2, [sp, #16]
    2034:	aa10      	add	r2, sp, #64	; 0x40
    2036:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2038:	1c32      	adds	r2, r6, #0
    203a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    203c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    203e:	428a      	cmp	r2, r1
    2040:	d900      	bls.n	2044 <_sercom_get_async_baud_val+0x24>
    2042:	e0b3      	b.n	21ac <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2044:	2b00      	cmp	r3, #0
    2046:	d14b      	bne.n	20e0 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2048:	2100      	movs	r1, #0
    204a:	1c32      	adds	r2, r6, #0
    204c:	4c5e      	ldr	r4, [pc, #376]	; (21c8 <_sercom_get_async_baud_val+0x1a8>)
    204e:	47a0      	blx	r4
    2050:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    2052:	1c2e      	adds	r6, r5, #0
    2054:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2056:	2000      	movs	r0, #0
    2058:	2100      	movs	r1, #0
    205a:	2200      	movs	r2, #0
    205c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    205e:	243f      	movs	r4, #63	; 0x3f
    2060:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    2062:	2501      	movs	r5, #1
    2064:	46a8      	mov	r8, r5
    2066:	9002      	str	r0, [sp, #8]
    2068:	9103      	str	r1, [sp, #12]
    206a:	4661      	mov	r1, ip
    206c:	3920      	subs	r1, #32
    206e:	d403      	bmi.n	2078 <_sercom_get_async_baud_val+0x58>
    2070:	4640      	mov	r0, r8
    2072:	4088      	lsls	r0, r1
    2074:	4681      	mov	r9, r0
    2076:	e005      	b.n	2084 <_sercom_get_async_baud_val+0x64>
    2078:	2120      	movs	r1, #32
    207a:	4665      	mov	r5, ip
    207c:	1b4c      	subs	r4, r1, r5
    207e:	4640      	mov	r0, r8
    2080:	40e0      	lsrs	r0, r4
    2082:	4681      	mov	r9, r0
    2084:	4641      	mov	r1, r8
    2086:	4664      	mov	r4, ip
    2088:	40a1      	lsls	r1, r4
    208a:	468a      	mov	sl, r1

		r = r << 1;
    208c:	1c10      	adds	r0, r2, #0
    208e:	1c19      	adds	r1, r3, #0
    2090:	1880      	adds	r0, r0, r2
    2092:	4159      	adcs	r1, r3
    2094:	1c02      	adds	r2, r0, #0
    2096:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2098:	465d      	mov	r5, fp
    209a:	464c      	mov	r4, r9
    209c:	4225      	tst	r5, r4
    209e:	d002      	beq.n	20a6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    20a0:	4642      	mov	r2, r8
    20a2:	4302      	orrs	r2, r0
    20a4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    20a6:	429f      	cmp	r7, r3
    20a8:	d80c      	bhi.n	20c4 <_sercom_get_async_baud_val+0xa4>
    20aa:	d101      	bne.n	20b0 <_sercom_get_async_baud_val+0x90>
    20ac:	4296      	cmp	r6, r2
    20ae:	d809      	bhi.n	20c4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    20b0:	1b92      	subs	r2, r2, r6
    20b2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    20b4:	4650      	mov	r0, sl
    20b6:	9d02      	ldr	r5, [sp, #8]
    20b8:	4328      	orrs	r0, r5
    20ba:	4649      	mov	r1, r9
    20bc:	9c03      	ldr	r4, [sp, #12]
    20be:	4321      	orrs	r1, r4
    20c0:	9002      	str	r0, [sp, #8]
    20c2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    20c4:	4665      	mov	r5, ip
    20c6:	3d01      	subs	r5, #1
    20c8:	46ac      	mov	ip, r5
    20ca:	d2ce      	bcs.n	206a <_sercom_get_async_baud_val+0x4a>
    20cc:	9802      	ldr	r0, [sp, #8]
    20ce:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    20d0:	4b3c      	ldr	r3, [pc, #240]	; (21c4 <_sercom_get_async_baud_val+0x1a4>)
    20d2:	4a3b      	ldr	r2, [pc, #236]	; (21c0 <_sercom_get_async_baud_val+0x1a0>)
    20d4:	1a12      	subs	r2, r2, r0
    20d6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    20d8:	0c12      	lsrs	r2, r2, #16
    20da:	041b      	lsls	r3, r3, #16
    20dc:	431a      	orrs	r2, r3
    20de:	e062      	b.n	21a6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    20e0:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    20e2:	2b01      	cmp	r3, #1
    20e4:	d15f      	bne.n	21a6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    20e6:	0f4f      	lsrs	r7, r1, #29
    20e8:	46b9      	mov	r9, r7
    20ea:	00cd      	lsls	r5, r1, #3
    20ec:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    20ee:	2100      	movs	r1, #0
    20f0:	1c32      	adds	r2, r6, #0
    20f2:	2300      	movs	r3, #0
    20f4:	4c34      	ldr	r4, [pc, #208]	; (21c8 <_sercom_get_async_baud_val+0x1a8>)
    20f6:	47a0      	blx	r4
    20f8:	1c06      	adds	r6, r0, #0
    20fa:	1c0f      	adds	r7, r1, #0
    20fc:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    20fe:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2100:	9602      	str	r6, [sp, #8]
    2102:	9703      	str	r7, [sp, #12]
    2104:	469a      	mov	sl, r3
    2106:	4650      	mov	r0, sl
    2108:	b2c0      	uxtb	r0, r0
    210a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    210c:	2100      	movs	r1, #0
    210e:	4688      	mov	r8, r1
    2110:	2200      	movs	r2, #0
    2112:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2114:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2116:	1c27      	adds	r7, r4, #0
    2118:	3f20      	subs	r7, #32
    211a:	d403      	bmi.n	2124 <_sercom_get_async_baud_val+0x104>
    211c:	1c2e      	adds	r6, r5, #0
    211e:	40be      	lsls	r6, r7
    2120:	9601      	str	r6, [sp, #4]
    2122:	e004      	b.n	212e <_sercom_get_async_baud_val+0x10e>
    2124:	2020      	movs	r0, #32
    2126:	1b07      	subs	r7, r0, r4
    2128:	1c29      	adds	r1, r5, #0
    212a:	40f9      	lsrs	r1, r7
    212c:	9101      	str	r1, [sp, #4]
    212e:	1c2e      	adds	r6, r5, #0
    2130:	40a6      	lsls	r6, r4
    2132:	9600      	str	r6, [sp, #0]

		r = r << 1;
    2134:	1c10      	adds	r0, r2, #0
    2136:	1c19      	adds	r1, r3, #0
    2138:	1880      	adds	r0, r0, r2
    213a:	4159      	adcs	r1, r3
    213c:	1c02      	adds	r2, r0, #0
    213e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2140:	465f      	mov	r7, fp
    2142:	4037      	ands	r7, r6
    2144:	46bc      	mov	ip, r7
    2146:	9e01      	ldr	r6, [sp, #4]
    2148:	464f      	mov	r7, r9
    214a:	403e      	ands	r6, r7
    214c:	4667      	mov	r7, ip
    214e:	433e      	orrs	r6, r7
    2150:	d002      	beq.n	2158 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    2152:	1c2a      	adds	r2, r5, #0
    2154:	4302      	orrs	r2, r0
    2156:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2158:	9803      	ldr	r0, [sp, #12]
    215a:	4298      	cmp	r0, r3
    215c:	d80b      	bhi.n	2176 <_sercom_get_async_baud_val+0x156>
    215e:	d102      	bne.n	2166 <_sercom_get_async_baud_val+0x146>
    2160:	9902      	ldr	r1, [sp, #8]
    2162:	4291      	cmp	r1, r2
    2164:	d807      	bhi.n	2176 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    2166:	9e02      	ldr	r6, [sp, #8]
    2168:	9f03      	ldr	r7, [sp, #12]
    216a:	1b92      	subs	r2, r2, r6
    216c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    216e:	4647      	mov	r7, r8
    2170:	9800      	ldr	r0, [sp, #0]
    2172:	4307      	orrs	r7, r0
    2174:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2176:	3c01      	subs	r4, #1
    2178:	d2cd      	bcs.n	2116 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    217a:	4641      	mov	r1, r8
    217c:	4652      	mov	r2, sl
    217e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    2180:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    2182:	4c12      	ldr	r4, [pc, #72]	; (21cc <_sercom_get_async_baud_val+0x1ac>)
    2184:	42a3      	cmp	r3, r4
    2186:	d908      	bls.n	219a <_sercom_get_async_baud_val+0x17a>
    2188:	9a05      	ldr	r2, [sp, #20]
    218a:	3201      	adds	r2, #1
    218c:	b2d2      	uxtb	r2, r2
    218e:	9205      	str	r2, [sp, #20]
    2190:	2601      	movs	r6, #1
    2192:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    2194:	4657      	mov	r7, sl
    2196:	2f08      	cmp	r7, #8
    2198:	d1b5      	bne.n	2106 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    219a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    219c:	9805      	ldr	r0, [sp, #20]
    219e:	2808      	cmp	r0, #8
    21a0:	d004      	beq.n	21ac <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    21a2:	0342      	lsls	r2, r0, #13
    21a4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    21a6:	9c04      	ldr	r4, [sp, #16]
    21a8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    21aa:	2400      	movs	r4, #0
}
    21ac:	1c20      	adds	r0, r4, #0
    21ae:	b007      	add	sp, #28
    21b0:	bc3c      	pop	{r2, r3, r4, r5}
    21b2:	4690      	mov	r8, r2
    21b4:	4699      	mov	r9, r3
    21b6:	46a2      	mov	sl, r4
    21b8:	46ab      	mov	fp, r5
    21ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21bc:	46c0      	nop			; (mov r8, r8)
    21be:	46c0      	nop			; (mov r8, r8)
    21c0:	00000000 	.word	0x00000000
    21c4:	00000001 	.word	0x00000001
    21c8:	00007ad9 	.word	0x00007ad9
    21cc:	00001fff 	.word	0x00001fff

000021d0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    21d0:	b510      	push	{r4, lr}
    21d2:	b082      	sub	sp, #8
    21d4:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    21d6:	4b0f      	ldr	r3, [pc, #60]	; (2214 <sercom_set_gclk_generator+0x44>)
    21d8:	781b      	ldrb	r3, [r3, #0]
    21da:	2b00      	cmp	r3, #0
    21dc:	d001      	beq.n	21e2 <sercom_set_gclk_generator+0x12>
    21de:	2900      	cmp	r1, #0
    21e0:	d00d      	beq.n	21fe <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    21e2:	a901      	add	r1, sp, #4
    21e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    21e6:	2013      	movs	r0, #19
    21e8:	4b0b      	ldr	r3, [pc, #44]	; (2218 <sercom_set_gclk_generator+0x48>)
    21ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    21ec:	2013      	movs	r0, #19
    21ee:	4b0b      	ldr	r3, [pc, #44]	; (221c <sercom_set_gclk_generator+0x4c>)
    21f0:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    21f2:	4b08      	ldr	r3, [pc, #32]	; (2214 <sercom_set_gclk_generator+0x44>)
    21f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    21f6:	2201      	movs	r2, #1
    21f8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    21fa:	2000      	movs	r0, #0
    21fc:	e007      	b.n	220e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    21fe:	4b05      	ldr	r3, [pc, #20]	; (2214 <sercom_set_gclk_generator+0x44>)
    2200:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2202:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    2204:	1b14      	subs	r4, r2, r4
    2206:	1e62      	subs	r2, r4, #1
    2208:	4194      	sbcs	r4, r2
    220a:	4264      	negs	r4, r4
    220c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    220e:	b002      	add	sp, #8
    2210:	bd10      	pop	{r4, pc}
    2212:	46c0      	nop			; (mov r8, r8)
    2214:	200001cc 	.word	0x200001cc
    2218:	00003209 	.word	0x00003209
    221c:	0000317d 	.word	0x0000317d

00002220 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2220:	4b2e      	ldr	r3, [pc, #184]	; (22dc <_sercom_get_default_pad+0xbc>)
    2222:	4298      	cmp	r0, r3
    2224:	d01c      	beq.n	2260 <_sercom_get_default_pad+0x40>
    2226:	d803      	bhi.n	2230 <_sercom_get_default_pad+0x10>
    2228:	4b2d      	ldr	r3, [pc, #180]	; (22e0 <_sercom_get_default_pad+0xc0>)
    222a:	4298      	cmp	r0, r3
    222c:	d007      	beq.n	223e <_sercom_get_default_pad+0x1e>
    222e:	e04a      	b.n	22c6 <_sercom_get_default_pad+0xa6>
    2230:	4b2c      	ldr	r3, [pc, #176]	; (22e4 <_sercom_get_default_pad+0xc4>)
    2232:	4298      	cmp	r0, r3
    2234:	d025      	beq.n	2282 <_sercom_get_default_pad+0x62>
    2236:	4b2c      	ldr	r3, [pc, #176]	; (22e8 <_sercom_get_default_pad+0xc8>)
    2238:	4298      	cmp	r0, r3
    223a:	d033      	beq.n	22a4 <_sercom_get_default_pad+0x84>
    223c:	e043      	b.n	22c6 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    223e:	2901      	cmp	r1, #1
    2240:	d043      	beq.n	22ca <_sercom_get_default_pad+0xaa>
    2242:	2900      	cmp	r1, #0
    2244:	d004      	beq.n	2250 <_sercom_get_default_pad+0x30>
    2246:	2902      	cmp	r1, #2
    2248:	d006      	beq.n	2258 <_sercom_get_default_pad+0x38>
    224a:	2903      	cmp	r1, #3
    224c:	d006      	beq.n	225c <_sercom_get_default_pad+0x3c>
    224e:	e001      	b.n	2254 <_sercom_get_default_pad+0x34>
    2250:	4826      	ldr	r0, [pc, #152]	; (22ec <_sercom_get_default_pad+0xcc>)
    2252:	e041      	b.n	22d8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2254:	2000      	movs	r0, #0
    2256:	e03f      	b.n	22d8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2258:	4825      	ldr	r0, [pc, #148]	; (22f0 <_sercom_get_default_pad+0xd0>)
    225a:	e03d      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    225c:	4825      	ldr	r0, [pc, #148]	; (22f4 <_sercom_get_default_pad+0xd4>)
    225e:	e03b      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    2260:	2901      	cmp	r1, #1
    2262:	d034      	beq.n	22ce <_sercom_get_default_pad+0xae>
    2264:	2900      	cmp	r1, #0
    2266:	d004      	beq.n	2272 <_sercom_get_default_pad+0x52>
    2268:	2902      	cmp	r1, #2
    226a:	d006      	beq.n	227a <_sercom_get_default_pad+0x5a>
    226c:	2903      	cmp	r1, #3
    226e:	d006      	beq.n	227e <_sercom_get_default_pad+0x5e>
    2270:	e001      	b.n	2276 <_sercom_get_default_pad+0x56>
    2272:	2003      	movs	r0, #3
    2274:	e030      	b.n	22d8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2276:	2000      	movs	r0, #0
    2278:	e02e      	b.n	22d8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    227a:	481f      	ldr	r0, [pc, #124]	; (22f8 <_sercom_get_default_pad+0xd8>)
    227c:	e02c      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    227e:	481f      	ldr	r0, [pc, #124]	; (22fc <_sercom_get_default_pad+0xdc>)
    2280:	e02a      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    2282:	2901      	cmp	r1, #1
    2284:	d025      	beq.n	22d2 <_sercom_get_default_pad+0xb2>
    2286:	2900      	cmp	r1, #0
    2288:	d004      	beq.n	2294 <_sercom_get_default_pad+0x74>
    228a:	2902      	cmp	r1, #2
    228c:	d006      	beq.n	229c <_sercom_get_default_pad+0x7c>
    228e:	2903      	cmp	r1, #3
    2290:	d006      	beq.n	22a0 <_sercom_get_default_pad+0x80>
    2292:	e001      	b.n	2298 <_sercom_get_default_pad+0x78>
    2294:	481a      	ldr	r0, [pc, #104]	; (2300 <_sercom_get_default_pad+0xe0>)
    2296:	e01f      	b.n	22d8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2298:	2000      	movs	r0, #0
    229a:	e01d      	b.n	22d8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    229c:	4819      	ldr	r0, [pc, #100]	; (2304 <_sercom_get_default_pad+0xe4>)
    229e:	e01b      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22a0:	4819      	ldr	r0, [pc, #100]	; (2308 <_sercom_get_default_pad+0xe8>)
    22a2:	e019      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22a4:	2901      	cmp	r1, #1
    22a6:	d016      	beq.n	22d6 <_sercom_get_default_pad+0xb6>
    22a8:	2900      	cmp	r1, #0
    22aa:	d004      	beq.n	22b6 <_sercom_get_default_pad+0x96>
    22ac:	2902      	cmp	r1, #2
    22ae:	d006      	beq.n	22be <_sercom_get_default_pad+0x9e>
    22b0:	2903      	cmp	r1, #3
    22b2:	d006      	beq.n	22c2 <_sercom_get_default_pad+0xa2>
    22b4:	e001      	b.n	22ba <_sercom_get_default_pad+0x9a>
    22b6:	4815      	ldr	r0, [pc, #84]	; (230c <_sercom_get_default_pad+0xec>)
    22b8:	e00e      	b.n	22d8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    22ba:	2000      	movs	r0, #0
    22bc:	e00c      	b.n	22d8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    22be:	4814      	ldr	r0, [pc, #80]	; (2310 <_sercom_get_default_pad+0xf0>)
    22c0:	e00a      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22c2:	4814      	ldr	r0, [pc, #80]	; (2314 <_sercom_get_default_pad+0xf4>)
    22c4:	e008      	b.n	22d8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    22c6:	2000      	movs	r0, #0
    22c8:	e006      	b.n	22d8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    22ca:	4813      	ldr	r0, [pc, #76]	; (2318 <_sercom_get_default_pad+0xf8>)
    22cc:	e004      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22ce:	4813      	ldr	r0, [pc, #76]	; (231c <_sercom_get_default_pad+0xfc>)
    22d0:	e002      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22d2:	4813      	ldr	r0, [pc, #76]	; (2320 <_sercom_get_default_pad+0x100>)
    22d4:	e000      	b.n	22d8 <_sercom_get_default_pad+0xb8>
    22d6:	4813      	ldr	r0, [pc, #76]	; (2324 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    22d8:	4770      	bx	lr
    22da:	46c0      	nop			; (mov r8, r8)
    22dc:	42000c00 	.word	0x42000c00
    22e0:	42000800 	.word	0x42000800
    22e4:	42001000 	.word	0x42001000
    22e8:	42001400 	.word	0x42001400
    22ec:	00040003 	.word	0x00040003
    22f0:	00060003 	.word	0x00060003
    22f4:	00070003 	.word	0x00070003
    22f8:	001e0003 	.word	0x001e0003
    22fc:	001f0003 	.word	0x001f0003
    2300:	00080003 	.word	0x00080003
    2304:	000a0003 	.word	0x000a0003
    2308:	000b0003 	.word	0x000b0003
    230c:	00100003 	.word	0x00100003
    2310:	00120003 	.word	0x00120003
    2314:	00130003 	.word	0x00130003
    2318:	00050003 	.word	0x00050003
    231c:	00010003 	.word	0x00010003
    2320:	00090003 	.word	0x00090003
    2324:	00110003 	.word	0x00110003

00002328 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2328:	b570      	push	{r4, r5, r6, lr}
    232a:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    232c:	4a0e      	ldr	r2, [pc, #56]	; (2368 <_sercom_get_sercom_inst_index+0x40>)
    232e:	4669      	mov	r1, sp
    2330:	ca70      	ldmia	r2!, {r4, r5, r6}
    2332:	c170      	stmia	r1!, {r4, r5, r6}
    2334:	6812      	ldr	r2, [r2, #0]
    2336:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2338:	1c03      	adds	r3, r0, #0
    233a:	9a00      	ldr	r2, [sp, #0]
    233c:	4282      	cmp	r2, r0
    233e:	d00f      	beq.n	2360 <_sercom_get_sercom_inst_index+0x38>
    2340:	9c01      	ldr	r4, [sp, #4]
    2342:	4284      	cmp	r4, r0
    2344:	d008      	beq.n	2358 <_sercom_get_sercom_inst_index+0x30>
    2346:	9d02      	ldr	r5, [sp, #8]
    2348:	4285      	cmp	r5, r0
    234a:	d007      	beq.n	235c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    234c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    234e:	9e03      	ldr	r6, [sp, #12]
    2350:	429e      	cmp	r6, r3
    2352:	d107      	bne.n	2364 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2354:	2003      	movs	r0, #3
    2356:	e004      	b.n	2362 <_sercom_get_sercom_inst_index+0x3a>
    2358:	2001      	movs	r0, #1
    235a:	e002      	b.n	2362 <_sercom_get_sercom_inst_index+0x3a>
    235c:	2002      	movs	r0, #2
    235e:	e000      	b.n	2362 <_sercom_get_sercom_inst_index+0x3a>
    2360:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2362:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    2364:	b004      	add	sp, #16
    2366:	bd70      	pop	{r4, r5, r6, pc}
    2368:	0000a6f4 	.word	0x0000a6f4

0000236c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    236c:	b5f0      	push	{r4, r5, r6, r7, lr}
    236e:	4647      	mov	r7, r8
    2370:	b480      	push	{r7}
    2372:	b088      	sub	sp, #32
    2374:	1c05      	adds	r5, r0, #0
    2376:	1c0c      	adds	r4, r1, #0
    2378:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    237a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    237c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    237e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2380:	079a      	lsls	r2, r3, #30
    2382:	d500      	bpl.n	2386 <spi_init+0x1a>
    2384:	e0df      	b.n	2546 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2386:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2388:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    238a:	07da      	lsls	r2, r3, #31
    238c:	d500      	bpl.n	2390 <spi_init+0x24>
    238e:	e0da      	b.n	2546 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2390:	1c08      	adds	r0, r1, #0
    2392:	4b6f      	ldr	r3, [pc, #444]	; (2550 <spi_init+0x1e4>)
    2394:	4798      	blx	r3
    2396:	4b6f      	ldr	r3, [pc, #444]	; (2554 <spi_init+0x1e8>)
    2398:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    239a:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    239c:	2701      	movs	r7, #1
    239e:	4097      	lsls	r7, r2
    23a0:	1c3a      	adds	r2, r7, #0
    23a2:	430a      	orrs	r2, r1
    23a4:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    23a6:	a907      	add	r1, sp, #28
    23a8:	2724      	movs	r7, #36	; 0x24
    23aa:	5df3      	ldrb	r3, [r6, r7]
    23ac:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    23ae:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    23b0:	b2c0      	uxtb	r0, r0
    23b2:	4680      	mov	r8, r0
    23b4:	4b68      	ldr	r3, [pc, #416]	; (2558 <spi_init+0x1ec>)
    23b6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    23b8:	4640      	mov	r0, r8
    23ba:	4b68      	ldr	r3, [pc, #416]	; (255c <spi_init+0x1f0>)
    23bc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    23be:	5df0      	ldrb	r0, [r6, r7]
    23c0:	2100      	movs	r1, #0
    23c2:	4b67      	ldr	r3, [pc, #412]	; (2560 <spi_init+0x1f4>)
    23c4:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    23c6:	7833      	ldrb	r3, [r6, #0]
    23c8:	2b01      	cmp	r3, #1
    23ca:	d103      	bne.n	23d4 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    23cc:	6822      	ldr	r2, [r4, #0]
    23ce:	230c      	movs	r3, #12
    23d0:	4313      	orrs	r3, r2
    23d2:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    23d4:	7833      	ldrb	r3, [r6, #0]
    23d6:	2b00      	cmp	r3, #0
    23d8:	d000      	beq.n	23dc <spi_init+0x70>
    23da:	e0b1      	b.n	2540 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    23dc:	6822      	ldr	r2, [r4, #0]
    23de:	2308      	movs	r3, #8
    23e0:	4313      	orrs	r3, r2
    23e2:	6023      	str	r3, [r4, #0]
    23e4:	e0ac      	b.n	2540 <spi_init+0x1d4>
    23e6:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    23e8:	60d1      	str	r1, [r2, #12]
    23ea:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    23ec:	2b1c      	cmp	r3, #28
    23ee:	d1fa      	bne.n	23e6 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    23f0:	2300      	movs	r3, #0
    23f2:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    23f4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    23f6:	2400      	movs	r4, #0
    23f8:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    23fa:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    23fc:	2336      	movs	r3, #54	; 0x36
    23fe:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2400:	2337      	movs	r3, #55	; 0x37
    2402:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2404:	2338      	movs	r3, #56	; 0x38
    2406:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2408:	2303      	movs	r3, #3
    240a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    240c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    240e:	6828      	ldr	r0, [r5, #0]
    2410:	4b4f      	ldr	r3, [pc, #316]	; (2550 <spi_init+0x1e4>)
    2412:	4798      	blx	r3
    2414:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    2416:	4953      	ldr	r1, [pc, #332]	; (2564 <spi_init+0x1f8>)
    2418:	4b53      	ldr	r3, [pc, #332]	; (2568 <spi_init+0x1fc>)
    241a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    241c:	00bf      	lsls	r7, r7, #2
    241e:	4b53      	ldr	r3, [pc, #332]	; (256c <spi_init+0x200>)
    2420:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2422:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2424:	ab02      	add	r3, sp, #8
    2426:	2280      	movs	r2, #128	; 0x80
    2428:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    242a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    242c:	2201      	movs	r2, #1
    242e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2430:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    2432:	7833      	ldrb	r3, [r6, #0]
    2434:	2b00      	cmp	r3, #0
    2436:	d102      	bne.n	243e <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2438:	2200      	movs	r2, #0
    243a:	ab02      	add	r3, sp, #8
    243c:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    243e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2440:	9303      	str	r3, [sp, #12]
    2442:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    2444:	9004      	str	r0, [sp, #16]
    2446:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2448:	9205      	str	r2, [sp, #20]
    244a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    244c:	9306      	str	r3, [sp, #24]
    244e:	2400      	movs	r4, #0
    2450:	b2e1      	uxtb	r1, r4
    2452:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2454:	aa03      	add	r2, sp, #12
    2456:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2458:	2800      	cmp	r0, #0
    245a:	d102      	bne.n	2462 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    245c:	1c38      	adds	r0, r7, #0
    245e:	4a44      	ldr	r2, [pc, #272]	; (2570 <spi_init+0x204>)
    2460:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2462:	1c43      	adds	r3, r0, #1
    2464:	d006      	beq.n	2474 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2466:	466a      	mov	r2, sp
    2468:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    246a:	0c00      	lsrs	r0, r0, #16
    246c:	b2c0      	uxtb	r0, r0
    246e:	a902      	add	r1, sp, #8
    2470:	4b40      	ldr	r3, [pc, #256]	; (2574 <spi_init+0x208>)
    2472:	4798      	blx	r3
    2474:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2476:	2c04      	cmp	r4, #4
    2478:	d1ea      	bne.n	2450 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    247a:	7833      	ldrb	r3, [r6, #0]
    247c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    247e:	7c33      	ldrb	r3, [r6, #16]
    2480:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2482:	7cb3      	ldrb	r3, [r6, #18]
    2484:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2486:	7d33      	ldrb	r3, [r6, #20]
    2488:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    248a:	2200      	movs	r2, #0
    248c:	466b      	mov	r3, sp
    248e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2490:	7833      	ldrb	r3, [r6, #0]
    2492:	2b01      	cmp	r3, #1
    2494:	d114      	bne.n	24c0 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2496:	6828      	ldr	r0, [r5, #0]
    2498:	4b2d      	ldr	r3, [pc, #180]	; (2550 <spi_init+0x1e4>)
    249a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    249c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    249e:	b2c0      	uxtb	r0, r0
    24a0:	4b35      	ldr	r3, [pc, #212]	; (2578 <spi_init+0x20c>)
    24a2:	4798      	blx	r3
    24a4:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    24a6:	69b0      	ldr	r0, [r6, #24]
    24a8:	466a      	mov	r2, sp
    24aa:	3206      	adds	r2, #6
    24ac:	4b33      	ldr	r3, [pc, #204]	; (257c <spi_init+0x210>)
    24ae:	4798      	blx	r3
    24b0:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    24b2:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    24b4:	2b00      	cmp	r3, #0
    24b6:	d146      	bne.n	2546 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    24b8:	466b      	mov	r3, sp
    24ba:	3306      	adds	r3, #6
    24bc:	781b      	ldrb	r3, [r3, #0]
    24be:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    24c0:	7833      	ldrb	r3, [r6, #0]
    24c2:	2b00      	cmp	r3, #0
    24c4:	d10f      	bne.n	24e6 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    24c6:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    24c8:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    24ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    24cc:	7ff4      	ldrb	r4, [r6, #31]
    24ce:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    24d0:	7fb2      	ldrb	r2, [r6, #30]
    24d2:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    24d4:	4302      	orrs	r2, r0
    24d6:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    24d8:	2220      	movs	r2, #32
    24da:	5cb2      	ldrb	r2, [r6, r2]
    24dc:	2a00      	cmp	r2, #0
    24de:	d004      	beq.n	24ea <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    24e0:	2240      	movs	r2, #64	; 0x40
    24e2:	4313      	orrs	r3, r2
    24e4:	e001      	b.n	24ea <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    24e6:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    24e8:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    24ea:	68b2      	ldr	r2, [r6, #8]
    24ec:	6870      	ldr	r0, [r6, #4]
    24ee:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    24f0:	68f0      	ldr	r0, [r6, #12]
    24f2:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    24f4:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    24f6:	7c31      	ldrb	r1, [r6, #16]
    24f8:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    24fa:	7c71      	ldrb	r1, [r6, #17]
    24fc:	2900      	cmp	r1, #0
    24fe:	d103      	bne.n	2508 <spi_init+0x19c>
    2500:	491f      	ldr	r1, [pc, #124]	; (2580 <spi_init+0x214>)
    2502:	7889      	ldrb	r1, [r1, #2]
    2504:	0788      	lsls	r0, r1, #30
    2506:	d501      	bpl.n	250c <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2508:	2180      	movs	r1, #128	; 0x80
    250a:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    250c:	7cb1      	ldrb	r1, [r6, #18]
    250e:	2900      	cmp	r1, #0
    2510:	d002      	beq.n	2518 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2512:	2180      	movs	r1, #128	; 0x80
    2514:	0289      	lsls	r1, r1, #10
    2516:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2518:	7cf1      	ldrb	r1, [r6, #19]
    251a:	2900      	cmp	r1, #0
    251c:	d002      	beq.n	2524 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    251e:	2180      	movs	r1, #128	; 0x80
    2520:	0089      	lsls	r1, r1, #2
    2522:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2524:	7d31      	ldrb	r1, [r6, #20]
    2526:	2900      	cmp	r1, #0
    2528:	d002      	beq.n	2530 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    252a:	2180      	movs	r1, #128	; 0x80
    252c:	0189      	lsls	r1, r1, #6
    252e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2530:	6839      	ldr	r1, [r7, #0]
    2532:	430a      	orrs	r2, r1
    2534:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    2536:	687a      	ldr	r2, [r7, #4]
    2538:	4313      	orrs	r3, r2
    253a:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    253c:	2000      	movs	r0, #0
    253e:	e002      	b.n	2546 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2540:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2542:	2100      	movs	r1, #0
    2544:	e74f      	b.n	23e6 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2546:	b008      	add	sp, #32
    2548:	bc04      	pop	{r2}
    254a:	4690      	mov	r8, r2
    254c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    254e:	46c0      	nop			; (mov r8, r8)
    2550:	00002329 	.word	0x00002329
    2554:	40000400 	.word	0x40000400
    2558:	00003209 	.word	0x00003209
    255c:	0000317d 	.word	0x0000317d
    2560:	000021d1 	.word	0x000021d1
    2564:	0000288d 	.word	0x0000288d
    2568:	00002a71 	.word	0x00002a71
    256c:	20002404 	.word	0x20002404
    2570:	00002221 	.word	0x00002221
    2574:	000032e5 	.word	0x000032e5
    2578:	00003225 	.word	0x00003225
    257c:	00001ff5 	.word	0x00001ff5
    2580:	41002000 	.word	0x41002000

00002584 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2584:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2586:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2588:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    258a:	2c01      	cmp	r4, #1
    258c:	d16c      	bne.n	2668 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    258e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2590:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2592:	2c00      	cmp	r4, #0
    2594:	d168      	bne.n	2668 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2596:	2a00      	cmp	r2, #0
    2598:	d057      	beq.n	264a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    259a:	784b      	ldrb	r3, [r1, #1]
    259c:	2b00      	cmp	r3, #0
    259e:	d044      	beq.n	262a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    25a0:	6802      	ldr	r2, [r0, #0]
    25a2:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    25a4:	07dc      	lsls	r4, r3, #31
    25a6:	d40f      	bmi.n	25c8 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    25a8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25aa:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25ac:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ae:	2900      	cmp	r1, #0
    25b0:	d103      	bne.n	25ba <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    25b2:	095a      	lsrs	r2, r3, #5
    25b4:	01d2      	lsls	r2, r2, #7
    25b6:	492d      	ldr	r1, [pc, #180]	; (266c <spi_select_slave+0xe8>)
    25b8:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    25ba:	211f      	movs	r1, #31
    25bc:	400b      	ands	r3, r1
    25be:	2101      	movs	r1, #1
    25c0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    25c2:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    25c4:	2305      	movs	r3, #5
    25c6:	e04f      	b.n	2668 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    25c8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ca:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25cc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ce:	2c00      	cmp	r4, #0
    25d0:	d103      	bne.n	25da <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    25d2:	095a      	lsrs	r2, r3, #5
    25d4:	01d2      	lsls	r2, r2, #7
    25d6:	4c25      	ldr	r4, [pc, #148]	; (266c <spi_select_slave+0xe8>)
    25d8:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    25da:	241f      	movs	r4, #31
    25dc:	4023      	ands	r3, r4
    25de:	2401      	movs	r4, #1
    25e0:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    25e2:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    25e4:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    25e6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    25e8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    25ea:	07d4      	lsls	r4, r2, #31
    25ec:	d500      	bpl.n	25f0 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    25ee:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    25f0:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    25f2:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    25f4:	2a00      	cmp	r2, #0
    25f6:	d137      	bne.n	2668 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    25f8:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    25fa:	2104      	movs	r1, #4
    25fc:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    25fe:	420b      	tst	r3, r1
    2600:	d0fc      	beq.n	25fc <spi_select_slave+0x78>
    2602:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2604:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2606:	074c      	lsls	r4, r1, #29
    2608:	d52e      	bpl.n	2668 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    260a:	8b53      	ldrh	r3, [r2, #26]
    260c:	0759      	lsls	r1, r3, #29
    260e:	d503      	bpl.n	2618 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2610:	8b51      	ldrh	r1, [r2, #26]
    2612:	2304      	movs	r3, #4
    2614:	430b      	orrs	r3, r1
    2616:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2618:	7983      	ldrb	r3, [r0, #6]
    261a:	2b01      	cmp	r3, #1
    261c:	d102      	bne.n	2624 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    261e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2620:	2300      	movs	r3, #0
    2622:	e021      	b.n	2668 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2624:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2626:	2300      	movs	r3, #0
    2628:	e01e      	b.n	2668 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    262a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    262c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    262e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2630:	2900      	cmp	r1, #0
    2632:	d103      	bne.n	263c <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    2634:	095a      	lsrs	r2, r3, #5
    2636:	01d2      	lsls	r2, r2, #7
    2638:	4c0c      	ldr	r4, [pc, #48]	; (266c <spi_select_slave+0xe8>)
    263a:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    263c:	211f      	movs	r1, #31
    263e:	400b      	ands	r3, r1
    2640:	2101      	movs	r1, #1
    2642:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2644:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2646:	2300      	movs	r3, #0
    2648:	e00e      	b.n	2668 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    264a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    264c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    264e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2650:	2900      	cmp	r1, #0
    2652:	d103      	bne.n	265c <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    2654:	095a      	lsrs	r2, r3, #5
    2656:	01d2      	lsls	r2, r2, #7
    2658:	4904      	ldr	r1, [pc, #16]	; (266c <spi_select_slave+0xe8>)
    265a:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    265c:	211f      	movs	r1, #31
    265e:	400b      	ands	r3, r1
    2660:	2101      	movs	r1, #1
    2662:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2664:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2666:	2300      	movs	r3, #0
}
    2668:	1c18      	adds	r0, r3, #0
    266a:	bd10      	pop	{r4, pc}
    266c:	41004400 	.word	0x41004400

00002670 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	465f      	mov	r7, fp
    2674:	4656      	mov	r6, sl
    2676:	464d      	mov	r5, r9
    2678:	4644      	mov	r4, r8
    267a:	b4f0      	push	{r4, r5, r6, r7}
    267c:	b083      	sub	sp, #12
    267e:	1c04      	adds	r4, r0, #0
    2680:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    2682:	2338      	movs	r3, #56	; 0x38
    2684:	5cc0      	ldrb	r0, [r0, r3]
    2686:	b2c0      	uxtb	r0, r0
    2688:	2805      	cmp	r0, #5
    268a:	d100      	bne.n	268e <spi_write_buffer_wait+0x1e>
    268c:	e0f1      	b.n	2872 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    268e:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2690:	2a00      	cmp	r2, #0
    2692:	d100      	bne.n	2696 <spi_write_buffer_wait+0x26>
    2694:	e0ed      	b.n	2872 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2696:	7963      	ldrb	r3, [r4, #5]
    2698:	2b00      	cmp	r3, #0
    269a:	d105      	bne.n	26a8 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    269c:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    269e:	7e18      	ldrb	r0, [r3, #24]
    26a0:	0782      	lsls	r2, r0, #30
    26a2:	d501      	bpl.n	26a8 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    26a4:	2002      	movs	r0, #2
    26a6:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    26a8:	4655      	mov	r5, sl
    26aa:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    26ac:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    26ae:	2602      	movs	r6, #2
    26b0:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    26b2:	2704      	movs	r7, #4
    26b4:	46bb      	mov	fp, r7
    26b6:	e08f      	b.n	27d8 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    26b8:	7962      	ldrb	r2, [r4, #5]
    26ba:	2a00      	cmp	r2, #0
    26bc:	d001      	beq.n	26c2 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    26be:	6826      	ldr	r6, [r4, #0]
    26c0:	e016      	b.n	26f0 <spi_write_buffer_wait+0x80>
    26c2:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    26c4:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    26c6:	421e      	tst	r6, r3
    26c8:	d106      	bne.n	26d8 <spi_write_buffer_wait+0x68>
    26ca:	4e6d      	ldr	r6, [pc, #436]	; (2880 <spi_write_buffer_wait+0x210>)
    26cc:	7e17      	ldrb	r7, [r2, #24]
    26ce:	421f      	tst	r7, r3
    26d0:	d102      	bne.n	26d8 <spi_write_buffer_wait+0x68>
    26d2:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    26d4:	2e00      	cmp	r6, #0
    26d6:	d1f9      	bne.n	26cc <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    26d8:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    26da:	4667      	mov	r7, ip
    26dc:	423e      	tst	r6, r7
    26de:	d003      	beq.n	26e8 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    26e0:	2302      	movs	r3, #2
    26e2:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    26e4:	2004      	movs	r0, #4
    26e6:	e0c4      	b.n	2872 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    26e8:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    26ea:	421a      	tst	r2, r3
    26ec:	d1e7      	bne.n	26be <spi_write_buffer_wait+0x4e>
    26ee:	e0b3      	b.n	2858 <spi_write_buffer_wait+0x1e8>
    26f0:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    26f2:	421a      	tst	r2, r3
    26f4:	d0fc      	beq.n	26f0 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    26f6:	1c42      	adds	r2, r0, #1
    26f8:	b292      	uxth	r2, r2
    26fa:	4690      	mov	r8, r2
    26fc:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    26fe:	79a2      	ldrb	r2, [r4, #6]
    2700:	2a01      	cmp	r2, #1
    2702:	d001      	beq.n	2708 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2704:	4640      	mov	r0, r8
    2706:	e005      	b.n	2714 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2708:	3002      	adds	r0, #2
    270a:	b280      	uxth	r0, r0
    270c:	4642      	mov	r2, r8
    270e:	5c8a      	ldrb	r2, [r1, r2]
    2710:	0212      	lsls	r2, r2, #8
    2712:	4317      	orrs	r7, r2
    2714:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2716:	421a      	tst	r2, r3
    2718:	d002      	beq.n	2720 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    271a:	05ff      	lsls	r7, r7, #23
    271c:	0dff      	lsrs	r7, r7, #23
    271e:	62b7      	str	r7, [r6, #40]	; 0x28
    2720:	1e6a      	subs	r2, r5, #1
    2722:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2724:	79e2      	ldrb	r2, [r4, #7]
    2726:	2a00      	cmp	r2, #0
    2728:	d101      	bne.n	272e <spi_write_buffer_wait+0xbe>
    272a:	1c35      	adds	r5, r6, #0
    272c:	e056      	b.n	27dc <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    272e:	7962      	ldrb	r2, [r4, #5]
    2730:	2a00      	cmp	r2, #0
    2732:	d137      	bne.n	27a4 <spi_write_buffer_wait+0x134>
    2734:	4a53      	ldr	r2, [pc, #332]	; (2884 <spi_write_buffer_wait+0x214>)
    2736:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2738:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    273a:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    273c:	421f      	tst	r7, r3
    273e:	d01c      	beq.n	277a <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    2740:	1c47      	adds	r7, r0, #1
    2742:	b2bf      	uxth	r7, r7
    2744:	46b9      	mov	r9, r7
    2746:	9901      	ldr	r1, [sp, #4]
    2748:	5c09      	ldrb	r1, [r1, r0]
    274a:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    274c:	79a7      	ldrb	r7, [r4, #6]
    274e:	2f01      	cmp	r7, #1
    2750:	d001      	beq.n	2756 <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2752:	4648      	mov	r0, r9
    2754:	e008      	b.n	2768 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    2756:	3002      	adds	r0, #2
    2758:	b280      	uxth	r0, r0
    275a:	9901      	ldr	r1, [sp, #4]
    275c:	464f      	mov	r7, r9
    275e:	5dc9      	ldrb	r1, [r1, r7]
    2760:	0209      	lsls	r1, r1, #8
    2762:	4647      	mov	r7, r8
    2764:	430f      	orrs	r7, r1
    2766:	46b8      	mov	r8, r7
    2768:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    276a:	421f      	tst	r7, r3
    276c:	d003      	beq.n	2776 <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    276e:	4647      	mov	r7, r8
    2770:	05f9      	lsls	r1, r7, #23
    2772:	0dcf      	lsrs	r7, r1, #23
    2774:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2776:	3d01      	subs	r5, #1
    2778:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    277a:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    277c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    277e:	4659      	mov	r1, fp
    2780:	420f      	tst	r7, r1
    2782:	d102      	bne.n	278a <spi_write_buffer_wait+0x11a>
    2784:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2786:	2a00      	cmp	r2, #0
    2788:	d1d6      	bne.n	2738 <spi_write_buffer_wait+0xc8>
    278a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    278c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    278e:	4667      	mov	r7, ip
    2790:	423a      	tst	r2, r7
    2792:	d003      	beq.n	279c <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2794:	2302      	movs	r3, #2
    2796:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2798:	2004      	movs	r0, #4
    279a:	e06a      	b.n	2872 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    279c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    279e:	465e      	mov	r6, fp
    27a0:	4232      	tst	r2, r6
    27a2:	d05b      	beq.n	285c <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    27a4:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    27a6:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    27a8:	465f      	mov	r7, fp
    27aa:	423a      	tst	r2, r7
    27ac:	d0fb      	beq.n	27a6 <spi_write_buffer_wait+0x136>
    27ae:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    27b0:	423a      	tst	r2, r7
    27b2:	d00d      	beq.n	27d0 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    27b4:	8b72      	ldrh	r2, [r6, #26]
    27b6:	423a      	tst	r2, r7
    27b8:	d004      	beq.n	27c4 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    27ba:	8b72      	ldrh	r2, [r6, #26]
    27bc:	2704      	movs	r7, #4
    27be:	433a      	orrs	r2, r7
    27c0:	b292      	uxth	r2, r2
    27c2:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    27c4:	79a2      	ldrb	r2, [r4, #6]
    27c6:	2a01      	cmp	r2, #1
    27c8:	d101      	bne.n	27ce <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    27ca:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    27cc:	e000      	b.n	27d0 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    27ce:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    27d0:	4652      	mov	r2, sl
    27d2:	3a01      	subs	r2, #1
    27d4:	b292      	uxth	r2, r2
    27d6:	4692      	mov	sl, r2
    27d8:	3d01      	subs	r5, #1
    27da:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    27dc:	4a2a      	ldr	r2, [pc, #168]	; (2888 <spi_write_buffer_wait+0x218>)
    27de:	4295      	cmp	r5, r2
    27e0:	d000      	beq.n	27e4 <spi_write_buffer_wait+0x174>
    27e2:	e769      	b.n	26b8 <spi_write_buffer_wait+0x48>
    27e4:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    27e6:	7963      	ldrb	r3, [r4, #5]
    27e8:	2b01      	cmp	r3, #1
    27ea:	d105      	bne.n	27f8 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    27ec:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    27ee:	2202      	movs	r2, #2
    27f0:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    27f2:	4213      	tst	r3, r2
    27f4:	d0fc      	beq.n	27f0 <spi_write_buffer_wait+0x180>
    27f6:	e033      	b.n	2860 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    27f8:	2b00      	cmp	r3, #0
    27fa:	d133      	bne.n	2864 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    27fc:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    27fe:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    2800:	2b00      	cmp	r3, #0
    2802:	d036      	beq.n	2872 <spi_write_buffer_wait+0x202>
			while (flush_length) {
    2804:	2900      	cmp	r1, #0
    2806:	d02f      	beq.n	2868 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2808:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    280a:	4e1d      	ldr	r6, [pc, #116]	; (2880 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    280c:	2704      	movs	r7, #4
    280e:	4650      	mov	r0, sl
    2810:	e01c      	b.n	284c <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2812:	7e0a      	ldrb	r2, [r1, #24]
    2814:	422a      	tst	r2, r5
    2816:	d102      	bne.n	281e <spi_write_buffer_wait+0x1ae>
    2818:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    281a:	2b00      	cmp	r3, #0
    281c:	d1f9      	bne.n	2812 <spi_write_buffer_wait+0x1a2>
    281e:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2820:	422b      	tst	r3, r5
    2822:	d023      	beq.n	286c <spi_write_buffer_wait+0x1fc>
    2824:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2826:	422b      	tst	r3, r5
    2828:	d00c      	beq.n	2844 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    282a:	8b4b      	ldrh	r3, [r1, #26]
    282c:	422b      	tst	r3, r5
    282e:	d003      	beq.n	2838 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2830:	8b4b      	ldrh	r3, [r1, #26]
    2832:	433b      	orrs	r3, r7
    2834:	b29b      	uxth	r3, r3
    2836:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2838:	79a3      	ldrb	r3, [r4, #6]
    283a:	2b01      	cmp	r3, #1
    283c:	d101      	bne.n	2842 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    283e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2840:	e000      	b.n	2844 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2842:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    2844:	3801      	subs	r0, #1
    2846:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2848:	2800      	cmp	r0, #0
    284a:	d011      	beq.n	2870 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    284c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    284e:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2850:	422b      	tst	r3, r5
    2852:	d1e4      	bne.n	281e <spi_write_buffer_wait+0x1ae>
    2854:	1c33      	adds	r3, r6, #0
    2856:	e7dc      	b.n	2812 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2858:	2012      	movs	r0, #18
    285a:	e00a      	b.n	2872 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    285c:	2012      	movs	r0, #18
    285e:	e008      	b.n	2872 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2860:	2000      	movs	r0, #0
    2862:	e006      	b.n	2872 <spi_write_buffer_wait+0x202>
    2864:	2000      	movs	r0, #0
    2866:	e004      	b.n	2872 <spi_write_buffer_wait+0x202>
    2868:	2000      	movs	r0, #0
    286a:	e002      	b.n	2872 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    286c:	2012      	movs	r0, #18
    286e:	e000      	b.n	2872 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2870:	2000      	movs	r0, #0
}
    2872:	b003      	add	sp, #12
    2874:	bc3c      	pop	{r2, r3, r4, r5}
    2876:	4690      	mov	r8, r2
    2878:	4699      	mov	r9, r3
    287a:	46a2      	mov	sl, r4
    287c:	46ab      	mov	fp, r5
    287e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2880:	00002710 	.word	0x00002710
    2884:	00002711 	.word	0x00002711
    2888:	0000ffff 	.word	0x0000ffff

0000288c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    288c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    288e:	0080      	lsls	r0, r0, #2
    2890:	4b74      	ldr	r3, [pc, #464]	; (2a64 <_spi_interrupt_handler+0x1d8>)
    2892:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2894:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2896:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2898:	5ce3      	ldrb	r3, [r4, r3]
    289a:	2237      	movs	r2, #55	; 0x37
    289c:	5ca7      	ldrb	r7, [r4, r2]
    289e:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    28a0:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    28a2:	7dae      	ldrb	r6, [r5, #22]
    28a4:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    28a6:	07f1      	lsls	r1, r6, #31
    28a8:	d549      	bpl.n	293e <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    28aa:	7963      	ldrb	r3, [r4, #5]
    28ac:	2b01      	cmp	r3, #1
    28ae:	d116      	bne.n	28de <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    28b0:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    28b2:	2b00      	cmp	r3, #0
    28b4:	d10f      	bne.n	28d6 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    28b6:	4b6c      	ldr	r3, [pc, #432]	; (2a68 <_spi_interrupt_handler+0x1dc>)
    28b8:	881b      	ldrh	r3, [r3, #0]
    28ba:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    28bc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    28be:	3b01      	subs	r3, #1
    28c0:	b29b      	uxth	r3, r3
    28c2:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    28c4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    28c6:	b29b      	uxth	r3, r3
    28c8:	2b00      	cmp	r3, #0
    28ca:	d101      	bne.n	28d0 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    28cc:	2301      	movs	r3, #1
    28ce:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    28d0:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    28d2:	2b01      	cmp	r3, #1
    28d4:	d103      	bne.n	28de <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    28d6:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    28d8:	2b00      	cmp	r3, #0
    28da:	d105      	bne.n	28e8 <_spi_interrupt_handler+0x5c>
    28dc:	e02f      	b.n	293e <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    28de:	2b00      	cmp	r3, #0
    28e0:	d12d      	bne.n	293e <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    28e2:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    28e4:	2b00      	cmp	r3, #0
    28e6:	d02a      	beq.n	293e <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    28e8:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    28ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    28ec:	7819      	ldrb	r1, [r3, #0]
    28ee:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    28f0:	1c58      	adds	r0, r3, #1
    28f2:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    28f4:	79a0      	ldrb	r0, [r4, #6]
    28f6:	2801      	cmp	r0, #1
    28f8:	d104      	bne.n	2904 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    28fa:	7858      	ldrb	r0, [r3, #1]
    28fc:	0200      	lsls	r0, r0, #8
    28fe:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2900:	3302      	adds	r3, #2
    2902:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2904:	05cb      	lsls	r3, r1, #23
    2906:	0ddb      	lsrs	r3, r3, #23
    2908:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    290a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    290c:	3b01      	subs	r3, #1
    290e:	b29b      	uxth	r3, r3
    2910:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    2912:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2914:	b29b      	uxth	r3, r3
    2916:	2b00      	cmp	r3, #0
    2918:	d111      	bne.n	293e <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    291a:	2301      	movs	r3, #1
    291c:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    291e:	7a63      	ldrb	r3, [r4, #9]
    2920:	2b01      	cmp	r3, #1
    2922:	d10c      	bne.n	293e <_spi_interrupt_handler+0xb2>
    2924:	79e3      	ldrb	r3, [r4, #7]
    2926:	2b00      	cmp	r3, #0
    2928:	d109      	bne.n	293e <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    292a:	2303      	movs	r3, #3
    292c:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    292e:	2200      	movs	r2, #0
    2930:	2338      	movs	r3, #56	; 0x38
    2932:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    2934:	07fa      	lsls	r2, r7, #31
    2936:	d502      	bpl.n	293e <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    2938:	1c20      	adds	r0, r4, #0
    293a:	68e3      	ldr	r3, [r4, #12]
    293c:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    293e:	0771      	lsls	r1, r6, #29
    2940:	d561      	bpl.n	2a06 <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2942:	8b6b      	ldrh	r3, [r5, #26]
    2944:	075a      	lsls	r2, r3, #29
    2946:	d514      	bpl.n	2972 <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    2948:	7a63      	ldrb	r3, [r4, #9]
    294a:	2b01      	cmp	r3, #1
    294c:	d00b      	beq.n	2966 <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    294e:	221e      	movs	r2, #30
    2950:	2338      	movs	r3, #56	; 0x38
    2952:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    2954:	2303      	movs	r3, #3
    2956:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    2958:	2305      	movs	r3, #5
    295a:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    295c:	073b      	lsls	r3, r7, #28
    295e:	d502      	bpl.n	2966 <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2960:	1c20      	adds	r0, r4, #0
    2962:	69a1      	ldr	r1, [r4, #24]
    2964:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    2966:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2968:	8b6a      	ldrh	r2, [r5, #26]
    296a:	2304      	movs	r3, #4
    296c:	4313      	orrs	r3, r2
    296e:	836b      	strh	r3, [r5, #26]
    2970:	e049      	b.n	2a06 <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2972:	7a63      	ldrb	r3, [r4, #9]
    2974:	2b01      	cmp	r3, #1
    2976:	d116      	bne.n	29a6 <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2978:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    297a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    297c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    297e:	3b01      	subs	r3, #1
    2980:	b29b      	uxth	r3, r3
    2982:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    2984:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2986:	b29b      	uxth	r3, r3
    2988:	2b00      	cmp	r3, #0
    298a:	d13c      	bne.n	2a06 <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    298c:	2304      	movs	r3, #4
    298e:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2990:	2200      	movs	r2, #0
    2992:	2338      	movs	r3, #56	; 0x38
    2994:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2996:	2303      	movs	r3, #3
    2998:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    299a:	07fa      	lsls	r2, r7, #31
    299c:	d533      	bpl.n	2a06 <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    299e:	1c20      	adds	r0, r4, #0
    29a0:	68e3      	ldr	r3, [r4, #12]
    29a2:	4798      	blx	r3
    29a4:	e02f      	b.n	2a06 <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    29a6:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    29a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29aa:	05d2      	lsls	r2, r2, #23
    29ac:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    29ae:	b2d3      	uxtb	r3, r2
    29b0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    29b2:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    29b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    29b6:	1c59      	adds	r1, r3, #1
    29b8:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    29ba:	79a1      	ldrb	r1, [r4, #6]
    29bc:	2901      	cmp	r1, #1
    29be:	d104      	bne.n	29ca <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    29c0:	0a12      	lsrs	r2, r2, #8
    29c2:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    29c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    29c6:	3301      	adds	r3, #1
    29c8:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    29ca:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    29cc:	3b01      	subs	r3, #1
    29ce:	b29b      	uxth	r3, r3
    29d0:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    29d2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    29d4:	b29b      	uxth	r3, r3
    29d6:	2b00      	cmp	r3, #0
    29d8:	d115      	bne.n	2a06 <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
    29da:	2200      	movs	r2, #0
    29dc:	2338      	movs	r3, #56	; 0x38
    29de:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    29e0:	2304      	movs	r3, #4
    29e2:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    29e4:	7a63      	ldrb	r3, [r4, #9]
    29e6:	2b02      	cmp	r3, #2
    29e8:	d105      	bne.n	29f6 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    29ea:	077a      	lsls	r2, r7, #29
    29ec:	d50b      	bpl.n	2a06 <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    29ee:	1c20      	adds	r0, r4, #0
    29f0:	6963      	ldr	r3, [r4, #20]
    29f2:	4798      	blx	r3
    29f4:	e007      	b.n	2a06 <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    29f6:	7a63      	ldrb	r3, [r4, #9]
    29f8:	2b00      	cmp	r3, #0
    29fa:	d104      	bne.n	2a06 <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    29fc:	07b9      	lsls	r1, r7, #30
    29fe:	d502      	bpl.n	2a06 <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2a00:	1c20      	adds	r0, r4, #0
    2a02:	6922      	ldr	r2, [r4, #16]
    2a04:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2a06:	07b3      	lsls	r3, r6, #30
    2a08:	d513      	bpl.n	2a32 <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2a0a:	7963      	ldrb	r3, [r4, #5]
    2a0c:	2b00      	cmp	r3, #0
    2a0e:	d110      	bne.n	2a32 <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2a10:	2307      	movs	r3, #7
    2a12:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2a14:	2302      	movs	r3, #2
    2a16:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2a18:	2303      	movs	r3, #3
    2a1a:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2a1c:	2300      	movs	r3, #0
    2a1e:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2a20:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    2a22:	2338      	movs	r3, #56	; 0x38
    2a24:	2200      	movs	r2, #0
    2a26:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2a28:	06f9      	lsls	r1, r7, #27
    2a2a:	d502      	bpl.n	2a32 <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2a2c:	1c20      	adds	r0, r4, #0
    2a2e:	69e2      	ldr	r2, [r4, #28]
    2a30:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    2a32:	0733      	lsls	r3, r6, #28
    2a34:	d50a      	bpl.n	2a4c <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
    2a36:	7963      	ldrb	r3, [r4, #5]
    2a38:	2b00      	cmp	r3, #0
    2a3a:	d107      	bne.n	2a4c <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2a3c:	2308      	movs	r3, #8
    2a3e:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2a40:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    2a42:	06b9      	lsls	r1, r7, #26
    2a44:	d502      	bpl.n	2a4c <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    2a46:	1c20      	adds	r0, r4, #0
    2a48:	6a22      	ldr	r2, [r4, #32]
    2a4a:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2a4c:	09f6      	lsrs	r6, r6, #7
    2a4e:	d007      	beq.n	2a60 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2a50:	2380      	movs	r3, #128	; 0x80
    2a52:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2a54:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    2a56:	067b      	lsls	r3, r7, #25
    2a58:	d502      	bpl.n	2a60 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2a5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2a5c:	1c20      	adds	r0, r4, #0
    2a5e:	4798      	blx	r3
		}
	}
#  endif
}
    2a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a62:	46c0      	nop			; (mov r8, r8)
    2a64:	20002404 	.word	0x20002404
    2a68:	20002400 	.word	0x20002400

00002a6c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2a6c:	4770      	bx	lr
    2a6e:	46c0      	nop			; (mov r8, r8)

00002a70 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2a70:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    2a72:	4b0b      	ldr	r3, [pc, #44]	; (2aa0 <_sercom_set_handler+0x30>)
    2a74:	781b      	ldrb	r3, [r3, #0]
    2a76:	2b00      	cmp	r3, #0
    2a78:	d10e      	bne.n	2a98 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2a7a:	4c0a      	ldr	r4, [pc, #40]	; (2aa4 <_sercom_set_handler+0x34>)
    2a7c:	4d0a      	ldr	r5, [pc, #40]	; (2aa8 <_sercom_set_handler+0x38>)
    2a7e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2a80:	4b0a      	ldr	r3, [pc, #40]	; (2aac <_sercom_set_handler+0x3c>)
    2a82:	2200      	movs	r2, #0
    2a84:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2a86:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2a88:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2a8a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2a8c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2a8e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2a90:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2a92:	2201      	movs	r2, #1
    2a94:	4b02      	ldr	r3, [pc, #8]	; (2aa0 <_sercom_set_handler+0x30>)
    2a96:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2a98:	0080      	lsls	r0, r0, #2
    2a9a:	4b02      	ldr	r3, [pc, #8]	; (2aa4 <_sercom_set_handler+0x34>)
    2a9c:	50c1      	str	r1, [r0, r3]
}
    2a9e:	bd30      	pop	{r4, r5, pc}
    2aa0:	200001d0 	.word	0x200001d0
    2aa4:	200001d4 	.word	0x200001d4
    2aa8:	00002a6d 	.word	0x00002a6d
    2aac:	20002404 	.word	0x20002404

00002ab0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2ab0:	b530      	push	{r4, r5, lr}
    2ab2:	b083      	sub	sp, #12
    2ab4:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2ab6:	ac01      	add	r4, sp, #4
    2ab8:	1c20      	adds	r0, r4, #0
    2aba:	4905      	ldr	r1, [pc, #20]	; (2ad0 <_sercom_get_interrupt_vector+0x20>)
    2abc:	2204      	movs	r2, #4
    2abe:	4b05      	ldr	r3, [pc, #20]	; (2ad4 <_sercom_get_interrupt_vector+0x24>)
    2ac0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2ac2:	1c28      	adds	r0, r5, #0
    2ac4:	4b04      	ldr	r3, [pc, #16]	; (2ad8 <_sercom_get_interrupt_vector+0x28>)
    2ac6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2ac8:	5620      	ldrsb	r0, [r4, r0]
}
    2aca:	b003      	add	sp, #12
    2acc:	bd30      	pop	{r4, r5, pc}
    2ace:	46c0      	nop			; (mov r8, r8)
    2ad0:	0000a704 	.word	0x0000a704
    2ad4:	000036cd 	.word	0x000036cd
    2ad8:	00002329 	.word	0x00002329

00002adc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2adc:	b508      	push	{r3, lr}
    2ade:	4b02      	ldr	r3, [pc, #8]	; (2ae8 <SERCOM0_Handler+0xc>)
    2ae0:	681b      	ldr	r3, [r3, #0]
    2ae2:	2000      	movs	r0, #0
    2ae4:	4798      	blx	r3
    2ae6:	bd08      	pop	{r3, pc}
    2ae8:	200001d4 	.word	0x200001d4

00002aec <SERCOM1_Handler>:
    2aec:	b508      	push	{r3, lr}
    2aee:	4b02      	ldr	r3, [pc, #8]	; (2af8 <SERCOM1_Handler+0xc>)
    2af0:	685b      	ldr	r3, [r3, #4]
    2af2:	2001      	movs	r0, #1
    2af4:	4798      	blx	r3
    2af6:	bd08      	pop	{r3, pc}
    2af8:	200001d4 	.word	0x200001d4

00002afc <SERCOM2_Handler>:
    2afc:	b508      	push	{r3, lr}
    2afe:	4b02      	ldr	r3, [pc, #8]	; (2b08 <SERCOM2_Handler+0xc>)
    2b00:	689b      	ldr	r3, [r3, #8]
    2b02:	2002      	movs	r0, #2
    2b04:	4798      	blx	r3
    2b06:	bd08      	pop	{r3, pc}
    2b08:	200001d4 	.word	0x200001d4

00002b0c <SERCOM3_Handler>:
    2b0c:	b508      	push	{r3, lr}
    2b0e:	4b02      	ldr	r3, [pc, #8]	; (2b18 <SERCOM3_Handler+0xc>)
    2b10:	68db      	ldr	r3, [r3, #12]
    2b12:	2003      	movs	r0, #3
    2b14:	4798      	blx	r3
    2b16:	bd08      	pop	{r3, pc}
    2b18:	200001d4 	.word	0x200001d4

00002b1c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2b1c:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    2b1e:	2000      	movs	r0, #0
    2b20:	4b08      	ldr	r3, [pc, #32]	; (2b44 <delay_init+0x28>)
    2b22:	4798      	blx	r3
	cycles_per_ms /= 1000;
    2b24:	4c08      	ldr	r4, [pc, #32]	; (2b48 <delay_init+0x2c>)
    2b26:	21fa      	movs	r1, #250	; 0xfa
    2b28:	0089      	lsls	r1, r1, #2
    2b2a:	47a0      	blx	r4
    2b2c:	4b07      	ldr	r3, [pc, #28]	; (2b4c <delay_init+0x30>)
    2b2e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2b30:	21fa      	movs	r1, #250	; 0xfa
    2b32:	0089      	lsls	r1, r1, #2
    2b34:	47a0      	blx	r4
    2b36:	4b06      	ldr	r3, [pc, #24]	; (2b50 <delay_init+0x34>)
    2b38:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2b3a:	2205      	movs	r2, #5
    2b3c:	4b05      	ldr	r3, [pc, #20]	; (2b54 <delay_init+0x38>)
    2b3e:	601a      	str	r2, [r3, #0]
}
    2b40:	bd10      	pop	{r4, pc}
    2b42:	46c0      	nop			; (mov r8, r8)
    2b44:	000030f1 	.word	0x000030f1
    2b48:	000078fd 	.word	0x000078fd
    2b4c:	20000018 	.word	0x20000018
    2b50:	20000014 	.word	0x20000014
    2b54:	e000e010 	.word	0xe000e010

00002b58 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2b58:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    2b5a:	4b08      	ldr	r3, [pc, #32]	; (2b7c <delay_cycles_ms+0x24>)
    2b5c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    2b5e:	4a08      	ldr	r2, [pc, #32]	; (2b80 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    2b60:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2b62:	2180      	movs	r1, #128	; 0x80
    2b64:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    2b66:	e006      	b.n	2b76 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2b68:	2c00      	cmp	r4, #0
    2b6a:	d004      	beq.n	2b76 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    2b6c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    2b6e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2b70:	6813      	ldr	r3, [r2, #0]
    2b72:	420b      	tst	r3, r1
    2b74:	d0fc      	beq.n	2b70 <delay_cycles_ms+0x18>
    2b76:	3801      	subs	r0, #1
    2b78:	d2f6      	bcs.n	2b68 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    2b7a:	bd30      	pop	{r4, r5, pc}
    2b7c:	20000018 	.word	0x20000018
    2b80:	e000e010 	.word	0xe000e010

00002b84 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2b84:	b500      	push	{lr}
    2b86:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2b88:	ab01      	add	r3, sp, #4
    2b8a:	2280      	movs	r2, #128	; 0x80
    2b8c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2b8e:	780a      	ldrb	r2, [r1, #0]
    2b90:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2b92:	784a      	ldrb	r2, [r1, #1]
    2b94:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2b96:	788a      	ldrb	r2, [r1, #2]
    2b98:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2b9a:	1c19      	adds	r1, r3, #0
    2b9c:	4b01      	ldr	r3, [pc, #4]	; (2ba4 <port_pin_set_config+0x20>)
    2b9e:	4798      	blx	r3
}
    2ba0:	b003      	add	sp, #12
    2ba2:	bd00      	pop	{pc}
    2ba4:	000032e5 	.word	0x000032e5

00002ba8 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2ba8:	4770      	bx	lr
    2baa:	46c0      	nop			; (mov r8, r8)

00002bac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2bac:	4b0c      	ldr	r3, [pc, #48]	; (2be0 <cpu_irq_enter_critical+0x34>)
    2bae:	681b      	ldr	r3, [r3, #0]
    2bb0:	2b00      	cmp	r3, #0
    2bb2:	d110      	bne.n	2bd6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2bb4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2bb8:	2b00      	cmp	r3, #0
    2bba:	d109      	bne.n	2bd0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2bbc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2bbe:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2bc2:	2200      	movs	r2, #0
    2bc4:	4b07      	ldr	r3, [pc, #28]	; (2be4 <cpu_irq_enter_critical+0x38>)
    2bc6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2bc8:	2201      	movs	r2, #1
    2bca:	4b07      	ldr	r3, [pc, #28]	; (2be8 <cpu_irq_enter_critical+0x3c>)
    2bcc:	701a      	strb	r2, [r3, #0]
    2bce:	e002      	b.n	2bd6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2bd0:	2200      	movs	r2, #0
    2bd2:	4b05      	ldr	r3, [pc, #20]	; (2be8 <cpu_irq_enter_critical+0x3c>)
    2bd4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2bd6:	4b02      	ldr	r3, [pc, #8]	; (2be0 <cpu_irq_enter_critical+0x34>)
    2bd8:	681a      	ldr	r2, [r3, #0]
    2bda:	3201      	adds	r2, #1
    2bdc:	601a      	str	r2, [r3, #0]
}
    2bde:	4770      	bx	lr
    2be0:	200001e4 	.word	0x200001e4
    2be4:	2000001c 	.word	0x2000001c
    2be8:	200001e8 	.word	0x200001e8

00002bec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2bec:	4b08      	ldr	r3, [pc, #32]	; (2c10 <cpu_irq_leave_critical+0x24>)
    2bee:	681a      	ldr	r2, [r3, #0]
    2bf0:	3a01      	subs	r2, #1
    2bf2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2bf4:	681b      	ldr	r3, [r3, #0]
    2bf6:	2b00      	cmp	r3, #0
    2bf8:	d109      	bne.n	2c0e <cpu_irq_leave_critical+0x22>
    2bfa:	4b06      	ldr	r3, [pc, #24]	; (2c14 <cpu_irq_leave_critical+0x28>)
    2bfc:	781b      	ldrb	r3, [r3, #0]
    2bfe:	2b00      	cmp	r3, #0
    2c00:	d005      	beq.n	2c0e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2c02:	2201      	movs	r2, #1
    2c04:	4b04      	ldr	r3, [pc, #16]	; (2c18 <cpu_irq_leave_critical+0x2c>)
    2c06:	701a      	strb	r2, [r3, #0]
    2c08:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2c0c:	b662      	cpsie	i
	}
}
    2c0e:	4770      	bx	lr
    2c10:	200001e4 	.word	0x200001e4
    2c14:	200001e8 	.word	0x200001e8
    2c18:	2000001c 	.word	0x2000001c

00002c1c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2c1c:	b508      	push	{r3, lr}
	switch (clock_source) {
    2c1e:	2808      	cmp	r0, #8
    2c20:	d834      	bhi.n	2c8c <system_clock_source_get_hz+0x70>
    2c22:	0080      	lsls	r0, r0, #2
    2c24:	4b1b      	ldr	r3, [pc, #108]	; (2c94 <system_clock_source_get_hz+0x78>)
    2c26:	581b      	ldr	r3, [r3, r0]
    2c28:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2c2a:	2080      	movs	r0, #128	; 0x80
    2c2c:	0200      	lsls	r0, r0, #8
    2c2e:	e030      	b.n	2c92 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2c30:	4b19      	ldr	r3, [pc, #100]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c32:	6918      	ldr	r0, [r3, #16]
    2c34:	e02d      	b.n	2c92 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2c36:	4b19      	ldr	r3, [pc, #100]	; (2c9c <system_clock_source_get_hz+0x80>)
    2c38:	6a18      	ldr	r0, [r3, #32]
    2c3a:	0580      	lsls	r0, r0, #22
    2c3c:	0f80      	lsrs	r0, r0, #30
    2c3e:	4b18      	ldr	r3, [pc, #96]	; (2ca0 <system_clock_source_get_hz+0x84>)
    2c40:	40c3      	lsrs	r3, r0
    2c42:	1c18      	adds	r0, r3, #0
    2c44:	e025      	b.n	2c92 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2c46:	4b14      	ldr	r3, [pc, #80]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c48:	6958      	ldr	r0, [r3, #20]
    2c4a:	e022      	b.n	2c92 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2c4c:	4b12      	ldr	r3, [pc, #72]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c4e:	681b      	ldr	r3, [r3, #0]
    2c50:	2002      	movs	r0, #2
    2c52:	4018      	ands	r0, r3
    2c54:	d01d      	beq.n	2c92 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2c56:	4911      	ldr	r1, [pc, #68]	; (2c9c <system_clock_source_get_hz+0x80>)
    2c58:	2210      	movs	r2, #16
    2c5a:	68cb      	ldr	r3, [r1, #12]
    2c5c:	421a      	tst	r2, r3
    2c5e:	d0fc      	beq.n	2c5a <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2c60:	4b0d      	ldr	r3, [pc, #52]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c62:	681b      	ldr	r3, [r3, #0]
    2c64:	075a      	lsls	r2, r3, #29
    2c66:	d513      	bpl.n	2c90 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c68:	2000      	movs	r0, #0
    2c6a:	4b0e      	ldr	r3, [pc, #56]	; (2ca4 <system_clock_source_get_hz+0x88>)
    2c6c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2c6e:	4b0a      	ldr	r3, [pc, #40]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c70:	689b      	ldr	r3, [r3, #8]
    2c72:	041b      	lsls	r3, r3, #16
    2c74:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c76:	4358      	muls	r0, r3
    2c78:	e00b      	b.n	2c92 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c7a:	2350      	movs	r3, #80	; 0x50
    2c7c:	4a07      	ldr	r2, [pc, #28]	; (2c9c <system_clock_source_get_hz+0x80>)
    2c7e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2c80:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c82:	075a      	lsls	r2, r3, #29
    2c84:	d505      	bpl.n	2c92 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2c86:	4b04      	ldr	r3, [pc, #16]	; (2c98 <system_clock_source_get_hz+0x7c>)
    2c88:	68d8      	ldr	r0, [r3, #12]
    2c8a:	e002      	b.n	2c92 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2c8c:	2000      	movs	r0, #0
    2c8e:	e000      	b.n	2c92 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2c90:	4805      	ldr	r0, [pc, #20]	; (2ca8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2c92:	bd08      	pop	{r3, pc}
    2c94:	0000a708 	.word	0x0000a708
    2c98:	200001ec 	.word	0x200001ec
    2c9c:	40000800 	.word	0x40000800
    2ca0:	007a1200 	.word	0x007a1200
    2ca4:	00003225 	.word	0x00003225
    2ca8:	02dc6c00 	.word	0x02dc6c00

00002cac <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2cac:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2cae:	4b0c      	ldr	r3, [pc, #48]	; (2ce0 <system_clock_source_osc8m_set_config+0x34>)
    2cb0:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2cb2:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2cb4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2cb6:	7840      	ldrb	r0, [r0, #1]
    2cb8:	2201      	movs	r2, #1
    2cba:	4010      	ands	r0, r2
    2cbc:	0180      	lsls	r0, r0, #6
    2cbe:	2640      	movs	r6, #64	; 0x40
    2cc0:	43b4      	bics	r4, r6
    2cc2:	4304      	orrs	r4, r0
    2cc4:	402a      	ands	r2, r5
    2cc6:	01d0      	lsls	r0, r2, #7
    2cc8:	2280      	movs	r2, #128	; 0x80
    2cca:	4394      	bics	r4, r2
    2ccc:	1c22      	adds	r2, r4, #0
    2cce:	4302      	orrs	r2, r0
    2cd0:	2003      	movs	r0, #3
    2cd2:	4001      	ands	r1, r0
    2cd4:	0209      	lsls	r1, r1, #8
    2cd6:	4803      	ldr	r0, [pc, #12]	; (2ce4 <system_clock_source_osc8m_set_config+0x38>)
    2cd8:	4002      	ands	r2, r0
    2cda:	430a      	orrs	r2, r1
    2cdc:	621a      	str	r2, [r3, #32]
}
    2cde:	bd70      	pop	{r4, r5, r6, pc}
    2ce0:	40000800 	.word	0x40000800
    2ce4:	fffffcff 	.word	0xfffffcff

00002ce8 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cea:	465f      	mov	r7, fp
    2cec:	4656      	mov	r6, sl
    2cee:	464d      	mov	r5, r9
    2cf0:	4644      	mov	r4, r8
    2cf2:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    2cf4:	4a25      	ldr	r2, [pc, #148]	; (2d8c <system_clock_source_xosc32k_set_config+0xa4>)
    2cf6:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    2cf8:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2cfa:	7803      	ldrb	r3, [r0, #0]
    2cfc:	4259      	negs	r1, r3
    2cfe:	4159      	adcs	r1, r3
    2d00:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    2d02:	7883      	ldrb	r3, [r0, #2]
    2d04:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    2d06:	78c1      	ldrb	r1, [r0, #3]
    2d08:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2d0a:	7903      	ldrb	r3, [r0, #4]
    2d0c:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    2d0e:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2d10:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    2d12:	7b81      	ldrb	r1, [r0, #14]
    2d14:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2d16:	6880      	ldr	r0, [r0, #8]
    2d18:	4b1d      	ldr	r3, [pc, #116]	; (2d90 <system_clock_source_xosc32k_set_config+0xa8>)
    2d1a:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    2d1c:	2301      	movs	r3, #1
    2d1e:	4651      	mov	r1, sl
    2d20:	0088      	lsls	r0, r1, #2
    2d22:	2104      	movs	r1, #4
    2d24:	438c      	bics	r4, r1
    2d26:	4304      	orrs	r4, r0
    2d28:	4648      	mov	r0, r9
    2d2a:	4018      	ands	r0, r3
    2d2c:	00c0      	lsls	r0, r0, #3
    2d2e:	2108      	movs	r1, #8
    2d30:	438c      	bics	r4, r1
    2d32:	4304      	orrs	r4, r0
    2d34:	4640      	mov	r0, r8
    2d36:	4018      	ands	r0, r3
    2d38:	0100      	lsls	r0, r0, #4
    2d3a:	2110      	movs	r1, #16
    2d3c:	438c      	bics	r4, r1
    2d3e:	4304      	orrs	r4, r0
    2d40:	4660      	mov	r0, ip
    2d42:	4018      	ands	r0, r3
    2d44:	0140      	lsls	r0, r0, #5
    2d46:	2120      	movs	r1, #32
    2d48:	438c      	bics	r4, r1
    2d4a:	4304      	orrs	r4, r0
    2d4c:	1c18      	adds	r0, r3, #0
    2d4e:	4038      	ands	r0, r7
    2d50:	0180      	lsls	r0, r0, #6
    2d52:	2740      	movs	r7, #64	; 0x40
    2d54:	43bc      	bics	r4, r7
    2d56:	4304      	orrs	r4, r0
    2d58:	1c18      	adds	r0, r3, #0
    2d5a:	4030      	ands	r0, r6
    2d5c:	01c0      	lsls	r0, r0, #7
    2d5e:	2680      	movs	r6, #128	; 0x80
    2d60:	43b4      	bics	r4, r6
    2d62:	4304      	orrs	r4, r0
    2d64:	2007      	movs	r0, #7
    2d66:	4028      	ands	r0, r5
    2d68:	0200      	lsls	r0, r0, #8
    2d6a:	4d0a      	ldr	r5, [pc, #40]	; (2d94 <system_clock_source_xosc32k_set_config+0xac>)
    2d6c:	402c      	ands	r4, r5
    2d6e:	4304      	orrs	r4, r0
    2d70:	4659      	mov	r1, fp
    2d72:	400b      	ands	r3, r1
    2d74:	0319      	lsls	r1, r3, #12
    2d76:	4808      	ldr	r0, [pc, #32]	; (2d98 <system_clock_source_xosc32k_set_config+0xb0>)
    2d78:	1c23      	adds	r3, r4, #0
    2d7a:	4003      	ands	r3, r0
    2d7c:	430b      	orrs	r3, r1
    2d7e:	8293      	strh	r3, [r2, #20]
}
    2d80:	bc3c      	pop	{r2, r3, r4, r5}
    2d82:	4690      	mov	r8, r2
    2d84:	4699      	mov	r9, r3
    2d86:	46a2      	mov	sl, r4
    2d88:	46ab      	mov	fp, r5
    2d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d8c:	40000800 	.word	0x40000800
    2d90:	200001ec 	.word	0x200001ec
    2d94:	fffff8ff 	.word	0xfffff8ff
    2d98:	ffffefff 	.word	0xffffefff

00002d9c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2d9c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d9e:	7a02      	ldrb	r2, [r0, #8]
    2da0:	0692      	lsls	r2, r2, #26
    2da2:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2da4:	8943      	ldrh	r3, [r0, #10]
    2da6:	059b      	lsls	r3, r3, #22
    2da8:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2daa:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2dac:	4b15      	ldr	r3, [pc, #84]	; (2e04 <system_clock_source_dfll_set_config+0x68>)
    2dae:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2db0:	8881      	ldrh	r1, [r0, #4]
    2db2:	8842      	ldrh	r2, [r0, #2]
    2db4:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2db6:	79c4      	ldrb	r4, [r0, #7]
    2db8:	7982      	ldrb	r2, [r0, #6]
    2dba:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2dbc:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2dbe:	7841      	ldrb	r1, [r0, #1]
    2dc0:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2dc2:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2dc4:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2dc6:	7803      	ldrb	r3, [r0, #0]
    2dc8:	2b04      	cmp	r3, #4
    2dca:	d10f      	bne.n	2dec <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2dcc:	7b02      	ldrb	r2, [r0, #12]
    2dce:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2dd0:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2dd2:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2dd4:	89c3      	ldrh	r3, [r0, #14]
    2dd6:	041b      	lsls	r3, r3, #16
    2dd8:	490b      	ldr	r1, [pc, #44]	; (2e08 <system_clock_source_dfll_set_config+0x6c>)
    2dda:	400b      	ands	r3, r1
    2ddc:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2dde:	4b09      	ldr	r3, [pc, #36]	; (2e04 <system_clock_source_dfll_set_config+0x68>)
    2de0:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2de2:	6819      	ldr	r1, [r3, #0]
    2de4:	2204      	movs	r2, #4
    2de6:	430a      	orrs	r2, r1
    2de8:	601a      	str	r2, [r3, #0]
    2dea:	e009      	b.n	2e00 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2dec:	2b20      	cmp	r3, #32
    2dee:	d107      	bne.n	2e00 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2df0:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2df2:	4b04      	ldr	r3, [pc, #16]	; (2e04 <system_clock_source_dfll_set_config+0x68>)
    2df4:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2df6:	6819      	ldr	r1, [r3, #0]
    2df8:	2284      	movs	r2, #132	; 0x84
    2dfa:	00d2      	lsls	r2, r2, #3
    2dfc:	430a      	orrs	r2, r1
    2dfe:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2e00:	bd10      	pop	{r4, pc}
    2e02:	46c0      	nop			; (mov r8, r8)
    2e04:	200001ec 	.word	0x200001ec
    2e08:	03ff0000 	.word	0x03ff0000

00002e0c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2e0c:	2808      	cmp	r0, #8
    2e0e:	d843      	bhi.n	2e98 <system_clock_source_enable+0x8c>
    2e10:	0080      	lsls	r0, r0, #2
    2e12:	4b22      	ldr	r3, [pc, #136]	; (2e9c <system_clock_source_enable+0x90>)
    2e14:	581b      	ldr	r3, [r3, r0]
    2e16:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2e18:	2000      	movs	r0, #0
    2e1a:	e03e      	b.n	2e9a <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2e1c:	4b20      	ldr	r3, [pc, #128]	; (2ea0 <system_clock_source_enable+0x94>)
    2e1e:	6a19      	ldr	r1, [r3, #32]
    2e20:	2202      	movs	r2, #2
    2e22:	430a      	orrs	r2, r1
    2e24:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2e26:	2000      	movs	r0, #0
    2e28:	e037      	b.n	2e9a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2e2a:	4b1d      	ldr	r3, [pc, #116]	; (2ea0 <system_clock_source_enable+0x94>)
    2e2c:	6999      	ldr	r1, [r3, #24]
    2e2e:	2202      	movs	r2, #2
    2e30:	430a      	orrs	r2, r1
    2e32:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e34:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2e36:	e030      	b.n	2e9a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2e38:	4b19      	ldr	r3, [pc, #100]	; (2ea0 <system_clock_source_enable+0x94>)
    2e3a:	8a19      	ldrh	r1, [r3, #16]
    2e3c:	2202      	movs	r2, #2
    2e3e:	430a      	orrs	r2, r1
    2e40:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e42:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2e44:	e029      	b.n	2e9a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2e46:	4b16      	ldr	r3, [pc, #88]	; (2ea0 <system_clock_source_enable+0x94>)
    2e48:	8a99      	ldrh	r1, [r3, #20]
    2e4a:	2202      	movs	r2, #2
    2e4c:	430a      	orrs	r2, r1
    2e4e:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e50:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2e52:	e022      	b.n	2e9a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2e54:	4b13      	ldr	r3, [pc, #76]	; (2ea4 <system_clock_source_enable+0x98>)
    2e56:	6819      	ldr	r1, [r3, #0]
    2e58:	2202      	movs	r2, #2
    2e5a:	430a      	orrs	r2, r1
    2e5c:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2e5e:	681a      	ldr	r2, [r3, #0]
    2e60:	4b11      	ldr	r3, [pc, #68]	; (2ea8 <system_clock_source_enable+0x9c>)
    2e62:	401a      	ands	r2, r3
    2e64:	4b0e      	ldr	r3, [pc, #56]	; (2ea0 <system_clock_source_enable+0x94>)
    2e66:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2e68:	1c19      	adds	r1, r3, #0
    2e6a:	2210      	movs	r2, #16
    2e6c:	68cb      	ldr	r3, [r1, #12]
    2e6e:	421a      	tst	r2, r3
    2e70:	d0fc      	beq.n	2e6c <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2e72:	4a0c      	ldr	r2, [pc, #48]	; (2ea4 <system_clock_source_enable+0x98>)
    2e74:	6891      	ldr	r1, [r2, #8]
    2e76:	4b0a      	ldr	r3, [pc, #40]	; (2ea0 <system_clock_source_enable+0x94>)
    2e78:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2e7a:	6851      	ldr	r1, [r2, #4]
    2e7c:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2e7e:	6812      	ldr	r2, [r2, #0]
    2e80:	b292      	uxth	r2, r2
    2e82:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e84:	2000      	movs	r0, #0
    2e86:	e008      	b.n	2e9a <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2e88:	4a05      	ldr	r2, [pc, #20]	; (2ea0 <system_clock_source_enable+0x94>)
    2e8a:	2344      	movs	r3, #68	; 0x44
    2e8c:	5cd0      	ldrb	r0, [r2, r3]
    2e8e:	2102      	movs	r1, #2
    2e90:	4301      	orrs	r1, r0
    2e92:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2e94:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2e96:	e000      	b.n	2e9a <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2e98:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2e9a:	4770      	bx	lr
    2e9c:	0000a72c 	.word	0x0000a72c
    2ea0:	40000800 	.word	0x40000800
    2ea4:	200001ec 	.word	0x200001ec
    2ea8:	0000ff7f 	.word	0x0000ff7f

00002eac <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2eac:	b570      	push	{r4, r5, r6, lr}
    2eae:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2eb0:	22c2      	movs	r2, #194	; 0xc2
    2eb2:	00d2      	lsls	r2, r2, #3
    2eb4:	4b3c      	ldr	r3, [pc, #240]	; (2fa8 <system_clock_init+0xfc>)
    2eb6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2eb8:	4a3c      	ldr	r2, [pc, #240]	; (2fac <system_clock_init+0x100>)
    2eba:	6851      	ldr	r1, [r2, #4]
    2ebc:	231e      	movs	r3, #30
    2ebe:	4399      	bics	r1, r3
    2ec0:	2302      	movs	r3, #2
    2ec2:	4319      	orrs	r1, r3
    2ec4:	6051      	str	r1, [r2, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    2ec6:	aa01      	add	r2, sp, #4
    2ec8:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2eca:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2ecc:	4d38      	ldr	r5, [pc, #224]	; (2fb0 <system_clock_init+0x104>)
    2ece:	b2e0      	uxtb	r0, r4
    2ed0:	a901      	add	r1, sp, #4
    2ed2:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2ed4:	3401      	adds	r4, #1
    2ed6:	2c25      	cmp	r4, #37	; 0x25
    2ed8:	d1f9      	bne.n	2ece <system_clock_init+0x22>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2eda:	a80a      	add	r0, sp, #40	; 0x28
    2edc:	2300      	movs	r3, #0
    2ede:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    2ee0:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    2ee2:	2280      	movs	r2, #128	; 0x80
    2ee4:	0212      	lsls	r2, r2, #8
    2ee6:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    2ee8:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2eea:	2201      	movs	r2, #1
    2eec:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2eee:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    2ef0:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2ef2:	2206      	movs	r2, #6
    2ef4:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2ef6:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2ef8:	4b2e      	ldr	r3, [pc, #184]	; (2fb4 <system_clock_init+0x108>)
    2efa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2efc:	2005      	movs	r0, #5
    2efe:	4b2e      	ldr	r3, [pc, #184]	; (2fb8 <system_clock_init+0x10c>)
    2f00:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2f02:	4929      	ldr	r1, [pc, #164]	; (2fa8 <system_clock_init+0xfc>)
    2f04:	2202      	movs	r2, #2
    2f06:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2f08:	421a      	tst	r2, r3
    2f0a:	d0fc      	beq.n	2f06 <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    2f0c:	4b26      	ldr	r3, [pc, #152]	; (2fa8 <system_clock_init+0xfc>)
    2f0e:	8a99      	ldrh	r1, [r3, #20]
    2f10:	2280      	movs	r2, #128	; 0x80
    2f12:	430a      	orrs	r2, r1
    2f14:	829a      	strh	r2, [r3, #20]
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2f16:	a805      	add	r0, sp, #20
    2f18:	2300      	movs	r3, #0
    2f1a:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2f1c:	2400      	movs	r4, #0
    2f1e:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2f20:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2f22:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2f24:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    2f26:	2207      	movs	r2, #7
    2f28:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2f2a:	233f      	movs	r3, #63	; 0x3f
    2f2c:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2f2e:	2106      	movs	r1, #6
    2f30:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2f32:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2f34:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2f36:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2f38:	4b20      	ldr	r3, [pc, #128]	; (2fbc <system_clock_init+0x110>)
    2f3a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2f3c:	a804      	add	r0, sp, #16
    2f3e:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2f40:	2601      	movs	r6, #1
    2f42:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2f44:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2f46:	4b1e      	ldr	r3, [pc, #120]	; (2fc0 <system_clock_init+0x114>)
    2f48:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2f4a:	2006      	movs	r0, #6
    2f4c:	4d1a      	ldr	r5, [pc, #104]	; (2fb8 <system_clock_init+0x10c>)
    2f4e:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2f50:	4b1c      	ldr	r3, [pc, #112]	; (2fc4 <system_clock_init+0x118>)
    2f52:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2f54:	a901      	add	r1, sp, #4
    2f56:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
    2f58:	704c      	strb	r4, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2f5a:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2f5c:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2f5e:	2305      	movs	r3, #5
    2f60:	700b      	strb	r3, [r1, #0]
    2f62:	2001      	movs	r0, #1
    2f64:	4b18      	ldr	r3, [pc, #96]	; (2fc8 <system_clock_init+0x11c>)
    2f66:	4798      	blx	r3
    2f68:	2001      	movs	r0, #1
    2f6a:	4b18      	ldr	r3, [pc, #96]	; (2fcc <system_clock_init+0x120>)
    2f6c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2f6e:	2007      	movs	r0, #7
    2f70:	47a8      	blx	r5

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2f72:	490d      	ldr	r1, [pc, #52]	; (2fa8 <system_clock_init+0xfc>)
    2f74:	2210      	movs	r2, #16
    2f76:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2f78:	421a      	tst	r2, r3
    2f7a:	d0fc      	beq.n	2f76 <system_clock_init+0xca>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2f7c:	4a14      	ldr	r2, [pc, #80]	; (2fd0 <system_clock_init+0x124>)
    2f7e:	2300      	movs	r3, #0
    2f80:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2f82:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2f84:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2f86:	a901      	add	r1, sp, #4
    2f88:	2201      	movs	r2, #1
    2f8a:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2f8c:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2f8e:	2206      	movs	r2, #6
    2f90:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2f92:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2f94:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2f96:	2000      	movs	r0, #0
    2f98:	4b0b      	ldr	r3, [pc, #44]	; (2fc8 <system_clock_init+0x11c>)
    2f9a:	4798      	blx	r3
    2f9c:	2000      	movs	r0, #0
    2f9e:	4b0b      	ldr	r3, [pc, #44]	; (2fcc <system_clock_init+0x120>)
    2fa0:	4798      	blx	r3
#endif
}
    2fa2:	b00e      	add	sp, #56	; 0x38
    2fa4:	bd70      	pop	{r4, r5, r6, pc}
    2fa6:	46c0      	nop			; (mov r8, r8)
    2fa8:	40000800 	.word	0x40000800
    2fac:	41004000 	.word	0x41004000
    2fb0:	00003209 	.word	0x00003209
    2fb4:	00002ce9 	.word	0x00002ce9
    2fb8:	00002e0d 	.word	0x00002e0d
    2fbc:	00002d9d 	.word	0x00002d9d
    2fc0:	00002cad 	.word	0x00002cad
    2fc4:	00002fd5 	.word	0x00002fd5
    2fc8:	00002ff9 	.word	0x00002ff9
    2fcc:	000030ad 	.word	0x000030ad
    2fd0:	40000400 	.word	0x40000400

00002fd4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2fd4:	4b06      	ldr	r3, [pc, #24]	; (2ff0 <system_gclk_init+0x1c>)
    2fd6:	6999      	ldr	r1, [r3, #24]
    2fd8:	2208      	movs	r2, #8
    2fda:	430a      	orrs	r2, r1
    2fdc:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2fde:	2201      	movs	r2, #1
    2fe0:	4b04      	ldr	r3, [pc, #16]	; (2ff4 <system_gclk_init+0x20>)
    2fe2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2fe4:	1c19      	adds	r1, r3, #0
    2fe6:	780b      	ldrb	r3, [r1, #0]
    2fe8:	4213      	tst	r3, r2
    2fea:	d1fc      	bne.n	2fe6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2fec:	4770      	bx	lr
    2fee:	46c0      	nop			; (mov r8, r8)
    2ff0:	40000400 	.word	0x40000400
    2ff4:	40000c00 	.word	0x40000c00

00002ff8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ffa:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2ffc:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2ffe:	780d      	ldrb	r5, [r1, #0]
    3000:	022d      	lsls	r5, r5, #8
    3002:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    3004:	784b      	ldrb	r3, [r1, #1]
    3006:	2b00      	cmp	r3, #0
    3008:	d002      	beq.n	3010 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    300a:	2380      	movs	r3, #128	; 0x80
    300c:	02db      	lsls	r3, r3, #11
    300e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3010:	7a4b      	ldrb	r3, [r1, #9]
    3012:	2b00      	cmp	r3, #0
    3014:	d002      	beq.n	301c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    3016:	2380      	movs	r3, #128	; 0x80
    3018:	031b      	lsls	r3, r3, #12
    301a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    301c:	684c      	ldr	r4, [r1, #4]
    301e:	2c01      	cmp	r4, #1
    3020:	d917      	bls.n	3052 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3022:	1e63      	subs	r3, r4, #1
    3024:	421c      	tst	r4, r3
    3026:	d10f      	bne.n	3048 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3028:	2c02      	cmp	r4, #2
    302a:	d906      	bls.n	303a <system_gclk_gen_set_config+0x42>
    302c:	2302      	movs	r3, #2
    302e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    3030:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3032:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3034:	429c      	cmp	r4, r3
    3036:	d8fb      	bhi.n	3030 <system_gclk_gen_set_config+0x38>
    3038:	e000      	b.n	303c <system_gclk_gen_set_config+0x44>
    303a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    303c:	0217      	lsls	r7, r2, #8
    303e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3040:	2380      	movs	r3, #128	; 0x80
    3042:	035b      	lsls	r3, r3, #13
    3044:	431d      	orrs	r5, r3
    3046:	e004      	b.n	3052 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3048:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    304a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    304c:	2380      	movs	r3, #128	; 0x80
    304e:	029b      	lsls	r3, r3, #10
    3050:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3052:	7a0b      	ldrb	r3, [r1, #8]
    3054:	2b00      	cmp	r3, #0
    3056:	d002      	beq.n	305e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    3058:	2380      	movs	r3, #128	; 0x80
    305a:	039b      	lsls	r3, r3, #14
    305c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    305e:	4a0f      	ldr	r2, [pc, #60]	; (309c <system_gclk_gen_set_config+0xa4>)
    3060:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    3062:	b25b      	sxtb	r3, r3
    3064:	2b00      	cmp	r3, #0
    3066:	dbfb      	blt.n	3060 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3068:	4b0d      	ldr	r3, [pc, #52]	; (30a0 <system_gclk_gen_set_config+0xa8>)
    306a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    306c:	4b0d      	ldr	r3, [pc, #52]	; (30a4 <system_gclk_gen_set_config+0xac>)
    306e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3070:	4a0a      	ldr	r2, [pc, #40]	; (309c <system_gclk_gen_set_config+0xa4>)
    3072:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    3074:	b25b      	sxtb	r3, r3
    3076:	2b00      	cmp	r3, #0
    3078:	dbfb      	blt.n	3072 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    307a:	4b08      	ldr	r3, [pc, #32]	; (309c <system_gclk_gen_set_config+0xa4>)
    307c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    307e:	1c1a      	adds	r2, r3, #0
    3080:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    3082:	b25b      	sxtb	r3, r3
    3084:	2b00      	cmp	r3, #0
    3086:	dbfb      	blt.n	3080 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    3088:	4b04      	ldr	r3, [pc, #16]	; (309c <system_gclk_gen_set_config+0xa4>)
    308a:	6859      	ldr	r1, [r3, #4]
    308c:	2280      	movs	r2, #128	; 0x80
    308e:	0252      	lsls	r2, r2, #9
    3090:	400a      	ands	r2, r1
    3092:	4315      	orrs	r5, r2
    3094:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3096:	4b04      	ldr	r3, [pc, #16]	; (30a8 <system_gclk_gen_set_config+0xb0>)
    3098:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    309a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    309c:	40000c00 	.word	0x40000c00
    30a0:	00002bad 	.word	0x00002bad
    30a4:	40000c08 	.word	0x40000c08
    30a8:	00002bed 	.word	0x00002bed

000030ac <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    30ac:	b510      	push	{r4, lr}
    30ae:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    30b0:	4a0b      	ldr	r2, [pc, #44]	; (30e0 <system_gclk_gen_enable+0x34>)
    30b2:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    30b4:	b25b      	sxtb	r3, r3
    30b6:	2b00      	cmp	r3, #0
    30b8:	dbfb      	blt.n	30b2 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    30ba:	4b0a      	ldr	r3, [pc, #40]	; (30e4 <system_gclk_gen_enable+0x38>)
    30bc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    30be:	4b0a      	ldr	r3, [pc, #40]	; (30e8 <system_gclk_gen_enable+0x3c>)
    30c0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    30c2:	4a07      	ldr	r2, [pc, #28]	; (30e0 <system_gclk_gen_enable+0x34>)
    30c4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    30c6:	b25b      	sxtb	r3, r3
    30c8:	2b00      	cmp	r3, #0
    30ca:	dbfb      	blt.n	30c4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    30cc:	4b04      	ldr	r3, [pc, #16]	; (30e0 <system_gclk_gen_enable+0x34>)
    30ce:	6859      	ldr	r1, [r3, #4]
    30d0:	2280      	movs	r2, #128	; 0x80
    30d2:	0252      	lsls	r2, r2, #9
    30d4:	430a      	orrs	r2, r1
    30d6:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    30d8:	4b04      	ldr	r3, [pc, #16]	; (30ec <system_gclk_gen_enable+0x40>)
    30da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    30dc:	bd10      	pop	{r4, pc}
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	40000c00 	.word	0x40000c00
    30e4:	00002bad 	.word	0x00002bad
    30e8:	40000c04 	.word	0x40000c04
    30ec:	00002bed 	.word	0x00002bed

000030f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    30f0:	b570      	push	{r4, r5, r6, lr}
    30f2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    30f4:	4a1a      	ldr	r2, [pc, #104]	; (3160 <system_gclk_gen_get_hz+0x70>)
    30f6:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    30f8:	b25b      	sxtb	r3, r3
    30fa:	2b00      	cmp	r3, #0
    30fc:	dbfb      	blt.n	30f6 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    30fe:	4b19      	ldr	r3, [pc, #100]	; (3164 <system_gclk_gen_get_hz+0x74>)
    3100:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3102:	4b19      	ldr	r3, [pc, #100]	; (3168 <system_gclk_gen_get_hz+0x78>)
    3104:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3106:	4a16      	ldr	r2, [pc, #88]	; (3160 <system_gclk_gen_get_hz+0x70>)
    3108:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    310a:	b25b      	sxtb	r3, r3
    310c:	2b00      	cmp	r3, #0
    310e:	dbfb      	blt.n	3108 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3110:	4e13      	ldr	r6, [pc, #76]	; (3160 <system_gclk_gen_get_hz+0x70>)
    3112:	6870      	ldr	r0, [r6, #4]
    3114:	04c0      	lsls	r0, r0, #19
    3116:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3118:	4b14      	ldr	r3, [pc, #80]	; (316c <system_gclk_gen_get_hz+0x7c>)
    311a:	4798      	blx	r3
    311c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    311e:	4b12      	ldr	r3, [pc, #72]	; (3168 <system_gclk_gen_get_hz+0x78>)
    3120:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3122:	6876      	ldr	r6, [r6, #4]
    3124:	02f6      	lsls	r6, r6, #11
    3126:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3128:	4b11      	ldr	r3, [pc, #68]	; (3170 <system_gclk_gen_get_hz+0x80>)
    312a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    312c:	4a0c      	ldr	r2, [pc, #48]	; (3160 <system_gclk_gen_get_hz+0x70>)
    312e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3130:	b25b      	sxtb	r3, r3
    3132:	2b00      	cmp	r3, #0
    3134:	dbfb      	blt.n	312e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3136:	4b0a      	ldr	r3, [pc, #40]	; (3160 <system_gclk_gen_get_hz+0x70>)
    3138:	689c      	ldr	r4, [r3, #8]
    313a:	0a24      	lsrs	r4, r4, #8
    313c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    313e:	4b0d      	ldr	r3, [pc, #52]	; (3174 <system_gclk_gen_get_hz+0x84>)
    3140:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3142:	2e00      	cmp	r6, #0
    3144:	d107      	bne.n	3156 <system_gclk_gen_get_hz+0x66>
    3146:	2c01      	cmp	r4, #1
    3148:	d907      	bls.n	315a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    314a:	1c28      	adds	r0, r5, #0
    314c:	1c21      	adds	r1, r4, #0
    314e:	4b0a      	ldr	r3, [pc, #40]	; (3178 <system_gclk_gen_get_hz+0x88>)
    3150:	4798      	blx	r3
    3152:	1c05      	adds	r5, r0, #0
    3154:	e001      	b.n	315a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3156:	3401      	adds	r4, #1
    3158:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    315a:	1c28      	adds	r0, r5, #0
    315c:	bd70      	pop	{r4, r5, r6, pc}
    315e:	46c0      	nop			; (mov r8, r8)
    3160:	40000c00 	.word	0x40000c00
    3164:	00002bad 	.word	0x00002bad
    3168:	40000c04 	.word	0x40000c04
    316c:	00002c1d 	.word	0x00002c1d
    3170:	40000c08 	.word	0x40000c08
    3174:	00002bed 	.word	0x00002bed
    3178:	000078fd 	.word	0x000078fd

0000317c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    317c:	b510      	push	{r4, lr}
    317e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3180:	4b06      	ldr	r3, [pc, #24]	; (319c <system_gclk_chan_enable+0x20>)
    3182:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3184:	4b06      	ldr	r3, [pc, #24]	; (31a0 <system_gclk_chan_enable+0x24>)
    3186:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3188:	4b06      	ldr	r3, [pc, #24]	; (31a4 <system_gclk_chan_enable+0x28>)
    318a:	8859      	ldrh	r1, [r3, #2]
    318c:	2280      	movs	r2, #128	; 0x80
    318e:	01d2      	lsls	r2, r2, #7
    3190:	430a      	orrs	r2, r1
    3192:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3194:	4b04      	ldr	r3, [pc, #16]	; (31a8 <system_gclk_chan_enable+0x2c>)
    3196:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3198:	bd10      	pop	{r4, pc}
    319a:	46c0      	nop			; (mov r8, r8)
    319c:	00002bad 	.word	0x00002bad
    31a0:	40000c02 	.word	0x40000c02
    31a4:	40000c00 	.word	0x40000c00
    31a8:	00002bed 	.word	0x00002bed

000031ac <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    31ac:	b510      	push	{r4, lr}
    31ae:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    31b0:	4b0f      	ldr	r3, [pc, #60]	; (31f0 <system_gclk_chan_disable+0x44>)
    31b2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    31b4:	4b0f      	ldr	r3, [pc, #60]	; (31f4 <system_gclk_chan_disable+0x48>)
    31b6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    31b8:	4b0f      	ldr	r3, [pc, #60]	; (31f8 <system_gclk_chan_disable+0x4c>)
    31ba:	8858      	ldrh	r0, [r3, #2]
    31bc:	0500      	lsls	r0, r0, #20
    31be:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    31c0:	8859      	ldrh	r1, [r3, #2]
    31c2:	4a0e      	ldr	r2, [pc, #56]	; (31fc <system_gclk_chan_disable+0x50>)
    31c4:	400a      	ands	r2, r1
    31c6:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    31c8:	8859      	ldrh	r1, [r3, #2]
    31ca:	4a0d      	ldr	r2, [pc, #52]	; (3200 <system_gclk_chan_disable+0x54>)
    31cc:	400a      	ands	r2, r1
    31ce:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    31d0:	1c19      	adds	r1, r3, #0
    31d2:	2280      	movs	r2, #128	; 0x80
    31d4:	01d2      	lsls	r2, r2, #7
    31d6:	884b      	ldrh	r3, [r1, #2]
    31d8:	4213      	tst	r3, r2
    31da:	d1fc      	bne.n	31d6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    31dc:	4b06      	ldr	r3, [pc, #24]	; (31f8 <system_gclk_chan_disable+0x4c>)
    31de:	0201      	lsls	r1, r0, #8
    31e0:	8858      	ldrh	r0, [r3, #2]
    31e2:	4a06      	ldr	r2, [pc, #24]	; (31fc <system_gclk_chan_disable+0x50>)
    31e4:	4002      	ands	r2, r0
    31e6:	430a      	orrs	r2, r1
    31e8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    31ea:	4b06      	ldr	r3, [pc, #24]	; (3204 <system_gclk_chan_disable+0x58>)
    31ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    31ee:	bd10      	pop	{r4, pc}
    31f0:	00002bad 	.word	0x00002bad
    31f4:	40000c02 	.word	0x40000c02
    31f8:	40000c00 	.word	0x40000c00
    31fc:	fffff0ff 	.word	0xfffff0ff
    3200:	ffffbfff 	.word	0xffffbfff
    3204:	00002bed 	.word	0x00002bed

00003208 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3208:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    320a:	780c      	ldrb	r4, [r1, #0]
    320c:	0224      	lsls	r4, r4, #8
    320e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3210:	4b02      	ldr	r3, [pc, #8]	; (321c <system_gclk_chan_set_config+0x14>)
    3212:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3214:	b2a4      	uxth	r4, r4
    3216:	4b02      	ldr	r3, [pc, #8]	; (3220 <system_gclk_chan_set_config+0x18>)
    3218:	805c      	strh	r4, [r3, #2]
}
    321a:	bd10      	pop	{r4, pc}
    321c:	000031ad 	.word	0x000031ad
    3220:	40000c00 	.word	0x40000c00

00003224 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3224:	b510      	push	{r4, lr}
    3226:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3228:	4b06      	ldr	r3, [pc, #24]	; (3244 <system_gclk_chan_get_hz+0x20>)
    322a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    322c:	4b06      	ldr	r3, [pc, #24]	; (3248 <system_gclk_chan_get_hz+0x24>)
    322e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3230:	4b06      	ldr	r3, [pc, #24]	; (324c <system_gclk_chan_get_hz+0x28>)
    3232:	885c      	ldrh	r4, [r3, #2]
    3234:	0524      	lsls	r4, r4, #20
    3236:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3238:	4b05      	ldr	r3, [pc, #20]	; (3250 <system_gclk_chan_get_hz+0x2c>)
    323a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    323c:	1c20      	adds	r0, r4, #0
    323e:	4b05      	ldr	r3, [pc, #20]	; (3254 <system_gclk_chan_get_hz+0x30>)
    3240:	4798      	blx	r3
}
    3242:	bd10      	pop	{r4, pc}
    3244:	00002bad 	.word	0x00002bad
    3248:	40000c02 	.word	0x40000c02
    324c:	40000c00 	.word	0x40000c00
    3250:	00002bed 	.word	0x00002bed
    3254:	000030f1 	.word	0x000030f1

00003258 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3258:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    325a:	78d3      	ldrb	r3, [r2, #3]
    325c:	2b00      	cmp	r3, #0
    325e:	d11e      	bne.n	329e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3260:	7813      	ldrb	r3, [r2, #0]
    3262:	2b80      	cmp	r3, #128	; 0x80
    3264:	d004      	beq.n	3270 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3266:	061b      	lsls	r3, r3, #24
    3268:	2480      	movs	r4, #128	; 0x80
    326a:	0264      	lsls	r4, r4, #9
    326c:	4323      	orrs	r3, r4
    326e:	e000      	b.n	3272 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3270:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3272:	7854      	ldrb	r4, [r2, #1]
    3274:	2502      	movs	r5, #2
    3276:	43ac      	bics	r4, r5
    3278:	d10a      	bne.n	3290 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    327a:	7894      	ldrb	r4, [r2, #2]
    327c:	2c00      	cmp	r4, #0
    327e:	d103      	bne.n	3288 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3280:	2480      	movs	r4, #128	; 0x80
    3282:	02a4      	lsls	r4, r4, #10
    3284:	4323      	orrs	r3, r4
    3286:	e002      	b.n	328e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3288:	24c0      	movs	r4, #192	; 0xc0
    328a:	02e4      	lsls	r4, r4, #11
    328c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    328e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3290:	7854      	ldrb	r4, [r2, #1]
    3292:	3c01      	subs	r4, #1
    3294:	2c01      	cmp	r4, #1
    3296:	d804      	bhi.n	32a2 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3298:	4c11      	ldr	r4, [pc, #68]	; (32e0 <_system_pinmux_config+0x88>)
    329a:	4023      	ands	r3, r4
    329c:	e001      	b.n	32a2 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    329e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    32a0:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    32a2:	040d      	lsls	r5, r1, #16
    32a4:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32a6:	24a0      	movs	r4, #160	; 0xa0
    32a8:	05e4      	lsls	r4, r4, #23
    32aa:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    32ac:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32ae:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    32b0:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32b2:	24d0      	movs	r4, #208	; 0xd0
    32b4:	0624      	lsls	r4, r4, #24
    32b6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    32b8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32ba:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    32bc:	78d4      	ldrb	r4, [r2, #3]
    32be:	2c00      	cmp	r4, #0
    32c0:	d10c      	bne.n	32dc <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    32c2:	035c      	lsls	r4, r3, #13
    32c4:	d505      	bpl.n	32d2 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    32c6:	7893      	ldrb	r3, [r2, #2]
    32c8:	2b01      	cmp	r3, #1
    32ca:	d101      	bne.n	32d0 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    32cc:	6181      	str	r1, [r0, #24]
    32ce:	e000      	b.n	32d2 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    32d0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    32d2:	7853      	ldrb	r3, [r2, #1]
    32d4:	3b01      	subs	r3, #1
    32d6:	2b01      	cmp	r3, #1
    32d8:	d800      	bhi.n	32dc <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    32da:	6081      	str	r1, [r0, #8]
		}
	}
}
    32dc:	bd30      	pop	{r4, r5, pc}
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	fffbffff 	.word	0xfffbffff

000032e4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    32e4:	b508      	push	{r3, lr}
    32e6:	1c03      	adds	r3, r0, #0
    32e8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    32ea:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    32ec:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    32ee:	2900      	cmp	r1, #0
    32f0:	d103      	bne.n	32fa <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    32f2:	0958      	lsrs	r0, r3, #5
    32f4:	01c0      	lsls	r0, r0, #7
    32f6:	4904      	ldr	r1, [pc, #16]	; (3308 <system_pinmux_pin_set_config+0x24>)
    32f8:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    32fa:	211f      	movs	r1, #31
    32fc:	400b      	ands	r3, r1
    32fe:	2101      	movs	r1, #1
    3300:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3302:	4b02      	ldr	r3, [pc, #8]	; (330c <system_pinmux_pin_set_config+0x28>)
    3304:	4798      	blx	r3
}
    3306:	bd08      	pop	{r3, pc}
    3308:	41004400 	.word	0x41004400
    330c:	00003259 	.word	0x00003259

00003310 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3310:	4770      	bx	lr
    3312:	46c0      	nop			; (mov r8, r8)

00003314 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3314:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3316:	4b04      	ldr	r3, [pc, #16]	; (3328 <system_init+0x14>)
    3318:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    331a:	4b04      	ldr	r3, [pc, #16]	; (332c <system_init+0x18>)
    331c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    331e:	4b04      	ldr	r3, [pc, #16]	; (3330 <system_init+0x1c>)
    3320:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3322:	4b04      	ldr	r3, [pc, #16]	; (3334 <system_init+0x20>)
    3324:	4798      	blx	r3
}
    3326:	bd08      	pop	{r3, pc}
    3328:	00002ead 	.word	0x00002ead
    332c:	00002ba9 	.word	0x00002ba9
    3330:	00003311 	.word	0x00003311
    3334:	00003311 	.word	0x00003311

00003338 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3338:	e7fe      	b.n	3338 <Dummy_Handler>
    333a:	46c0      	nop			; (mov r8, r8)

0000333c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    333c:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    333e:	2102      	movs	r1, #2
    3340:	2390      	movs	r3, #144	; 0x90
    3342:	005b      	lsls	r3, r3, #1
    3344:	4a28      	ldr	r2, [pc, #160]	; (33e8 <Reset_Handler+0xac>)
    3346:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3348:	4b28      	ldr	r3, [pc, #160]	; (33ec <Reset_Handler+0xb0>)
    334a:	78d8      	ldrb	r0, [r3, #3]
    334c:	2103      	movs	r1, #3
    334e:	4388      	bics	r0, r1
    3350:	2202      	movs	r2, #2
    3352:	4310      	orrs	r0, r2
    3354:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3356:	78dd      	ldrb	r5, [r3, #3]
    3358:	240c      	movs	r4, #12
    335a:	43a5      	bics	r5, r4
    335c:	2008      	movs	r0, #8
    335e:	4305      	orrs	r5, r0
    3360:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    3362:	4b23      	ldr	r3, [pc, #140]	; (33f0 <Reset_Handler+0xb4>)
    3364:	7b9e      	ldrb	r6, [r3, #14]
    3366:	2530      	movs	r5, #48	; 0x30
    3368:	43ae      	bics	r6, r5
    336a:	2520      	movs	r5, #32
    336c:	4335      	orrs	r5, r6
    336e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3370:	7b9d      	ldrb	r5, [r3, #14]
    3372:	43a5      	bics	r5, r4
    3374:	4328      	orrs	r0, r5
    3376:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3378:	7b98      	ldrb	r0, [r3, #14]
    337a:	4388      	bics	r0, r1
    337c:	4302      	orrs	r2, r0
    337e:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3380:	4b1c      	ldr	r3, [pc, #112]	; (33f4 <Reset_Handler+0xb8>)
    3382:	4a1d      	ldr	r2, [pc, #116]	; (33f8 <Reset_Handler+0xbc>)
    3384:	429a      	cmp	r2, r3
    3386:	d003      	beq.n	3390 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    3388:	4b1c      	ldr	r3, [pc, #112]	; (33fc <Reset_Handler+0xc0>)
    338a:	4a1a      	ldr	r2, [pc, #104]	; (33f4 <Reset_Handler+0xb8>)
    338c:	429a      	cmp	r2, r3
    338e:	d304      	bcc.n	339a <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3390:	4b1b      	ldr	r3, [pc, #108]	; (3400 <Reset_Handler+0xc4>)
    3392:	4a1c      	ldr	r2, [pc, #112]	; (3404 <Reset_Handler+0xc8>)
    3394:	429a      	cmp	r2, r3
    3396:	d310      	bcc.n	33ba <Reset_Handler+0x7e>
    3398:	e01b      	b.n	33d2 <Reset_Handler+0x96>
    339a:	4b1b      	ldr	r3, [pc, #108]	; (3408 <Reset_Handler+0xcc>)
    339c:	4817      	ldr	r0, [pc, #92]	; (33fc <Reset_Handler+0xc0>)
    339e:	3003      	adds	r0, #3
    33a0:	1ac0      	subs	r0, r0, r3
    33a2:	0880      	lsrs	r0, r0, #2
    33a4:	3001      	adds	r0, #1
    33a6:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    33a8:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    33aa:	4912      	ldr	r1, [pc, #72]	; (33f4 <Reset_Handler+0xb8>)
    33ac:	4a12      	ldr	r2, [pc, #72]	; (33f8 <Reset_Handler+0xbc>)
    33ae:	58d4      	ldr	r4, [r2, r3]
    33b0:	50cc      	str	r4, [r1, r3]
    33b2:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    33b4:	4283      	cmp	r3, r0
    33b6:	d1fa      	bne.n	33ae <Reset_Handler+0x72>
    33b8:	e7ea      	b.n	3390 <Reset_Handler+0x54>
    33ba:	4b12      	ldr	r3, [pc, #72]	; (3404 <Reset_Handler+0xc8>)
    33bc:	1d1a      	adds	r2, r3, #4
    33be:	4910      	ldr	r1, [pc, #64]	; (3400 <Reset_Handler+0xc4>)
    33c0:	3103      	adds	r1, #3
    33c2:	1a89      	subs	r1, r1, r2
    33c4:	0889      	lsrs	r1, r1, #2
    33c6:	0089      	lsls	r1, r1, #2
    33c8:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    33ca:	2100      	movs	r1, #0
    33cc:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    33ce:	4293      	cmp	r3, r2
    33d0:	d1fc      	bne.n	33cc <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    33d2:	4b0e      	ldr	r3, [pc, #56]	; (340c <Reset_Handler+0xd0>)
    33d4:	217f      	movs	r1, #127	; 0x7f
    33d6:	4a0e      	ldr	r2, [pc, #56]	; (3410 <Reset_Handler+0xd4>)
    33d8:	438a      	bics	r2, r1
    33da:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    33dc:	4b0d      	ldr	r3, [pc, #52]	; (3414 <Reset_Handler+0xd8>)
    33de:	4798      	blx	r3

        /* Branch to main function */
        main();
    33e0:	4b0d      	ldr	r3, [pc, #52]	; (3418 <Reset_Handler+0xdc>)
    33e2:	4798      	blx	r3
    33e4:	e7fe      	b.n	33e4 <Reset_Handler+0xa8>
    33e6:	46c0      	nop			; (mov r8, r8)
    33e8:	41007000 	.word	0x41007000
    33ec:	41005000 	.word	0x41005000
    33f0:	41004800 	.word	0x41004800
    33f4:	20000000 	.word	0x20000000
    33f8:	0000ac64 	.word	0x0000ac64
    33fc:	200001a8 	.word	0x200001a8
    3400:	20002418 	.word	0x20002418
    3404:	200001a8 	.word	0x200001a8
    3408:	20000004 	.word	0x20000004
    340c:	e000ed00 	.word	0xe000ed00
    3410:	00000000 	.word	0x00000000
    3414:	00003681 	.word	0x00003681
    3418:	0000345d 	.word	0x0000345d

0000341c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    341c:	4b06      	ldr	r3, [pc, #24]	; (3438 <_sbrk+0x1c>)
    341e:	681b      	ldr	r3, [r3, #0]
    3420:	2b00      	cmp	r3, #0
    3422:	d102      	bne.n	342a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3424:	4a05      	ldr	r2, [pc, #20]	; (343c <_sbrk+0x20>)
    3426:	4b04      	ldr	r3, [pc, #16]	; (3438 <_sbrk+0x1c>)
    3428:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    342a:	4a03      	ldr	r2, [pc, #12]	; (3438 <_sbrk+0x1c>)
    342c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    342e:	1818      	adds	r0, r3, r0
    3430:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3432:	1c18      	adds	r0, r3, #0
    3434:	4770      	bx	lr
    3436:	46c0      	nop			; (mov r8, r8)
    3438:	20000204 	.word	0x20000204
    343c:	20004418 	.word	0x20004418

00003440 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3440:	2001      	movs	r0, #1
}
    3442:	4240      	negs	r0, r0
    3444:	4770      	bx	lr
    3446:	46c0      	nop			; (mov r8, r8)

00003448 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3448:	2380      	movs	r3, #128	; 0x80
    344a:	019b      	lsls	r3, r3, #6
    344c:	604b      	str	r3, [r1, #4]

	return 0;
}
    344e:	2000      	movs	r0, #0
    3450:	4770      	bx	lr
    3452:	46c0      	nop			; (mov r8, r8)

00003454 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3454:	2001      	movs	r0, #1
    3456:	4770      	bx	lr

00003458 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3458:	2000      	movs	r0, #0
    345a:	4770      	bx	lr

0000345c <main>:
#include "sim808_uart.h"
#include "gprs_transfer_packages.h"


int main (void)
{
    345c:	b5f0      	push	{r4, r5, r6, r7, lr}
    345e:	4647      	mov	r7, r8
    3460:	b480      	push	{r7}
    3462:	b082      	sub	sp, #8
	system_init();
    3464:	4b4d      	ldr	r3, [pc, #308]	; (359c <main+0x140>)
    3466:	4798      	blx	r3
	delay_init();
    3468:	4b4d      	ldr	r3, [pc, #308]	; (35a0 <main+0x144>)
    346a:	4798      	blx	r3
	
	//Init uart
	init_SIM808_uart();
    346c:	4b4d      	ldr	r3, [pc, #308]	; (35a4 <main+0x148>)
    346e:	4798      	blx	r3
	init_sim808_usart_callbacks();
    3470:	4b4d      	ldr	r3, [pc, #308]	; (35a8 <main+0x14c>)
    3472:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    3474:	2501      	movs	r5, #1
    3476:	4b4d      	ldr	r3, [pc, #308]	; (35ac <main+0x150>)
    3478:	701d      	strb	r5, [r3, #0]
    347a:	f3bf 8f5f 	dmb	sy
    347e:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	SIM808_buf.position = 0;
    3480:	484b      	ldr	r0, [pc, #300]	; (35b0 <main+0x154>)
    3482:	2400      	movs	r4, #0
    3484:	2380      	movs	r3, #128	; 0x80
    3486:	54c4      	strb	r4, [r0, r3]
	SIM808_buf.available = 0;
    3488:	2381      	movs	r3, #129	; 0x81
    348a:	54c4      	strb	r4, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    348c:	2100      	movs	r1, #0
    348e:	2280      	movs	r2, #128	; 0x80
    3490:	4b48      	ldr	r3, [pc, #288]	; (35b4 <main+0x158>)
    3492:	4798      	blx	r3
	
	CMD_RESET.cmd = "ATZ0";
    3494:	4a48      	ldr	r2, [pc, #288]	; (35b8 <main+0x15c>)
    3496:	4b49      	ldr	r3, [pc, #292]	; (35bc <main+0x160>)
    3498:	6013      	str	r3, [r2, #0]
	CMD_RESET.expected_response = "OK";
    349a:	4b49      	ldr	r3, [pc, #292]	; (35c0 <main+0x164>)
    349c:	6053      	str	r3, [r2, #4]
	CMD_RESET.callback_enabled = 0;
    349e:	7214      	strb	r4, [r2, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    34a0:	4a48      	ldr	r2, [pc, #288]	; (35c4 <main+0x168>)
    34a2:	4949      	ldr	r1, [pc, #292]	; (35c8 <main+0x16c>)
    34a4:	6011      	str	r1, [r2, #0]
	CMD_NO_ECHO.expected_response = "OK";
    34a6:	6053      	str	r3, [r2, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    34a8:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    34aa:	4a48      	ldr	r2, [pc, #288]	; (35cc <main+0x170>)
    34ac:	4948      	ldr	r1, [pc, #288]	; (35d0 <main+0x174>)
    34ae:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    34b0:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    34b2:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    34b4:	4a47      	ldr	r2, [pc, #284]	; (35d4 <main+0x178>)
    34b6:	4948      	ldr	r1, [pc, #288]	; (35d8 <main+0x17c>)
    34b8:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    34ba:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    34bc:	7214      	strb	r4, [r2, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    34be:	4a47      	ldr	r2, [pc, #284]	; (35dc <main+0x180>)
    34c0:	4947      	ldr	r1, [pc, #284]	; (35e0 <main+0x184>)
    34c2:	6011      	str	r1, [r2, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    34c4:	7215      	strb	r5, [r2, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    34c6:	4947      	ldr	r1, [pc, #284]	; (35e4 <main+0x188>)
    34c8:	6051      	str	r1, [r2, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    34ca:	4947      	ldr	r1, [pc, #284]	; (35e8 <main+0x18c>)
    34cc:	60d1      	str	r1, [r2, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    34ce:	4a47      	ldr	r2, [pc, #284]	; (35ec <main+0x190>)
    34d0:	4947      	ldr	r1, [pc, #284]	; (35f0 <main+0x194>)
    34d2:	6011      	str	r1, [r2, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    34d4:	7214      	strb	r4, [r2, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    34d6:	4947      	ldr	r1, [pc, #284]	; (35f4 <main+0x198>)
    34d8:	6051      	str	r1, [r2, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    34da:	4a47      	ldr	r2, [pc, #284]	; (35f8 <main+0x19c>)
    34dc:	4947      	ldr	r1, [pc, #284]	; (35fc <main+0x1a0>)
    34de:	6011      	str	r1, [r2, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    34e0:	7215      	strb	r5, [r2, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    34e2:	6053      	str	r3, [r2, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    34e4:	4b46      	ldr	r3, [pc, #280]	; (3600 <main+0x1a4>)
    34e6:	60d3      	str	r3, [r2, #12]
	
	gfx_mono_init();
    34e8:	4b46      	ldr	r3, [pc, #280]	; (3604 <main+0x1a8>)
    34ea:	4798      	blx	r3
	
	menu_buttons_init();
    34ec:	4b46      	ldr	r3, [pc, #280]	; (3608 <main+0x1ac>)
    34ee:	4798      	blx	r3
	btn_timer_config();
    34f0:	4b46      	ldr	r3, [pc, #280]	; (360c <main+0x1b0>)
    34f2:	4798      	blx	r3
	btn_timer_config_callbacks();
    34f4:	4b46      	ldr	r3, [pc, #280]	; (3610 <main+0x1b4>)
    34f6:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    34f8:	2216      	movs	r2, #22
    34fa:	4b46      	ldr	r3, [pc, #280]	; (3614 <main+0x1b8>)
    34fc:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    34fe:	4b46      	ldr	r3, [pc, #280]	; (3618 <main+0x1bc>)
    3500:	4798      	blx	r3

	ssd1306_clear_display();
    3502:	4b46      	ldr	r3, [pc, #280]	; (361c <main+0x1c0>)
    3504:	4798      	blx	r3
	display_menu(MAIN_MENU);
    3506:	2004      	movs	r0, #4
    3508:	4b45      	ldr	r3, [pc, #276]	; (3620 <main+0x1c4>)
    350a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    350c:	4945      	ldr	r1, [pc, #276]	; (3624 <main+0x1c8>)
    350e:	704d      	strb	r5, [r1, #1]
	config->powersave  = false;
    3510:	708c      	strb	r4, [r1, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    3512:	700d      	strb	r5, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    3514:	2006      	movs	r0, #6
    3516:	4b44      	ldr	r3, [pc, #272]	; (3628 <main+0x1cc>)
    3518:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    351a:	9400      	str	r4, [sp, #0]
    351c:	2000      	movs	r0, #0
    351e:	2100      	movs	r1, #0
    3520:	2280      	movs	r2, #128	; 0x80
    3522:	2340      	movs	r3, #64	; 0x40
    3524:	4d41      	ldr	r5, [pc, #260]	; (362c <main+0x1d0>)
    3526:	46a8      	mov	r8, r5
    3528:	47a8      	blx	r5
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    352a:	4e41      	ldr	r6, [pc, #260]	; (3630 <main+0x1d4>)
    352c:	4841      	ldr	r0, [pc, #260]	; (3634 <main+0x1d8>)
    352e:	2117      	movs	r1, #23
    3530:	2212      	movs	r2, #18
    3532:	1c33      	adds	r3, r6, #0
    3534:	4d40      	ldr	r5, [pc, #256]	; (3638 <main+0x1dc>)
    3536:	47a8      	blx	r5
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    3538:	4840      	ldr	r0, [pc, #256]	; (363c <main+0x1e0>)
    353a:	212c      	movs	r1, #44	; 0x2c
    353c:	2220      	movs	r2, #32
    353e:	1c33      	adds	r3, r6, #0
    3540:	47a8      	blx	r5
	ssd1306_write_display();
    3542:	4f3f      	ldr	r7, [pc, #252]	; (3640 <main+0x1e4>)
    3544:	47b8      	blx	r7
	sim808_init();
    3546:	4b3f      	ldr	r3, [pc, #252]	; (3644 <main+0x1e8>)
    3548:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    354a:	9400      	str	r4, [sp, #0]
    354c:	2000      	movs	r0, #0
    354e:	2100      	movs	r1, #0
    3550:	2280      	movs	r2, #128	; 0x80
    3552:	2340      	movs	r3, #64	; 0x40
    3554:	47c0      	blx	r8
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    3556:	483c      	ldr	r0, [pc, #240]	; (3648 <main+0x1ec>)
    3558:	210a      	movs	r1, #10
    355a:	2212      	movs	r2, #18
    355c:	1c33      	adds	r3, r6, #0
    355e:	47a8      	blx	r5
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    3560:	483a      	ldr	r0, [pc, #232]	; (364c <main+0x1f0>)
    3562:	211e      	movs	r1, #30
    3564:	2220      	movs	r2, #32
    3566:	1c33      	adds	r3, r6, #0
    3568:	47a8      	blx	r5
	ssd1306_write_display();
    356a:	47b8      	blx	r7
	
	//TODO: Vänta på GPS location fix
	while (1) {
		sim808_send_command(CMD_GET_GPS_DATA);
    356c:	4c1b      	ldr	r4, [pc, #108]	; (35dc <main+0x180>)
    356e:	4f38      	ldr	r7, [pc, #224]	; (3650 <main+0x1f4>)
		sim808_parse_response_wait();
    3570:	4e38      	ldr	r6, [pc, #224]	; (3654 <main+0x1f8>)
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
	ssd1306_write_display();
	
	//TODO: Vänta på GPS location fix
	while (1) {
		sim808_send_command(CMD_GET_GPS_DATA);
    3572:	6820      	ldr	r0, [r4, #0]
    3574:	6861      	ldr	r1, [r4, #4]
    3576:	68a2      	ldr	r2, [r4, #8]
    3578:	68e3      	ldr	r3, [r4, #12]
    357a:	47b8      	blx	r7
		sim808_parse_response_wait();
    357c:	47b0      	blx	r6
		delay_ms(1100);
    357e:	4836      	ldr	r0, [pc, #216]	; (3658 <main+0x1fc>)
    3580:	4d36      	ldr	r5, [pc, #216]	; (365c <main+0x200>)
    3582:	47a8      	blx	r5
		sim808_send_command(CMD_GET_GPS_DATA);
    3584:	6820      	ldr	r0, [r4, #0]
    3586:	6861      	ldr	r1, [r4, #4]
    3588:	68a2      	ldr	r2, [r4, #8]
    358a:	68e3      	ldr	r3, [r4, #12]
    358c:	47b8      	blx	r7
		sim808_parse_response_wait();
    358e:	47b0      	blx	r6
		
		gprs_send_data_log();
    3590:	4b33      	ldr	r3, [pc, #204]	; (3660 <main+0x204>)
    3592:	4798      	blx	r3
		
		delay_ms(999000);
    3594:	4833      	ldr	r0, [pc, #204]	; (3664 <main+0x208>)
    3596:	47a8      	blx	r5
    3598:	e7eb      	b.n	3572 <main+0x116>
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	00003315 	.word	0x00003315
    35a0:	00002b1d 	.word	0x00002b1d
    35a4:	000014b5 	.word	0x000014b5
    35a8:	000015c1 	.word	0x000015c1
    35ac:	2000001c 	.word	0x2000001c
    35b0:	20000b28 	.word	0x20000b28
    35b4:	000036df 	.word	0x000036df
    35b8:	20000ab0 	.word	0x20000ab0
    35bc:	0000a750 	.word	0x0000a750
    35c0:	000099f0 	.word	0x000099f0
    35c4:	20000a5c 	.word	0x20000a5c
    35c8:	0000a758 	.word	0x0000a758
    35cc:	20000aa0 	.word	0x20000aa0
    35d0:	0000a760 	.word	0x0000a760
    35d4:	20000aec 	.word	0x20000aec
    35d8:	0000a770 	.word	0x0000a770
    35dc:	20000a7c 	.word	0x20000a7c
    35e0:	0000a780 	.word	0x0000a780
    35e4:	0000a790 	.word	0x0000a790
    35e8:	00000f69 	.word	0x00000f69
    35ec:	20000a6c 	.word	0x20000a6c
    35f0:	0000a79c 	.word	0x0000a79c
    35f4:	0000a7ac 	.word	0x0000a7ac
    35f8:	20000a90 	.word	0x20000a90
    35fc:	0000a7b8 	.word	0x0000a7b8
    3600:	00000f51 	.word	0x00000f51
    3604:	00001e85 	.word	0x00001e85
    3608:	00001a01 	.word	0x00001a01
    360c:	00001a45 	.word	0x00001a45
    3610:	00001aa9 	.word	0x00001aa9
    3614:	200023b0 	.word	0x200023b0
    3618:	0000015d 	.word	0x0000015d
    361c:	000003e5 	.word	0x000003e5
    3620:	00000f01 	.word	0x00000f01
    3624:	200023ac 	.word	0x200023ac
    3628:	00002b85 	.word	0x00002b85
    362c:	00001c85 	.word	0x00001c85
    3630:	20000008 	.word	0x20000008
    3634:	0000a7c8 	.word	0x0000a7c8
    3638:	00001f51 	.word	0x00001f51
    363c:	0000a7d4 	.word	0x0000a7d4
    3640:	00000391 	.word	0x00000391
    3644:	0000141d 	.word	0x0000141d
    3648:	0000a7dc 	.word	0x0000a7dc
    364c:	0000a7e8 	.word	0x0000a7e8
    3650:	00001141 	.word	0x00001141
    3654:	00001225 	.word	0x00001225
    3658:	0000044c 	.word	0x0000044c
    365c:	00002b59 	.word	0x00002b59
    3660:	00000b81 	.word	0x00000b81
    3664:	000f3e58 	.word	0x000f3e58

00003668 <atof>:
    3668:	b508      	push	{r3, lr}
    366a:	2100      	movs	r1, #0
    366c:	f000 ff98 	bl	45a0 <strtod>
    3670:	bd08      	pop	{r3, pc}

00003672 <atoi>:
    3672:	b508      	push	{r3, lr}
    3674:	2100      	movs	r1, #0
    3676:	220a      	movs	r2, #10
    3678:	f001 f828 	bl	46cc <strtol>
    367c:	bd08      	pop	{r3, pc}
	...

00003680 <__libc_init_array>:
    3680:	b570      	push	{r4, r5, r6, lr}
    3682:	4b0e      	ldr	r3, [pc, #56]	; (36bc <__libc_init_array+0x3c>)
    3684:	4d0e      	ldr	r5, [pc, #56]	; (36c0 <__libc_init_array+0x40>)
    3686:	2400      	movs	r4, #0
    3688:	1aed      	subs	r5, r5, r3
    368a:	10ad      	asrs	r5, r5, #2
    368c:	1c1e      	adds	r6, r3, #0
    368e:	42ac      	cmp	r4, r5
    3690:	d004      	beq.n	369c <__libc_init_array+0x1c>
    3692:	00a3      	lsls	r3, r4, #2
    3694:	58f3      	ldr	r3, [r6, r3]
    3696:	4798      	blx	r3
    3698:	3401      	adds	r4, #1
    369a:	e7f8      	b.n	368e <__libc_init_array+0xe>
    369c:	f007 fad2 	bl	ac44 <_init>
    36a0:	4b08      	ldr	r3, [pc, #32]	; (36c4 <__libc_init_array+0x44>)
    36a2:	4d09      	ldr	r5, [pc, #36]	; (36c8 <__libc_init_array+0x48>)
    36a4:	2400      	movs	r4, #0
    36a6:	1aed      	subs	r5, r5, r3
    36a8:	10ad      	asrs	r5, r5, #2
    36aa:	1c1e      	adds	r6, r3, #0
    36ac:	42ac      	cmp	r4, r5
    36ae:	d004      	beq.n	36ba <__libc_init_array+0x3a>
    36b0:	00a3      	lsls	r3, r4, #2
    36b2:	58f3      	ldr	r3, [r6, r3]
    36b4:	4798      	blx	r3
    36b6:	3401      	adds	r4, #1
    36b8:	e7f8      	b.n	36ac <__libc_init_array+0x2c>
    36ba:	bd70      	pop	{r4, r5, r6, pc}
    36bc:	0000ac50 	.word	0x0000ac50
    36c0:	0000ac50 	.word	0x0000ac50
    36c4:	0000ac50 	.word	0x0000ac50
    36c8:	0000ac54 	.word	0x0000ac54

000036cc <memcpy>:
    36cc:	b510      	push	{r4, lr}
    36ce:	2300      	movs	r3, #0
    36d0:	4293      	cmp	r3, r2
    36d2:	d003      	beq.n	36dc <memcpy+0x10>
    36d4:	5ccc      	ldrb	r4, [r1, r3]
    36d6:	54c4      	strb	r4, [r0, r3]
    36d8:	3301      	adds	r3, #1
    36da:	e7f9      	b.n	36d0 <memcpy+0x4>
    36dc:	bd10      	pop	{r4, pc}

000036de <memset>:
    36de:	1c03      	adds	r3, r0, #0
    36e0:	1882      	adds	r2, r0, r2
    36e2:	4293      	cmp	r3, r2
    36e4:	d002      	beq.n	36ec <memset+0xe>
    36e6:	7019      	strb	r1, [r3, #0]
    36e8:	3301      	adds	r3, #1
    36ea:	e7fa      	b.n	36e2 <memset+0x4>
    36ec:	4770      	bx	lr
	...

000036f0 <iprintf>:
    36f0:	b40f      	push	{r0, r1, r2, r3}
    36f2:	4b0b      	ldr	r3, [pc, #44]	; (3720 <iprintf+0x30>)
    36f4:	b513      	push	{r0, r1, r4, lr}
    36f6:	681c      	ldr	r4, [r3, #0]
    36f8:	2c00      	cmp	r4, #0
    36fa:	d005      	beq.n	3708 <iprintf+0x18>
    36fc:	69a3      	ldr	r3, [r4, #24]
    36fe:	2b00      	cmp	r3, #0
    3700:	d102      	bne.n	3708 <iprintf+0x18>
    3702:	1c20      	adds	r0, r4, #0
    3704:	f002 ff02 	bl	650c <__sinit>
    3708:	ab05      	add	r3, sp, #20
    370a:	68a1      	ldr	r1, [r4, #8]
    370c:	1c20      	adds	r0, r4, #0
    370e:	9a04      	ldr	r2, [sp, #16]
    3710:	9301      	str	r3, [sp, #4]
    3712:	f001 f961 	bl	49d8 <_vfiprintf_r>
    3716:	bc16      	pop	{r1, r2, r4}
    3718:	bc08      	pop	{r3}
    371a:	b004      	add	sp, #16
    371c:	4718      	bx	r3
    371e:	46c0      	nop			; (mov r8, r8)
    3720:	20000168 	.word	0x20000168

00003724 <setbuf>:
    3724:	b508      	push	{r3, lr}
    3726:	424a      	negs	r2, r1
    3728:	414a      	adcs	r2, r1
    372a:	2380      	movs	r3, #128	; 0x80
    372c:	0052      	lsls	r2, r2, #1
    372e:	00db      	lsls	r3, r3, #3
    3730:	f000 f802 	bl	3738 <setvbuf>
    3734:	bd08      	pop	{r3, pc}
	...

00003738 <setvbuf>:
    3738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    373a:	1c1e      	adds	r6, r3, #0
    373c:	4b3c      	ldr	r3, [pc, #240]	; (3830 <setvbuf+0xf8>)
    373e:	1c04      	adds	r4, r0, #0
    3740:	681d      	ldr	r5, [r3, #0]
    3742:	1c0f      	adds	r7, r1, #0
    3744:	9201      	str	r2, [sp, #4]
    3746:	2d00      	cmp	r5, #0
    3748:	d005      	beq.n	3756 <setvbuf+0x1e>
    374a:	69aa      	ldr	r2, [r5, #24]
    374c:	2a00      	cmp	r2, #0
    374e:	d102      	bne.n	3756 <setvbuf+0x1e>
    3750:	1c28      	adds	r0, r5, #0
    3752:	f002 fedb 	bl	650c <__sinit>
    3756:	4b37      	ldr	r3, [pc, #220]	; (3834 <setvbuf+0xfc>)
    3758:	429c      	cmp	r4, r3
    375a:	d101      	bne.n	3760 <setvbuf+0x28>
    375c:	686c      	ldr	r4, [r5, #4]
    375e:	e008      	b.n	3772 <setvbuf+0x3a>
    3760:	4b35      	ldr	r3, [pc, #212]	; (3838 <setvbuf+0x100>)
    3762:	429c      	cmp	r4, r3
    3764:	d101      	bne.n	376a <setvbuf+0x32>
    3766:	68ac      	ldr	r4, [r5, #8]
    3768:	e003      	b.n	3772 <setvbuf+0x3a>
    376a:	4b34      	ldr	r3, [pc, #208]	; (383c <setvbuf+0x104>)
    376c:	429c      	cmp	r4, r3
    376e:	d100      	bne.n	3772 <setvbuf+0x3a>
    3770:	68ec      	ldr	r4, [r5, #12]
    3772:	9b01      	ldr	r3, [sp, #4]
    3774:	2b02      	cmp	r3, #2
    3776:	d857      	bhi.n	3828 <setvbuf+0xf0>
    3778:	2e00      	cmp	r6, #0
    377a:	db55      	blt.n	3828 <setvbuf+0xf0>
    377c:	1c28      	adds	r0, r5, #0
    377e:	1c21      	adds	r1, r4, #0
    3780:	f002 fe44 	bl	640c <_fflush_r>
    3784:	2300      	movs	r3, #0
    3786:	6063      	str	r3, [r4, #4]
    3788:	61a3      	str	r3, [r4, #24]
    378a:	89a3      	ldrh	r3, [r4, #12]
    378c:	061a      	lsls	r2, r3, #24
    378e:	d503      	bpl.n	3798 <setvbuf+0x60>
    3790:	1c28      	adds	r0, r5, #0
    3792:	6921      	ldr	r1, [r4, #16]
    3794:	f003 fecc 	bl	7530 <_free_r>
    3798:	89a3      	ldrh	r3, [r4, #12]
    379a:	2283      	movs	r2, #131	; 0x83
    379c:	4393      	bics	r3, r2
    379e:	81a3      	strh	r3, [r4, #12]
    37a0:	9b01      	ldr	r3, [sp, #4]
    37a2:	2b02      	cmp	r3, #2
    37a4:	d013      	beq.n	37ce <setvbuf+0x96>
    37a6:	2f00      	cmp	r7, #0
    37a8:	d125      	bne.n	37f6 <setvbuf+0xbe>
    37aa:	2e00      	cmp	r6, #0
    37ac:	d101      	bne.n	37b2 <setvbuf+0x7a>
    37ae:	2680      	movs	r6, #128	; 0x80
    37b0:	00f6      	lsls	r6, r6, #3
    37b2:	1c30      	adds	r0, r6, #0
    37b4:	f003 fa82 	bl	6cbc <malloc>
    37b8:	1e07      	subs	r7, r0, #0
    37ba:	d118      	bne.n	37ee <setvbuf+0xb6>
    37bc:	2080      	movs	r0, #128	; 0x80
    37be:	00c0      	lsls	r0, r0, #3
    37c0:	f003 fa7c 	bl	6cbc <malloc>
    37c4:	1e07      	subs	r7, r0, #0
    37c6:	d110      	bne.n	37ea <setvbuf+0xb2>
    37c8:	2001      	movs	r0, #1
    37ca:	4240      	negs	r0, r0
    37cc:	e000      	b.n	37d0 <setvbuf+0x98>
    37ce:	2000      	movs	r0, #0
    37d0:	89a3      	ldrh	r3, [r4, #12]
    37d2:	2202      	movs	r2, #2
    37d4:	4313      	orrs	r3, r2
    37d6:	81a3      	strh	r3, [r4, #12]
    37d8:	2300      	movs	r3, #0
    37da:	60a3      	str	r3, [r4, #8]
    37dc:	1c23      	adds	r3, r4, #0
    37de:	3347      	adds	r3, #71	; 0x47
    37e0:	6023      	str	r3, [r4, #0]
    37e2:	6123      	str	r3, [r4, #16]
    37e4:	2301      	movs	r3, #1
    37e6:	6163      	str	r3, [r4, #20]
    37e8:	e020      	b.n	382c <setvbuf+0xf4>
    37ea:	2680      	movs	r6, #128	; 0x80
    37ec:	00f6      	lsls	r6, r6, #3
    37ee:	89a3      	ldrh	r3, [r4, #12]
    37f0:	2280      	movs	r2, #128	; 0x80
    37f2:	4313      	orrs	r3, r2
    37f4:	81a3      	strh	r3, [r4, #12]
    37f6:	9a01      	ldr	r2, [sp, #4]
    37f8:	2a01      	cmp	r2, #1
    37fa:	d104      	bne.n	3806 <setvbuf+0xce>
    37fc:	89a3      	ldrh	r3, [r4, #12]
    37fe:	4313      	orrs	r3, r2
    3800:	81a3      	strh	r3, [r4, #12]
    3802:	4273      	negs	r3, r6
    3804:	61a3      	str	r3, [r4, #24]
    3806:	4b0e      	ldr	r3, [pc, #56]	; (3840 <setvbuf+0x108>)
    3808:	2000      	movs	r0, #0
    380a:	62ab      	str	r3, [r5, #40]	; 0x28
    380c:	89a3      	ldrh	r3, [r4, #12]
    380e:	6027      	str	r7, [r4, #0]
    3810:	6127      	str	r7, [r4, #16]
    3812:	6166      	str	r6, [r4, #20]
    3814:	071a      	lsls	r2, r3, #28
    3816:	d509      	bpl.n	382c <setvbuf+0xf4>
    3818:	2203      	movs	r2, #3
    381a:	4013      	ands	r3, r2
    381c:	425a      	negs	r2, r3
    381e:	4153      	adcs	r3, r2
    3820:	425b      	negs	r3, r3
    3822:	401e      	ands	r6, r3
    3824:	60a6      	str	r6, [r4, #8]
    3826:	e001      	b.n	382c <setvbuf+0xf4>
    3828:	2001      	movs	r0, #1
    382a:	4240      	negs	r0, r0
    382c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    382e:	46c0      	nop			; (mov r8, r8)
    3830:	20000168 	.word	0x20000168
    3834:	0000aa5c 	.word	0x0000aa5c
    3838:	0000aa7c 	.word	0x0000aa7c
    383c:	0000aa9c 	.word	0x0000aa9c
    3840:	00006465 	.word	0x00006465

00003844 <siprintf>:
    3844:	b40e      	push	{r1, r2, r3}
    3846:	b500      	push	{lr}
    3848:	b09c      	sub	sp, #112	; 0x70
    384a:	ab1d      	add	r3, sp, #116	; 0x74
    384c:	cb04      	ldmia	r3!, {r2}
    384e:	2282      	movs	r2, #130	; 0x82
    3850:	a902      	add	r1, sp, #8
    3852:	0092      	lsls	r2, r2, #2
    3854:	818a      	strh	r2, [r1, #12]
    3856:	4a0a      	ldr	r2, [pc, #40]	; (3880 <siprintf+0x3c>)
    3858:	9002      	str	r0, [sp, #8]
    385a:	608a      	str	r2, [r1, #8]
    385c:	614a      	str	r2, [r1, #20]
    385e:	2201      	movs	r2, #1
    3860:	4252      	negs	r2, r2
    3862:	81ca      	strh	r2, [r1, #14]
    3864:	4a07      	ldr	r2, [pc, #28]	; (3884 <siprintf+0x40>)
    3866:	6108      	str	r0, [r1, #16]
    3868:	6810      	ldr	r0, [r2, #0]
    386a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    386c:	9301      	str	r3, [sp, #4]
    386e:	f000 ff9b 	bl	47a8 <_svfiprintf_r>
    3872:	9a02      	ldr	r2, [sp, #8]
    3874:	2300      	movs	r3, #0
    3876:	7013      	strb	r3, [r2, #0]
    3878:	b01c      	add	sp, #112	; 0x70
    387a:	bc08      	pop	{r3}
    387c:	b003      	add	sp, #12
    387e:	4718      	bx	r3
    3880:	7fffffff 	.word	0x7fffffff
    3884:	20000168 	.word	0x20000168

00003888 <strchr>:
    3888:	b2c9      	uxtb	r1, r1
    388a:	7803      	ldrb	r3, [r0, #0]
    388c:	2b00      	cmp	r3, #0
    388e:	d003      	beq.n	3898 <strchr+0x10>
    3890:	428b      	cmp	r3, r1
    3892:	d004      	beq.n	389e <strchr+0x16>
    3894:	3001      	adds	r0, #1
    3896:	e7f8      	b.n	388a <strchr+0x2>
    3898:	2900      	cmp	r1, #0
    389a:	d000      	beq.n	389e <strchr+0x16>
    389c:	1c18      	adds	r0, r3, #0
    389e:	4770      	bx	lr

000038a0 <strcmp>:
    38a0:	7802      	ldrb	r2, [r0, #0]
    38a2:	780b      	ldrb	r3, [r1, #0]
    38a4:	3001      	adds	r0, #1
    38a6:	3101      	adds	r1, #1
    38a8:	2a00      	cmp	r2, #0
    38aa:	d001      	beq.n	38b0 <strcmp+0x10>
    38ac:	429a      	cmp	r2, r3
    38ae:	d0f7      	beq.n	38a0 <strcmp>
    38b0:	1ad0      	subs	r0, r2, r3
    38b2:	4770      	bx	lr

000038b4 <strcpy>:
    38b4:	1c03      	adds	r3, r0, #0
    38b6:	780a      	ldrb	r2, [r1, #0]
    38b8:	3101      	adds	r1, #1
    38ba:	701a      	strb	r2, [r3, #0]
    38bc:	3301      	adds	r3, #1
    38be:	2a00      	cmp	r2, #0
    38c0:	d1f9      	bne.n	38b6 <strcpy+0x2>
    38c2:	4770      	bx	lr

000038c4 <strlen>:
    38c4:	2300      	movs	r3, #0
    38c6:	5cc2      	ldrb	r2, [r0, r3]
    38c8:	3301      	adds	r3, #1
    38ca:	2a00      	cmp	r2, #0
    38cc:	d1fb      	bne.n	38c6 <strlen+0x2>
    38ce:	1e58      	subs	r0, r3, #1
    38d0:	4770      	bx	lr

000038d2 <strncpy>:
    38d2:	b530      	push	{r4, r5, lr}
    38d4:	1c03      	adds	r3, r0, #0
    38d6:	2a00      	cmp	r2, #0
    38d8:	d007      	beq.n	38ea <strncpy+0x18>
    38da:	780c      	ldrb	r4, [r1, #0]
    38dc:	3301      	adds	r3, #1
    38de:	1e5d      	subs	r5, r3, #1
    38e0:	3a01      	subs	r2, #1
    38e2:	702c      	strb	r4, [r5, #0]
    38e4:	3101      	adds	r1, #1
    38e6:	2c00      	cmp	r4, #0
    38e8:	d1f5      	bne.n	38d6 <strncpy+0x4>
    38ea:	189a      	adds	r2, r3, r2
    38ec:	4293      	cmp	r3, r2
    38ee:	d003      	beq.n	38f8 <strncpy+0x26>
    38f0:	2100      	movs	r1, #0
    38f2:	7019      	strb	r1, [r3, #0]
    38f4:	3301      	adds	r3, #1
    38f6:	e7f9      	b.n	38ec <strncpy+0x1a>
    38f8:	bd30      	pop	{r4, r5, pc}

000038fa <match>:
    38fa:	b530      	push	{r4, r5, lr}
    38fc:	6802      	ldr	r2, [r0, #0]
    38fe:	780c      	ldrb	r4, [r1, #0]
    3900:	3201      	adds	r2, #1
    3902:	2c00      	cmp	r4, #0
    3904:	d00a      	beq.n	391c <match+0x22>
    3906:	7813      	ldrb	r3, [r2, #0]
    3908:	1c1d      	adds	r5, r3, #0
    390a:	3d41      	subs	r5, #65	; 0x41
    390c:	2d19      	cmp	r5, #25
    390e:	d800      	bhi.n	3912 <match+0x18>
    3910:	3320      	adds	r3, #32
    3912:	3101      	adds	r1, #1
    3914:	42a3      	cmp	r3, r4
    3916:	d0f2      	beq.n	38fe <match+0x4>
    3918:	2000      	movs	r0, #0
    391a:	e001      	b.n	3920 <match+0x26>
    391c:	6002      	str	r2, [r0, #0]
    391e:	2001      	movs	r0, #1
    3920:	bd30      	pop	{r4, r5, pc}
	...

00003924 <sulp>:
    3924:	b570      	push	{r4, r5, r6, lr}
    3926:	1c16      	adds	r6, r2, #0
    3928:	1c0d      	adds	r5, r1, #0
    392a:	f003 fccb 	bl	72c4 <__ulp>
    392e:	2e00      	cmp	r6, #0
    3930:	d00b      	beq.n	394a <sulp+0x26>
    3932:	006b      	lsls	r3, r5, #1
    3934:	0d5b      	lsrs	r3, r3, #21
    3936:	226b      	movs	r2, #107	; 0x6b
    3938:	1ad3      	subs	r3, r2, r3
    393a:	2b00      	cmp	r3, #0
    393c:	dd05      	ble.n	394a <sulp+0x26>
    393e:	4d03      	ldr	r5, [pc, #12]	; (394c <sulp+0x28>)
    3940:	051c      	lsls	r4, r3, #20
    3942:	1963      	adds	r3, r4, r5
    3944:	2200      	movs	r2, #0
    3946:	f005 f897 	bl	8a78 <__aeabi_dmul>
    394a:	bd70      	pop	{r4, r5, r6, pc}
    394c:	3ff00000 	.word	0x3ff00000

00003950 <_strtod_r>:
    3950:	b5f0      	push	{r4, r5, r6, r7, lr}
    3952:	4fbe      	ldr	r7, [pc, #760]	; (3c4c <_strtod_r+0x2fc>)
    3954:	4ebc      	ldr	r6, [pc, #752]	; (3c48 <_strtod_r+0x2f8>)
    3956:	b0a1      	sub	sp, #132	; 0x84
    3958:	2300      	movs	r3, #0
    395a:	9008      	str	r0, [sp, #32]
    395c:	910a      	str	r1, [sp, #40]	; 0x28
    395e:	9219      	str	r2, [sp, #100]	; 0x64
    3960:	931c      	str	r3, [sp, #112]	; 0x70
    3962:	911b      	str	r1, [sp, #108]	; 0x6c
    3964:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    3966:	7813      	ldrb	r3, [r2, #0]
    3968:	2b0d      	cmp	r3, #13
    396a:	d805      	bhi.n	3978 <_strtod_r+0x28>
    396c:	2b09      	cmp	r3, #9
    396e:	d215      	bcs.n	399c <_strtod_r+0x4c>
    3970:	2b00      	cmp	r3, #0
    3972:	d100      	bne.n	3976 <_strtod_r+0x26>
    3974:	e1c1      	b.n	3cfa <_strtod_r+0x3aa>
    3976:	e014      	b.n	39a2 <_strtod_r+0x52>
    3978:	2b2b      	cmp	r3, #43	; 0x2b
    397a:	d007      	beq.n	398c <_strtod_r+0x3c>
    397c:	2b2d      	cmp	r3, #45	; 0x2d
    397e:	d002      	beq.n	3986 <_strtod_r+0x36>
    3980:	2b20      	cmp	r3, #32
    3982:	d10e      	bne.n	39a2 <_strtod_r+0x52>
    3984:	e00a      	b.n	399c <_strtod_r+0x4c>
    3986:	2401      	movs	r4, #1
    3988:	9416      	str	r4, [sp, #88]	; 0x58
    398a:	e001      	b.n	3990 <_strtod_r+0x40>
    398c:	2500      	movs	r5, #0
    398e:	9516      	str	r5, [sp, #88]	; 0x58
    3990:	1c53      	adds	r3, r2, #1
    3992:	931b      	str	r3, [sp, #108]	; 0x6c
    3994:	7853      	ldrb	r3, [r2, #1]
    3996:	2b00      	cmp	r3, #0
    3998:	d105      	bne.n	39a6 <_strtod_r+0x56>
    399a:	e1ae      	b.n	3cfa <_strtod_r+0x3aa>
    399c:	3201      	adds	r2, #1
    399e:	921b      	str	r2, [sp, #108]	; 0x6c
    39a0:	e7e0      	b.n	3964 <_strtod_r+0x14>
    39a2:	2400      	movs	r4, #0
    39a4:	9416      	str	r4, [sp, #88]	; 0x58
    39a6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    39a8:	2400      	movs	r4, #0
    39aa:	782b      	ldrb	r3, [r5, #0]
    39ac:	940d      	str	r4, [sp, #52]	; 0x34
    39ae:	2b30      	cmp	r3, #48	; 0x30
    39b0:	d15a      	bne.n	3a68 <_strtod_r+0x118>
    39b2:	786b      	ldrb	r3, [r5, #1]
    39b4:	2b58      	cmp	r3, #88	; 0x58
    39b6:	d001      	beq.n	39bc <_strtod_r+0x6c>
    39b8:	2b78      	cmp	r3, #120	; 0x78
    39ba:	d149      	bne.n	3a50 <_strtod_r+0x100>
    39bc:	9c16      	ldr	r4, [sp, #88]	; 0x58
    39be:	ab1c      	add	r3, sp, #112	; 0x70
    39c0:	9300      	str	r3, [sp, #0]
    39c2:	9401      	str	r4, [sp, #4]
    39c4:	9808      	ldr	r0, [sp, #32]
    39c6:	a91b      	add	r1, sp, #108	; 0x6c
    39c8:	4aa1      	ldr	r2, [pc, #644]	; (3c50 <_strtod_r+0x300>)
    39ca:	ab1d      	add	r3, sp, #116	; 0x74
    39cc:	f002 fe59 	bl	6682 <__gethex>
    39d0:	2407      	movs	r4, #7
    39d2:	9007      	str	r0, [sp, #28]
    39d4:	4004      	ands	r4, r0
    39d6:	d101      	bne.n	39dc <_strtod_r+0x8c>
    39d8:	f000 fdb0 	bl	453c <_strtod_r+0xbec>
    39dc:	2c06      	cmp	r4, #6
    39de:	d102      	bne.n	39e6 <_strtod_r+0x96>
    39e0:	3501      	adds	r5, #1
    39e2:	951b      	str	r5, [sp, #108]	; 0x6c
    39e4:	e18b      	b.n	3cfe <_strtod_r+0x3ae>
    39e6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    39e8:	2a00      	cmp	r2, #0
    39ea:	d007      	beq.n	39fc <_strtod_r+0xac>
    39ec:	a81e      	add	r0, sp, #120	; 0x78
    39ee:	2135      	movs	r1, #53	; 0x35
    39f0:	f003 fd58 	bl	74a4 <__copybits>
    39f4:	9808      	ldr	r0, [sp, #32]
    39f6:	991c      	ldr	r1, [sp, #112]	; 0x70
    39f8:	f003 f9c6 	bl	6d88 <_Bfree>
    39fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    39fe:	2c06      	cmp	r4, #6
    3a00:	d81c      	bhi.n	3a3c <_strtod_r+0xec>
    3a02:	1c20      	adds	r0, r4, #0
    3a04:	f003 ff70 	bl	78e8 <__gnu_thumb1_case_uqi>
    3a08:	14070a04 	.word	0x14070a04
    3a0c:	0a17      	.short	0x0a17
    3a0e:	04          	.byte	0x04
    3a0f:	00          	.byte	0x00
    3a10:	2700      	movs	r7, #0
    3a12:	1c3e      	adds	r6, r7, #0
    3a14:	e012      	b.n	3a3c <_strtod_r+0xec>
    3a16:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3a18:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    3a1a:	e00f      	b.n	3a3c <_strtod_r+0xec>
    3a1c:	488d      	ldr	r0, [pc, #564]	; (3c54 <_strtod_r+0x304>)
    3a1e:	4a8e      	ldr	r2, [pc, #568]	; (3c58 <_strtod_r+0x308>)
    3a20:	181b      	adds	r3, r3, r0
    3a22:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3a24:	051b      	lsls	r3, r3, #20
    3a26:	400a      	ands	r2, r1
    3a28:	1c1f      	adds	r7, r3, #0
    3a2a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3a2c:	4317      	orrs	r7, r2
    3a2e:	e005      	b.n	3a3c <_strtod_r+0xec>
    3a30:	4f8a      	ldr	r7, [pc, #552]	; (3c5c <_strtod_r+0x30c>)
    3a32:	2600      	movs	r6, #0
    3a34:	e002      	b.n	3a3c <_strtod_r+0xec>
    3a36:	2301      	movs	r3, #1
    3a38:	4f89      	ldr	r7, [pc, #548]	; (3c60 <_strtod_r+0x310>)
    3a3a:	425e      	negs	r6, r3
    3a3c:	9c07      	ldr	r4, [sp, #28]
    3a3e:	0724      	lsls	r4, r4, #28
    3a40:	d401      	bmi.n	3a46 <_strtod_r+0xf6>
    3a42:	f000 fd7b 	bl	453c <_strtod_r+0xbec>
    3a46:	2380      	movs	r3, #128	; 0x80
    3a48:	061b      	lsls	r3, r3, #24
    3a4a:	431f      	orrs	r7, r3
    3a4c:	f000 fd76 	bl	453c <_strtod_r+0xbec>
    3a50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3a52:	1c5a      	adds	r2, r3, #1
    3a54:	921b      	str	r2, [sp, #108]	; 0x6c
    3a56:	785b      	ldrb	r3, [r3, #1]
    3a58:	2b30      	cmp	r3, #48	; 0x30
    3a5a:	d0f9      	beq.n	3a50 <_strtod_r+0x100>
    3a5c:	2b00      	cmp	r3, #0
    3a5e:	d101      	bne.n	3a64 <_strtod_r+0x114>
    3a60:	f000 fd6c 	bl	453c <_strtod_r+0xbec>
    3a64:	2501      	movs	r5, #1
    3a66:	950d      	str	r5, [sp, #52]	; 0x34
    3a68:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3a6a:	2500      	movs	r5, #0
    3a6c:	9410      	str	r4, [sp, #64]	; 0x40
    3a6e:	950b      	str	r5, [sp, #44]	; 0x2c
    3a70:	950e      	str	r5, [sp, #56]	; 0x38
    3a72:	9509      	str	r5, [sp, #36]	; 0x24
    3a74:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3a76:	7825      	ldrb	r5, [r4, #0]
    3a78:	1c2b      	adds	r3, r5, #0
    3a7a:	3b30      	subs	r3, #48	; 0x30
    3a7c:	b2da      	uxtb	r2, r3
    3a7e:	2a09      	cmp	r2, #9
    3a80:	d812      	bhi.n	3aa8 <_strtod_r+0x158>
    3a82:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3a84:	220a      	movs	r2, #10
    3a86:	2d08      	cmp	r5, #8
    3a88:	dc04      	bgt.n	3a94 <_strtod_r+0x144>
    3a8a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3a8c:	436a      	muls	r2, r5
    3a8e:	189b      	adds	r3, r3, r2
    3a90:	930e      	str	r3, [sp, #56]	; 0x38
    3a92:	e003      	b.n	3a9c <_strtod_r+0x14c>
    3a94:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3a96:	436a      	muls	r2, r5
    3a98:	189b      	adds	r3, r3, r2
    3a9a:	930b      	str	r3, [sp, #44]	; 0x2c
    3a9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3a9e:	3401      	adds	r4, #1
    3aa0:	3501      	adds	r5, #1
    3aa2:	9509      	str	r5, [sp, #36]	; 0x24
    3aa4:	941b      	str	r4, [sp, #108]	; 0x6c
    3aa6:	e7e5      	b.n	3a74 <_strtod_r+0x124>
    3aa8:	9808      	ldr	r0, [sp, #32]
    3aaa:	f003 f8b3 	bl	6c14 <_localeconv_r>
    3aae:	6800      	ldr	r0, [r0, #0]
    3ab0:	9007      	str	r0, [sp, #28]
    3ab2:	9808      	ldr	r0, [sp, #32]
    3ab4:	f003 f8ae 	bl	6c14 <_localeconv_r>
    3ab8:	6800      	ldr	r0, [r0, #0]
    3aba:	f7ff ff03 	bl	38c4 <strlen>
    3abe:	9907      	ldr	r1, [sp, #28]
    3ac0:	1c02      	adds	r2, r0, #0
    3ac2:	1c20      	adds	r0, r4, #0
    3ac4:	f003 fe7e 	bl	77c4 <strncmp>
    3ac8:	1e04      	subs	r4, r0, #0
    3aca:	d006      	beq.n	3ada <_strtod_r+0x18a>
    3acc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    3ace:	2000      	movs	r0, #0
    3ad0:	1c2b      	adds	r3, r5, #0
    3ad2:	9407      	str	r4, [sp, #28]
    3ad4:	4684      	mov	ip, r0
    3ad6:	900c      	str	r0, [sp, #48]	; 0x30
    3ad8:	e063      	b.n	3ba2 <_strtod_r+0x252>
    3ada:	9808      	ldr	r0, [sp, #32]
    3adc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3ade:	f003 f899 	bl	6c14 <_localeconv_r>
    3ae2:	6800      	ldr	r0, [r0, #0]
    3ae4:	f7ff feee 	bl	38c4 <strlen>
    3ae8:	182d      	adds	r5, r5, r0
    3aea:	951b      	str	r5, [sp, #108]	; 0x6c
    3aec:	782b      	ldrb	r3, [r5, #0]
    3aee:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3af0:	1e28      	subs	r0, r5, #0
    3af2:	d148      	bne.n	3b86 <_strtod_r+0x236>
    3af4:	2b30      	cmp	r3, #48	; 0x30
    3af6:	d105      	bne.n	3b04 <_strtod_r+0x1b4>
    3af8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3afa:	3001      	adds	r0, #1
    3afc:	1c5a      	adds	r2, r3, #1
    3afe:	921b      	str	r2, [sp, #108]	; 0x6c
    3b00:	785b      	ldrb	r3, [r3, #1]
    3b02:	e7f7      	b.n	3af4 <_strtod_r+0x1a4>
    3b04:	1c1a      	adds	r2, r3, #0
    3b06:	3a31      	subs	r2, #49	; 0x31
    3b08:	2a08      	cmp	r2, #8
    3b0a:	d845      	bhi.n	3b98 <_strtod_r+0x248>
    3b0c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3b0e:	4684      	mov	ip, r0
    3b10:	2000      	movs	r0, #0
    3b12:	9410      	str	r4, [sp, #64]	; 0x40
    3b14:	9007      	str	r0, [sp, #28]
    3b16:	3b30      	subs	r3, #48	; 0x30
    3b18:	1c42      	adds	r2, r0, #1
    3b1a:	2b00      	cmp	r3, #0
    3b1c:	d02d      	beq.n	3b7a <_strtod_r+0x22a>
    3b1e:	9907      	ldr	r1, [sp, #28]
    3b20:	4494      	add	ip, r2
    3b22:	9d07      	ldr	r5, [sp, #28]
    3b24:	3101      	adds	r1, #1
    3b26:	1b4c      	subs	r4, r1, r5
    3b28:	4294      	cmp	r4, r2
    3b2a:	da0e      	bge.n	3b4a <_strtod_r+0x1fa>
    3b2c:	1e4c      	subs	r4, r1, #1
    3b2e:	2c08      	cmp	r4, #8
    3b30:	dc04      	bgt.n	3b3c <_strtod_r+0x1ec>
    3b32:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3b34:	240a      	movs	r4, #10
    3b36:	4365      	muls	r5, r4
    3b38:	950e      	str	r5, [sp, #56]	; 0x38
    3b3a:	e7f2      	b.n	3b22 <_strtod_r+0x1d2>
    3b3c:	2910      	cmp	r1, #16
    3b3e:	dcf0      	bgt.n	3b22 <_strtod_r+0x1d2>
    3b40:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3b42:	240a      	movs	r4, #10
    3b44:	4365      	muls	r5, r4
    3b46:	950b      	str	r5, [sp, #44]	; 0x2c
    3b48:	e7eb      	b.n	3b22 <_strtod_r+0x1d2>
    3b4a:	43c2      	mvns	r2, r0
    3b4c:	17d2      	asrs	r2, r2, #31
    3b4e:	4010      	ands	r0, r2
    3b50:	1828      	adds	r0, r5, r0
    3b52:	1c44      	adds	r4, r0, #1
    3b54:	9407      	str	r4, [sp, #28]
    3b56:	2808      	cmp	r0, #8
    3b58:	dc06      	bgt.n	3b68 <_strtod_r+0x218>
    3b5a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3b5c:	220a      	movs	r2, #10
    3b5e:	436a      	muls	r2, r5
    3b60:	18d2      	adds	r2, r2, r3
    3b62:	920e      	str	r2, [sp, #56]	; 0x38
    3b64:	2200      	movs	r2, #0
    3b66:	e008      	b.n	3b7a <_strtod_r+0x22a>
    3b68:	9c07      	ldr	r4, [sp, #28]
    3b6a:	2200      	movs	r2, #0
    3b6c:	2c10      	cmp	r4, #16
    3b6e:	dc04      	bgt.n	3b7a <_strtod_r+0x22a>
    3b70:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3b72:	210a      	movs	r1, #10
    3b74:	4369      	muls	r1, r5
    3b76:	18c9      	adds	r1, r1, r3
    3b78:	910b      	str	r1, [sp, #44]	; 0x2c
    3b7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3b7c:	1c10      	adds	r0, r2, #0
    3b7e:	1c59      	adds	r1, r3, #1
    3b80:	911b      	str	r1, [sp, #108]	; 0x6c
    3b82:	785b      	ldrb	r3, [r3, #1]
    3b84:	e003      	b.n	3b8e <_strtod_r+0x23e>
    3b86:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3b88:	1c20      	adds	r0, r4, #0
    3b8a:	9507      	str	r5, [sp, #28]
    3b8c:	46a4      	mov	ip, r4
    3b8e:	1c1a      	adds	r2, r3, #0
    3b90:	3a30      	subs	r2, #48	; 0x30
    3b92:	2a09      	cmp	r2, #9
    3b94:	d9bf      	bls.n	3b16 <_strtod_r+0x1c6>
    3b96:	e002      	b.n	3b9e <_strtod_r+0x24e>
    3b98:	2400      	movs	r4, #0
    3b9a:	9407      	str	r4, [sp, #28]
    3b9c:	46a4      	mov	ip, r4
    3b9e:	2101      	movs	r1, #1
    3ba0:	910c      	str	r1, [sp, #48]	; 0x30
    3ba2:	2220      	movs	r2, #32
    3ba4:	1c19      	adds	r1, r3, #0
    3ba6:	4391      	bics	r1, r2
    3ba8:	2200      	movs	r2, #0
    3baa:	2945      	cmp	r1, #69	; 0x45
    3bac:	d15f      	bne.n	3c6e <_strtod_r+0x31e>
    3bae:	9b07      	ldr	r3, [sp, #28]
    3bb0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3bb2:	4303      	orrs	r3, r0
    3bb4:	4323      	orrs	r3, r4
    3bb6:	4293      	cmp	r3, r2
    3bb8:	d100      	bne.n	3bbc <_strtod_r+0x26c>
    3bba:	e09e      	b.n	3cfa <_strtod_r+0x3aa>
    3bbc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3bbe:	1c2b      	adds	r3, r5, #0
    3bc0:	3301      	adds	r3, #1
    3bc2:	931b      	str	r3, [sp, #108]	; 0x6c
    3bc4:	786b      	ldrb	r3, [r5, #1]
    3bc6:	950a      	str	r5, [sp, #40]	; 0x28
    3bc8:	2b2b      	cmp	r3, #43	; 0x2b
    3bca:	d003      	beq.n	3bd4 <_strtod_r+0x284>
    3bcc:	2b2d      	cmp	r3, #45	; 0x2d
    3bce:	d003      	beq.n	3bd8 <_strtod_r+0x288>
    3bd0:	9211      	str	r2, [sp, #68]	; 0x44
    3bd2:	e008      	b.n	3be6 <_strtod_r+0x296>
    3bd4:	9211      	str	r2, [sp, #68]	; 0x44
    3bd6:	e001      	b.n	3bdc <_strtod_r+0x28c>
    3bd8:	2101      	movs	r1, #1
    3bda:	9111      	str	r1, [sp, #68]	; 0x44
    3bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3bde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3be0:	3302      	adds	r3, #2
    3be2:	931b      	str	r3, [sp, #108]	; 0x6c
    3be4:	78a3      	ldrb	r3, [r4, #2]
    3be6:	1c1a      	adds	r2, r3, #0
    3be8:	3a30      	subs	r2, #48	; 0x30
    3bea:	2a09      	cmp	r2, #9
    3bec:	d83c      	bhi.n	3c68 <_strtod_r+0x318>
    3bee:	2b30      	cmp	r3, #48	; 0x30
    3bf0:	d104      	bne.n	3bfc <_strtod_r+0x2ac>
    3bf2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3bf4:	1c5a      	adds	r2, r3, #1
    3bf6:	921b      	str	r2, [sp, #108]	; 0x6c
    3bf8:	785b      	ldrb	r3, [r3, #1]
    3bfa:	e7f8      	b.n	3bee <_strtod_r+0x29e>
    3bfc:	1c1c      	adds	r4, r3, #0
    3bfe:	3c31      	subs	r4, #49	; 0x31
    3c00:	2200      	movs	r2, #0
    3c02:	2c08      	cmp	r4, #8
    3c04:	d833      	bhi.n	3c6e <_strtod_r+0x31e>
    3c06:	1c1d      	adds	r5, r3, #0
    3c08:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3c0a:	3d30      	subs	r5, #48	; 0x30
    3c0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3c0e:	1c5a      	adds	r2, r3, #1
    3c10:	921b      	str	r2, [sp, #108]	; 0x6c
    3c12:	785b      	ldrb	r3, [r3, #1]
    3c14:	1c1c      	adds	r4, r3, #0
    3c16:	3c30      	subs	r4, #48	; 0x30
    3c18:	2c09      	cmp	r4, #9
    3c1a:	d804      	bhi.n	3c26 <_strtod_r+0x2d6>
    3c1c:	220a      	movs	r2, #10
    3c1e:	4355      	muls	r5, r2
    3c20:	18ed      	adds	r5, r5, r3
    3c22:	3d30      	subs	r5, #48	; 0x30
    3c24:	e7f2      	b.n	3c0c <_strtod_r+0x2bc>
    3c26:	1a52      	subs	r2, r2, r1
    3c28:	920f      	str	r2, [sp, #60]	; 0x3c
    3c2a:	4c0e      	ldr	r4, [pc, #56]	; (3c64 <_strtod_r+0x314>)
    3c2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c2e:	1c22      	adds	r2, r4, #0
    3c30:	2908      	cmp	r1, #8
    3c32:	dc03      	bgt.n	3c3c <_strtod_r+0x2ec>
    3c34:	1e2a      	subs	r2, r5, #0
    3c36:	42a2      	cmp	r2, r4
    3c38:	dd00      	ble.n	3c3c <_strtod_r+0x2ec>
    3c3a:	1c22      	adds	r2, r4, #0
    3c3c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3c3e:	2c00      	cmp	r4, #0
    3c40:	d015      	beq.n	3c6e <_strtod_r+0x31e>
    3c42:	4252      	negs	r2, r2
    3c44:	e013      	b.n	3c6e <_strtod_r+0x31e>
    3c46:	46c0      	nop			; (mov r8, r8)
	...
    3c50:	0000a8e0 	.word	0x0000a8e0
    3c54:	00000433 	.word	0x00000433
    3c58:	ffefffff 	.word	0xffefffff
    3c5c:	7ff00000 	.word	0x7ff00000
    3c60:	7fffffff 	.word	0x7fffffff
    3c64:	00004e1f 	.word	0x00004e1f
    3c68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3c6a:	2200      	movs	r2, #0
    3c6c:	951b      	str	r5, [sp, #108]	; 0x6c
    3c6e:	9c07      	ldr	r4, [sp, #28]
    3c70:	2c00      	cmp	r4, #0
    3c72:	d148      	bne.n	3d06 <_strtod_r+0x3b6>
    3c74:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3c76:	4328      	orrs	r0, r5
    3c78:	d001      	beq.n	3c7e <_strtod_r+0x32e>
    3c7a:	f000 fc5f 	bl	453c <_strtod_r+0xbec>
    3c7e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3c80:	2800      	cmp	r0, #0
    3c82:	d13a      	bne.n	3cfa <_strtod_r+0x3aa>
    3c84:	2b4e      	cmp	r3, #78	; 0x4e
    3c86:	d01c      	beq.n	3cc2 <_strtod_r+0x372>
    3c88:	dc02      	bgt.n	3c90 <_strtod_r+0x340>
    3c8a:	2b49      	cmp	r3, #73	; 0x49
    3c8c:	d005      	beq.n	3c9a <_strtod_r+0x34a>
    3c8e:	e034      	b.n	3cfa <_strtod_r+0x3aa>
    3c90:	2b69      	cmp	r3, #105	; 0x69
    3c92:	d002      	beq.n	3c9a <_strtod_r+0x34a>
    3c94:	2b6e      	cmp	r3, #110	; 0x6e
    3c96:	d014      	beq.n	3cc2 <_strtod_r+0x372>
    3c98:	e02f      	b.n	3cfa <_strtod_r+0x3aa>
    3c9a:	a81b      	add	r0, sp, #108	; 0x6c
    3c9c:	49a8      	ldr	r1, [pc, #672]	; (3f40 <_strtod_r+0x5f0>)
    3c9e:	f7ff fe2c 	bl	38fa <match>
    3ca2:	2800      	cmp	r0, #0
    3ca4:	d029      	beq.n	3cfa <_strtod_r+0x3aa>
    3ca6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3ca8:	a81b      	add	r0, sp, #108	; 0x6c
    3caa:	3b01      	subs	r3, #1
    3cac:	49a5      	ldr	r1, [pc, #660]	; (3f44 <_strtod_r+0x5f4>)
    3cae:	931b      	str	r3, [sp, #108]	; 0x6c
    3cb0:	f7ff fe23 	bl	38fa <match>
    3cb4:	2800      	cmp	r0, #0
    3cb6:	d102      	bne.n	3cbe <_strtod_r+0x36e>
    3cb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3cba:	3301      	adds	r3, #1
    3cbc:	931b      	str	r3, [sp, #108]	; 0x6c
    3cbe:	4fa2      	ldr	r7, [pc, #648]	; (3f48 <_strtod_r+0x5f8>)
    3cc0:	e018      	b.n	3cf4 <_strtod_r+0x3a4>
    3cc2:	a81b      	add	r0, sp, #108	; 0x6c
    3cc4:	49a1      	ldr	r1, [pc, #644]	; (3f4c <_strtod_r+0x5fc>)
    3cc6:	f7ff fe18 	bl	38fa <match>
    3cca:	2800      	cmp	r0, #0
    3ccc:	d015      	beq.n	3cfa <_strtod_r+0x3aa>
    3cce:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3cd0:	780b      	ldrb	r3, [r1, #0]
    3cd2:	2b28      	cmp	r3, #40	; 0x28
    3cd4:	d10d      	bne.n	3cf2 <_strtod_r+0x3a2>
    3cd6:	a81b      	add	r0, sp, #108	; 0x6c
    3cd8:	499d      	ldr	r1, [pc, #628]	; (3f50 <_strtod_r+0x600>)
    3cda:	aa1e      	add	r2, sp, #120	; 0x78
    3cdc:	f002 ff01 	bl	6ae2 <__hexnan>
    3ce0:	2805      	cmp	r0, #5
    3ce2:	d106      	bne.n	3cf2 <_strtod_r+0x3a2>
    3ce4:	4a98      	ldr	r2, [pc, #608]	; (3f48 <_strtod_r+0x5f8>)
    3ce6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3ce8:	1c17      	adds	r7, r2, #0
    3cea:	431f      	orrs	r7, r3
    3cec:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3cee:	f000 fc25 	bl	453c <_strtod_r+0xbec>
    3cf2:	4f98      	ldr	r7, [pc, #608]	; (3f54 <_strtod_r+0x604>)
    3cf4:	2600      	movs	r6, #0
    3cf6:	f000 fc21 	bl	453c <_strtod_r+0xbec>
    3cfa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3cfc:	941b      	str	r4, [sp, #108]	; 0x6c
    3cfe:	2500      	movs	r5, #0
    3d00:	9516      	str	r5, [sp, #88]	; 0x58
    3d02:	f000 fc1b 	bl	453c <_strtod_r+0xbec>
    3d06:	4664      	mov	r4, ip
    3d08:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3d0a:	1b14      	subs	r4, r2, r4
    3d0c:	940a      	str	r4, [sp, #40]	; 0x28
    3d0e:	2d00      	cmp	r5, #0
    3d10:	d101      	bne.n	3d16 <_strtod_r+0x3c6>
    3d12:	9c07      	ldr	r4, [sp, #28]
    3d14:	9409      	str	r4, [sp, #36]	; 0x24
    3d16:	9c07      	ldr	r4, [sp, #28]
    3d18:	2c10      	cmp	r4, #16
    3d1a:	dd00      	ble.n	3d1e <_strtod_r+0x3ce>
    3d1c:	2410      	movs	r4, #16
    3d1e:	980e      	ldr	r0, [sp, #56]	; 0x38
    3d20:	f005 fce0 	bl	96e4 <__aeabi_ui2d>
    3d24:	1c06      	adds	r6, r0, #0
    3d26:	1c0f      	adds	r7, r1, #0
    3d28:	2c09      	cmp	r4, #9
    3d2a:	dd15      	ble.n	3d58 <_strtod_r+0x408>
    3d2c:	1c23      	adds	r3, r4, #0
    3d2e:	4a8a      	ldr	r2, [pc, #552]	; (3f58 <_strtod_r+0x608>)
    3d30:	3b09      	subs	r3, #9
    3d32:	00db      	lsls	r3, r3, #3
    3d34:	18d3      	adds	r3, r2, r3
    3d36:	681a      	ldr	r2, [r3, #0]
    3d38:	685b      	ldr	r3, [r3, #4]
    3d3a:	f004 fe9d 	bl	8a78 <__aeabi_dmul>
    3d3e:	1c06      	adds	r6, r0, #0
    3d40:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3d42:	1c0f      	adds	r7, r1, #0
    3d44:	f005 fcce 	bl	96e4 <__aeabi_ui2d>
    3d48:	1c02      	adds	r2, r0, #0
    3d4a:	1c0b      	adds	r3, r1, #0
    3d4c:	1c30      	adds	r0, r6, #0
    3d4e:	1c39      	adds	r1, r7, #0
    3d50:	f003 ff06 	bl	7b60 <__aeabi_dadd>
    3d54:	1c06      	adds	r6, r0, #0
    3d56:	1c0f      	adds	r7, r1, #0
    3d58:	9d07      	ldr	r5, [sp, #28]
    3d5a:	2d0f      	cmp	r5, #15
    3d5c:	dc3a      	bgt.n	3dd4 <_strtod_r+0x484>
    3d5e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3d60:	2d00      	cmp	r5, #0
    3d62:	d101      	bne.n	3d68 <_strtod_r+0x418>
    3d64:	f000 fbea 	bl	453c <_strtod_r+0xbec>
    3d68:	dd26      	ble.n	3db8 <_strtod_r+0x468>
    3d6a:	2d16      	cmp	r5, #22
    3d6c:	dc07      	bgt.n	3d7e <_strtod_r+0x42e>
    3d6e:	4b7a      	ldr	r3, [pc, #488]	; (3f58 <_strtod_r+0x608>)
    3d70:	00ea      	lsls	r2, r5, #3
    3d72:	189a      	adds	r2, r3, r2
    3d74:	6810      	ldr	r0, [r2, #0]
    3d76:	6851      	ldr	r1, [r2, #4]
    3d78:	1c3b      	adds	r3, r7, #0
    3d7a:	1c32      	adds	r2, r6, #0
    3d7c:	e017      	b.n	3dae <_strtod_r+0x45e>
    3d7e:	9d07      	ldr	r5, [sp, #28]
    3d80:	2325      	movs	r3, #37	; 0x25
    3d82:	1b5b      	subs	r3, r3, r5
    3d84:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3d86:	429d      	cmp	r5, r3
    3d88:	dc24      	bgt.n	3dd4 <_strtod_r+0x484>
    3d8a:	9c07      	ldr	r4, [sp, #28]
    3d8c:	220f      	movs	r2, #15
    3d8e:	1b15      	subs	r5, r2, r4
    3d90:	4c71      	ldr	r4, [pc, #452]	; (3f58 <_strtod_r+0x608>)
    3d92:	00eb      	lsls	r3, r5, #3
    3d94:	18e3      	adds	r3, r4, r3
    3d96:	6818      	ldr	r0, [r3, #0]
    3d98:	6859      	ldr	r1, [r3, #4]
    3d9a:	1c32      	adds	r2, r6, #0
    3d9c:	1c3b      	adds	r3, r7, #0
    3d9e:	f004 fe6b 	bl	8a78 <__aeabi_dmul>
    3da2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3da4:	1b57      	subs	r7, r2, r5
    3da6:	00ff      	lsls	r7, r7, #3
    3da8:	19e4      	adds	r4, r4, r7
    3daa:	6822      	ldr	r2, [r4, #0]
    3dac:	6863      	ldr	r3, [r4, #4]
    3dae:	f004 fe63 	bl	8a78 <__aeabi_dmul>
    3db2:	1c06      	adds	r6, r0, #0
    3db4:	1c0f      	adds	r7, r1, #0
    3db6:	e3c1      	b.n	453c <_strtod_r+0xbec>
    3db8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3dba:	3516      	adds	r5, #22
    3dbc:	db0a      	blt.n	3dd4 <_strtod_r+0x484>
    3dbe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3dc0:	4b65      	ldr	r3, [pc, #404]	; (3f58 <_strtod_r+0x608>)
    3dc2:	00e2      	lsls	r2, r4, #3
    3dc4:	1a9a      	subs	r2, r3, r2
    3dc6:	1c30      	adds	r0, r6, #0
    3dc8:	1c39      	adds	r1, r7, #0
    3dca:	6853      	ldr	r3, [r2, #4]
    3dcc:	6812      	ldr	r2, [r2, #0]
    3dce:	f004 f9e9 	bl	81a4 <__aeabi_ddiv>
    3dd2:	e7ee      	b.n	3db2 <_strtod_r+0x462>
    3dd4:	9d07      	ldr	r5, [sp, #28]
    3dd6:	1b2c      	subs	r4, r5, r4
    3dd8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3dda:	192c      	adds	r4, r5, r4
    3ddc:	2c00      	cmp	r4, #0
    3dde:	dd56      	ble.n	3e8e <_strtod_r+0x53e>
    3de0:	230f      	movs	r3, #15
    3de2:	4023      	ands	r3, r4
    3de4:	d00a      	beq.n	3dfc <_strtod_r+0x4ac>
    3de6:	4a5c      	ldr	r2, [pc, #368]	; (3f58 <_strtod_r+0x608>)
    3de8:	00db      	lsls	r3, r3, #3
    3dea:	18d3      	adds	r3, r2, r3
    3dec:	6818      	ldr	r0, [r3, #0]
    3dee:	6859      	ldr	r1, [r3, #4]
    3df0:	1c32      	adds	r2, r6, #0
    3df2:	1c3b      	adds	r3, r7, #0
    3df4:	f004 fe40 	bl	8a78 <__aeabi_dmul>
    3df8:	1c06      	adds	r6, r0, #0
    3dfa:	1c0f      	adds	r7, r1, #0
    3dfc:	230f      	movs	r3, #15
    3dfe:	439c      	bics	r4, r3
    3e00:	d100      	bne.n	3e04 <_strtod_r+0x4b4>
    3e02:	e0b7      	b.n	3f74 <_strtod_r+0x624>
    3e04:	239a      	movs	r3, #154	; 0x9a
    3e06:	005b      	lsls	r3, r3, #1
    3e08:	429c      	cmp	r4, r3
    3e0a:	dd0e      	ble.n	3e2a <_strtod_r+0x4da>
    3e0c:	2400      	movs	r4, #0
    3e0e:	9407      	str	r4, [sp, #28]
    3e10:	9409      	str	r4, [sp, #36]	; 0x24
    3e12:	9410      	str	r4, [sp, #64]	; 0x40
    3e14:	940e      	str	r4, [sp, #56]	; 0x38
    3e16:	9d08      	ldr	r5, [sp, #32]
    3e18:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3e1a:	2322      	movs	r3, #34	; 0x22
    3e1c:	2600      	movs	r6, #0
    3e1e:	602b      	str	r3, [r5, #0]
    3e20:	4f49      	ldr	r7, [pc, #292]	; (3f48 <_strtod_r+0x5f8>)
    3e22:	42b4      	cmp	r4, r6
    3e24:	d000      	beq.n	3e28 <_strtod_r+0x4d8>
    3e26:	e375      	b.n	4514 <_strtod_r+0xbc4>
    3e28:	e388      	b.n	453c <_strtod_r+0xbec>
    3e2a:	1124      	asrs	r4, r4, #4
    3e2c:	1c30      	adds	r0, r6, #0
    3e2e:	1c39      	adds	r1, r7, #0
    3e30:	2500      	movs	r5, #0
    3e32:	2c01      	cmp	r4, #1
    3e34:	dd0b      	ble.n	3e4e <_strtod_r+0x4fe>
    3e36:	07e2      	lsls	r2, r4, #31
    3e38:	d506      	bpl.n	3e48 <_strtod_r+0x4f8>
    3e3a:	4b48      	ldr	r3, [pc, #288]	; (3f5c <_strtod_r+0x60c>)
    3e3c:	00ea      	lsls	r2, r5, #3
    3e3e:	18d3      	adds	r3, r2, r3
    3e40:	681a      	ldr	r2, [r3, #0]
    3e42:	685b      	ldr	r3, [r3, #4]
    3e44:	f004 fe18 	bl	8a78 <__aeabi_dmul>
    3e48:	3501      	adds	r5, #1
    3e4a:	1064      	asrs	r4, r4, #1
    3e4c:	e7f1      	b.n	3e32 <_strtod_r+0x4e2>
    3e4e:	4b44      	ldr	r3, [pc, #272]	; (3f60 <_strtod_r+0x610>)
    3e50:	00ed      	lsls	r5, r5, #3
    3e52:	18cf      	adds	r7, r1, r3
    3e54:	4b41      	ldr	r3, [pc, #260]	; (3f5c <_strtod_r+0x60c>)
    3e56:	1c06      	adds	r6, r0, #0
    3e58:	195d      	adds	r5, r3, r5
    3e5a:	1c32      	adds	r2, r6, #0
    3e5c:	1c3b      	adds	r3, r7, #0
    3e5e:	6828      	ldr	r0, [r5, #0]
    3e60:	6869      	ldr	r1, [r5, #4]
    3e62:	f004 fe09 	bl	8a78 <__aeabi_dmul>
    3e66:	4b38      	ldr	r3, [pc, #224]	; (3f48 <_strtod_r+0x5f8>)
    3e68:	1c0f      	adds	r7, r1, #0
    3e6a:	400b      	ands	r3, r1
    3e6c:	493d      	ldr	r1, [pc, #244]	; (3f64 <_strtod_r+0x614>)
    3e6e:	1c06      	adds	r6, r0, #0
    3e70:	428b      	cmp	r3, r1
    3e72:	d8cb      	bhi.n	3e0c <_strtod_r+0x4bc>
    3e74:	493c      	ldr	r1, [pc, #240]	; (3f68 <_strtod_r+0x618>)
    3e76:	428b      	cmp	r3, r1
    3e78:	d903      	bls.n	3e82 <_strtod_r+0x532>
    3e7a:	2301      	movs	r3, #1
    3e7c:	4f3b      	ldr	r7, [pc, #236]	; (3f6c <_strtod_r+0x61c>)
    3e7e:	425e      	negs	r6, r3
    3e80:	e002      	b.n	3e88 <_strtod_r+0x538>
    3e82:	25d4      	movs	r5, #212	; 0xd4
    3e84:	04ad      	lsls	r5, r5, #18
    3e86:	197f      	adds	r7, r7, r5
    3e88:	2400      	movs	r4, #0
    3e8a:	940b      	str	r4, [sp, #44]	; 0x2c
    3e8c:	e074      	b.n	3f78 <_strtod_r+0x628>
    3e8e:	2c00      	cmp	r4, #0
    3e90:	d070      	beq.n	3f74 <_strtod_r+0x624>
    3e92:	4264      	negs	r4, r4
    3e94:	230f      	movs	r3, #15
    3e96:	4023      	ands	r3, r4
    3e98:	d00a      	beq.n	3eb0 <_strtod_r+0x560>
    3e9a:	4a2f      	ldr	r2, [pc, #188]	; (3f58 <_strtod_r+0x608>)
    3e9c:	00db      	lsls	r3, r3, #3
    3e9e:	18d3      	adds	r3, r2, r3
    3ea0:	1c30      	adds	r0, r6, #0
    3ea2:	1c39      	adds	r1, r7, #0
    3ea4:	681a      	ldr	r2, [r3, #0]
    3ea6:	685b      	ldr	r3, [r3, #4]
    3ea8:	f004 f97c 	bl	81a4 <__aeabi_ddiv>
    3eac:	1c06      	adds	r6, r0, #0
    3eae:	1c0f      	adds	r7, r1, #0
    3eb0:	1124      	asrs	r4, r4, #4
    3eb2:	d05f      	beq.n	3f74 <_strtod_r+0x624>
    3eb4:	2c1f      	cmp	r4, #31
    3eb6:	dd05      	ble.n	3ec4 <_strtod_r+0x574>
    3eb8:	2500      	movs	r5, #0
    3eba:	9507      	str	r5, [sp, #28]
    3ebc:	9509      	str	r5, [sp, #36]	; 0x24
    3ebe:	9510      	str	r5, [sp, #64]	; 0x40
    3ec0:	950e      	str	r5, [sp, #56]	; 0x38
    3ec2:	e121      	b.n	4108 <_strtod_r+0x7b8>
    3ec4:	06e3      	lsls	r3, r4, #27
    3ec6:	256a      	movs	r5, #106	; 0x6a
    3ec8:	17db      	asrs	r3, r3, #31
    3eca:	401d      	ands	r5, r3
    3ecc:	950b      	str	r5, [sp, #44]	; 0x2c
    3ece:	4d28      	ldr	r5, [pc, #160]	; (3f70 <_strtod_r+0x620>)
    3ed0:	1c30      	adds	r0, r6, #0
    3ed2:	1c39      	adds	r1, r7, #0
    3ed4:	2c00      	cmp	r4, #0
    3ed6:	dd08      	ble.n	3eea <_strtod_r+0x59a>
    3ed8:	07e2      	lsls	r2, r4, #31
    3eda:	d503      	bpl.n	3ee4 <_strtod_r+0x594>
    3edc:	682a      	ldr	r2, [r5, #0]
    3ede:	686b      	ldr	r3, [r5, #4]
    3ee0:	f004 fdca 	bl	8a78 <__aeabi_dmul>
    3ee4:	1064      	asrs	r4, r4, #1
    3ee6:	3508      	adds	r5, #8
    3ee8:	e7f4      	b.n	3ed4 <_strtod_r+0x584>
    3eea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3eec:	1c06      	adds	r6, r0, #0
    3eee:	1c0f      	adds	r7, r1, #0
    3ef0:	2c00      	cmp	r4, #0
    3ef2:	d017      	beq.n	3f24 <_strtod_r+0x5d4>
    3ef4:	004b      	lsls	r3, r1, #1
    3ef6:	0d5b      	lsrs	r3, r3, #21
    3ef8:	216b      	movs	r1, #107	; 0x6b
    3efa:	1acb      	subs	r3, r1, r3
    3efc:	2b00      	cmp	r3, #0
    3efe:	dd11      	ble.n	3f24 <_strtod_r+0x5d4>
    3f00:	2b1f      	cmp	r3, #31
    3f02:	dd0b      	ble.n	3f1c <_strtod_r+0x5cc>
    3f04:	2600      	movs	r6, #0
    3f06:	2b34      	cmp	r3, #52	; 0x34
    3f08:	dd02      	ble.n	3f10 <_strtod_r+0x5c0>
    3f0a:	23dc      	movs	r3, #220	; 0xdc
    3f0c:	049f      	lsls	r7, r3, #18
    3f0e:	e009      	b.n	3f24 <_strtod_r+0x5d4>
    3f10:	2101      	movs	r1, #1
    3f12:	3b20      	subs	r3, #32
    3f14:	4249      	negs	r1, r1
    3f16:	4099      	lsls	r1, r3
    3f18:	400f      	ands	r7, r1
    3f1a:	e003      	b.n	3f24 <_strtod_r+0x5d4>
    3f1c:	2201      	movs	r2, #1
    3f1e:	4252      	negs	r2, r2
    3f20:	409a      	lsls	r2, r3
    3f22:	4016      	ands	r6, r2
    3f24:	1c30      	adds	r0, r6, #0
    3f26:	1c39      	adds	r1, r7, #0
    3f28:	4b04      	ldr	r3, [pc, #16]	; (3f3c <_strtod_r+0x5ec>)
    3f2a:	4a03      	ldr	r2, [pc, #12]	; (3f38 <_strtod_r+0x5e8>)
    3f2c:	f003 fda6 	bl	7a7c <__aeabi_dcmpeq>
    3f30:	2800      	cmp	r0, #0
    3f32:	d1c1      	bne.n	3eb8 <_strtod_r+0x568>
    3f34:	e020      	b.n	3f78 <_strtod_r+0x628>
    3f36:	46c0      	nop			; (mov r8, r8)
	...
    3f40:	0000a91e 	.word	0x0000a91e
    3f44:	0000aa51 	.word	0x0000aa51
    3f48:	7ff00000 	.word	0x7ff00000
    3f4c:	0000a926 	.word	0x0000a926
    3f50:	0000a8f4 	.word	0x0000a8f4
    3f54:	fff80000 	.word	0xfff80000
    3f58:	0000aac8 	.word	0x0000aac8
    3f5c:	0000ab90 	.word	0x0000ab90
    3f60:	fcb00000 	.word	0xfcb00000
    3f64:	7ca00000 	.word	0x7ca00000
    3f68:	7c900000 	.word	0x7c900000
    3f6c:	7fefffff 	.word	0x7fefffff
    3f70:	0000a8b8 	.word	0x0000a8b8
    3f74:	2500      	movs	r5, #0
    3f76:	950b      	str	r5, [sp, #44]	; 0x2c
    3f78:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3f7a:	9808      	ldr	r0, [sp, #32]
    3f7c:	9400      	str	r4, [sp, #0]
    3f7e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3f80:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3f82:	9b07      	ldr	r3, [sp, #28]
    3f84:	f002 ff57 	bl	6e36 <__s2b>
    3f88:	9010      	str	r0, [sp, #64]	; 0x40
    3f8a:	2800      	cmp	r0, #0
    3f8c:	d100      	bne.n	3f90 <_strtod_r+0x640>
    3f8e:	e73d      	b.n	3e0c <_strtod_r+0x4bc>
    3f90:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3f92:	2400      	movs	r4, #0
    3f94:	426b      	negs	r3, r5
    3f96:	17ea      	asrs	r2, r5, #31
    3f98:	4013      	ands	r3, r2
    3f9a:	9317      	str	r3, [sp, #92]	; 0x5c
    3f9c:	9407      	str	r4, [sp, #28]
    3f9e:	9409      	str	r4, [sp, #36]	; 0x24
    3fa0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3fa2:	9808      	ldr	r0, [sp, #32]
    3fa4:	686d      	ldr	r5, [r5, #4]
    3fa6:	1c29      	adds	r1, r5, #0
    3fa8:	9506      	str	r5, [sp, #24]
    3faa:	f002 feb5 	bl	6d18 <_Balloc>
    3fae:	900e      	str	r0, [sp, #56]	; 0x38
    3fb0:	2800      	cmp	r0, #0
    3fb2:	d100      	bne.n	3fb6 <_strtod_r+0x666>
    3fb4:	e72f      	b.n	3e16 <_strtod_r+0x4c6>
    3fb6:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fb8:	9910      	ldr	r1, [sp, #64]	; 0x40
    3fba:	6900      	ldr	r0, [r0, #16]
    3fbc:	310c      	adds	r1, #12
    3fbe:	1c02      	adds	r2, r0, #0
    3fc0:	980e      	ldr	r0, [sp, #56]	; 0x38
    3fc2:	3202      	adds	r2, #2
    3fc4:	0092      	lsls	r2, r2, #2
    3fc6:	300c      	adds	r0, #12
    3fc8:	f7ff fb80 	bl	36cc <memcpy>
    3fcc:	ab1d      	add	r3, sp, #116	; 0x74
    3fce:	9300      	str	r3, [sp, #0]
    3fd0:	ab1e      	add	r3, sp, #120	; 0x78
    3fd2:	9301      	str	r3, [sp, #4]
    3fd4:	9808      	ldr	r0, [sp, #32]
    3fd6:	1c32      	adds	r2, r6, #0
    3fd8:	1c3b      	adds	r3, r7, #0
    3fda:	9612      	str	r6, [sp, #72]	; 0x48
    3fdc:	9713      	str	r7, [sp, #76]	; 0x4c
    3fde:	f003 f9e5 	bl	73ac <__d2b>
    3fe2:	901c      	str	r0, [sp, #112]	; 0x70
    3fe4:	2800      	cmp	r0, #0
    3fe6:	d100      	bne.n	3fea <_strtod_r+0x69a>
    3fe8:	e715      	b.n	3e16 <_strtod_r+0x4c6>
    3fea:	9808      	ldr	r0, [sp, #32]
    3fec:	2101      	movs	r1, #1
    3fee:	f002 ffab 	bl	6f48 <__i2b>
    3ff2:	9009      	str	r0, [sp, #36]	; 0x24
    3ff4:	2800      	cmp	r0, #0
    3ff6:	d100      	bne.n	3ffa <_strtod_r+0x6aa>
    3ff8:	e70d      	b.n	3e16 <_strtod_r+0x4c6>
    3ffa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3ffc:	2400      	movs	r4, #0
    3ffe:	940d      	str	r4, [sp, #52]	; 0x34
    4000:	42ac      	cmp	r4, r5
    4002:	da00      	bge.n	4006 <_strtod_r+0x6b6>
    4004:	950d      	str	r5, [sp, #52]	; 0x34
    4006:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4008:	2b00      	cmp	r3, #0
    400a:	da00      	bge.n	400e <_strtod_r+0x6be>
    400c:	e086      	b.n	411c <_strtod_r+0x7cc>
    400e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4010:	990d      	ldr	r1, [sp, #52]	; 0x34
    4012:	18ec      	adds	r4, r5, r3
    4014:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4016:	981e      	ldr	r0, [sp, #120]	; 0x78
    4018:	1b5b      	subs	r3, r3, r5
    401a:	2536      	movs	r5, #54	; 0x36
    401c:	181a      	adds	r2, r3, r0
    401e:	1a2d      	subs	r5, r5, r0
    4020:	48c7      	ldr	r0, [pc, #796]	; (4340 <_strtod_r+0x9f0>)
    4022:	2301      	movs	r3, #1
    4024:	4282      	cmp	r2, r0
    4026:	db00      	blt.n	402a <_strtod_r+0x6da>
    4028:	e082      	b.n	4130 <_strtod_r+0x7e0>
    402a:	1a80      	subs	r0, r0, r2
    402c:	1a2d      	subs	r5, r5, r0
    402e:	281f      	cmp	r0, #31
    4030:	dc78      	bgt.n	4124 <_strtod_r+0x7d4>
    4032:	4083      	lsls	r3, r0
    4034:	2000      	movs	r0, #0
    4036:	9318      	str	r3, [sp, #96]	; 0x60
    4038:	9011      	str	r0, [sp, #68]	; 0x44
    403a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    403c:	1963      	adds	r3, r4, r5
    403e:	194d      	adds	r5, r1, r5
    4040:	930c      	str	r3, [sp, #48]	; 0x30
    4042:	182d      	adds	r5, r5, r0
    4044:	42a3      	cmp	r3, r4
    4046:	dd00      	ble.n	404a <_strtod_r+0x6fa>
    4048:	1c23      	adds	r3, r4, #0
    404a:	42ab      	cmp	r3, r5
    404c:	dd00      	ble.n	4050 <_strtod_r+0x700>
    404e:	1c2b      	adds	r3, r5, #0
    4050:	2b00      	cmp	r3, #0
    4052:	dd04      	ble.n	405e <_strtod_r+0x70e>
    4054:	990c      	ldr	r1, [sp, #48]	; 0x30
    4056:	1aed      	subs	r5, r5, r3
    4058:	1ac9      	subs	r1, r1, r3
    405a:	910c      	str	r1, [sp, #48]	; 0x30
    405c:	1ae4      	subs	r4, r4, r3
    405e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4060:	2a00      	cmp	r2, #0
    4062:	d169      	bne.n	4138 <_strtod_r+0x7e8>
    4064:	980c      	ldr	r0, [sp, #48]	; 0x30
    4066:	2800      	cmp	r0, #0
    4068:	dc7e      	bgt.n	4168 <_strtod_r+0x818>
    406a:	990d      	ldr	r1, [sp, #52]	; 0x34
    406c:	2900      	cmp	r1, #0
    406e:	d000      	beq.n	4072 <_strtod_r+0x722>
    4070:	e084      	b.n	417c <_strtod_r+0x82c>
    4072:	2d00      	cmp	r5, #0
    4074:	dd00      	ble.n	4078 <_strtod_r+0x728>
    4076:	e08b      	b.n	4190 <_strtod_r+0x840>
    4078:	2c00      	cmp	r4, #0
    407a:	dd00      	ble.n	407e <_strtod_r+0x72e>
    407c:	e092      	b.n	41a4 <_strtod_r+0x854>
    407e:	9808      	ldr	r0, [sp, #32]
    4080:	991c      	ldr	r1, [sp, #112]	; 0x70
    4082:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4084:	f003 f8b7 	bl	71f6 <__mdiff>
    4088:	9007      	str	r0, [sp, #28]
    408a:	2800      	cmp	r0, #0
    408c:	d100      	bne.n	4090 <_strtod_r+0x740>
    408e:	e6c2      	b.n	3e16 <_strtod_r+0x4c6>
    4090:	68c4      	ldr	r4, [r0, #12]
    4092:	2500      	movs	r5, #0
    4094:	60c5      	str	r5, [r0, #12]
    4096:	9909      	ldr	r1, [sp, #36]	; 0x24
    4098:	940f      	str	r4, [sp, #60]	; 0x3c
    409a:	f003 f891 	bl	71c0 <__mcmp>
    409e:	42a8      	cmp	r0, r5
    40a0:	db00      	blt.n	40a4 <_strtod_r+0x754>
    40a2:	e08e      	b.n	41c2 <_strtod_r+0x872>
    40a4:	42ac      	cmp	r4, r5
    40a6:	d000      	beq.n	40aa <_strtod_r+0x75a>
    40a8:	e21f      	b.n	44ea <_strtod_r+0xb9a>
    40aa:	42ae      	cmp	r6, r5
    40ac:	d000      	beq.n	40b0 <_strtod_r+0x760>
    40ae:	e21c      	b.n	44ea <_strtod_r+0xb9a>
    40b0:	033b      	lsls	r3, r7, #12
    40b2:	42ab      	cmp	r3, r5
    40b4:	d000      	beq.n	40b8 <_strtod_r+0x768>
    40b6:	e218      	b.n	44ea <_strtod_r+0xb9a>
    40b8:	4aa2      	ldr	r2, [pc, #648]	; (4344 <_strtod_r+0x9f4>)
    40ba:	23d6      	movs	r3, #214	; 0xd6
    40bc:	403a      	ands	r2, r7
    40be:	04db      	lsls	r3, r3, #19
    40c0:	429a      	cmp	r2, r3
    40c2:	d800      	bhi.n	40c6 <_strtod_r+0x776>
    40c4:	e211      	b.n	44ea <_strtod_r+0xb9a>
    40c6:	9807      	ldr	r0, [sp, #28]
    40c8:	6940      	ldr	r0, [r0, #20]
    40ca:	42a8      	cmp	r0, r5
    40cc:	d074      	beq.n	41b8 <_strtod_r+0x868>
    40ce:	9907      	ldr	r1, [sp, #28]
    40d0:	9808      	ldr	r0, [sp, #32]
    40d2:	2201      	movs	r2, #1
    40d4:	f003 f822 	bl	711c <__lshift>
    40d8:	9909      	ldr	r1, [sp, #36]	; 0x24
    40da:	9007      	str	r0, [sp, #28]
    40dc:	f003 f870 	bl	71c0 <__mcmp>
    40e0:	2800      	cmp	r0, #0
    40e2:	dc00      	bgt.n	40e6 <_strtod_r+0x796>
    40e4:	e201      	b.n	44ea <_strtod_r+0xb9a>
    40e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    40e8:	4b96      	ldr	r3, [pc, #600]	; (4344 <_strtod_r+0x9f4>)
    40ea:	2c00      	cmp	r4, #0
    40ec:	d100      	bne.n	40f0 <_strtod_r+0x7a0>
    40ee:	e099      	b.n	4224 <_strtod_r+0x8d4>
    40f0:	1c1a      	adds	r2, r3, #0
    40f2:	21d6      	movs	r1, #214	; 0xd6
    40f4:	403a      	ands	r2, r7
    40f6:	04c9      	lsls	r1, r1, #19
    40f8:	428a      	cmp	r2, r1
    40fa:	d900      	bls.n	40fe <_strtod_r+0x7ae>
    40fc:	e092      	b.n	4224 <_strtod_r+0x8d4>
    40fe:	23dc      	movs	r3, #220	; 0xdc
    4100:	049b      	lsls	r3, r3, #18
    4102:	429a      	cmp	r2, r3
    4104:	d900      	bls.n	4108 <_strtod_r+0x7b8>
    4106:	e1f3      	b.n	44f0 <_strtod_r+0xba0>
    4108:	9d08      	ldr	r5, [sp, #32]
    410a:	9c10      	ldr	r4, [sp, #64]	; 0x40
    410c:	2322      	movs	r3, #34	; 0x22
    410e:	4f83      	ldr	r7, [pc, #524]	; (431c <_strtod_r+0x9cc>)
    4110:	4e81      	ldr	r6, [pc, #516]	; (4318 <_strtod_r+0x9c8>)
    4112:	602b      	str	r3, [r5, #0]
    4114:	2c00      	cmp	r4, #0
    4116:	d000      	beq.n	411a <_strtod_r+0x7ca>
    4118:	e1fc      	b.n	4514 <_strtod_r+0xbc4>
    411a:	e20f      	b.n	453c <_strtod_r+0xbec>
    411c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    411e:	1ae1      	subs	r1, r4, r3
    4120:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    4122:	e777      	b.n	4014 <_strtod_r+0x6c4>
    4124:	4888      	ldr	r0, [pc, #544]	; (4348 <_strtod_r+0x9f8>)
    4126:	1a82      	subs	r2, r0, r2
    4128:	1c18      	adds	r0, r3, #0
    412a:	4090      	lsls	r0, r2
    412c:	9011      	str	r0, [sp, #68]	; 0x44
    412e:	e001      	b.n	4134 <_strtod_r+0x7e4>
    4130:	2200      	movs	r2, #0
    4132:	9211      	str	r2, [sp, #68]	; 0x44
    4134:	9318      	str	r3, [sp, #96]	; 0x60
    4136:	e780      	b.n	403a <_strtod_r+0x6ea>
    4138:	9808      	ldr	r0, [sp, #32]
    413a:	9909      	ldr	r1, [sp, #36]	; 0x24
    413c:	f002 ff9c 	bl	7078 <__pow5mult>
    4140:	9009      	str	r0, [sp, #36]	; 0x24
    4142:	2800      	cmp	r0, #0
    4144:	d100      	bne.n	4148 <_strtod_r+0x7f8>
    4146:	e666      	b.n	3e16 <_strtod_r+0x4c6>
    4148:	9808      	ldr	r0, [sp, #32]
    414a:	9909      	ldr	r1, [sp, #36]	; 0x24
    414c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    414e:	f002 ff04 	bl	6f5a <__multiply>
    4152:	900f      	str	r0, [sp, #60]	; 0x3c
    4154:	2800      	cmp	r0, #0
    4156:	d100      	bne.n	415a <_strtod_r+0x80a>
    4158:	e65d      	b.n	3e16 <_strtod_r+0x4c6>
    415a:	9808      	ldr	r0, [sp, #32]
    415c:	991c      	ldr	r1, [sp, #112]	; 0x70
    415e:	f002 fe13 	bl	6d88 <_Bfree>
    4162:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4164:	931c      	str	r3, [sp, #112]	; 0x70
    4166:	e77d      	b.n	4064 <_strtod_r+0x714>
    4168:	9808      	ldr	r0, [sp, #32]
    416a:	991c      	ldr	r1, [sp, #112]	; 0x70
    416c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    416e:	f002 ffd5 	bl	711c <__lshift>
    4172:	901c      	str	r0, [sp, #112]	; 0x70
    4174:	2800      	cmp	r0, #0
    4176:	d000      	beq.n	417a <_strtod_r+0x82a>
    4178:	e777      	b.n	406a <_strtod_r+0x71a>
    417a:	e64c      	b.n	3e16 <_strtod_r+0x4c6>
    417c:	9808      	ldr	r0, [sp, #32]
    417e:	990e      	ldr	r1, [sp, #56]	; 0x38
    4180:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4182:	f002 ff79 	bl	7078 <__pow5mult>
    4186:	900e      	str	r0, [sp, #56]	; 0x38
    4188:	2800      	cmp	r0, #0
    418a:	d000      	beq.n	418e <_strtod_r+0x83e>
    418c:	e771      	b.n	4072 <_strtod_r+0x722>
    418e:	e642      	b.n	3e16 <_strtod_r+0x4c6>
    4190:	9808      	ldr	r0, [sp, #32]
    4192:	990e      	ldr	r1, [sp, #56]	; 0x38
    4194:	1c2a      	adds	r2, r5, #0
    4196:	f002 ffc1 	bl	711c <__lshift>
    419a:	900e      	str	r0, [sp, #56]	; 0x38
    419c:	2800      	cmp	r0, #0
    419e:	d000      	beq.n	41a2 <_strtod_r+0x852>
    41a0:	e76a      	b.n	4078 <_strtod_r+0x728>
    41a2:	e638      	b.n	3e16 <_strtod_r+0x4c6>
    41a4:	9808      	ldr	r0, [sp, #32]
    41a6:	9909      	ldr	r1, [sp, #36]	; 0x24
    41a8:	1c22      	adds	r2, r4, #0
    41aa:	f002 ffb7 	bl	711c <__lshift>
    41ae:	9009      	str	r0, [sp, #36]	; 0x24
    41b0:	2800      	cmp	r0, #0
    41b2:	d000      	beq.n	41b6 <_strtod_r+0x866>
    41b4:	e763      	b.n	407e <_strtod_r+0x72e>
    41b6:	e62e      	b.n	3e16 <_strtod_r+0x4c6>
    41b8:	9907      	ldr	r1, [sp, #28]
    41ba:	6909      	ldr	r1, [r1, #16]
    41bc:	2901      	cmp	r1, #1
    41be:	dc86      	bgt.n	40ce <_strtod_r+0x77e>
    41c0:	e193      	b.n	44ea <_strtod_r+0xb9a>
    41c2:	2800      	cmp	r0, #0
    41c4:	d165      	bne.n	4292 <_strtod_r+0x942>
    41c6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    41c8:	033a      	lsls	r2, r7, #12
    41ca:	2c00      	cmp	r4, #0
    41cc:	d025      	beq.n	421a <_strtod_r+0x8ca>
    41ce:	495f      	ldr	r1, [pc, #380]	; (434c <_strtod_r+0x9fc>)
    41d0:	1c3b      	adds	r3, r7, #0
    41d2:	0b12      	lsrs	r2, r2, #12
    41d4:	428a      	cmp	r2, r1
    41d6:	d12e      	bne.n	4236 <_strtod_r+0x8e6>
    41d8:	2101      	movs	r1, #1
    41da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    41dc:	4249      	negs	r1, r1
    41de:	1c30      	adds	r0, r6, #0
    41e0:	1c0a      	adds	r2, r1, #0
    41e2:	2d00      	cmp	r5, #0
    41e4:	d00a      	beq.n	41fc <_strtod_r+0x8ac>
    41e6:	4c57      	ldr	r4, [pc, #348]	; (4344 <_strtod_r+0x9f4>)
    41e8:	25d4      	movs	r5, #212	; 0xd4
    41ea:	403c      	ands	r4, r7
    41ec:	04ed      	lsls	r5, r5, #19
    41ee:	42ac      	cmp	r4, r5
    41f0:	d804      	bhi.n	41fc <_strtod_r+0x8ac>
    41f2:	0d24      	lsrs	r4, r4, #20
    41f4:	226b      	movs	r2, #107	; 0x6b
    41f6:	1b12      	subs	r2, r2, r4
    41f8:	4091      	lsls	r1, r2
    41fa:	1c0a      	adds	r2, r1, #0
    41fc:	4290      	cmp	r0, r2
    41fe:	d11a      	bne.n	4236 <_strtod_r+0x8e6>
    4200:	4a53      	ldr	r2, [pc, #332]	; (4350 <_strtod_r+0xa00>)
    4202:	4293      	cmp	r3, r2
    4204:	d102      	bne.n	420c <_strtod_r+0x8bc>
    4206:	3001      	adds	r0, #1
    4208:	d100      	bne.n	420c <_strtod_r+0x8bc>
    420a:	e604      	b.n	3e16 <_strtod_r+0x4c6>
    420c:	4a4d      	ldr	r2, [pc, #308]	; (4344 <_strtod_r+0x9f4>)
    420e:	2080      	movs	r0, #128	; 0x80
    4210:	4013      	ands	r3, r2
    4212:	0340      	lsls	r0, r0, #13
    4214:	181f      	adds	r7, r3, r0
    4216:	2600      	movs	r6, #0
    4218:	e167      	b.n	44ea <_strtod_r+0xb9a>
    421a:	2a00      	cmp	r2, #0
    421c:	d10b      	bne.n	4236 <_strtod_r+0x8e6>
    421e:	2e00      	cmp	r6, #0
    4220:	d109      	bne.n	4236 <_strtod_r+0x8e6>
    4222:	e760      	b.n	40e6 <_strtod_r+0x796>
    4224:	4d4b      	ldr	r5, [pc, #300]	; (4354 <_strtod_r+0xa04>)
    4226:	4a49      	ldr	r2, [pc, #292]	; (434c <_strtod_r+0x9fc>)
    4228:	403b      	ands	r3, r7
    422a:	195b      	adds	r3, r3, r5
    422c:	1c17      	adds	r7, r2, #0
    422e:	431f      	orrs	r7, r3
    4230:	2301      	movs	r3, #1
    4232:	425e      	negs	r6, r3
    4234:	e159      	b.n	44ea <_strtod_r+0xb9a>
    4236:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4238:	2c00      	cmp	r4, #0
    423a:	d003      	beq.n	4244 <_strtod_r+0x8f4>
    423c:	423c      	tst	r4, r7
    423e:	d100      	bne.n	4242 <_strtod_r+0x8f2>
    4240:	e153      	b.n	44ea <_strtod_r+0xb9a>
    4242:	e003      	b.n	424c <_strtod_r+0x8fc>
    4244:	9d18      	ldr	r5, [sp, #96]	; 0x60
    4246:	4235      	tst	r5, r6
    4248:	d100      	bne.n	424c <_strtod_r+0x8fc>
    424a:	e14e      	b.n	44ea <_strtod_r+0xb9a>
    424c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    424e:	1c30      	adds	r0, r6, #0
    4250:	1c39      	adds	r1, r7, #0
    4252:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4254:	2c00      	cmp	r4, #0
    4256:	d00a      	beq.n	426e <_strtod_r+0x91e>
    4258:	f7ff fb64 	bl	3924 <sulp>
    425c:	1c02      	adds	r2, r0, #0
    425e:	1c0b      	adds	r3, r1, #0
    4260:	9812      	ldr	r0, [sp, #72]	; 0x48
    4262:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4264:	f003 fc7c 	bl	7b60 <__aeabi_dadd>
    4268:	1c06      	adds	r6, r0, #0
    426a:	1c0f      	adds	r7, r1, #0
    426c:	e13d      	b.n	44ea <_strtod_r+0xb9a>
    426e:	f7ff fb59 	bl	3924 <sulp>
    4272:	1c02      	adds	r2, r0, #0
    4274:	1c0b      	adds	r3, r1, #0
    4276:	9812      	ldr	r0, [sp, #72]	; 0x48
    4278:	9913      	ldr	r1, [sp, #76]	; 0x4c
    427a:	f004 fe8d 	bl	8f98 <__aeabi_dsub>
    427e:	4b27      	ldr	r3, [pc, #156]	; (431c <_strtod_r+0x9cc>)
    4280:	4a25      	ldr	r2, [pc, #148]	; (4318 <_strtod_r+0x9c8>)
    4282:	1c06      	adds	r6, r0, #0
    4284:	1c0f      	adds	r7, r1, #0
    4286:	f003 fbf9 	bl	7a7c <__aeabi_dcmpeq>
    428a:	2800      	cmp	r0, #0
    428c:	d000      	beq.n	4290 <_strtod_r+0x940>
    428e:	e73b      	b.n	4108 <_strtod_r+0x7b8>
    4290:	e12b      	b.n	44ea <_strtod_r+0xb9a>
    4292:	9807      	ldr	r0, [sp, #28]
    4294:	9909      	ldr	r1, [sp, #36]	; 0x24
    4296:	f003 f8e1 	bl	745c <__ratio>
    429a:	4a21      	ldr	r2, [pc, #132]	; (4320 <_strtod_r+0x9d0>)
    429c:	4b21      	ldr	r3, [pc, #132]	; (4324 <_strtod_r+0x9d4>)
    429e:	1c04      	adds	r4, r0, #0
    42a0:	1c0d      	adds	r5, r1, #0
    42a2:	f003 fbfb 	bl	7a9c <__aeabi_dcmple>
    42a6:	2800      	cmp	r0, #0
    42a8:	d05a      	beq.n	4360 <_strtod_r+0xa10>
    42aa:	980f      	ldr	r0, [sp, #60]	; 0x3c
    42ac:	2800      	cmp	r0, #0
    42ae:	d006      	beq.n	42be <_strtod_r+0x96e>
    42b0:	4a29      	ldr	r2, [pc, #164]	; (4358 <_strtod_r+0xa08>)
    42b2:	2100      	movs	r1, #0
    42b4:	4c1c      	ldr	r4, [pc, #112]	; (4328 <_strtod_r+0x9d8>)
    42b6:	4d1d      	ldr	r5, [pc, #116]	; (432c <_strtod_r+0x9dc>)
    42b8:	910c      	str	r1, [sp, #48]	; 0x30
    42ba:	920d      	str	r2, [sp, #52]	; 0x34
    42bc:	e061      	b.n	4382 <_strtod_r+0xa32>
    42be:	2e00      	cmp	r6, #0
    42c0:	d102      	bne.n	42c8 <_strtod_r+0x978>
    42c2:	033b      	lsls	r3, r7, #12
    42c4:	d105      	bne.n	42d2 <_strtod_r+0x982>
    42c6:	e00b      	b.n	42e0 <_strtod_r+0x990>
    42c8:	2e01      	cmp	r6, #1
    42ca:	d102      	bne.n	42d2 <_strtod_r+0x982>
    42cc:	2f00      	cmp	r7, #0
    42ce:	d100      	bne.n	42d2 <_strtod_r+0x982>
    42d0:	e71a      	b.n	4108 <_strtod_r+0x7b8>
    42d2:	4821      	ldr	r0, [pc, #132]	; (4358 <_strtod_r+0xa08>)
    42d4:	2300      	movs	r3, #0
    42d6:	4c16      	ldr	r4, [pc, #88]	; (4330 <_strtod_r+0x9e0>)
    42d8:	4d16      	ldr	r5, [pc, #88]	; (4334 <_strtod_r+0x9e4>)
    42da:	930c      	str	r3, [sp, #48]	; 0x30
    42dc:	900d      	str	r0, [sp, #52]	; 0x34
    42de:	e050      	b.n	4382 <_strtod_r+0xa32>
    42e0:	1c20      	adds	r0, r4, #0
    42e2:	1c29      	adds	r1, r5, #0
    42e4:	4a10      	ldr	r2, [pc, #64]	; (4328 <_strtod_r+0x9d8>)
    42e6:	4b11      	ldr	r3, [pc, #68]	; (432c <_strtod_r+0x9dc>)
    42e8:	f003 fbce 	bl	7a88 <__aeabi_dcmplt>
    42ec:	2800      	cmp	r0, #0
    42ee:	d108      	bne.n	4302 <_strtod_r+0x9b2>
    42f0:	1c20      	adds	r0, r4, #0
    42f2:	1c29      	adds	r1, r5, #0
    42f4:	4a10      	ldr	r2, [pc, #64]	; (4338 <_strtod_r+0x9e8>)
    42f6:	4b11      	ldr	r3, [pc, #68]	; (433c <_strtod_r+0x9ec>)
    42f8:	f004 fbbe 	bl	8a78 <__aeabi_dmul>
    42fc:	900c      	str	r0, [sp, #48]	; 0x30
    42fe:	910d      	str	r1, [sp, #52]	; 0x34
    4300:	e003      	b.n	430a <_strtod_r+0x9ba>
    4302:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4304:	4d15      	ldr	r5, [pc, #84]	; (435c <_strtod_r+0xa0c>)
    4306:	940c      	str	r4, [sp, #48]	; 0x30
    4308:	950d      	str	r5, [sp, #52]	; 0x34
    430a:	980d      	ldr	r0, [sp, #52]	; 0x34
    430c:	2180      	movs	r1, #128	; 0x80
    430e:	0609      	lsls	r1, r1, #24
    4310:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4312:	1845      	adds	r5, r0, r1
    4314:	e035      	b.n	4382 <_strtod_r+0xa32>
    4316:	46c0      	nop			; (mov r8, r8)
	...
    4324:	40000000 	.word	0x40000000
    4328:	00000000 	.word	0x00000000
    432c:	3ff00000 	.word	0x3ff00000
    4330:	00000000 	.word	0x00000000
    4334:	bff00000 	.word	0xbff00000
    4338:	00000000 	.word	0x00000000
    433c:	3fe00000 	.word	0x3fe00000
    4340:	fffffc03 	.word	0xfffffc03
    4344:	7ff00000 	.word	0x7ff00000
    4348:	fffffbe3 	.word	0xfffffbe3
    434c:	000fffff 	.word	0x000fffff
    4350:	7fefffff 	.word	0x7fefffff
    4354:	fff00000 	.word	0xfff00000
    4358:	3ff00000 	.word	0x3ff00000
    435c:	3fe00000 	.word	0x3fe00000
    4360:	1c20      	adds	r0, r4, #0
    4362:	4b80      	ldr	r3, [pc, #512]	; (4564 <_strtod_r+0xc14>)
    4364:	4a7e      	ldr	r2, [pc, #504]	; (4560 <_strtod_r+0xc10>)
    4366:	1c29      	adds	r1, r5, #0
    4368:	f004 fb86 	bl	8a78 <__aeabi_dmul>
    436c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    436e:	900c      	str	r0, [sp, #48]	; 0x30
    4370:	910d      	str	r1, [sp, #52]	; 0x34
    4372:	1c0b      	adds	r3, r1, #0
    4374:	2c00      	cmp	r4, #0
    4376:	d102      	bne.n	437e <_strtod_r+0xa2e>
    4378:	2580      	movs	r5, #128	; 0x80
    437a:	062d      	lsls	r5, r5, #24
    437c:	194b      	adds	r3, r1, r5
    437e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4380:	1c1d      	adds	r5, r3, #0
    4382:	4881      	ldr	r0, [pc, #516]	; (4588 <_strtod_r+0xc38>)
    4384:	4b81      	ldr	r3, [pc, #516]	; (458c <_strtod_r+0xc3c>)
    4386:	4038      	ands	r0, r7
    4388:	9011      	str	r0, [sp, #68]	; 0x44
    438a:	4298      	cmp	r0, r3
    438c:	d12b      	bne.n	43e6 <_strtod_r+0xa96>
    438e:	9912      	ldr	r1, [sp, #72]	; 0x48
    4390:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4392:	9114      	str	r1, [sp, #80]	; 0x50
    4394:	9215      	str	r2, [sp, #84]	; 0x54
    4396:	4a7e      	ldr	r2, [pc, #504]	; (4590 <_strtod_r+0xc40>)
    4398:	1c30      	adds	r0, r6, #0
    439a:	18bf      	adds	r7, r7, r2
    439c:	1c39      	adds	r1, r7, #0
    439e:	f002 ff91 	bl	72c4 <__ulp>
    43a2:	1c02      	adds	r2, r0, #0
    43a4:	1c0b      	adds	r3, r1, #0
    43a6:	1c20      	adds	r0, r4, #0
    43a8:	1c29      	adds	r1, r5, #0
    43aa:	f004 fb65 	bl	8a78 <__aeabi_dmul>
    43ae:	1c02      	adds	r2, r0, #0
    43b0:	1c0b      	adds	r3, r1, #0
    43b2:	1c30      	adds	r0, r6, #0
    43b4:	1c39      	adds	r1, r7, #0
    43b6:	f003 fbd3 	bl	7b60 <__aeabi_dadd>
    43ba:	4a73      	ldr	r2, [pc, #460]	; (4588 <_strtod_r+0xc38>)
    43bc:	4b75      	ldr	r3, [pc, #468]	; (4594 <_strtod_r+0xc44>)
    43be:	1c06      	adds	r6, r0, #0
    43c0:	400a      	ands	r2, r1
    43c2:	429a      	cmp	r2, r3
    43c4:	d90b      	bls.n	43de <_strtod_r+0xa8e>
    43c6:	4b74      	ldr	r3, [pc, #464]	; (4598 <_strtod_r+0xc48>)
    43c8:	9c15      	ldr	r4, [sp, #84]	; 0x54
    43ca:	429c      	cmp	r4, r3
    43cc:	d103      	bne.n	43d6 <_strtod_r+0xa86>
    43ce:	9d14      	ldr	r5, [sp, #80]	; 0x50
    43d0:	3501      	adds	r5, #1
    43d2:	d100      	bne.n	43d6 <_strtod_r+0xa86>
    43d4:	e51f      	b.n	3e16 <_strtod_r+0x4c6>
    43d6:	2301      	movs	r3, #1
    43d8:	4f6f      	ldr	r7, [pc, #444]	; (4598 <_strtod_r+0xc48>)
    43da:	425e      	negs	r6, r3
    43dc:	e074      	b.n	44c8 <_strtod_r+0xb78>
    43de:	20d4      	movs	r0, #212	; 0xd4
    43e0:	0480      	lsls	r0, r0, #18
    43e2:	180f      	adds	r7, r1, r0
    43e4:	e03a      	b.n	445c <_strtod_r+0xb0c>
    43e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    43e8:	2900      	cmp	r1, #0
    43ea:	d025      	beq.n	4438 <_strtod_r+0xae8>
    43ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
    43ee:	23d4      	movs	r3, #212	; 0xd4
    43f0:	04db      	lsls	r3, r3, #19
    43f2:	429a      	cmp	r2, r3
    43f4:	d820      	bhi.n	4438 <_strtod_r+0xae8>
    43f6:	980c      	ldr	r0, [sp, #48]	; 0x30
    43f8:	990d      	ldr	r1, [sp, #52]	; 0x34
    43fa:	4a5b      	ldr	r2, [pc, #364]	; (4568 <_strtod_r+0xc18>)
    43fc:	4b5b      	ldr	r3, [pc, #364]	; (456c <_strtod_r+0xc1c>)
    43fe:	f003 fb4d 	bl	7a9c <__aeabi_dcmple>
    4402:	2800      	cmp	r0, #0
    4404:	d013      	beq.n	442e <_strtod_r+0xade>
    4406:	980c      	ldr	r0, [sp, #48]	; 0x30
    4408:	990d      	ldr	r1, [sp, #52]	; 0x34
    440a:	f003 fb89 	bl	7b20 <__aeabi_d2uiz>
    440e:	2800      	cmp	r0, #0
    4410:	d100      	bne.n	4414 <_strtod_r+0xac4>
    4412:	2001      	movs	r0, #1
    4414:	f005 f966 	bl	96e4 <__aeabi_ui2d>
    4418:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    441a:	900c      	str	r0, [sp, #48]	; 0x30
    441c:	910d      	str	r1, [sp, #52]	; 0x34
    441e:	1c0b      	adds	r3, r1, #0
    4420:	2c00      	cmp	r4, #0
    4422:	d102      	bne.n	442a <_strtod_r+0xada>
    4424:	2580      	movs	r5, #128	; 0x80
    4426:	062d      	lsls	r5, r5, #24
    4428:	194b      	adds	r3, r1, r5
    442a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    442c:	1c1d      	adds	r5, r3, #0
    442e:	20d6      	movs	r0, #214	; 0xd6
    4430:	04c0      	lsls	r0, r0, #19
    4432:	9911      	ldr	r1, [sp, #68]	; 0x44
    4434:	182b      	adds	r3, r5, r0
    4436:	1a5d      	subs	r5, r3, r1
    4438:	9812      	ldr	r0, [sp, #72]	; 0x48
    443a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    443c:	f002 ff42 	bl	72c4 <__ulp>
    4440:	1c02      	adds	r2, r0, #0
    4442:	1c0b      	adds	r3, r1, #0
    4444:	1c20      	adds	r0, r4, #0
    4446:	1c29      	adds	r1, r5, #0
    4448:	f004 fb16 	bl	8a78 <__aeabi_dmul>
    444c:	1c02      	adds	r2, r0, #0
    444e:	1c0b      	adds	r3, r1, #0
    4450:	9812      	ldr	r0, [sp, #72]	; 0x48
    4452:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4454:	f003 fb84 	bl	7b60 <__aeabi_dadd>
    4458:	1c06      	adds	r6, r0, #0
    445a:	1c0f      	adds	r7, r1, #0
    445c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    445e:	9712      	str	r7, [sp, #72]	; 0x48
    4460:	2c00      	cmp	r4, #0
    4462:	d131      	bne.n	44c8 <_strtod_r+0xb78>
    4464:	4b48      	ldr	r3, [pc, #288]	; (4588 <_strtod_r+0xc38>)
    4466:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4468:	403b      	ands	r3, r7
    446a:	429d      	cmp	r5, r3
    446c:	d12c      	bne.n	44c8 <_strtod_r+0xb78>
    446e:	990d      	ldr	r1, [sp, #52]	; 0x34
    4470:	980c      	ldr	r0, [sp, #48]	; 0x30
    4472:	f005 f8c5 	bl	9600 <__aeabi_d2iz>
    4476:	f005 f8f7 	bl	9668 <__aeabi_i2d>
    447a:	1c02      	adds	r2, r0, #0
    447c:	1c0b      	adds	r3, r1, #0
    447e:	980c      	ldr	r0, [sp, #48]	; 0x30
    4480:	990d      	ldr	r1, [sp, #52]	; 0x34
    4482:	f004 fd89 	bl	8f98 <__aeabi_dsub>
    4486:	1c04      	adds	r4, r0, #0
    4488:	980f      	ldr	r0, [sp, #60]	; 0x3c
    448a:	1c0d      	adds	r5, r1, #0
    448c:	2800      	cmp	r0, #0
    448e:	d104      	bne.n	449a <_strtod_r+0xb4a>
    4490:	2e00      	cmp	r6, #0
    4492:	d102      	bne.n	449a <_strtod_r+0xb4a>
    4494:	9912      	ldr	r1, [sp, #72]	; 0x48
    4496:	030b      	lsls	r3, r1, #12
    4498:	d00e      	beq.n	44b8 <_strtod_r+0xb68>
    449a:	1c20      	adds	r0, r4, #0
    449c:	1c29      	adds	r1, r5, #0
    449e:	4a34      	ldr	r2, [pc, #208]	; (4570 <_strtod_r+0xc20>)
    44a0:	4b34      	ldr	r3, [pc, #208]	; (4574 <_strtod_r+0xc24>)
    44a2:	f003 faf1 	bl	7a88 <__aeabi_dcmplt>
    44a6:	2800      	cmp	r0, #0
    44a8:	d134      	bne.n	4514 <_strtod_r+0xbc4>
    44aa:	1c20      	adds	r0, r4, #0
    44ac:	1c29      	adds	r1, r5, #0
    44ae:	4a32      	ldr	r2, [pc, #200]	; (4578 <_strtod_r+0xc28>)
    44b0:	4b32      	ldr	r3, [pc, #200]	; (457c <_strtod_r+0xc2c>)
    44b2:	f003 fafd 	bl	7ab0 <__aeabi_dcmpgt>
    44b6:	e005      	b.n	44c4 <_strtod_r+0xb74>
    44b8:	1c20      	adds	r0, r4, #0
    44ba:	1c29      	adds	r1, r5, #0
    44bc:	4a30      	ldr	r2, [pc, #192]	; (4580 <_strtod_r+0xc30>)
    44be:	4b31      	ldr	r3, [pc, #196]	; (4584 <_strtod_r+0xc34>)
    44c0:	f003 fae2 	bl	7a88 <__aeabi_dcmplt>
    44c4:	2800      	cmp	r0, #0
    44c6:	d125      	bne.n	4514 <_strtod_r+0xbc4>
    44c8:	9808      	ldr	r0, [sp, #32]
    44ca:	991c      	ldr	r1, [sp, #112]	; 0x70
    44cc:	f002 fc5c 	bl	6d88 <_Bfree>
    44d0:	9808      	ldr	r0, [sp, #32]
    44d2:	990e      	ldr	r1, [sp, #56]	; 0x38
    44d4:	f002 fc58 	bl	6d88 <_Bfree>
    44d8:	9808      	ldr	r0, [sp, #32]
    44da:	9909      	ldr	r1, [sp, #36]	; 0x24
    44dc:	f002 fc54 	bl	6d88 <_Bfree>
    44e0:	9808      	ldr	r0, [sp, #32]
    44e2:	9907      	ldr	r1, [sp, #28]
    44e4:	f002 fc50 	bl	6d88 <_Bfree>
    44e8:	e55a      	b.n	3fa0 <_strtod_r+0x650>
    44ea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    44ec:	2c00      	cmp	r4, #0
    44ee:	d011      	beq.n	4514 <_strtod_r+0xbc4>
    44f0:	4d2a      	ldr	r5, [pc, #168]	; (459c <_strtod_r+0xc4c>)
    44f2:	2000      	movs	r0, #0
    44f4:	9014      	str	r0, [sp, #80]	; 0x50
    44f6:	9515      	str	r5, [sp, #84]	; 0x54
    44f8:	1c30      	adds	r0, r6, #0
    44fa:	1c39      	adds	r1, r7, #0
    44fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
    44fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4500:	f004 faba 	bl	8a78 <__aeabi_dmul>
    4504:	1c06      	adds	r6, r0, #0
    4506:	1c0f      	adds	r7, r1, #0
    4508:	d104      	bne.n	4514 <_strtod_r+0xbc4>
    450a:	2800      	cmp	r0, #0
    450c:	d102      	bne.n	4514 <_strtod_r+0xbc4>
    450e:	9c08      	ldr	r4, [sp, #32]
    4510:	2322      	movs	r3, #34	; 0x22
    4512:	6023      	str	r3, [r4, #0]
    4514:	9808      	ldr	r0, [sp, #32]
    4516:	991c      	ldr	r1, [sp, #112]	; 0x70
    4518:	f002 fc36 	bl	6d88 <_Bfree>
    451c:	9808      	ldr	r0, [sp, #32]
    451e:	990e      	ldr	r1, [sp, #56]	; 0x38
    4520:	f002 fc32 	bl	6d88 <_Bfree>
    4524:	9808      	ldr	r0, [sp, #32]
    4526:	9909      	ldr	r1, [sp, #36]	; 0x24
    4528:	f002 fc2e 	bl	6d88 <_Bfree>
    452c:	9808      	ldr	r0, [sp, #32]
    452e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4530:	f002 fc2a 	bl	6d88 <_Bfree>
    4534:	9808      	ldr	r0, [sp, #32]
    4536:	9907      	ldr	r1, [sp, #28]
    4538:	f002 fc26 	bl	6d88 <_Bfree>
    453c:	9d19      	ldr	r5, [sp, #100]	; 0x64
    453e:	2d00      	cmp	r5, #0
    4540:	d001      	beq.n	4546 <_strtod_r+0xbf6>
    4542:	981b      	ldr	r0, [sp, #108]	; 0x6c
    4544:	6028      	str	r0, [r5, #0]
    4546:	9c16      	ldr	r4, [sp, #88]	; 0x58
    4548:	1c32      	adds	r2, r6, #0
    454a:	1c3b      	adds	r3, r7, #0
    454c:	2c00      	cmp	r4, #0
    454e:	d002      	beq.n	4556 <_strtod_r+0xc06>
    4550:	2580      	movs	r5, #128	; 0x80
    4552:	062d      	lsls	r5, r5, #24
    4554:	197b      	adds	r3, r7, r5
    4556:	1c10      	adds	r0, r2, #0
    4558:	1c19      	adds	r1, r3, #0
    455a:	b021      	add	sp, #132	; 0x84
    455c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    455e:	46c0      	nop			; (mov r8, r8)
    4560:	00000000 	.word	0x00000000
    4564:	3fe00000 	.word	0x3fe00000
    4568:	ffc00000 	.word	0xffc00000
    456c:	41dfffff 	.word	0x41dfffff
    4570:	94a03595 	.word	0x94a03595
    4574:	3fdfffff 	.word	0x3fdfffff
    4578:	35afe535 	.word	0x35afe535
    457c:	3fe00000 	.word	0x3fe00000
    4580:	94a03595 	.word	0x94a03595
    4584:	3fcfffff 	.word	0x3fcfffff
    4588:	7ff00000 	.word	0x7ff00000
    458c:	7fe00000 	.word	0x7fe00000
    4590:	fcb00000 	.word	0xfcb00000
    4594:	7c9fffff 	.word	0x7c9fffff
    4598:	7fefffff 	.word	0x7fefffff
    459c:	39500000 	.word	0x39500000

000045a0 <strtod>:
    45a0:	b508      	push	{r3, lr}
    45a2:	1c0a      	adds	r2, r1, #0
    45a4:	4903      	ldr	r1, [pc, #12]	; (45b4 <strtod+0x14>)
    45a6:	1c03      	adds	r3, r0, #0
    45a8:	6808      	ldr	r0, [r1, #0]
    45aa:	1c19      	adds	r1, r3, #0
    45ac:	f7ff f9d0 	bl	3950 <_strtod_r>
    45b0:	bd08      	pop	{r3, pc}
    45b2:	46c0      	nop			; (mov r8, r8)
    45b4:	20000168 	.word	0x20000168

000045b8 <_strtol_r>:
    45b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    45ba:	1c1d      	adds	r5, r3, #0
    45bc:	4b42      	ldr	r3, [pc, #264]	; (46c8 <_strtol_r+0x110>)
    45be:	b087      	sub	sp, #28
    45c0:	681b      	ldr	r3, [r3, #0]
    45c2:	9005      	str	r0, [sp, #20]
    45c4:	9302      	str	r3, [sp, #8]
    45c6:	9103      	str	r1, [sp, #12]
    45c8:	9201      	str	r2, [sp, #4]
    45ca:	1c0b      	adds	r3, r1, #0
    45cc:	781c      	ldrb	r4, [r3, #0]
    45ce:	9f02      	ldr	r7, [sp, #8]
    45d0:	1c5e      	adds	r6, r3, #1
    45d2:	193a      	adds	r2, r7, r4
    45d4:	7851      	ldrb	r1, [r2, #1]
    45d6:	2208      	movs	r2, #8
    45d8:	400a      	ands	r2, r1
    45da:	d001      	beq.n	45e0 <_strtol_r+0x28>
    45dc:	1c33      	adds	r3, r6, #0
    45de:	e7f5      	b.n	45cc <_strtol_r+0x14>
    45e0:	2c2d      	cmp	r4, #45	; 0x2d
    45e2:	d104      	bne.n	45ee <_strtol_r+0x36>
    45e4:	2701      	movs	r7, #1
    45e6:	1c9e      	adds	r6, r3, #2
    45e8:	785c      	ldrb	r4, [r3, #1]
    45ea:	9700      	str	r7, [sp, #0]
    45ec:	e004      	b.n	45f8 <_strtol_r+0x40>
    45ee:	9200      	str	r2, [sp, #0]
    45f0:	2c2b      	cmp	r4, #43	; 0x2b
    45f2:	d101      	bne.n	45f8 <_strtol_r+0x40>
    45f4:	785c      	ldrb	r4, [r3, #1]
    45f6:	1c9e      	adds	r6, r3, #2
    45f8:	2310      	movs	r3, #16
    45fa:	1c2a      	adds	r2, r5, #0
    45fc:	439a      	bics	r2, r3
    45fe:	d111      	bne.n	4624 <_strtol_r+0x6c>
    4600:	2c30      	cmp	r4, #48	; 0x30
    4602:	d108      	bne.n	4616 <_strtol_r+0x5e>
    4604:	7832      	ldrb	r2, [r6, #0]
    4606:	2120      	movs	r1, #32
    4608:	438a      	bics	r2, r1
    460a:	2a58      	cmp	r2, #88	; 0x58
    460c:	d107      	bne.n	461e <_strtol_r+0x66>
    460e:	7874      	ldrb	r4, [r6, #1]
    4610:	1c1d      	adds	r5, r3, #0
    4612:	3602      	adds	r6, #2
    4614:	e006      	b.n	4624 <_strtol_r+0x6c>
    4616:	2d00      	cmp	r5, #0
    4618:	d104      	bne.n	4624 <_strtol_r+0x6c>
    461a:	250a      	movs	r5, #10
    461c:	e002      	b.n	4624 <_strtol_r+0x6c>
    461e:	2d00      	cmp	r5, #0
    4620:	d100      	bne.n	4624 <_strtol_r+0x6c>
    4622:	2508      	movs	r5, #8
    4624:	9f00      	ldr	r7, [sp, #0]
    4626:	1c29      	adds	r1, r5, #0
    4628:	427b      	negs	r3, r7
    462a:	417b      	adcs	r3, r7
    462c:	2780      	movs	r7, #128	; 0x80
    462e:	063f      	lsls	r7, r7, #24
    4630:	1aff      	subs	r7, r7, r3
    4632:	1c38      	adds	r0, r7, #0
    4634:	f003 f9a6 	bl	7984 <__aeabi_uidivmod>
    4638:	1c38      	adds	r0, r7, #0
    463a:	9104      	str	r1, [sp, #16]
    463c:	1c29      	adds	r1, r5, #0
    463e:	f003 f95d 	bl	78fc <__aeabi_uidiv>
    4642:	2300      	movs	r3, #0
    4644:	1c02      	adds	r2, r0, #0
    4646:	1c18      	adds	r0, r3, #0
    4648:	9f02      	ldr	r7, [sp, #8]
    464a:	1939      	adds	r1, r7, r4
    464c:	7849      	ldrb	r1, [r1, #1]
    464e:	074f      	lsls	r7, r1, #29
    4650:	d501      	bpl.n	4656 <_strtol_r+0x9e>
    4652:	3c30      	subs	r4, #48	; 0x30
    4654:	e007      	b.n	4666 <_strtol_r+0xae>
    4656:	2703      	movs	r7, #3
    4658:	400f      	ands	r7, r1
    465a:	d017      	beq.n	468c <_strtol_r+0xd4>
    465c:	2157      	movs	r1, #87	; 0x57
    465e:	2f01      	cmp	r7, #1
    4660:	d100      	bne.n	4664 <_strtol_r+0xac>
    4662:	2137      	movs	r1, #55	; 0x37
    4664:	1a64      	subs	r4, r4, r1
    4666:	42ac      	cmp	r4, r5
    4668:	da10      	bge.n	468c <_strtol_r+0xd4>
    466a:	1c59      	adds	r1, r3, #1
    466c:	d00b      	beq.n	4686 <_strtol_r+0xce>
    466e:	4290      	cmp	r0, r2
    4670:	d807      	bhi.n	4682 <_strtol_r+0xca>
    4672:	d102      	bne.n	467a <_strtol_r+0xc2>
    4674:	9f04      	ldr	r7, [sp, #16]
    4676:	42bc      	cmp	r4, r7
    4678:	dc03      	bgt.n	4682 <_strtol_r+0xca>
    467a:	4368      	muls	r0, r5
    467c:	2301      	movs	r3, #1
    467e:	1820      	adds	r0, r4, r0
    4680:	e001      	b.n	4686 <_strtol_r+0xce>
    4682:	2301      	movs	r3, #1
    4684:	425b      	negs	r3, r3
    4686:	7834      	ldrb	r4, [r6, #0]
    4688:	3601      	adds	r6, #1
    468a:	e7dd      	b.n	4648 <_strtol_r+0x90>
    468c:	9f00      	ldr	r7, [sp, #0]
    468e:	1c59      	adds	r1, r3, #1
    4690:	d10b      	bne.n	46aa <_strtol_r+0xf2>
    4692:	2080      	movs	r0, #128	; 0x80
    4694:	427b      	negs	r3, r7
    4696:	417b      	adcs	r3, r7
    4698:	0600      	lsls	r0, r0, #24
    469a:	9f05      	ldr	r7, [sp, #20]
    469c:	1ac0      	subs	r0, r0, r3
    469e:	2322      	movs	r3, #34	; 0x22
    46a0:	603b      	str	r3, [r7, #0]
    46a2:	9f01      	ldr	r7, [sp, #4]
    46a4:	2f00      	cmp	r7, #0
    46a6:	d109      	bne.n	46bc <_strtol_r+0x104>
    46a8:	e00b      	b.n	46c2 <_strtol_r+0x10a>
    46aa:	2f00      	cmp	r7, #0
    46ac:	d000      	beq.n	46b0 <_strtol_r+0xf8>
    46ae:	4240      	negs	r0, r0
    46b0:	9f01      	ldr	r7, [sp, #4]
    46b2:	2f00      	cmp	r7, #0
    46b4:	d005      	beq.n	46c2 <_strtol_r+0x10a>
    46b6:	9a03      	ldr	r2, [sp, #12]
    46b8:	2b00      	cmp	r3, #0
    46ba:	d000      	beq.n	46be <_strtol_r+0x106>
    46bc:	1e72      	subs	r2, r6, #1
    46be:	9f01      	ldr	r7, [sp, #4]
    46c0:	603a      	str	r2, [r7, #0]
    46c2:	b007      	add	sp, #28
    46c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46c6:	46c0      	nop			; (mov r8, r8)
    46c8:	2000016c 	.word	0x2000016c

000046cc <strtol>:
    46cc:	b538      	push	{r3, r4, r5, lr}
    46ce:	1c13      	adds	r3, r2, #0
    46d0:	4a04      	ldr	r2, [pc, #16]	; (46e4 <strtol+0x18>)
    46d2:	1c05      	adds	r5, r0, #0
    46d4:	1c0c      	adds	r4, r1, #0
    46d6:	6810      	ldr	r0, [r2, #0]
    46d8:	1c29      	adds	r1, r5, #0
    46da:	1c22      	adds	r2, r4, #0
    46dc:	f7ff ff6c 	bl	45b8 <_strtol_r>
    46e0:	bd38      	pop	{r3, r4, r5, pc}
    46e2:	46c0      	nop			; (mov r8, r8)
    46e4:	20000168 	.word	0x20000168

000046e8 <__ssputs_r>:
    46e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    46ea:	688d      	ldr	r5, [r1, #8]
    46ec:	b085      	sub	sp, #20
    46ee:	1c07      	adds	r7, r0, #0
    46f0:	1c0c      	adds	r4, r1, #0
    46f2:	9203      	str	r2, [sp, #12]
    46f4:	9301      	str	r3, [sp, #4]
    46f6:	42ab      	cmp	r3, r5
    46f8:	d345      	bcc.n	4786 <__ssputs_r+0x9e>
    46fa:	2290      	movs	r2, #144	; 0x90
    46fc:	898b      	ldrh	r3, [r1, #12]
    46fe:	00d2      	lsls	r2, r2, #3
    4700:	4213      	tst	r3, r2
    4702:	d03d      	beq.n	4780 <__ssputs_r+0x98>
    4704:	6962      	ldr	r2, [r4, #20]
    4706:	2603      	movs	r6, #3
    4708:	4356      	muls	r6, r2
    470a:	6909      	ldr	r1, [r1, #16]
    470c:	6820      	ldr	r0, [r4, #0]
    470e:	0ff2      	lsrs	r2, r6, #31
    4710:	1a40      	subs	r0, r0, r1
    4712:	1996      	adds	r6, r2, r6
    4714:	9002      	str	r0, [sp, #8]
    4716:	1c02      	adds	r2, r0, #0
    4718:	9801      	ldr	r0, [sp, #4]
    471a:	3201      	adds	r2, #1
    471c:	1812      	adds	r2, r2, r0
    471e:	1076      	asrs	r6, r6, #1
    4720:	4296      	cmp	r6, r2
    4722:	d200      	bcs.n	4726 <__ssputs_r+0x3e>
    4724:	1c16      	adds	r6, r2, #0
    4726:	1c38      	adds	r0, r7, #0
    4728:	055a      	lsls	r2, r3, #21
    472a:	d50f      	bpl.n	474c <__ssputs_r+0x64>
    472c:	1c31      	adds	r1, r6, #0
    472e:	f002 ff47 	bl	75c0 <_malloc_r>
    4732:	1e05      	subs	r5, r0, #0
    4734:	d013      	beq.n	475e <__ssputs_r+0x76>
    4736:	9a02      	ldr	r2, [sp, #8]
    4738:	6921      	ldr	r1, [r4, #16]
    473a:	f7fe ffc7 	bl	36cc <memcpy>
    473e:	89a2      	ldrh	r2, [r4, #12]
    4740:	4b18      	ldr	r3, [pc, #96]	; (47a4 <__ssputs_r+0xbc>)
    4742:	4013      	ands	r3, r2
    4744:	2280      	movs	r2, #128	; 0x80
    4746:	4313      	orrs	r3, r2
    4748:	81a3      	strh	r3, [r4, #12]
    474a:	e011      	b.n	4770 <__ssputs_r+0x88>
    474c:	1c32      	adds	r2, r6, #0
    474e:	f002 ff8b 	bl	7668 <_realloc_r>
    4752:	1e05      	subs	r5, r0, #0
    4754:	d10c      	bne.n	4770 <__ssputs_r+0x88>
    4756:	1c38      	adds	r0, r7, #0
    4758:	6921      	ldr	r1, [r4, #16]
    475a:	f002 fee9 	bl	7530 <_free_r>
    475e:	230c      	movs	r3, #12
    4760:	603b      	str	r3, [r7, #0]
    4762:	89a3      	ldrh	r3, [r4, #12]
    4764:	2240      	movs	r2, #64	; 0x40
    4766:	4313      	orrs	r3, r2
    4768:	2001      	movs	r0, #1
    476a:	81a3      	strh	r3, [r4, #12]
    476c:	4240      	negs	r0, r0
    476e:	e017      	b.n	47a0 <__ssputs_r+0xb8>
    4770:	9b02      	ldr	r3, [sp, #8]
    4772:	6125      	str	r5, [r4, #16]
    4774:	18ed      	adds	r5, r5, r3
    4776:	6025      	str	r5, [r4, #0]
    4778:	6166      	str	r6, [r4, #20]
    477a:	9d01      	ldr	r5, [sp, #4]
    477c:	1af6      	subs	r6, r6, r3
    477e:	60a6      	str	r6, [r4, #8]
    4780:	9801      	ldr	r0, [sp, #4]
    4782:	42a8      	cmp	r0, r5
    4784:	d200      	bcs.n	4788 <__ssputs_r+0xa0>
    4786:	9d01      	ldr	r5, [sp, #4]
    4788:	1c2a      	adds	r2, r5, #0
    478a:	6820      	ldr	r0, [r4, #0]
    478c:	9903      	ldr	r1, [sp, #12]
    478e:	f002 faaa 	bl	6ce6 <memmove>
    4792:	68a2      	ldr	r2, [r4, #8]
    4794:	2000      	movs	r0, #0
    4796:	1b53      	subs	r3, r2, r5
    4798:	60a3      	str	r3, [r4, #8]
    479a:	6823      	ldr	r3, [r4, #0]
    479c:	195d      	adds	r5, r3, r5
    479e:	6025      	str	r5, [r4, #0]
    47a0:	b005      	add	sp, #20
    47a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47a4:	fffffb7f 	.word	0xfffffb7f

000047a8 <_svfiprintf_r>:
    47a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    47aa:	b09f      	sub	sp, #124	; 0x7c
    47ac:	9003      	str	r0, [sp, #12]
    47ae:	9305      	str	r3, [sp, #20]
    47b0:	898b      	ldrh	r3, [r1, #12]
    47b2:	1c0e      	adds	r6, r1, #0
    47b4:	1c17      	adds	r7, r2, #0
    47b6:	0619      	lsls	r1, r3, #24
    47b8:	d50f      	bpl.n	47da <_svfiprintf_r+0x32>
    47ba:	6932      	ldr	r2, [r6, #16]
    47bc:	2a00      	cmp	r2, #0
    47be:	d10c      	bne.n	47da <_svfiprintf_r+0x32>
    47c0:	2140      	movs	r1, #64	; 0x40
    47c2:	f002 fefd 	bl	75c0 <_malloc_r>
    47c6:	6030      	str	r0, [r6, #0]
    47c8:	6130      	str	r0, [r6, #16]
    47ca:	2800      	cmp	r0, #0
    47cc:	d103      	bne.n	47d6 <_svfiprintf_r+0x2e>
    47ce:	9903      	ldr	r1, [sp, #12]
    47d0:	230c      	movs	r3, #12
    47d2:	600b      	str	r3, [r1, #0]
    47d4:	e0c9      	b.n	496a <_svfiprintf_r+0x1c2>
    47d6:	2340      	movs	r3, #64	; 0x40
    47d8:	6173      	str	r3, [r6, #20]
    47da:	ad06      	add	r5, sp, #24
    47dc:	2300      	movs	r3, #0
    47de:	616b      	str	r3, [r5, #20]
    47e0:	2320      	movs	r3, #32
    47e2:	766b      	strb	r3, [r5, #25]
    47e4:	2330      	movs	r3, #48	; 0x30
    47e6:	76ab      	strb	r3, [r5, #26]
    47e8:	1c3c      	adds	r4, r7, #0
    47ea:	7823      	ldrb	r3, [r4, #0]
    47ec:	2b00      	cmp	r3, #0
    47ee:	d103      	bne.n	47f8 <_svfiprintf_r+0x50>
    47f0:	1be2      	subs	r2, r4, r7
    47f2:	9202      	str	r2, [sp, #8]
    47f4:	d011      	beq.n	481a <_svfiprintf_r+0x72>
    47f6:	e003      	b.n	4800 <_svfiprintf_r+0x58>
    47f8:	2b25      	cmp	r3, #37	; 0x25
    47fa:	d0f9      	beq.n	47f0 <_svfiprintf_r+0x48>
    47fc:	3401      	adds	r4, #1
    47fe:	e7f4      	b.n	47ea <_svfiprintf_r+0x42>
    4800:	9803      	ldr	r0, [sp, #12]
    4802:	1c31      	adds	r1, r6, #0
    4804:	1c3a      	adds	r2, r7, #0
    4806:	9b02      	ldr	r3, [sp, #8]
    4808:	f7ff ff6e 	bl	46e8 <__ssputs_r>
    480c:	3001      	adds	r0, #1
    480e:	d100      	bne.n	4812 <_svfiprintf_r+0x6a>
    4810:	e0a6      	b.n	4960 <_svfiprintf_r+0x1b8>
    4812:	6969      	ldr	r1, [r5, #20]
    4814:	9a02      	ldr	r2, [sp, #8]
    4816:	188b      	adds	r3, r1, r2
    4818:	616b      	str	r3, [r5, #20]
    481a:	7823      	ldrb	r3, [r4, #0]
    481c:	2b00      	cmp	r3, #0
    481e:	d100      	bne.n	4822 <_svfiprintf_r+0x7a>
    4820:	e09e      	b.n	4960 <_svfiprintf_r+0x1b8>
    4822:	2201      	movs	r2, #1
    4824:	4252      	negs	r2, r2
    4826:	606a      	str	r2, [r5, #4]
    4828:	466a      	mov	r2, sp
    482a:	2300      	movs	r3, #0
    482c:	325b      	adds	r2, #91	; 0x5b
    482e:	3401      	adds	r4, #1
    4830:	602b      	str	r3, [r5, #0]
    4832:	60eb      	str	r3, [r5, #12]
    4834:	60ab      	str	r3, [r5, #8]
    4836:	7013      	strb	r3, [r2, #0]
    4838:	65ab      	str	r3, [r5, #88]	; 0x58
    483a:	4f4e      	ldr	r7, [pc, #312]	; (4974 <_svfiprintf_r+0x1cc>)
    483c:	7821      	ldrb	r1, [r4, #0]
    483e:	1c38      	adds	r0, r7, #0
    4840:	2205      	movs	r2, #5
    4842:	f002 fa45 	bl	6cd0 <memchr>
    4846:	2800      	cmp	r0, #0
    4848:	d007      	beq.n	485a <_svfiprintf_r+0xb2>
    484a:	1bc7      	subs	r7, r0, r7
    484c:	682b      	ldr	r3, [r5, #0]
    484e:	2001      	movs	r0, #1
    4850:	40b8      	lsls	r0, r7
    4852:	4318      	orrs	r0, r3
    4854:	6028      	str	r0, [r5, #0]
    4856:	3401      	adds	r4, #1
    4858:	e7ef      	b.n	483a <_svfiprintf_r+0x92>
    485a:	682b      	ldr	r3, [r5, #0]
    485c:	06d9      	lsls	r1, r3, #27
    485e:	d503      	bpl.n	4868 <_svfiprintf_r+0xc0>
    4860:	466a      	mov	r2, sp
    4862:	2120      	movs	r1, #32
    4864:	325b      	adds	r2, #91	; 0x5b
    4866:	7011      	strb	r1, [r2, #0]
    4868:	071a      	lsls	r2, r3, #28
    486a:	d503      	bpl.n	4874 <_svfiprintf_r+0xcc>
    486c:	466a      	mov	r2, sp
    486e:	212b      	movs	r1, #43	; 0x2b
    4870:	325b      	adds	r2, #91	; 0x5b
    4872:	7011      	strb	r1, [r2, #0]
    4874:	7822      	ldrb	r2, [r4, #0]
    4876:	2a2a      	cmp	r2, #42	; 0x2a
    4878:	d001      	beq.n	487e <_svfiprintf_r+0xd6>
    487a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    487c:	e00e      	b.n	489c <_svfiprintf_r+0xf4>
    487e:	9a05      	ldr	r2, [sp, #20]
    4880:	1d11      	adds	r1, r2, #4
    4882:	6812      	ldr	r2, [r2, #0]
    4884:	9105      	str	r1, [sp, #20]
    4886:	2a00      	cmp	r2, #0
    4888:	db01      	blt.n	488e <_svfiprintf_r+0xe6>
    488a:	9209      	str	r2, [sp, #36]	; 0x24
    488c:	e004      	b.n	4898 <_svfiprintf_r+0xf0>
    488e:	4252      	negs	r2, r2
    4890:	60ea      	str	r2, [r5, #12]
    4892:	2202      	movs	r2, #2
    4894:	4313      	orrs	r3, r2
    4896:	602b      	str	r3, [r5, #0]
    4898:	3401      	adds	r4, #1
    489a:	e009      	b.n	48b0 <_svfiprintf_r+0x108>
    489c:	7822      	ldrb	r2, [r4, #0]
    489e:	3a30      	subs	r2, #48	; 0x30
    48a0:	2a09      	cmp	r2, #9
    48a2:	d804      	bhi.n	48ae <_svfiprintf_r+0x106>
    48a4:	210a      	movs	r1, #10
    48a6:	434b      	muls	r3, r1
    48a8:	3401      	adds	r4, #1
    48aa:	189b      	adds	r3, r3, r2
    48ac:	e7f6      	b.n	489c <_svfiprintf_r+0xf4>
    48ae:	9309      	str	r3, [sp, #36]	; 0x24
    48b0:	7823      	ldrb	r3, [r4, #0]
    48b2:	2b2e      	cmp	r3, #46	; 0x2e
    48b4:	d118      	bne.n	48e8 <_svfiprintf_r+0x140>
    48b6:	7863      	ldrb	r3, [r4, #1]
    48b8:	2b2a      	cmp	r3, #42	; 0x2a
    48ba:	d109      	bne.n	48d0 <_svfiprintf_r+0x128>
    48bc:	9b05      	ldr	r3, [sp, #20]
    48be:	3402      	adds	r4, #2
    48c0:	1d1a      	adds	r2, r3, #4
    48c2:	681b      	ldr	r3, [r3, #0]
    48c4:	9205      	str	r2, [sp, #20]
    48c6:	2b00      	cmp	r3, #0
    48c8:	da0d      	bge.n	48e6 <_svfiprintf_r+0x13e>
    48ca:	2301      	movs	r3, #1
    48cc:	425b      	negs	r3, r3
    48ce:	e00a      	b.n	48e6 <_svfiprintf_r+0x13e>
    48d0:	3401      	adds	r4, #1
    48d2:	2300      	movs	r3, #0
    48d4:	7822      	ldrb	r2, [r4, #0]
    48d6:	3a30      	subs	r2, #48	; 0x30
    48d8:	2a09      	cmp	r2, #9
    48da:	d804      	bhi.n	48e6 <_svfiprintf_r+0x13e>
    48dc:	210a      	movs	r1, #10
    48de:	434b      	muls	r3, r1
    48e0:	3401      	adds	r4, #1
    48e2:	189b      	adds	r3, r3, r2
    48e4:	e7f6      	b.n	48d4 <_svfiprintf_r+0x12c>
    48e6:	9307      	str	r3, [sp, #28]
    48e8:	4f23      	ldr	r7, [pc, #140]	; (4978 <_svfiprintf_r+0x1d0>)
    48ea:	7821      	ldrb	r1, [r4, #0]
    48ec:	1c38      	adds	r0, r7, #0
    48ee:	2203      	movs	r2, #3
    48f0:	f002 f9ee 	bl	6cd0 <memchr>
    48f4:	2800      	cmp	r0, #0
    48f6:	d006      	beq.n	4906 <_svfiprintf_r+0x15e>
    48f8:	1bc7      	subs	r7, r0, r7
    48fa:	682b      	ldr	r3, [r5, #0]
    48fc:	2040      	movs	r0, #64	; 0x40
    48fe:	40b8      	lsls	r0, r7
    4900:	4318      	orrs	r0, r3
    4902:	6028      	str	r0, [r5, #0]
    4904:	3401      	adds	r4, #1
    4906:	7821      	ldrb	r1, [r4, #0]
    4908:	481c      	ldr	r0, [pc, #112]	; (497c <_svfiprintf_r+0x1d4>)
    490a:	2206      	movs	r2, #6
    490c:	1c67      	adds	r7, r4, #1
    490e:	7629      	strb	r1, [r5, #24]
    4910:	f002 f9de 	bl	6cd0 <memchr>
    4914:	2800      	cmp	r0, #0
    4916:	d012      	beq.n	493e <_svfiprintf_r+0x196>
    4918:	4b19      	ldr	r3, [pc, #100]	; (4980 <_svfiprintf_r+0x1d8>)
    491a:	2b00      	cmp	r3, #0
    491c:	d106      	bne.n	492c <_svfiprintf_r+0x184>
    491e:	9b05      	ldr	r3, [sp, #20]
    4920:	2207      	movs	r2, #7
    4922:	3307      	adds	r3, #7
    4924:	4393      	bics	r3, r2
    4926:	3308      	adds	r3, #8
    4928:	9305      	str	r3, [sp, #20]
    492a:	e014      	b.n	4956 <_svfiprintf_r+0x1ae>
    492c:	ab05      	add	r3, sp, #20
    492e:	9300      	str	r3, [sp, #0]
    4930:	9803      	ldr	r0, [sp, #12]
    4932:	1c29      	adds	r1, r5, #0
    4934:	1c32      	adds	r2, r6, #0
    4936:	4b13      	ldr	r3, [pc, #76]	; (4984 <_svfiprintf_r+0x1dc>)
    4938:	f000 f9f6 	bl	4d28 <_printf_float>
    493c:	e007      	b.n	494e <_svfiprintf_r+0x1a6>
    493e:	ab05      	add	r3, sp, #20
    4940:	9300      	str	r3, [sp, #0]
    4942:	9803      	ldr	r0, [sp, #12]
    4944:	1c29      	adds	r1, r5, #0
    4946:	1c32      	adds	r2, r6, #0
    4948:	4b0e      	ldr	r3, [pc, #56]	; (4984 <_svfiprintf_r+0x1dc>)
    494a:	f000 fc8d 	bl	5268 <_printf_i>
    494e:	9004      	str	r0, [sp, #16]
    4950:	9904      	ldr	r1, [sp, #16]
    4952:	3101      	adds	r1, #1
    4954:	d004      	beq.n	4960 <_svfiprintf_r+0x1b8>
    4956:	696a      	ldr	r2, [r5, #20]
    4958:	9904      	ldr	r1, [sp, #16]
    495a:	1853      	adds	r3, r2, r1
    495c:	616b      	str	r3, [r5, #20]
    495e:	e743      	b.n	47e8 <_svfiprintf_r+0x40>
    4960:	89b3      	ldrh	r3, [r6, #12]
    4962:	065a      	lsls	r2, r3, #25
    4964:	d401      	bmi.n	496a <_svfiprintf_r+0x1c2>
    4966:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4968:	e001      	b.n	496e <_svfiprintf_r+0x1c6>
    496a:	2001      	movs	r0, #1
    496c:	4240      	negs	r0, r0
    496e:	b01f      	add	sp, #124	; 0x7c
    4970:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4972:	46c0      	nop			; (mov r8, r8)
    4974:	0000a908 	.word	0x0000a908
    4978:	0000a90e 	.word	0x0000a90e
    497c:	0000a912 	.word	0x0000a912
    4980:	00004d29 	.word	0x00004d29
    4984:	000046e9 	.word	0x000046e9

00004988 <__sfputc_r>:
    4988:	6893      	ldr	r3, [r2, #8]
    498a:	b510      	push	{r4, lr}
    498c:	3b01      	subs	r3, #1
    498e:	6093      	str	r3, [r2, #8]
    4990:	2b00      	cmp	r3, #0
    4992:	da05      	bge.n	49a0 <__sfputc_r+0x18>
    4994:	6994      	ldr	r4, [r2, #24]
    4996:	42a3      	cmp	r3, r4
    4998:	db08      	blt.n	49ac <__sfputc_r+0x24>
    499a:	b2cb      	uxtb	r3, r1
    499c:	2b0a      	cmp	r3, #10
    499e:	d005      	beq.n	49ac <__sfputc_r+0x24>
    49a0:	6813      	ldr	r3, [r2, #0]
    49a2:	1c58      	adds	r0, r3, #1
    49a4:	6010      	str	r0, [r2, #0]
    49a6:	7019      	strb	r1, [r3, #0]
    49a8:	b2c8      	uxtb	r0, r1
    49aa:	e001      	b.n	49b0 <__sfputc_r+0x28>
    49ac:	f000 fd72 	bl	5494 <__swbuf_r>
    49b0:	bd10      	pop	{r4, pc}

000049b2 <__sfputs_r>:
    49b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49b4:	1c06      	adds	r6, r0, #0
    49b6:	1c0f      	adds	r7, r1, #0
    49b8:	1c14      	adds	r4, r2, #0
    49ba:	18d5      	adds	r5, r2, r3
    49bc:	42ac      	cmp	r4, r5
    49be:	d008      	beq.n	49d2 <__sfputs_r+0x20>
    49c0:	7821      	ldrb	r1, [r4, #0]
    49c2:	1c30      	adds	r0, r6, #0
    49c4:	1c3a      	adds	r2, r7, #0
    49c6:	f7ff ffdf 	bl	4988 <__sfputc_r>
    49ca:	3401      	adds	r4, #1
    49cc:	1c43      	adds	r3, r0, #1
    49ce:	d1f5      	bne.n	49bc <__sfputs_r+0xa>
    49d0:	e000      	b.n	49d4 <__sfputs_r+0x22>
    49d2:	2000      	movs	r0, #0
    49d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000049d8 <_vfiprintf_r>:
    49d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    49da:	b09f      	sub	sp, #124	; 0x7c
    49dc:	1c06      	adds	r6, r0, #0
    49de:	1c0f      	adds	r7, r1, #0
    49e0:	9203      	str	r2, [sp, #12]
    49e2:	9305      	str	r3, [sp, #20]
    49e4:	2800      	cmp	r0, #0
    49e6:	d004      	beq.n	49f2 <_vfiprintf_r+0x1a>
    49e8:	6981      	ldr	r1, [r0, #24]
    49ea:	2900      	cmp	r1, #0
    49ec:	d101      	bne.n	49f2 <_vfiprintf_r+0x1a>
    49ee:	f001 fd8d 	bl	650c <__sinit>
    49f2:	4b75      	ldr	r3, [pc, #468]	; (4bc8 <_vfiprintf_r+0x1f0>)
    49f4:	429f      	cmp	r7, r3
    49f6:	d101      	bne.n	49fc <_vfiprintf_r+0x24>
    49f8:	6877      	ldr	r7, [r6, #4]
    49fa:	e008      	b.n	4a0e <_vfiprintf_r+0x36>
    49fc:	4b73      	ldr	r3, [pc, #460]	; (4bcc <_vfiprintf_r+0x1f4>)
    49fe:	429f      	cmp	r7, r3
    4a00:	d101      	bne.n	4a06 <_vfiprintf_r+0x2e>
    4a02:	68b7      	ldr	r7, [r6, #8]
    4a04:	e003      	b.n	4a0e <_vfiprintf_r+0x36>
    4a06:	4b72      	ldr	r3, [pc, #456]	; (4bd0 <_vfiprintf_r+0x1f8>)
    4a08:	429f      	cmp	r7, r3
    4a0a:	d100      	bne.n	4a0e <_vfiprintf_r+0x36>
    4a0c:	68f7      	ldr	r7, [r6, #12]
    4a0e:	89bb      	ldrh	r3, [r7, #12]
    4a10:	071a      	lsls	r2, r3, #28
    4a12:	d50a      	bpl.n	4a2a <_vfiprintf_r+0x52>
    4a14:	693b      	ldr	r3, [r7, #16]
    4a16:	2b00      	cmp	r3, #0
    4a18:	d007      	beq.n	4a2a <_vfiprintf_r+0x52>
    4a1a:	ad06      	add	r5, sp, #24
    4a1c:	2300      	movs	r3, #0
    4a1e:	616b      	str	r3, [r5, #20]
    4a20:	2320      	movs	r3, #32
    4a22:	766b      	strb	r3, [r5, #25]
    4a24:	2330      	movs	r3, #48	; 0x30
    4a26:	76ab      	strb	r3, [r5, #26]
    4a28:	e03b      	b.n	4aa2 <_vfiprintf_r+0xca>
    4a2a:	1c30      	adds	r0, r6, #0
    4a2c:	1c39      	adds	r1, r7, #0
    4a2e:	f000 fd89 	bl	5544 <__swsetup_r>
    4a32:	2800      	cmp	r0, #0
    4a34:	d0f1      	beq.n	4a1a <_vfiprintf_r+0x42>
    4a36:	2001      	movs	r0, #1
    4a38:	4240      	negs	r0, r0
    4a3a:	e0c2      	b.n	4bc2 <_vfiprintf_r+0x1ea>
    4a3c:	9a05      	ldr	r2, [sp, #20]
    4a3e:	1d11      	adds	r1, r2, #4
    4a40:	6812      	ldr	r2, [r2, #0]
    4a42:	9105      	str	r1, [sp, #20]
    4a44:	2a00      	cmp	r2, #0
    4a46:	db76      	blt.n	4b36 <_vfiprintf_r+0x15e>
    4a48:	9209      	str	r2, [sp, #36]	; 0x24
    4a4a:	3401      	adds	r4, #1
    4a4c:	7823      	ldrb	r3, [r4, #0]
    4a4e:	2b2e      	cmp	r3, #46	; 0x2e
    4a50:	d100      	bne.n	4a54 <_vfiprintf_r+0x7c>
    4a52:	e081      	b.n	4b58 <_vfiprintf_r+0x180>
    4a54:	7821      	ldrb	r1, [r4, #0]
    4a56:	485f      	ldr	r0, [pc, #380]	; (4bd4 <_vfiprintf_r+0x1fc>)
    4a58:	2203      	movs	r2, #3
    4a5a:	f002 f939 	bl	6cd0 <memchr>
    4a5e:	2800      	cmp	r0, #0
    4a60:	d007      	beq.n	4a72 <_vfiprintf_r+0x9a>
    4a62:	495c      	ldr	r1, [pc, #368]	; (4bd4 <_vfiprintf_r+0x1fc>)
    4a64:	682a      	ldr	r2, [r5, #0]
    4a66:	1a43      	subs	r3, r0, r1
    4a68:	2040      	movs	r0, #64	; 0x40
    4a6a:	4098      	lsls	r0, r3
    4a6c:	4310      	orrs	r0, r2
    4a6e:	6028      	str	r0, [r5, #0]
    4a70:	3401      	adds	r4, #1
    4a72:	7821      	ldrb	r1, [r4, #0]
    4a74:	1c63      	adds	r3, r4, #1
    4a76:	4858      	ldr	r0, [pc, #352]	; (4bd8 <_vfiprintf_r+0x200>)
    4a78:	2206      	movs	r2, #6
    4a7a:	9303      	str	r3, [sp, #12]
    4a7c:	7629      	strb	r1, [r5, #24]
    4a7e:	f002 f927 	bl	6cd0 <memchr>
    4a82:	2800      	cmp	r0, #0
    4a84:	d100      	bne.n	4a88 <_vfiprintf_r+0xb0>
    4a86:	e08a      	b.n	4b9e <_vfiprintf_r+0x1c6>
    4a88:	4b54      	ldr	r3, [pc, #336]	; (4bdc <_vfiprintf_r+0x204>)
    4a8a:	2b00      	cmp	r3, #0
    4a8c:	d17e      	bne.n	4b8c <_vfiprintf_r+0x1b4>
    4a8e:	9b05      	ldr	r3, [sp, #20]
    4a90:	2207      	movs	r2, #7
    4a92:	3307      	adds	r3, #7
    4a94:	4393      	bics	r3, r2
    4a96:	3308      	adds	r3, #8
    4a98:	9305      	str	r3, [sp, #20]
    4a9a:	696a      	ldr	r2, [r5, #20]
    4a9c:	9904      	ldr	r1, [sp, #16]
    4a9e:	1853      	adds	r3, r2, r1
    4aa0:	616b      	str	r3, [r5, #20]
    4aa2:	9c03      	ldr	r4, [sp, #12]
    4aa4:	7823      	ldrb	r3, [r4, #0]
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d104      	bne.n	4ab4 <_vfiprintf_r+0xdc>
    4aaa:	9903      	ldr	r1, [sp, #12]
    4aac:	1a61      	subs	r1, r4, r1
    4aae:	9102      	str	r1, [sp, #8]
    4ab0:	d010      	beq.n	4ad4 <_vfiprintf_r+0xfc>
    4ab2:	e003      	b.n	4abc <_vfiprintf_r+0xe4>
    4ab4:	2b25      	cmp	r3, #37	; 0x25
    4ab6:	d0f8      	beq.n	4aaa <_vfiprintf_r+0xd2>
    4ab8:	3401      	adds	r4, #1
    4aba:	e7f3      	b.n	4aa4 <_vfiprintf_r+0xcc>
    4abc:	1c30      	adds	r0, r6, #0
    4abe:	1c39      	adds	r1, r7, #0
    4ac0:	9a03      	ldr	r2, [sp, #12]
    4ac2:	9b02      	ldr	r3, [sp, #8]
    4ac4:	f7ff ff75 	bl	49b2 <__sfputs_r>
    4ac8:	3001      	adds	r0, #1
    4aca:	d075      	beq.n	4bb8 <_vfiprintf_r+0x1e0>
    4acc:	696a      	ldr	r2, [r5, #20]
    4ace:	9902      	ldr	r1, [sp, #8]
    4ad0:	1853      	adds	r3, r2, r1
    4ad2:	616b      	str	r3, [r5, #20]
    4ad4:	7823      	ldrb	r3, [r4, #0]
    4ad6:	2b00      	cmp	r3, #0
    4ad8:	d06e      	beq.n	4bb8 <_vfiprintf_r+0x1e0>
    4ada:	2201      	movs	r2, #1
    4adc:	4252      	negs	r2, r2
    4ade:	606a      	str	r2, [r5, #4]
    4ae0:	466a      	mov	r2, sp
    4ae2:	2300      	movs	r3, #0
    4ae4:	325b      	adds	r2, #91	; 0x5b
    4ae6:	3401      	adds	r4, #1
    4ae8:	602b      	str	r3, [r5, #0]
    4aea:	60eb      	str	r3, [r5, #12]
    4aec:	60ab      	str	r3, [r5, #8]
    4aee:	7013      	strb	r3, [r2, #0]
    4af0:	65ab      	str	r3, [r5, #88]	; 0x58
    4af2:	7821      	ldrb	r1, [r4, #0]
    4af4:	483a      	ldr	r0, [pc, #232]	; (4be0 <_vfiprintf_r+0x208>)
    4af6:	2205      	movs	r2, #5
    4af8:	f002 f8ea 	bl	6cd0 <memchr>
    4afc:	2800      	cmp	r0, #0
    4afe:	d008      	beq.n	4b12 <_vfiprintf_r+0x13a>
    4b00:	4a37      	ldr	r2, [pc, #220]	; (4be0 <_vfiprintf_r+0x208>)
    4b02:	3401      	adds	r4, #1
    4b04:	1a83      	subs	r3, r0, r2
    4b06:	2001      	movs	r0, #1
    4b08:	4098      	lsls	r0, r3
    4b0a:	682b      	ldr	r3, [r5, #0]
    4b0c:	4318      	orrs	r0, r3
    4b0e:	6028      	str	r0, [r5, #0]
    4b10:	e7ef      	b.n	4af2 <_vfiprintf_r+0x11a>
    4b12:	682b      	ldr	r3, [r5, #0]
    4b14:	06d9      	lsls	r1, r3, #27
    4b16:	d503      	bpl.n	4b20 <_vfiprintf_r+0x148>
    4b18:	466a      	mov	r2, sp
    4b1a:	2120      	movs	r1, #32
    4b1c:	325b      	adds	r2, #91	; 0x5b
    4b1e:	7011      	strb	r1, [r2, #0]
    4b20:	071a      	lsls	r2, r3, #28
    4b22:	d503      	bpl.n	4b2c <_vfiprintf_r+0x154>
    4b24:	466a      	mov	r2, sp
    4b26:	212b      	movs	r1, #43	; 0x2b
    4b28:	325b      	adds	r2, #91	; 0x5b
    4b2a:	7011      	strb	r1, [r2, #0]
    4b2c:	7822      	ldrb	r2, [r4, #0]
    4b2e:	2a2a      	cmp	r2, #42	; 0x2a
    4b30:	d084      	beq.n	4a3c <_vfiprintf_r+0x64>
    4b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4b34:	e005      	b.n	4b42 <_vfiprintf_r+0x16a>
    4b36:	4252      	negs	r2, r2
    4b38:	60ea      	str	r2, [r5, #12]
    4b3a:	2202      	movs	r2, #2
    4b3c:	4313      	orrs	r3, r2
    4b3e:	602b      	str	r3, [r5, #0]
    4b40:	e783      	b.n	4a4a <_vfiprintf_r+0x72>
    4b42:	7822      	ldrb	r2, [r4, #0]
    4b44:	3a30      	subs	r2, #48	; 0x30
    4b46:	2a09      	cmp	r2, #9
    4b48:	d804      	bhi.n	4b54 <_vfiprintf_r+0x17c>
    4b4a:	210a      	movs	r1, #10
    4b4c:	434b      	muls	r3, r1
    4b4e:	3401      	adds	r4, #1
    4b50:	189b      	adds	r3, r3, r2
    4b52:	e7f6      	b.n	4b42 <_vfiprintf_r+0x16a>
    4b54:	9309      	str	r3, [sp, #36]	; 0x24
    4b56:	e779      	b.n	4a4c <_vfiprintf_r+0x74>
    4b58:	7863      	ldrb	r3, [r4, #1]
    4b5a:	2b2a      	cmp	r3, #42	; 0x2a
    4b5c:	d109      	bne.n	4b72 <_vfiprintf_r+0x19a>
    4b5e:	9b05      	ldr	r3, [sp, #20]
    4b60:	3402      	adds	r4, #2
    4b62:	1d1a      	adds	r2, r3, #4
    4b64:	681b      	ldr	r3, [r3, #0]
    4b66:	9205      	str	r2, [sp, #20]
    4b68:	2b00      	cmp	r3, #0
    4b6a:	da0d      	bge.n	4b88 <_vfiprintf_r+0x1b0>
    4b6c:	2301      	movs	r3, #1
    4b6e:	425b      	negs	r3, r3
    4b70:	e00a      	b.n	4b88 <_vfiprintf_r+0x1b0>
    4b72:	3401      	adds	r4, #1
    4b74:	2300      	movs	r3, #0
    4b76:	7822      	ldrb	r2, [r4, #0]
    4b78:	3a30      	subs	r2, #48	; 0x30
    4b7a:	2a09      	cmp	r2, #9
    4b7c:	d804      	bhi.n	4b88 <_vfiprintf_r+0x1b0>
    4b7e:	210a      	movs	r1, #10
    4b80:	434b      	muls	r3, r1
    4b82:	3401      	adds	r4, #1
    4b84:	189b      	adds	r3, r3, r2
    4b86:	e7f6      	b.n	4b76 <_vfiprintf_r+0x19e>
    4b88:	9307      	str	r3, [sp, #28]
    4b8a:	e763      	b.n	4a54 <_vfiprintf_r+0x7c>
    4b8c:	ab05      	add	r3, sp, #20
    4b8e:	9300      	str	r3, [sp, #0]
    4b90:	1c30      	adds	r0, r6, #0
    4b92:	1c29      	adds	r1, r5, #0
    4b94:	1c3a      	adds	r2, r7, #0
    4b96:	4b13      	ldr	r3, [pc, #76]	; (4be4 <_vfiprintf_r+0x20c>)
    4b98:	f000 f8c6 	bl	4d28 <_printf_float>
    4b9c:	e007      	b.n	4bae <_vfiprintf_r+0x1d6>
    4b9e:	ab05      	add	r3, sp, #20
    4ba0:	9300      	str	r3, [sp, #0]
    4ba2:	1c30      	adds	r0, r6, #0
    4ba4:	1c29      	adds	r1, r5, #0
    4ba6:	1c3a      	adds	r2, r7, #0
    4ba8:	4b0e      	ldr	r3, [pc, #56]	; (4be4 <_vfiprintf_r+0x20c>)
    4baa:	f000 fb5d 	bl	5268 <_printf_i>
    4bae:	9004      	str	r0, [sp, #16]
    4bb0:	9904      	ldr	r1, [sp, #16]
    4bb2:	3101      	adds	r1, #1
    4bb4:	d000      	beq.n	4bb8 <_vfiprintf_r+0x1e0>
    4bb6:	e770      	b.n	4a9a <_vfiprintf_r+0xc2>
    4bb8:	89bb      	ldrh	r3, [r7, #12]
    4bba:	065a      	lsls	r2, r3, #25
    4bbc:	d500      	bpl.n	4bc0 <_vfiprintf_r+0x1e8>
    4bbe:	e73a      	b.n	4a36 <_vfiprintf_r+0x5e>
    4bc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4bc2:	b01f      	add	sp, #124	; 0x7c
    4bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bc6:	46c0      	nop			; (mov r8, r8)
    4bc8:	0000aa5c 	.word	0x0000aa5c
    4bcc:	0000aa7c 	.word	0x0000aa7c
    4bd0:	0000aa9c 	.word	0x0000aa9c
    4bd4:	0000a90e 	.word	0x0000a90e
    4bd8:	0000a912 	.word	0x0000a912
    4bdc:	00004d29 	.word	0x00004d29
    4be0:	0000a908 	.word	0x0000a908
    4be4:	000049b3 	.word	0x000049b3

00004be8 <__cvt>:
    4be8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bea:	b08b      	sub	sp, #44	; 0x2c
    4bec:	1c16      	adds	r6, r2, #0
    4bee:	1c1c      	adds	r4, r3, #0
    4bf0:	9912      	ldr	r1, [sp, #72]	; 0x48
    4bf2:	d504      	bpl.n	4bfe <__cvt+0x16>
    4bf4:	2280      	movs	r2, #128	; 0x80
    4bf6:	0612      	lsls	r2, r2, #24
    4bf8:	18a4      	adds	r4, r4, r2
    4bfa:	232d      	movs	r3, #45	; 0x2d
    4bfc:	e000      	b.n	4c00 <__cvt+0x18>
    4bfe:	2300      	movs	r3, #0
    4c00:	9f14      	ldr	r7, [sp, #80]	; 0x50
    4c02:	700b      	strb	r3, [r1, #0]
    4c04:	2320      	movs	r3, #32
    4c06:	439f      	bics	r7, r3
    4c08:	2f46      	cmp	r7, #70	; 0x46
    4c0a:	d008      	beq.n	4c1e <__cvt+0x36>
    4c0c:	1c3a      	adds	r2, r7, #0
    4c0e:	3a45      	subs	r2, #69	; 0x45
    4c10:	4251      	negs	r1, r2
    4c12:	414a      	adcs	r2, r1
    4c14:	9910      	ldr	r1, [sp, #64]	; 0x40
    4c16:	2302      	movs	r3, #2
    4c18:	1889      	adds	r1, r1, r2
    4c1a:	9110      	str	r1, [sp, #64]	; 0x40
    4c1c:	e000      	b.n	4c20 <__cvt+0x38>
    4c1e:	2303      	movs	r3, #3
    4c20:	9300      	str	r3, [sp, #0]
    4c22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    4c24:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c26:	9302      	str	r3, [sp, #8]
    4c28:	ab08      	add	r3, sp, #32
    4c2a:	9303      	str	r3, [sp, #12]
    4c2c:	ab09      	add	r3, sp, #36	; 0x24
    4c2e:	9201      	str	r2, [sp, #4]
    4c30:	9304      	str	r3, [sp, #16]
    4c32:	1c32      	adds	r2, r6, #0
    4c34:	1c23      	adds	r3, r4, #0
    4c36:	f000 fd83 	bl	5740 <_dtoa_r>
    4c3a:	1c05      	adds	r5, r0, #0
    4c3c:	2f47      	cmp	r7, #71	; 0x47
    4c3e:	d102      	bne.n	4c46 <__cvt+0x5e>
    4c40:	9911      	ldr	r1, [sp, #68]	; 0x44
    4c42:	07c9      	lsls	r1, r1, #31
    4c44:	d52c      	bpl.n	4ca0 <__cvt+0xb8>
    4c46:	9910      	ldr	r1, [sp, #64]	; 0x40
    4c48:	1869      	adds	r1, r5, r1
    4c4a:	9107      	str	r1, [sp, #28]
    4c4c:	2f46      	cmp	r7, #70	; 0x46
    4c4e:	d114      	bne.n	4c7a <__cvt+0x92>
    4c50:	782b      	ldrb	r3, [r5, #0]
    4c52:	2b30      	cmp	r3, #48	; 0x30
    4c54:	d10c      	bne.n	4c70 <__cvt+0x88>
    4c56:	1c30      	adds	r0, r6, #0
    4c58:	1c21      	adds	r1, r4, #0
    4c5a:	4b16      	ldr	r3, [pc, #88]	; (4cb4 <__cvt+0xcc>)
    4c5c:	4a14      	ldr	r2, [pc, #80]	; (4cb0 <__cvt+0xc8>)
    4c5e:	f002 ff0d 	bl	7a7c <__aeabi_dcmpeq>
    4c62:	2800      	cmp	r0, #0
    4c64:	d104      	bne.n	4c70 <__cvt+0x88>
    4c66:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c68:	2301      	movs	r3, #1
    4c6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4c6c:	1a9b      	subs	r3, r3, r2
    4c6e:	600b      	str	r3, [r1, #0]
    4c70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4c72:	9907      	ldr	r1, [sp, #28]
    4c74:	6813      	ldr	r3, [r2, #0]
    4c76:	18c9      	adds	r1, r1, r3
    4c78:	9107      	str	r1, [sp, #28]
    4c7a:	1c30      	adds	r0, r6, #0
    4c7c:	1c21      	adds	r1, r4, #0
    4c7e:	4b0d      	ldr	r3, [pc, #52]	; (4cb4 <__cvt+0xcc>)
    4c80:	4a0b      	ldr	r2, [pc, #44]	; (4cb0 <__cvt+0xc8>)
    4c82:	f002 fefb 	bl	7a7c <__aeabi_dcmpeq>
    4c86:	2800      	cmp	r0, #0
    4c88:	d001      	beq.n	4c8e <__cvt+0xa6>
    4c8a:	9a07      	ldr	r2, [sp, #28]
    4c8c:	9209      	str	r2, [sp, #36]	; 0x24
    4c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4c90:	9907      	ldr	r1, [sp, #28]
    4c92:	428b      	cmp	r3, r1
    4c94:	d204      	bcs.n	4ca0 <__cvt+0xb8>
    4c96:	1c5a      	adds	r2, r3, #1
    4c98:	9209      	str	r2, [sp, #36]	; 0x24
    4c9a:	2230      	movs	r2, #48	; 0x30
    4c9c:	701a      	strb	r2, [r3, #0]
    4c9e:	e7f6      	b.n	4c8e <__cvt+0xa6>
    4ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4ca2:	1c28      	adds	r0, r5, #0
    4ca4:	1b5a      	subs	r2, r3, r5
    4ca6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4ca8:	601a      	str	r2, [r3, #0]
    4caa:	b00b      	add	sp, #44	; 0x2c
    4cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cae:	46c0      	nop			; (mov r8, r8)
	...

00004cb8 <__exponent>:
    4cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cba:	232b      	movs	r3, #43	; 0x2b
    4cbc:	b085      	sub	sp, #20
    4cbe:	1c05      	adds	r5, r0, #0
    4cc0:	1c0c      	adds	r4, r1, #0
    4cc2:	7002      	strb	r2, [r0, #0]
    4cc4:	1c86      	adds	r6, r0, #2
    4cc6:	2900      	cmp	r1, #0
    4cc8:	da01      	bge.n	4cce <__exponent+0x16>
    4cca:	424c      	negs	r4, r1
    4ccc:	232d      	movs	r3, #45	; 0x2d
    4cce:	706b      	strb	r3, [r5, #1]
    4cd0:	2c09      	cmp	r4, #9
    4cd2:	dd1e      	ble.n	4d12 <__exponent+0x5a>
    4cd4:	466f      	mov	r7, sp
    4cd6:	370e      	adds	r7, #14
    4cd8:	1c20      	adds	r0, r4, #0
    4cda:	210a      	movs	r1, #10
    4cdc:	9701      	str	r7, [sp, #4]
    4cde:	f002 feb1 	bl	7a44 <__aeabi_idivmod>
    4ce2:	3130      	adds	r1, #48	; 0x30
    4ce4:	7039      	strb	r1, [r7, #0]
    4ce6:	1c20      	adds	r0, r4, #0
    4ce8:	210a      	movs	r1, #10
    4cea:	f002 fe55 	bl	7998 <__aeabi_idiv>
    4cee:	3f01      	subs	r7, #1
    4cf0:	1e04      	subs	r4, r0, #0
    4cf2:	2c09      	cmp	r4, #9
    4cf4:	dcf0      	bgt.n	4cd8 <__exponent+0x20>
    4cf6:	9b01      	ldr	r3, [sp, #4]
    4cf8:	3430      	adds	r4, #48	; 0x30
    4cfa:	3b01      	subs	r3, #1
    4cfc:	701c      	strb	r4, [r3, #0]
    4cfe:	466a      	mov	r2, sp
    4d00:	320f      	adds	r2, #15
    4d02:	1c30      	adds	r0, r6, #0
    4d04:	4293      	cmp	r3, r2
    4d06:	d209      	bcs.n	4d1c <__exponent+0x64>
    4d08:	781a      	ldrb	r2, [r3, #0]
    4d0a:	3301      	adds	r3, #1
    4d0c:	7032      	strb	r2, [r6, #0]
    4d0e:	3601      	adds	r6, #1
    4d10:	e7f5      	b.n	4cfe <__exponent+0x46>
    4d12:	2330      	movs	r3, #48	; 0x30
    4d14:	18e4      	adds	r4, r4, r3
    4d16:	7033      	strb	r3, [r6, #0]
    4d18:	1cb0      	adds	r0, r6, #2
    4d1a:	7074      	strb	r4, [r6, #1]
    4d1c:	1b40      	subs	r0, r0, r5
    4d1e:	b005      	add	sp, #20
    4d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d22:	0000      	movs	r0, r0
    4d24:	0000      	movs	r0, r0
	...

00004d28 <_printf_float>:
    4d28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d2a:	b093      	sub	sp, #76	; 0x4c
    4d2c:	1c0c      	adds	r4, r1, #0
    4d2e:	920a      	str	r2, [sp, #40]	; 0x28
    4d30:	930b      	str	r3, [sp, #44]	; 0x2c
    4d32:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4d34:	1c05      	adds	r5, r0, #0
    4d36:	f001 ff6d 	bl	6c14 <_localeconv_r>
    4d3a:	6800      	ldr	r0, [r0, #0]
    4d3c:	900c      	str	r0, [sp, #48]	; 0x30
    4d3e:	f7fe fdc1 	bl	38c4 <strlen>
    4d42:	2300      	movs	r3, #0
    4d44:	9310      	str	r3, [sp, #64]	; 0x40
    4d46:	6833      	ldr	r3, [r6, #0]
    4d48:	2207      	movs	r2, #7
    4d4a:	3307      	adds	r3, #7
    4d4c:	4393      	bics	r3, r2
    4d4e:	1c1a      	adds	r2, r3, #0
    4d50:	3208      	adds	r2, #8
    4d52:	900d      	str	r0, [sp, #52]	; 0x34
    4d54:	7e27      	ldrb	r7, [r4, #24]
    4d56:	6818      	ldr	r0, [r3, #0]
    4d58:	6859      	ldr	r1, [r3, #4]
    4d5a:	6032      	str	r2, [r6, #0]
    4d5c:	64a0      	str	r0, [r4, #72]	; 0x48
    4d5e:	64e1      	str	r1, [r4, #76]	; 0x4c
    4d60:	f002 fca8 	bl	76b4 <__fpclassifyd>
    4d64:	2801      	cmp	r0, #1
    4d66:	d119      	bne.n	4d9c <_printf_float+0x74>
    4d68:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4d6a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4d6c:	4bb9      	ldr	r3, [pc, #740]	; (5054 <_printf_float+0x32c>)
    4d6e:	4ab8      	ldr	r2, [pc, #736]	; (5050 <_printf_float+0x328>)
    4d70:	f002 fe8a 	bl	7a88 <__aeabi_dcmplt>
    4d74:	2800      	cmp	r0, #0
    4d76:	d003      	beq.n	4d80 <_printf_float+0x58>
    4d78:	1c23      	adds	r3, r4, #0
    4d7a:	222d      	movs	r2, #45	; 0x2d
    4d7c:	3343      	adds	r3, #67	; 0x43
    4d7e:	701a      	strb	r2, [r3, #0]
    4d80:	2f47      	cmp	r7, #71	; 0x47
    4d82:	d801      	bhi.n	4d88 <_printf_float+0x60>
    4d84:	4eb4      	ldr	r6, [pc, #720]	; (5058 <_printf_float+0x330>)
    4d86:	e000      	b.n	4d8a <_printf_float+0x62>
    4d88:	4eb4      	ldr	r6, [pc, #720]	; (505c <_printf_float+0x334>)
    4d8a:	2303      	movs	r3, #3
    4d8c:	6820      	ldr	r0, [r4, #0]
    4d8e:	6123      	str	r3, [r4, #16]
    4d90:	2304      	movs	r3, #4
    4d92:	4398      	bics	r0, r3
    4d94:	2100      	movs	r1, #0
    4d96:	6020      	str	r0, [r4, #0]
    4d98:	9109      	str	r1, [sp, #36]	; 0x24
    4d9a:	e091      	b.n	4ec0 <_printf_float+0x198>
    4d9c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4d9e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4da0:	f002 fc88 	bl	76b4 <__fpclassifyd>
    4da4:	6823      	ldr	r3, [r4, #0]
    4da6:	2800      	cmp	r0, #0
    4da8:	d10c      	bne.n	4dc4 <_printf_float+0x9c>
    4daa:	2f47      	cmp	r7, #71	; 0x47
    4dac:	d801      	bhi.n	4db2 <_printf_float+0x8a>
    4dae:	4eac      	ldr	r6, [pc, #688]	; (5060 <_printf_float+0x338>)
    4db0:	e000      	b.n	4db4 <_printf_float+0x8c>
    4db2:	4eac      	ldr	r6, [pc, #688]	; (5064 <_printf_float+0x33c>)
    4db4:	2203      	movs	r2, #3
    4db6:	6122      	str	r2, [r4, #16]
    4db8:	2204      	movs	r2, #4
    4dba:	4393      	bics	r3, r2
    4dbc:	2200      	movs	r2, #0
    4dbe:	6023      	str	r3, [r4, #0]
    4dc0:	9209      	str	r2, [sp, #36]	; 0x24
    4dc2:	e07d      	b.n	4ec0 <_printf_float+0x198>
    4dc4:	6862      	ldr	r2, [r4, #4]
    4dc6:	1c56      	adds	r6, r2, #1
    4dc8:	d101      	bne.n	4dce <_printf_float+0xa6>
    4dca:	2206      	movs	r2, #6
    4dcc:	e007      	b.n	4dde <_printf_float+0xb6>
    4dce:	2120      	movs	r1, #32
    4dd0:	1c38      	adds	r0, r7, #0
    4dd2:	4388      	bics	r0, r1
    4dd4:	2847      	cmp	r0, #71	; 0x47
    4dd6:	d103      	bne.n	4de0 <_printf_float+0xb8>
    4dd8:	2a00      	cmp	r2, #0
    4dda:	d101      	bne.n	4de0 <_printf_float+0xb8>
    4ddc:	2201      	movs	r2, #1
    4dde:	6062      	str	r2, [r4, #4]
    4de0:	2280      	movs	r2, #128	; 0x80
    4de2:	00d2      	lsls	r2, r2, #3
    4de4:	4313      	orrs	r3, r2
    4de6:	6023      	str	r3, [r4, #0]
    4de8:	9301      	str	r3, [sp, #4]
    4dea:	466b      	mov	r3, sp
    4dec:	333b      	adds	r3, #59	; 0x3b
    4dee:	9302      	str	r3, [sp, #8]
    4df0:	ab0f      	add	r3, sp, #60	; 0x3c
    4df2:	6861      	ldr	r1, [r4, #4]
    4df4:	9303      	str	r3, [sp, #12]
    4df6:	ab10      	add	r3, sp, #64	; 0x40
    4df8:	9305      	str	r3, [sp, #20]
    4dfa:	2300      	movs	r3, #0
    4dfc:	9100      	str	r1, [sp, #0]
    4dfe:	9306      	str	r3, [sp, #24]
    4e00:	9704      	str	r7, [sp, #16]
    4e02:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4e04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4e06:	1c28      	adds	r0, r5, #0
    4e08:	f7ff feee 	bl	4be8 <__cvt>
    4e0c:	2320      	movs	r3, #32
    4e0e:	1c3a      	adds	r2, r7, #0
    4e10:	1c06      	adds	r6, r0, #0
    4e12:	439a      	bics	r2, r3
    4e14:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4e16:	2a47      	cmp	r2, #71	; 0x47
    4e18:	d107      	bne.n	4e2a <_printf_float+0x102>
    4e1a:	1ccb      	adds	r3, r1, #3
    4e1c:	db02      	blt.n	4e24 <_printf_float+0xfc>
    4e1e:	6860      	ldr	r0, [r4, #4]
    4e20:	4281      	cmp	r1, r0
    4e22:	dd2e      	ble.n	4e82 <_printf_float+0x15a>
    4e24:	3f02      	subs	r7, #2
    4e26:	b2ff      	uxtb	r7, r7
    4e28:	e001      	b.n	4e2e <_printf_float+0x106>
    4e2a:	2f65      	cmp	r7, #101	; 0x65
    4e2c:	d812      	bhi.n	4e54 <_printf_float+0x12c>
    4e2e:	1c20      	adds	r0, r4, #0
    4e30:	3901      	subs	r1, #1
    4e32:	1c3a      	adds	r2, r7, #0
    4e34:	3050      	adds	r0, #80	; 0x50
    4e36:	910f      	str	r1, [sp, #60]	; 0x3c
    4e38:	f7ff ff3e 	bl	4cb8 <__exponent>
    4e3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4e3e:	9009      	str	r0, [sp, #36]	; 0x24
    4e40:	18c2      	adds	r2, r0, r3
    4e42:	6122      	str	r2, [r4, #16]
    4e44:	2b01      	cmp	r3, #1
    4e46:	dc02      	bgt.n	4e4e <_printf_float+0x126>
    4e48:	6821      	ldr	r1, [r4, #0]
    4e4a:	07c9      	lsls	r1, r1, #31
    4e4c:	d52f      	bpl.n	4eae <_printf_float+0x186>
    4e4e:	3201      	adds	r2, #1
    4e50:	6122      	str	r2, [r4, #16]
    4e52:	e02c      	b.n	4eae <_printf_float+0x186>
    4e54:	2f66      	cmp	r7, #102	; 0x66
    4e56:	d115      	bne.n	4e84 <_printf_float+0x15c>
    4e58:	6863      	ldr	r3, [r4, #4]
    4e5a:	2900      	cmp	r1, #0
    4e5c:	dd08      	ble.n	4e70 <_printf_float+0x148>
    4e5e:	6121      	str	r1, [r4, #16]
    4e60:	2b00      	cmp	r3, #0
    4e62:	d102      	bne.n	4e6a <_printf_float+0x142>
    4e64:	6822      	ldr	r2, [r4, #0]
    4e66:	07d2      	lsls	r2, r2, #31
    4e68:	d51d      	bpl.n	4ea6 <_printf_float+0x17e>
    4e6a:	3301      	adds	r3, #1
    4e6c:	18c9      	adds	r1, r1, r3
    4e6e:	e011      	b.n	4e94 <_printf_float+0x16c>
    4e70:	2b00      	cmp	r3, #0
    4e72:	d103      	bne.n	4e7c <_printf_float+0x154>
    4e74:	6820      	ldr	r0, [r4, #0]
    4e76:	2201      	movs	r2, #1
    4e78:	4210      	tst	r0, r2
    4e7a:	d000      	beq.n	4e7e <_printf_float+0x156>
    4e7c:	1c9a      	adds	r2, r3, #2
    4e7e:	6122      	str	r2, [r4, #16]
    4e80:	e011      	b.n	4ea6 <_printf_float+0x17e>
    4e82:	2767      	movs	r7, #103	; 0x67
    4e84:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4e86:	4291      	cmp	r1, r2
    4e88:	db06      	blt.n	4e98 <_printf_float+0x170>
    4e8a:	6822      	ldr	r2, [r4, #0]
    4e8c:	6121      	str	r1, [r4, #16]
    4e8e:	07d2      	lsls	r2, r2, #31
    4e90:	d509      	bpl.n	4ea6 <_printf_float+0x17e>
    4e92:	3101      	adds	r1, #1
    4e94:	6121      	str	r1, [r4, #16]
    4e96:	e006      	b.n	4ea6 <_printf_float+0x17e>
    4e98:	2301      	movs	r3, #1
    4e9a:	2900      	cmp	r1, #0
    4e9c:	dc01      	bgt.n	4ea2 <_printf_float+0x17a>
    4e9e:	2302      	movs	r3, #2
    4ea0:	1a5b      	subs	r3, r3, r1
    4ea2:	18d3      	adds	r3, r2, r3
    4ea4:	6123      	str	r3, [r4, #16]
    4ea6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4ea8:	2000      	movs	r0, #0
    4eaa:	65a3      	str	r3, [r4, #88]	; 0x58
    4eac:	9009      	str	r0, [sp, #36]	; 0x24
    4eae:	466b      	mov	r3, sp
    4eb0:	333b      	adds	r3, #59	; 0x3b
    4eb2:	781b      	ldrb	r3, [r3, #0]
    4eb4:	2b00      	cmp	r3, #0
    4eb6:	d003      	beq.n	4ec0 <_printf_float+0x198>
    4eb8:	1c23      	adds	r3, r4, #0
    4eba:	222d      	movs	r2, #45	; 0x2d
    4ebc:	3343      	adds	r3, #67	; 0x43
    4ebe:	701a      	strb	r2, [r3, #0]
    4ec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4ec2:	1c28      	adds	r0, r5, #0
    4ec4:	9100      	str	r1, [sp, #0]
    4ec6:	aa11      	add	r2, sp, #68	; 0x44
    4ec8:	1c21      	adds	r1, r4, #0
    4eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ecc:	f000 f958 	bl	5180 <_printf_common>
    4ed0:	3001      	adds	r0, #1
    4ed2:	d102      	bne.n	4eda <_printf_float+0x1b2>
    4ed4:	2001      	movs	r0, #1
    4ed6:	4240      	negs	r0, r0
    4ed8:	e14c      	b.n	5174 <_printf_float+0x44c>
    4eda:	6822      	ldr	r2, [r4, #0]
    4edc:	0553      	lsls	r3, r2, #21
    4ede:	d404      	bmi.n	4eea <_printf_float+0x1c2>
    4ee0:	1c28      	adds	r0, r5, #0
    4ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ee4:	1c32      	adds	r2, r6, #0
    4ee6:	6923      	ldr	r3, [r4, #16]
    4ee8:	e067      	b.n	4fba <_printf_float+0x292>
    4eea:	2f65      	cmp	r7, #101	; 0x65
    4eec:	d800      	bhi.n	4ef0 <_printf_float+0x1c8>
    4eee:	e0e0      	b.n	50b2 <_printf_float+0x38a>
    4ef0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4ef2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4ef4:	4b57      	ldr	r3, [pc, #348]	; (5054 <_printf_float+0x32c>)
    4ef6:	4a56      	ldr	r2, [pc, #344]	; (5050 <_printf_float+0x328>)
    4ef8:	f002 fdc0 	bl	7a7c <__aeabi_dcmpeq>
    4efc:	2800      	cmp	r0, #0
    4efe:	d02b      	beq.n	4f58 <_printf_float+0x230>
    4f00:	1c28      	adds	r0, r5, #0
    4f02:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f04:	4a58      	ldr	r2, [pc, #352]	; (5068 <_printf_float+0x340>)
    4f06:	2301      	movs	r3, #1
    4f08:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4f0a:	47b0      	blx	r6
    4f0c:	3001      	adds	r0, #1
    4f0e:	d0e1      	beq.n	4ed4 <_printf_float+0x1ac>
    4f10:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4f12:	9810      	ldr	r0, [sp, #64]	; 0x40
    4f14:	4287      	cmp	r7, r0
    4f16:	db07      	blt.n	4f28 <_printf_float+0x200>
    4f18:	6821      	ldr	r1, [r4, #0]
    4f1a:	07c9      	lsls	r1, r1, #31
    4f1c:	d404      	bmi.n	4f28 <_printf_float+0x200>
    4f1e:	6827      	ldr	r7, [r4, #0]
    4f20:	07bf      	lsls	r7, r7, #30
    4f22:	d500      	bpl.n	4f26 <_printf_float+0x1fe>
    4f24:	e10e      	b.n	5144 <_printf_float+0x41c>
    4f26:	e113      	b.n	5150 <_printf_float+0x428>
    4f28:	1c28      	adds	r0, r5, #0
    4f2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4f30:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4f32:	47b0      	blx	r6
    4f34:	3001      	adds	r0, #1
    4f36:	d0cd      	beq.n	4ed4 <_printf_float+0x1ac>
    4f38:	2600      	movs	r6, #0
    4f3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4f3c:	3b01      	subs	r3, #1
    4f3e:	429e      	cmp	r6, r3
    4f40:	daed      	bge.n	4f1e <_printf_float+0x1f6>
    4f42:	1c22      	adds	r2, r4, #0
    4f44:	1c28      	adds	r0, r5, #0
    4f46:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f48:	321a      	adds	r2, #26
    4f4a:	2301      	movs	r3, #1
    4f4c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4f4e:	47b8      	blx	r7
    4f50:	3001      	adds	r0, #1
    4f52:	d0bf      	beq.n	4ed4 <_printf_float+0x1ac>
    4f54:	3601      	adds	r6, #1
    4f56:	e7f0      	b.n	4f3a <_printf_float+0x212>
    4f58:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4f5a:	2800      	cmp	r0, #0
    4f5c:	dc30      	bgt.n	4fc0 <_printf_float+0x298>
    4f5e:	1c28      	adds	r0, r5, #0
    4f60:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f62:	4a41      	ldr	r2, [pc, #260]	; (5068 <_printf_float+0x340>)
    4f64:	2301      	movs	r3, #1
    4f66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4f68:	47b8      	blx	r7
    4f6a:	3001      	adds	r0, #1
    4f6c:	d0b2      	beq.n	4ed4 <_printf_float+0x1ac>
    4f6e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4f70:	2800      	cmp	r0, #0
    4f72:	d105      	bne.n	4f80 <_printf_float+0x258>
    4f74:	9910      	ldr	r1, [sp, #64]	; 0x40
    4f76:	2900      	cmp	r1, #0
    4f78:	d102      	bne.n	4f80 <_printf_float+0x258>
    4f7a:	6822      	ldr	r2, [r4, #0]
    4f7c:	07d2      	lsls	r2, r2, #31
    4f7e:	d5ce      	bpl.n	4f1e <_printf_float+0x1f6>
    4f80:	1c28      	adds	r0, r5, #0
    4f82:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4f88:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4f8a:	47b8      	blx	r7
    4f8c:	3001      	adds	r0, #1
    4f8e:	d0a1      	beq.n	4ed4 <_printf_float+0x1ac>
    4f90:	2700      	movs	r7, #0
    4f92:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4f94:	9709      	str	r7, [sp, #36]	; 0x24
    4f96:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4f98:	4243      	negs	r3, r0
    4f9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f9c:	1c28      	adds	r0, r5, #0
    4f9e:	429f      	cmp	r7, r3
    4fa0:	da09      	bge.n	4fb6 <_printf_float+0x28e>
    4fa2:	1c22      	adds	r2, r4, #0
    4fa4:	321a      	adds	r2, #26
    4fa6:	2301      	movs	r3, #1
    4fa8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4faa:	47b8      	blx	r7
    4fac:	3001      	adds	r0, #1
    4fae:	d091      	beq.n	4ed4 <_printf_float+0x1ac>
    4fb0:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4fb2:	3701      	adds	r7, #1
    4fb4:	e7ed      	b.n	4f92 <_printf_float+0x26a>
    4fb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4fb8:	1c32      	adds	r2, r6, #0
    4fba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4fbc:	47b0      	blx	r6
    4fbe:	e0b5      	b.n	512c <_printf_float+0x404>
    4fc0:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4fc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4fc4:	9708      	str	r7, [sp, #32]
    4fc6:	429f      	cmp	r7, r3
    4fc8:	dd00      	ble.n	4fcc <_printf_float+0x2a4>
    4fca:	9308      	str	r3, [sp, #32]
    4fcc:	9f08      	ldr	r7, [sp, #32]
    4fce:	2f00      	cmp	r7, #0
    4fd0:	dc01      	bgt.n	4fd6 <_printf_float+0x2ae>
    4fd2:	2700      	movs	r7, #0
    4fd4:	e014      	b.n	5000 <_printf_float+0x2d8>
    4fd6:	1c28      	adds	r0, r5, #0
    4fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fda:	1c32      	adds	r2, r6, #0
    4fdc:	9b08      	ldr	r3, [sp, #32]
    4fde:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4fe0:	47b8      	blx	r7
    4fe2:	3001      	adds	r0, #1
    4fe4:	d1f5      	bne.n	4fd2 <_printf_float+0x2aa>
    4fe6:	e775      	b.n	4ed4 <_printf_float+0x1ac>
    4fe8:	1c22      	adds	r2, r4, #0
    4fea:	1c28      	adds	r0, r5, #0
    4fec:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fee:	321a      	adds	r2, #26
    4ff0:	2301      	movs	r3, #1
    4ff2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ff4:	47b8      	blx	r7
    4ff6:	3001      	adds	r0, #1
    4ff8:	d100      	bne.n	4ffc <_printf_float+0x2d4>
    4ffa:	e76b      	b.n	4ed4 <_printf_float+0x1ac>
    4ffc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4ffe:	3701      	adds	r7, #1
    5000:	9709      	str	r7, [sp, #36]	; 0x24
    5002:	9f08      	ldr	r7, [sp, #32]
    5004:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5006:	43fa      	mvns	r2, r7
    5008:	17d2      	asrs	r2, r2, #31
    500a:	403a      	ands	r2, r7
    500c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    500e:	1a9a      	subs	r2, r3, r2
    5010:	4297      	cmp	r7, r2
    5012:	dbe9      	blt.n	4fe8 <_printf_float+0x2c0>
    5014:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5016:	9910      	ldr	r1, [sp, #64]	; 0x40
    5018:	18f3      	adds	r3, r6, r3
    501a:	9309      	str	r3, [sp, #36]	; 0x24
    501c:	4288      	cmp	r0, r1
    501e:	db0e      	blt.n	503e <_printf_float+0x316>
    5020:	6822      	ldr	r2, [r4, #0]
    5022:	07d2      	lsls	r2, r2, #31
    5024:	d40b      	bmi.n	503e <_printf_float+0x316>
    5026:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5028:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    502a:	18f6      	adds	r6, r6, r3
    502c:	1bdb      	subs	r3, r3, r7
    502e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5030:	1bf6      	subs	r6, r6, r7
    5032:	429e      	cmp	r6, r3
    5034:	dd00      	ble.n	5038 <_printf_float+0x310>
    5036:	1c1e      	adds	r6, r3, #0
    5038:	2e00      	cmp	r6, #0
    503a:	dc17      	bgt.n	506c <_printf_float+0x344>
    503c:	e01f      	b.n	507e <_printf_float+0x356>
    503e:	1c28      	adds	r0, r5, #0
    5040:	990a      	ldr	r1, [sp, #40]	; 0x28
    5042:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5044:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5046:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5048:	47b8      	blx	r7
    504a:	3001      	adds	r0, #1
    504c:	d1eb      	bne.n	5026 <_printf_float+0x2fe>
    504e:	e741      	b.n	4ed4 <_printf_float+0x1ac>
	...
    5058:	0000a919 	.word	0x0000a919
    505c:	0000a91d 	.word	0x0000a91d
    5060:	0000a921 	.word	0x0000a921
    5064:	0000a925 	.word	0x0000a925
    5068:	0000a929 	.word	0x0000a929
    506c:	1c28      	adds	r0, r5, #0
    506e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5070:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5072:	1c33      	adds	r3, r6, #0
    5074:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5076:	47b8      	blx	r7
    5078:	3001      	adds	r0, #1
    507a:	d100      	bne.n	507e <_printf_float+0x356>
    507c:	e72a      	b.n	4ed4 <_printf_float+0x1ac>
    507e:	2700      	movs	r7, #0
    5080:	e00b      	b.n	509a <_printf_float+0x372>
    5082:	1c22      	adds	r2, r4, #0
    5084:	1c28      	adds	r0, r5, #0
    5086:	990a      	ldr	r1, [sp, #40]	; 0x28
    5088:	321a      	adds	r2, #26
    508a:	2301      	movs	r3, #1
    508c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    508e:	47b8      	blx	r7
    5090:	3001      	adds	r0, #1
    5092:	d100      	bne.n	5096 <_printf_float+0x36e>
    5094:	e71e      	b.n	4ed4 <_printf_float+0x1ac>
    5096:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5098:	3701      	adds	r7, #1
    509a:	9709      	str	r7, [sp, #36]	; 0x24
    509c:	9810      	ldr	r0, [sp, #64]	; 0x40
    509e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    50a0:	43f3      	mvns	r3, r6
    50a2:	17db      	asrs	r3, r3, #31
    50a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    50a6:	1a42      	subs	r2, r0, r1
    50a8:	4033      	ands	r3, r6
    50aa:	1ad3      	subs	r3, r2, r3
    50ac:	429f      	cmp	r7, r3
    50ae:	dbe8      	blt.n	5082 <_printf_float+0x35a>
    50b0:	e735      	b.n	4f1e <_printf_float+0x1f6>
    50b2:	9810      	ldr	r0, [sp, #64]	; 0x40
    50b4:	2801      	cmp	r0, #1
    50b6:	dc02      	bgt.n	50be <_printf_float+0x396>
    50b8:	2301      	movs	r3, #1
    50ba:	421a      	tst	r2, r3
    50bc:	d03a      	beq.n	5134 <_printf_float+0x40c>
    50be:	1c28      	adds	r0, r5, #0
    50c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    50c2:	1c32      	adds	r2, r6, #0
    50c4:	2301      	movs	r3, #1
    50c6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    50c8:	47b8      	blx	r7
    50ca:	3001      	adds	r0, #1
    50cc:	d100      	bne.n	50d0 <_printf_float+0x3a8>
    50ce:	e701      	b.n	4ed4 <_printf_float+0x1ac>
    50d0:	1c28      	adds	r0, r5, #0
    50d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    50d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    50d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    50d8:	47b8      	blx	r7
    50da:	3001      	adds	r0, #1
    50dc:	d100      	bne.n	50e0 <_printf_float+0x3b8>
    50de:	e6f9      	b.n	4ed4 <_printf_float+0x1ac>
    50e0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    50e2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    50e4:	4b25      	ldr	r3, [pc, #148]	; (517c <_printf_float+0x454>)
    50e6:	4a24      	ldr	r2, [pc, #144]	; (5178 <_printf_float+0x450>)
    50e8:	f002 fcc8 	bl	7a7c <__aeabi_dcmpeq>
    50ec:	2800      	cmp	r0, #0
    50ee:	d001      	beq.n	50f4 <_printf_float+0x3cc>
    50f0:	2600      	movs	r6, #0
    50f2:	e010      	b.n	5116 <_printf_float+0x3ee>
    50f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    50f6:	1c72      	adds	r2, r6, #1
    50f8:	3b01      	subs	r3, #1
    50fa:	1c28      	adds	r0, r5, #0
    50fc:	990a      	ldr	r1, [sp, #40]	; 0x28
    50fe:	e01c      	b.n	513a <_printf_float+0x412>
    5100:	1c22      	adds	r2, r4, #0
    5102:	1c28      	adds	r0, r5, #0
    5104:	990a      	ldr	r1, [sp, #40]	; 0x28
    5106:	321a      	adds	r2, #26
    5108:	2301      	movs	r3, #1
    510a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    510c:	47b8      	blx	r7
    510e:	3001      	adds	r0, #1
    5110:	d100      	bne.n	5114 <_printf_float+0x3ec>
    5112:	e6df      	b.n	4ed4 <_printf_float+0x1ac>
    5114:	3601      	adds	r6, #1
    5116:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5118:	3b01      	subs	r3, #1
    511a:	429e      	cmp	r6, r3
    511c:	dbf0      	blt.n	5100 <_printf_float+0x3d8>
    511e:	1c22      	adds	r2, r4, #0
    5120:	1c28      	adds	r0, r5, #0
    5122:	990a      	ldr	r1, [sp, #40]	; 0x28
    5124:	3250      	adds	r2, #80	; 0x50
    5126:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5128:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    512a:	47b8      	blx	r7
    512c:	3001      	adds	r0, #1
    512e:	d000      	beq.n	5132 <_printf_float+0x40a>
    5130:	e6f5      	b.n	4f1e <_printf_float+0x1f6>
    5132:	e6cf      	b.n	4ed4 <_printf_float+0x1ac>
    5134:	990a      	ldr	r1, [sp, #40]	; 0x28
    5136:	1c28      	adds	r0, r5, #0
    5138:	1c32      	adds	r2, r6, #0
    513a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    513c:	47b0      	blx	r6
    513e:	3001      	adds	r0, #1
    5140:	d1ed      	bne.n	511e <_printf_float+0x3f6>
    5142:	e6c7      	b.n	4ed4 <_printf_float+0x1ac>
    5144:	2600      	movs	r6, #0
    5146:	68e0      	ldr	r0, [r4, #12]
    5148:	9911      	ldr	r1, [sp, #68]	; 0x44
    514a:	1a43      	subs	r3, r0, r1
    514c:	429e      	cmp	r6, r3
    514e:	db05      	blt.n	515c <_printf_float+0x434>
    5150:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5152:	68e0      	ldr	r0, [r4, #12]
    5154:	4298      	cmp	r0, r3
    5156:	da0d      	bge.n	5174 <_printf_float+0x44c>
    5158:	1c18      	adds	r0, r3, #0
    515a:	e00b      	b.n	5174 <_printf_float+0x44c>
    515c:	1c22      	adds	r2, r4, #0
    515e:	1c28      	adds	r0, r5, #0
    5160:	990a      	ldr	r1, [sp, #40]	; 0x28
    5162:	3219      	adds	r2, #25
    5164:	2301      	movs	r3, #1
    5166:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5168:	47b8      	blx	r7
    516a:	3001      	adds	r0, #1
    516c:	d100      	bne.n	5170 <_printf_float+0x448>
    516e:	e6b1      	b.n	4ed4 <_printf_float+0x1ac>
    5170:	3601      	adds	r6, #1
    5172:	e7e8      	b.n	5146 <_printf_float+0x41e>
    5174:	b013      	add	sp, #76	; 0x4c
    5176:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005180 <_printf_common>:
    5180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5182:	1c15      	adds	r5, r2, #0
    5184:	9301      	str	r3, [sp, #4]
    5186:	690a      	ldr	r2, [r1, #16]
    5188:	688b      	ldr	r3, [r1, #8]
    518a:	1c06      	adds	r6, r0, #0
    518c:	1c0c      	adds	r4, r1, #0
    518e:	4293      	cmp	r3, r2
    5190:	da00      	bge.n	5194 <_printf_common+0x14>
    5192:	1c13      	adds	r3, r2, #0
    5194:	1c22      	adds	r2, r4, #0
    5196:	602b      	str	r3, [r5, #0]
    5198:	3243      	adds	r2, #67	; 0x43
    519a:	7812      	ldrb	r2, [r2, #0]
    519c:	2a00      	cmp	r2, #0
    519e:	d001      	beq.n	51a4 <_printf_common+0x24>
    51a0:	3301      	adds	r3, #1
    51a2:	602b      	str	r3, [r5, #0]
    51a4:	6820      	ldr	r0, [r4, #0]
    51a6:	0680      	lsls	r0, r0, #26
    51a8:	d502      	bpl.n	51b0 <_printf_common+0x30>
    51aa:	682b      	ldr	r3, [r5, #0]
    51ac:	3302      	adds	r3, #2
    51ae:	602b      	str	r3, [r5, #0]
    51b0:	6821      	ldr	r1, [r4, #0]
    51b2:	2706      	movs	r7, #6
    51b4:	400f      	ands	r7, r1
    51b6:	d01f      	beq.n	51f8 <_printf_common+0x78>
    51b8:	1c23      	adds	r3, r4, #0
    51ba:	3343      	adds	r3, #67	; 0x43
    51bc:	781b      	ldrb	r3, [r3, #0]
    51be:	1e5a      	subs	r2, r3, #1
    51c0:	4193      	sbcs	r3, r2
    51c2:	6822      	ldr	r2, [r4, #0]
    51c4:	0692      	lsls	r2, r2, #26
    51c6:	d51f      	bpl.n	5208 <_printf_common+0x88>
    51c8:	18e1      	adds	r1, r4, r3
    51ca:	3140      	adds	r1, #64	; 0x40
    51cc:	2030      	movs	r0, #48	; 0x30
    51ce:	70c8      	strb	r0, [r1, #3]
    51d0:	1c21      	adds	r1, r4, #0
    51d2:	1c5a      	adds	r2, r3, #1
    51d4:	3145      	adds	r1, #69	; 0x45
    51d6:	7809      	ldrb	r1, [r1, #0]
    51d8:	18a2      	adds	r2, r4, r2
    51da:	3240      	adds	r2, #64	; 0x40
    51dc:	3302      	adds	r3, #2
    51de:	70d1      	strb	r1, [r2, #3]
    51e0:	e012      	b.n	5208 <_printf_common+0x88>
    51e2:	1c22      	adds	r2, r4, #0
    51e4:	1c30      	adds	r0, r6, #0
    51e6:	9901      	ldr	r1, [sp, #4]
    51e8:	3219      	adds	r2, #25
    51ea:	2301      	movs	r3, #1
    51ec:	9f08      	ldr	r7, [sp, #32]
    51ee:	47b8      	blx	r7
    51f0:	3001      	adds	r0, #1
    51f2:	d011      	beq.n	5218 <_printf_common+0x98>
    51f4:	9f00      	ldr	r7, [sp, #0]
    51f6:	3701      	adds	r7, #1
    51f8:	9700      	str	r7, [sp, #0]
    51fa:	68e0      	ldr	r0, [r4, #12]
    51fc:	6829      	ldr	r1, [r5, #0]
    51fe:	9f00      	ldr	r7, [sp, #0]
    5200:	1a43      	subs	r3, r0, r1
    5202:	429f      	cmp	r7, r3
    5204:	dbed      	blt.n	51e2 <_printf_common+0x62>
    5206:	e7d7      	b.n	51b8 <_printf_common+0x38>
    5208:	1c22      	adds	r2, r4, #0
    520a:	1c30      	adds	r0, r6, #0
    520c:	9901      	ldr	r1, [sp, #4]
    520e:	3243      	adds	r2, #67	; 0x43
    5210:	9f08      	ldr	r7, [sp, #32]
    5212:	47b8      	blx	r7
    5214:	3001      	adds	r0, #1
    5216:	d102      	bne.n	521e <_printf_common+0x9e>
    5218:	2001      	movs	r0, #1
    521a:	4240      	negs	r0, r0
    521c:	e023      	b.n	5266 <_printf_common+0xe6>
    521e:	6820      	ldr	r0, [r4, #0]
    5220:	2106      	movs	r1, #6
    5222:	682b      	ldr	r3, [r5, #0]
    5224:	68e2      	ldr	r2, [r4, #12]
    5226:	4001      	ands	r1, r0
    5228:	2500      	movs	r5, #0
    522a:	2904      	cmp	r1, #4
    522c:	d103      	bne.n	5236 <_printf_common+0xb6>
    522e:	1ad5      	subs	r5, r2, r3
    5230:	43eb      	mvns	r3, r5
    5232:	17db      	asrs	r3, r3, #31
    5234:	401d      	ands	r5, r3
    5236:	68a2      	ldr	r2, [r4, #8]
    5238:	6923      	ldr	r3, [r4, #16]
    523a:	429a      	cmp	r2, r3
    523c:	dd01      	ble.n	5242 <_printf_common+0xc2>
    523e:	1ad3      	subs	r3, r2, r3
    5240:	18ed      	adds	r5, r5, r3
    5242:	2700      	movs	r7, #0
    5244:	9700      	str	r7, [sp, #0]
    5246:	9f00      	ldr	r7, [sp, #0]
    5248:	42af      	cmp	r7, r5
    524a:	da0b      	bge.n	5264 <_printf_common+0xe4>
    524c:	1c22      	adds	r2, r4, #0
    524e:	1c30      	adds	r0, r6, #0
    5250:	9901      	ldr	r1, [sp, #4]
    5252:	321a      	adds	r2, #26
    5254:	2301      	movs	r3, #1
    5256:	9f08      	ldr	r7, [sp, #32]
    5258:	47b8      	blx	r7
    525a:	3001      	adds	r0, #1
    525c:	d0dc      	beq.n	5218 <_printf_common+0x98>
    525e:	9f00      	ldr	r7, [sp, #0]
    5260:	3701      	adds	r7, #1
    5262:	e7ef      	b.n	5244 <_printf_common+0xc4>
    5264:	2000      	movs	r0, #0
    5266:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005268 <_printf_i>:
    5268:	b5f0      	push	{r4, r5, r6, r7, lr}
    526a:	1c0d      	adds	r5, r1, #0
    526c:	b08b      	sub	sp, #44	; 0x2c
    526e:	3543      	adds	r5, #67	; 0x43
    5270:	9206      	str	r2, [sp, #24]
    5272:	9005      	str	r0, [sp, #20]
    5274:	9307      	str	r3, [sp, #28]
    5276:	9504      	str	r5, [sp, #16]
    5278:	7e0b      	ldrb	r3, [r1, #24]
    527a:	1c0c      	adds	r4, r1, #0
    527c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    527e:	2b6e      	cmp	r3, #110	; 0x6e
    5280:	d100      	bne.n	5284 <_printf_i+0x1c>
    5282:	e0a7      	b.n	53d4 <_printf_i+0x16c>
    5284:	d811      	bhi.n	52aa <_printf_i+0x42>
    5286:	2b63      	cmp	r3, #99	; 0x63
    5288:	d022      	beq.n	52d0 <_printf_i+0x68>
    528a:	d809      	bhi.n	52a0 <_printf_i+0x38>
    528c:	2b00      	cmp	r3, #0
    528e:	d100      	bne.n	5292 <_printf_i+0x2a>
    5290:	e0b0      	b.n	53f4 <_printf_i+0x18c>
    5292:	2b58      	cmp	r3, #88	; 0x58
    5294:	d000      	beq.n	5298 <_printf_i+0x30>
    5296:	e0c0      	b.n	541a <_printf_i+0x1b2>
    5298:	3145      	adds	r1, #69	; 0x45
    529a:	700b      	strb	r3, [r1, #0]
    529c:	4d7b      	ldr	r5, [pc, #492]	; (548c <_printf_i+0x224>)
    529e:	e04e      	b.n	533e <_printf_i+0xd6>
    52a0:	2b64      	cmp	r3, #100	; 0x64
    52a2:	d01c      	beq.n	52de <_printf_i+0x76>
    52a4:	2b69      	cmp	r3, #105	; 0x69
    52a6:	d01a      	beq.n	52de <_printf_i+0x76>
    52a8:	e0b7      	b.n	541a <_printf_i+0x1b2>
    52aa:	2b73      	cmp	r3, #115	; 0x73
    52ac:	d100      	bne.n	52b0 <_printf_i+0x48>
    52ae:	e0a5      	b.n	53fc <_printf_i+0x194>
    52b0:	d809      	bhi.n	52c6 <_printf_i+0x5e>
    52b2:	2b6f      	cmp	r3, #111	; 0x6f
    52b4:	d029      	beq.n	530a <_printf_i+0xa2>
    52b6:	2b70      	cmp	r3, #112	; 0x70
    52b8:	d000      	beq.n	52bc <_printf_i+0x54>
    52ba:	e0ae      	b.n	541a <_printf_i+0x1b2>
    52bc:	680e      	ldr	r6, [r1, #0]
    52be:	2320      	movs	r3, #32
    52c0:	4333      	orrs	r3, r6
    52c2:	600b      	str	r3, [r1, #0]
    52c4:	e036      	b.n	5334 <_printf_i+0xcc>
    52c6:	2b75      	cmp	r3, #117	; 0x75
    52c8:	d01f      	beq.n	530a <_printf_i+0xa2>
    52ca:	2b78      	cmp	r3, #120	; 0x78
    52cc:	d032      	beq.n	5334 <_printf_i+0xcc>
    52ce:	e0a4      	b.n	541a <_printf_i+0x1b2>
    52d0:	6813      	ldr	r3, [r2, #0]
    52d2:	1c0d      	adds	r5, r1, #0
    52d4:	1d19      	adds	r1, r3, #4
    52d6:	3542      	adds	r5, #66	; 0x42
    52d8:	6011      	str	r1, [r2, #0]
    52da:	681b      	ldr	r3, [r3, #0]
    52dc:	e09f      	b.n	541e <_printf_i+0x1b6>
    52de:	6821      	ldr	r1, [r4, #0]
    52e0:	6813      	ldr	r3, [r2, #0]
    52e2:	060e      	lsls	r6, r1, #24
    52e4:	d503      	bpl.n	52ee <_printf_i+0x86>
    52e6:	1d19      	adds	r1, r3, #4
    52e8:	6011      	str	r1, [r2, #0]
    52ea:	681e      	ldr	r6, [r3, #0]
    52ec:	e005      	b.n	52fa <_printf_i+0x92>
    52ee:	0648      	lsls	r0, r1, #25
    52f0:	d5f9      	bpl.n	52e6 <_printf_i+0x7e>
    52f2:	1d19      	adds	r1, r3, #4
    52f4:	6011      	str	r1, [r2, #0]
    52f6:	2100      	movs	r1, #0
    52f8:	5e5e      	ldrsh	r6, [r3, r1]
    52fa:	4b64      	ldr	r3, [pc, #400]	; (548c <_printf_i+0x224>)
    52fc:	2e00      	cmp	r6, #0
    52fe:	da3b      	bge.n	5378 <_printf_i+0x110>
    5300:	9d04      	ldr	r5, [sp, #16]
    5302:	222d      	movs	r2, #45	; 0x2d
    5304:	4276      	negs	r6, r6
    5306:	702a      	strb	r2, [r5, #0]
    5308:	e036      	b.n	5378 <_printf_i+0x110>
    530a:	6821      	ldr	r1, [r4, #0]
    530c:	6813      	ldr	r3, [r2, #0]
    530e:	060e      	lsls	r6, r1, #24
    5310:	d503      	bpl.n	531a <_printf_i+0xb2>
    5312:	1d19      	adds	r1, r3, #4
    5314:	6011      	str	r1, [r2, #0]
    5316:	681e      	ldr	r6, [r3, #0]
    5318:	e004      	b.n	5324 <_printf_i+0xbc>
    531a:	0648      	lsls	r0, r1, #25
    531c:	d5f9      	bpl.n	5312 <_printf_i+0xaa>
    531e:	1d19      	adds	r1, r3, #4
    5320:	881e      	ldrh	r6, [r3, #0]
    5322:	6011      	str	r1, [r2, #0]
    5324:	4b59      	ldr	r3, [pc, #356]	; (548c <_printf_i+0x224>)
    5326:	7e22      	ldrb	r2, [r4, #24]
    5328:	9303      	str	r3, [sp, #12]
    532a:	2708      	movs	r7, #8
    532c:	2a6f      	cmp	r2, #111	; 0x6f
    532e:	d01e      	beq.n	536e <_printf_i+0x106>
    5330:	270a      	movs	r7, #10
    5332:	e01c      	b.n	536e <_printf_i+0x106>
    5334:	1c23      	adds	r3, r4, #0
    5336:	2178      	movs	r1, #120	; 0x78
    5338:	3345      	adds	r3, #69	; 0x45
    533a:	4d55      	ldr	r5, [pc, #340]	; (5490 <_printf_i+0x228>)
    533c:	7019      	strb	r1, [r3, #0]
    533e:	6811      	ldr	r1, [r2, #0]
    5340:	6823      	ldr	r3, [r4, #0]
    5342:	1d08      	adds	r0, r1, #4
    5344:	9503      	str	r5, [sp, #12]
    5346:	6010      	str	r0, [r2, #0]
    5348:	061e      	lsls	r6, r3, #24
    534a:	d501      	bpl.n	5350 <_printf_i+0xe8>
    534c:	680e      	ldr	r6, [r1, #0]
    534e:	e002      	b.n	5356 <_printf_i+0xee>
    5350:	0658      	lsls	r0, r3, #25
    5352:	d5fb      	bpl.n	534c <_printf_i+0xe4>
    5354:	880e      	ldrh	r6, [r1, #0]
    5356:	07d9      	lsls	r1, r3, #31
    5358:	d502      	bpl.n	5360 <_printf_i+0xf8>
    535a:	2220      	movs	r2, #32
    535c:	4313      	orrs	r3, r2
    535e:	6023      	str	r3, [r4, #0]
    5360:	2710      	movs	r7, #16
    5362:	2e00      	cmp	r6, #0
    5364:	d103      	bne.n	536e <_printf_i+0x106>
    5366:	6822      	ldr	r2, [r4, #0]
    5368:	2320      	movs	r3, #32
    536a:	439a      	bics	r2, r3
    536c:	6022      	str	r2, [r4, #0]
    536e:	1c23      	adds	r3, r4, #0
    5370:	2200      	movs	r2, #0
    5372:	3343      	adds	r3, #67	; 0x43
    5374:	701a      	strb	r2, [r3, #0]
    5376:	e001      	b.n	537c <_printf_i+0x114>
    5378:	9303      	str	r3, [sp, #12]
    537a:	270a      	movs	r7, #10
    537c:	6863      	ldr	r3, [r4, #4]
    537e:	60a3      	str	r3, [r4, #8]
    5380:	2b00      	cmp	r3, #0
    5382:	db03      	blt.n	538c <_printf_i+0x124>
    5384:	6825      	ldr	r5, [r4, #0]
    5386:	2204      	movs	r2, #4
    5388:	4395      	bics	r5, r2
    538a:	6025      	str	r5, [r4, #0]
    538c:	2e00      	cmp	r6, #0
    538e:	d102      	bne.n	5396 <_printf_i+0x12e>
    5390:	9d04      	ldr	r5, [sp, #16]
    5392:	2b00      	cmp	r3, #0
    5394:	d00e      	beq.n	53b4 <_printf_i+0x14c>
    5396:	9d04      	ldr	r5, [sp, #16]
    5398:	1c30      	adds	r0, r6, #0
    539a:	1c39      	adds	r1, r7, #0
    539c:	f002 faf2 	bl	7984 <__aeabi_uidivmod>
    53a0:	9803      	ldr	r0, [sp, #12]
    53a2:	3d01      	subs	r5, #1
    53a4:	5c43      	ldrb	r3, [r0, r1]
    53a6:	1c30      	adds	r0, r6, #0
    53a8:	702b      	strb	r3, [r5, #0]
    53aa:	1c39      	adds	r1, r7, #0
    53ac:	f002 faa6 	bl	78fc <__aeabi_uidiv>
    53b0:	1e06      	subs	r6, r0, #0
    53b2:	d1f1      	bne.n	5398 <_printf_i+0x130>
    53b4:	2f08      	cmp	r7, #8
    53b6:	d109      	bne.n	53cc <_printf_i+0x164>
    53b8:	6821      	ldr	r1, [r4, #0]
    53ba:	07c9      	lsls	r1, r1, #31
    53bc:	d506      	bpl.n	53cc <_printf_i+0x164>
    53be:	6862      	ldr	r2, [r4, #4]
    53c0:	6923      	ldr	r3, [r4, #16]
    53c2:	429a      	cmp	r2, r3
    53c4:	dc02      	bgt.n	53cc <_printf_i+0x164>
    53c6:	3d01      	subs	r5, #1
    53c8:	2330      	movs	r3, #48	; 0x30
    53ca:	702b      	strb	r3, [r5, #0]
    53cc:	9e04      	ldr	r6, [sp, #16]
    53ce:	1b73      	subs	r3, r6, r5
    53d0:	6123      	str	r3, [r4, #16]
    53d2:	e02a      	b.n	542a <_printf_i+0x1c2>
    53d4:	6808      	ldr	r0, [r1, #0]
    53d6:	6813      	ldr	r3, [r2, #0]
    53d8:	6949      	ldr	r1, [r1, #20]
    53da:	0605      	lsls	r5, r0, #24
    53dc:	d504      	bpl.n	53e8 <_printf_i+0x180>
    53de:	1d18      	adds	r0, r3, #4
    53e0:	6010      	str	r0, [r2, #0]
    53e2:	681b      	ldr	r3, [r3, #0]
    53e4:	6019      	str	r1, [r3, #0]
    53e6:	e005      	b.n	53f4 <_printf_i+0x18c>
    53e8:	0646      	lsls	r6, r0, #25
    53ea:	d5f8      	bpl.n	53de <_printf_i+0x176>
    53ec:	1d18      	adds	r0, r3, #4
    53ee:	6010      	str	r0, [r2, #0]
    53f0:	681b      	ldr	r3, [r3, #0]
    53f2:	8019      	strh	r1, [r3, #0]
    53f4:	2300      	movs	r3, #0
    53f6:	6123      	str	r3, [r4, #16]
    53f8:	9d04      	ldr	r5, [sp, #16]
    53fa:	e016      	b.n	542a <_printf_i+0x1c2>
    53fc:	6813      	ldr	r3, [r2, #0]
    53fe:	1d19      	adds	r1, r3, #4
    5400:	6011      	str	r1, [r2, #0]
    5402:	681d      	ldr	r5, [r3, #0]
    5404:	1c28      	adds	r0, r5, #0
    5406:	f7fe fa5d 	bl	38c4 <strlen>
    540a:	6863      	ldr	r3, [r4, #4]
    540c:	6120      	str	r0, [r4, #16]
    540e:	4298      	cmp	r0, r3
    5410:	d900      	bls.n	5414 <_printf_i+0x1ac>
    5412:	6123      	str	r3, [r4, #16]
    5414:	6920      	ldr	r0, [r4, #16]
    5416:	6060      	str	r0, [r4, #4]
    5418:	e004      	b.n	5424 <_printf_i+0x1bc>
    541a:	1c25      	adds	r5, r4, #0
    541c:	3542      	adds	r5, #66	; 0x42
    541e:	702b      	strb	r3, [r5, #0]
    5420:	2301      	movs	r3, #1
    5422:	6123      	str	r3, [r4, #16]
    5424:	9e04      	ldr	r6, [sp, #16]
    5426:	2300      	movs	r3, #0
    5428:	7033      	strb	r3, [r6, #0]
    542a:	9e07      	ldr	r6, [sp, #28]
    542c:	9805      	ldr	r0, [sp, #20]
    542e:	9600      	str	r6, [sp, #0]
    5430:	1c21      	adds	r1, r4, #0
    5432:	aa09      	add	r2, sp, #36	; 0x24
    5434:	9b06      	ldr	r3, [sp, #24]
    5436:	f7ff fea3 	bl	5180 <_printf_common>
    543a:	3001      	adds	r0, #1
    543c:	d102      	bne.n	5444 <_printf_i+0x1dc>
    543e:	2001      	movs	r0, #1
    5440:	4240      	negs	r0, r0
    5442:	e021      	b.n	5488 <_printf_i+0x220>
    5444:	1c2a      	adds	r2, r5, #0
    5446:	9805      	ldr	r0, [sp, #20]
    5448:	9906      	ldr	r1, [sp, #24]
    544a:	6923      	ldr	r3, [r4, #16]
    544c:	9d07      	ldr	r5, [sp, #28]
    544e:	47a8      	blx	r5
    5450:	3001      	adds	r0, #1
    5452:	d0f4      	beq.n	543e <_printf_i+0x1d6>
    5454:	6826      	ldr	r6, [r4, #0]
    5456:	07b6      	lsls	r6, r6, #30
    5458:	d405      	bmi.n	5466 <_printf_i+0x1fe>
    545a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    545c:	68e0      	ldr	r0, [r4, #12]
    545e:	4298      	cmp	r0, r3
    5460:	da12      	bge.n	5488 <_printf_i+0x220>
    5462:	1c18      	adds	r0, r3, #0
    5464:	e010      	b.n	5488 <_printf_i+0x220>
    5466:	2500      	movs	r5, #0
    5468:	68e0      	ldr	r0, [r4, #12]
    546a:	9909      	ldr	r1, [sp, #36]	; 0x24
    546c:	1a43      	subs	r3, r0, r1
    546e:	429d      	cmp	r5, r3
    5470:	daf3      	bge.n	545a <_printf_i+0x1f2>
    5472:	1c22      	adds	r2, r4, #0
    5474:	9805      	ldr	r0, [sp, #20]
    5476:	9906      	ldr	r1, [sp, #24]
    5478:	3219      	adds	r2, #25
    547a:	2301      	movs	r3, #1
    547c:	9e07      	ldr	r6, [sp, #28]
    547e:	47b0      	blx	r6
    5480:	3001      	adds	r0, #1
    5482:	d0dc      	beq.n	543e <_printf_i+0x1d6>
    5484:	3501      	adds	r5, #1
    5486:	e7ef      	b.n	5468 <_printf_i+0x200>
    5488:	b00b      	add	sp, #44	; 0x2c
    548a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    548c:	0000a92b 	.word	0x0000a92b
    5490:	0000a93c 	.word	0x0000a93c

00005494 <__swbuf_r>:
    5494:	b570      	push	{r4, r5, r6, lr}
    5496:	1c05      	adds	r5, r0, #0
    5498:	1c0e      	adds	r6, r1, #0
    549a:	1c14      	adds	r4, r2, #0
    549c:	2800      	cmp	r0, #0
    549e:	d004      	beq.n	54aa <__swbuf_r+0x16>
    54a0:	6982      	ldr	r2, [r0, #24]
    54a2:	2a00      	cmp	r2, #0
    54a4:	d101      	bne.n	54aa <__swbuf_r+0x16>
    54a6:	f001 f831 	bl	650c <__sinit>
    54aa:	4b23      	ldr	r3, [pc, #140]	; (5538 <__swbuf_r+0xa4>)
    54ac:	429c      	cmp	r4, r3
    54ae:	d101      	bne.n	54b4 <__swbuf_r+0x20>
    54b0:	686c      	ldr	r4, [r5, #4]
    54b2:	e008      	b.n	54c6 <__swbuf_r+0x32>
    54b4:	4b21      	ldr	r3, [pc, #132]	; (553c <__swbuf_r+0xa8>)
    54b6:	429c      	cmp	r4, r3
    54b8:	d101      	bne.n	54be <__swbuf_r+0x2a>
    54ba:	68ac      	ldr	r4, [r5, #8]
    54bc:	e003      	b.n	54c6 <__swbuf_r+0x32>
    54be:	4b20      	ldr	r3, [pc, #128]	; (5540 <__swbuf_r+0xac>)
    54c0:	429c      	cmp	r4, r3
    54c2:	d100      	bne.n	54c6 <__swbuf_r+0x32>
    54c4:	68ec      	ldr	r4, [r5, #12]
    54c6:	69a3      	ldr	r3, [r4, #24]
    54c8:	60a3      	str	r3, [r4, #8]
    54ca:	89a3      	ldrh	r3, [r4, #12]
    54cc:	071a      	lsls	r2, r3, #28
    54ce:	d50a      	bpl.n	54e6 <__swbuf_r+0x52>
    54d0:	6923      	ldr	r3, [r4, #16]
    54d2:	2b00      	cmp	r3, #0
    54d4:	d007      	beq.n	54e6 <__swbuf_r+0x52>
    54d6:	6822      	ldr	r2, [r4, #0]
    54d8:	6923      	ldr	r3, [r4, #16]
    54da:	b2f6      	uxtb	r6, r6
    54dc:	1ad0      	subs	r0, r2, r3
    54de:	6962      	ldr	r2, [r4, #20]
    54e0:	4290      	cmp	r0, r2
    54e2:	db0f      	blt.n	5504 <__swbuf_r+0x70>
    54e4:	e008      	b.n	54f8 <__swbuf_r+0x64>
    54e6:	1c28      	adds	r0, r5, #0
    54e8:	1c21      	adds	r1, r4, #0
    54ea:	f000 f82b 	bl	5544 <__swsetup_r>
    54ee:	2800      	cmp	r0, #0
    54f0:	d0f1      	beq.n	54d6 <__swbuf_r+0x42>
    54f2:	2001      	movs	r0, #1
    54f4:	4240      	negs	r0, r0
    54f6:	e01d      	b.n	5534 <__swbuf_r+0xa0>
    54f8:	1c28      	adds	r0, r5, #0
    54fa:	1c21      	adds	r1, r4, #0
    54fc:	f000 ff86 	bl	640c <_fflush_r>
    5500:	2800      	cmp	r0, #0
    5502:	d1f6      	bne.n	54f2 <__swbuf_r+0x5e>
    5504:	68a3      	ldr	r3, [r4, #8]
    5506:	3001      	adds	r0, #1
    5508:	3b01      	subs	r3, #1
    550a:	60a3      	str	r3, [r4, #8]
    550c:	6823      	ldr	r3, [r4, #0]
    550e:	1c5a      	adds	r2, r3, #1
    5510:	6022      	str	r2, [r4, #0]
    5512:	701e      	strb	r6, [r3, #0]
    5514:	6963      	ldr	r3, [r4, #20]
    5516:	4298      	cmp	r0, r3
    5518:	d005      	beq.n	5526 <__swbuf_r+0x92>
    551a:	89a3      	ldrh	r3, [r4, #12]
    551c:	1c30      	adds	r0, r6, #0
    551e:	07da      	lsls	r2, r3, #31
    5520:	d508      	bpl.n	5534 <__swbuf_r+0xa0>
    5522:	2e0a      	cmp	r6, #10
    5524:	d106      	bne.n	5534 <__swbuf_r+0xa0>
    5526:	1c28      	adds	r0, r5, #0
    5528:	1c21      	adds	r1, r4, #0
    552a:	f000 ff6f 	bl	640c <_fflush_r>
    552e:	2800      	cmp	r0, #0
    5530:	d1df      	bne.n	54f2 <__swbuf_r+0x5e>
    5532:	1c30      	adds	r0, r6, #0
    5534:	bd70      	pop	{r4, r5, r6, pc}
    5536:	46c0      	nop			; (mov r8, r8)
    5538:	0000aa5c 	.word	0x0000aa5c
    553c:	0000aa7c 	.word	0x0000aa7c
    5540:	0000aa9c 	.word	0x0000aa9c

00005544 <__swsetup_r>:
    5544:	4b34      	ldr	r3, [pc, #208]	; (5618 <__swsetup_r+0xd4>)
    5546:	b570      	push	{r4, r5, r6, lr}
    5548:	681d      	ldr	r5, [r3, #0]
    554a:	1c06      	adds	r6, r0, #0
    554c:	1c0c      	adds	r4, r1, #0
    554e:	2d00      	cmp	r5, #0
    5550:	d005      	beq.n	555e <__swsetup_r+0x1a>
    5552:	69a9      	ldr	r1, [r5, #24]
    5554:	2900      	cmp	r1, #0
    5556:	d102      	bne.n	555e <__swsetup_r+0x1a>
    5558:	1c28      	adds	r0, r5, #0
    555a:	f000 ffd7 	bl	650c <__sinit>
    555e:	4b2f      	ldr	r3, [pc, #188]	; (561c <__swsetup_r+0xd8>)
    5560:	429c      	cmp	r4, r3
    5562:	d101      	bne.n	5568 <__swsetup_r+0x24>
    5564:	686c      	ldr	r4, [r5, #4]
    5566:	e008      	b.n	557a <__swsetup_r+0x36>
    5568:	4b2d      	ldr	r3, [pc, #180]	; (5620 <__swsetup_r+0xdc>)
    556a:	429c      	cmp	r4, r3
    556c:	d101      	bne.n	5572 <__swsetup_r+0x2e>
    556e:	68ac      	ldr	r4, [r5, #8]
    5570:	e003      	b.n	557a <__swsetup_r+0x36>
    5572:	4b2c      	ldr	r3, [pc, #176]	; (5624 <__swsetup_r+0xe0>)
    5574:	429c      	cmp	r4, r3
    5576:	d100      	bne.n	557a <__swsetup_r+0x36>
    5578:	68ec      	ldr	r4, [r5, #12]
    557a:	89a2      	ldrh	r2, [r4, #12]
    557c:	b293      	uxth	r3, r2
    557e:	0719      	lsls	r1, r3, #28
    5580:	d421      	bmi.n	55c6 <__swsetup_r+0x82>
    5582:	06d9      	lsls	r1, r3, #27
    5584:	d405      	bmi.n	5592 <__swsetup_r+0x4e>
    5586:	2309      	movs	r3, #9
    5588:	6033      	str	r3, [r6, #0]
    558a:	2340      	movs	r3, #64	; 0x40
    558c:	431a      	orrs	r2, r3
    558e:	81a2      	strh	r2, [r4, #12]
    5590:	e03f      	b.n	5612 <__swsetup_r+0xce>
    5592:	075a      	lsls	r2, r3, #29
    5594:	d513      	bpl.n	55be <__swsetup_r+0x7a>
    5596:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5598:	2900      	cmp	r1, #0
    559a:	d008      	beq.n	55ae <__swsetup_r+0x6a>
    559c:	1c23      	adds	r3, r4, #0
    559e:	3344      	adds	r3, #68	; 0x44
    55a0:	4299      	cmp	r1, r3
    55a2:	d002      	beq.n	55aa <__swsetup_r+0x66>
    55a4:	1c30      	adds	r0, r6, #0
    55a6:	f001 ffc3 	bl	7530 <_free_r>
    55aa:	2300      	movs	r3, #0
    55ac:	6363      	str	r3, [r4, #52]	; 0x34
    55ae:	89a3      	ldrh	r3, [r4, #12]
    55b0:	2224      	movs	r2, #36	; 0x24
    55b2:	4393      	bics	r3, r2
    55b4:	81a3      	strh	r3, [r4, #12]
    55b6:	2300      	movs	r3, #0
    55b8:	6063      	str	r3, [r4, #4]
    55ba:	6923      	ldr	r3, [r4, #16]
    55bc:	6023      	str	r3, [r4, #0]
    55be:	89a3      	ldrh	r3, [r4, #12]
    55c0:	2208      	movs	r2, #8
    55c2:	4313      	orrs	r3, r2
    55c4:	81a3      	strh	r3, [r4, #12]
    55c6:	6921      	ldr	r1, [r4, #16]
    55c8:	2900      	cmp	r1, #0
    55ca:	d10b      	bne.n	55e4 <__swsetup_r+0xa0>
    55cc:	89a3      	ldrh	r3, [r4, #12]
    55ce:	22a0      	movs	r2, #160	; 0xa0
    55d0:	0092      	lsls	r2, r2, #2
    55d2:	401a      	ands	r2, r3
    55d4:	2380      	movs	r3, #128	; 0x80
    55d6:	009b      	lsls	r3, r3, #2
    55d8:	429a      	cmp	r2, r3
    55da:	d003      	beq.n	55e4 <__swsetup_r+0xa0>
    55dc:	1c30      	adds	r0, r6, #0
    55de:	1c21      	adds	r1, r4, #0
    55e0:	f001 fb1c 	bl	6c1c <__smakebuf_r>
    55e4:	89a3      	ldrh	r3, [r4, #12]
    55e6:	2201      	movs	r2, #1
    55e8:	401a      	ands	r2, r3
    55ea:	d005      	beq.n	55f8 <__swsetup_r+0xb4>
    55ec:	6961      	ldr	r1, [r4, #20]
    55ee:	2200      	movs	r2, #0
    55f0:	60a2      	str	r2, [r4, #8]
    55f2:	424a      	negs	r2, r1
    55f4:	61a2      	str	r2, [r4, #24]
    55f6:	e003      	b.n	5600 <__swsetup_r+0xbc>
    55f8:	0799      	lsls	r1, r3, #30
    55fa:	d400      	bmi.n	55fe <__swsetup_r+0xba>
    55fc:	6962      	ldr	r2, [r4, #20]
    55fe:	60a2      	str	r2, [r4, #8]
    5600:	6922      	ldr	r2, [r4, #16]
    5602:	2000      	movs	r0, #0
    5604:	4282      	cmp	r2, r0
    5606:	d106      	bne.n	5616 <__swsetup_r+0xd2>
    5608:	0619      	lsls	r1, r3, #24
    560a:	d504      	bpl.n	5616 <__swsetup_r+0xd2>
    560c:	2240      	movs	r2, #64	; 0x40
    560e:	4313      	orrs	r3, r2
    5610:	81a3      	strh	r3, [r4, #12]
    5612:	2001      	movs	r0, #1
    5614:	4240      	negs	r0, r0
    5616:	bd70      	pop	{r4, r5, r6, pc}
    5618:	20000168 	.word	0x20000168
    561c:	0000aa5c 	.word	0x0000aa5c
    5620:	0000aa7c 	.word	0x0000aa7c
    5624:	0000aa9c 	.word	0x0000aa9c

00005628 <quorem>:
    5628:	b5f0      	push	{r4, r5, r6, r7, lr}
    562a:	b089      	sub	sp, #36	; 0x24
    562c:	9106      	str	r1, [sp, #24]
    562e:	690b      	ldr	r3, [r1, #16]
    5630:	6901      	ldr	r1, [r0, #16]
    5632:	1c05      	adds	r5, r0, #0
    5634:	2600      	movs	r6, #0
    5636:	4299      	cmp	r1, r3
    5638:	db7f      	blt.n	573a <quorem+0x112>
    563a:	9c06      	ldr	r4, [sp, #24]
    563c:	1e5f      	subs	r7, r3, #1
    563e:	3414      	adds	r4, #20
    5640:	9404      	str	r4, [sp, #16]
    5642:	9904      	ldr	r1, [sp, #16]
    5644:	00bc      	lsls	r4, r7, #2
    5646:	1909      	adds	r1, r1, r4
    5648:	1c02      	adds	r2, r0, #0
    564a:	680b      	ldr	r3, [r1, #0]
    564c:	3214      	adds	r2, #20
    564e:	9105      	str	r1, [sp, #20]
    5650:	1914      	adds	r4, r2, r4
    5652:	1c19      	adds	r1, r3, #0
    5654:	3101      	adds	r1, #1
    5656:	6820      	ldr	r0, [r4, #0]
    5658:	9203      	str	r2, [sp, #12]
    565a:	f002 f94f 	bl	78fc <__aeabi_uidiv>
    565e:	9002      	str	r0, [sp, #8]
    5660:	42b0      	cmp	r0, r6
    5662:	d038      	beq.n	56d6 <quorem+0xae>
    5664:	9904      	ldr	r1, [sp, #16]
    5666:	9b03      	ldr	r3, [sp, #12]
    5668:	468c      	mov	ip, r1
    566a:	9601      	str	r6, [sp, #4]
    566c:	9607      	str	r6, [sp, #28]
    566e:	4662      	mov	r2, ip
    5670:	3204      	adds	r2, #4
    5672:	4694      	mov	ip, r2
    5674:	3a04      	subs	r2, #4
    5676:	ca40      	ldmia	r2!, {r6}
    5678:	9902      	ldr	r1, [sp, #8]
    567a:	b2b0      	uxth	r0, r6
    567c:	4348      	muls	r0, r1
    567e:	0c31      	lsrs	r1, r6, #16
    5680:	9e02      	ldr	r6, [sp, #8]
    5682:	9a01      	ldr	r2, [sp, #4]
    5684:	4371      	muls	r1, r6
    5686:	1810      	adds	r0, r2, r0
    5688:	0c02      	lsrs	r2, r0, #16
    568a:	1851      	adds	r1, r2, r1
    568c:	0c0a      	lsrs	r2, r1, #16
    568e:	9201      	str	r2, [sp, #4]
    5690:	681a      	ldr	r2, [r3, #0]
    5692:	b280      	uxth	r0, r0
    5694:	b296      	uxth	r6, r2
    5696:	9a07      	ldr	r2, [sp, #28]
    5698:	b289      	uxth	r1, r1
    569a:	18b6      	adds	r6, r6, r2
    569c:	1a30      	subs	r0, r6, r0
    569e:	681e      	ldr	r6, [r3, #0]
    56a0:	0c32      	lsrs	r2, r6, #16
    56a2:	1a52      	subs	r2, r2, r1
    56a4:	1406      	asrs	r6, r0, #16
    56a6:	1992      	adds	r2, r2, r6
    56a8:	1411      	asrs	r1, r2, #16
    56aa:	b280      	uxth	r0, r0
    56ac:	0412      	lsls	r2, r2, #16
    56ae:	9e05      	ldr	r6, [sp, #20]
    56b0:	4310      	orrs	r0, r2
    56b2:	9107      	str	r1, [sp, #28]
    56b4:	c301      	stmia	r3!, {r0}
    56b6:	4566      	cmp	r6, ip
    56b8:	d2d9      	bcs.n	566e <quorem+0x46>
    56ba:	6821      	ldr	r1, [r4, #0]
    56bc:	2900      	cmp	r1, #0
    56be:	d10a      	bne.n	56d6 <quorem+0xae>
    56c0:	9e03      	ldr	r6, [sp, #12]
    56c2:	3c04      	subs	r4, #4
    56c4:	42b4      	cmp	r4, r6
    56c6:	d801      	bhi.n	56cc <quorem+0xa4>
    56c8:	612f      	str	r7, [r5, #16]
    56ca:	e004      	b.n	56d6 <quorem+0xae>
    56cc:	6821      	ldr	r1, [r4, #0]
    56ce:	2900      	cmp	r1, #0
    56d0:	d1fa      	bne.n	56c8 <quorem+0xa0>
    56d2:	3f01      	subs	r7, #1
    56d4:	e7f4      	b.n	56c0 <quorem+0x98>
    56d6:	1c28      	adds	r0, r5, #0
    56d8:	9906      	ldr	r1, [sp, #24]
    56da:	f001 fd71 	bl	71c0 <__mcmp>
    56de:	2800      	cmp	r0, #0
    56e0:	db2a      	blt.n	5738 <quorem+0x110>
    56e2:	9c02      	ldr	r4, [sp, #8]
    56e4:	9a03      	ldr	r2, [sp, #12]
    56e6:	3401      	adds	r4, #1
    56e8:	9b04      	ldr	r3, [sp, #16]
    56ea:	9402      	str	r4, [sp, #8]
    56ec:	2400      	movs	r4, #0
    56ee:	6811      	ldr	r1, [r2, #0]
    56f0:	cb40      	ldmia	r3!, {r6}
    56f2:	b288      	uxth	r0, r1
    56f4:	1900      	adds	r0, r0, r4
    56f6:	6814      	ldr	r4, [r2, #0]
    56f8:	b2b1      	uxth	r1, r6
    56fa:	1a40      	subs	r0, r0, r1
    56fc:	0c36      	lsrs	r6, r6, #16
    56fe:	0c21      	lsrs	r1, r4, #16
    5700:	1b89      	subs	r1, r1, r6
    5702:	1404      	asrs	r4, r0, #16
    5704:	1909      	adds	r1, r1, r4
    5706:	140c      	asrs	r4, r1, #16
    5708:	b280      	uxth	r0, r0
    570a:	0409      	lsls	r1, r1, #16
    570c:	9e05      	ldr	r6, [sp, #20]
    570e:	4301      	orrs	r1, r0
    5710:	c202      	stmia	r2!, {r1}
    5712:	429e      	cmp	r6, r3
    5714:	d2eb      	bcs.n	56ee <quorem+0xc6>
    5716:	9c03      	ldr	r4, [sp, #12]
    5718:	00bb      	lsls	r3, r7, #2
    571a:	18e3      	adds	r3, r4, r3
    571c:	681e      	ldr	r6, [r3, #0]
    571e:	2e00      	cmp	r6, #0
    5720:	d10a      	bne.n	5738 <quorem+0x110>
    5722:	9c03      	ldr	r4, [sp, #12]
    5724:	3b04      	subs	r3, #4
    5726:	42a3      	cmp	r3, r4
    5728:	d801      	bhi.n	572e <quorem+0x106>
    572a:	612f      	str	r7, [r5, #16]
    572c:	e004      	b.n	5738 <quorem+0x110>
    572e:	681e      	ldr	r6, [r3, #0]
    5730:	2e00      	cmp	r6, #0
    5732:	d1fa      	bne.n	572a <quorem+0x102>
    5734:	3f01      	subs	r7, #1
    5736:	e7f4      	b.n	5722 <quorem+0xfa>
    5738:	9e02      	ldr	r6, [sp, #8]
    573a:	1c30      	adds	r0, r6, #0
    573c:	b009      	add	sp, #36	; 0x24
    573e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005740 <_dtoa_r>:
    5740:	b5f0      	push	{r4, r5, r6, r7, lr}
    5742:	6a44      	ldr	r4, [r0, #36]	; 0x24
    5744:	b09b      	sub	sp, #108	; 0x6c
    5746:	9007      	str	r0, [sp, #28]
    5748:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    574a:	9204      	str	r2, [sp, #16]
    574c:	9305      	str	r3, [sp, #20]
    574e:	2c00      	cmp	r4, #0
    5750:	d108      	bne.n	5764 <_dtoa_r+0x24>
    5752:	2010      	movs	r0, #16
    5754:	f001 fab2 	bl	6cbc <malloc>
    5758:	9907      	ldr	r1, [sp, #28]
    575a:	6248      	str	r0, [r1, #36]	; 0x24
    575c:	6044      	str	r4, [r0, #4]
    575e:	6084      	str	r4, [r0, #8]
    5760:	6004      	str	r4, [r0, #0]
    5762:	60c4      	str	r4, [r0, #12]
    5764:	9c07      	ldr	r4, [sp, #28]
    5766:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5768:	6819      	ldr	r1, [r3, #0]
    576a:	2900      	cmp	r1, #0
    576c:	d00a      	beq.n	5784 <_dtoa_r+0x44>
    576e:	685b      	ldr	r3, [r3, #4]
    5770:	2201      	movs	r2, #1
    5772:	409a      	lsls	r2, r3
    5774:	604b      	str	r3, [r1, #4]
    5776:	608a      	str	r2, [r1, #8]
    5778:	1c20      	adds	r0, r4, #0
    577a:	f001 fb05 	bl	6d88 <_Bfree>
    577e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5780:	2200      	movs	r2, #0
    5782:	601a      	str	r2, [r3, #0]
    5784:	9805      	ldr	r0, [sp, #20]
    5786:	2800      	cmp	r0, #0
    5788:	da05      	bge.n	5796 <_dtoa_r+0x56>
    578a:	2301      	movs	r3, #1
    578c:	602b      	str	r3, [r5, #0]
    578e:	0043      	lsls	r3, r0, #1
    5790:	085b      	lsrs	r3, r3, #1
    5792:	9305      	str	r3, [sp, #20]
    5794:	e001      	b.n	579a <_dtoa_r+0x5a>
    5796:	2300      	movs	r3, #0
    5798:	602b      	str	r3, [r5, #0]
    579a:	9e05      	ldr	r6, [sp, #20]
    579c:	4bbe      	ldr	r3, [pc, #760]	; (5a98 <_dtoa_r+0x358>)
    579e:	1c32      	adds	r2, r6, #0
    57a0:	401a      	ands	r2, r3
    57a2:	429a      	cmp	r2, r3
    57a4:	d118      	bne.n	57d8 <_dtoa_r+0x98>
    57a6:	4bbd      	ldr	r3, [pc, #756]	; (5a9c <_dtoa_r+0x35c>)
    57a8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    57aa:	9d04      	ldr	r5, [sp, #16]
    57ac:	6023      	str	r3, [r4, #0]
    57ae:	2d00      	cmp	r5, #0
    57b0:	d101      	bne.n	57b6 <_dtoa_r+0x76>
    57b2:	0336      	lsls	r6, r6, #12
    57b4:	d001      	beq.n	57ba <_dtoa_r+0x7a>
    57b6:	48ba      	ldr	r0, [pc, #744]	; (5aa0 <_dtoa_r+0x360>)
    57b8:	e000      	b.n	57bc <_dtoa_r+0x7c>
    57ba:	48ba      	ldr	r0, [pc, #744]	; (5aa4 <_dtoa_r+0x364>)
    57bc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    57be:	2c00      	cmp	r4, #0
    57c0:	d101      	bne.n	57c6 <_dtoa_r+0x86>
    57c2:	f000 fd93 	bl	62ec <_dtoa_r+0xbac>
    57c6:	78c2      	ldrb	r2, [r0, #3]
    57c8:	1cc3      	adds	r3, r0, #3
    57ca:	2a00      	cmp	r2, #0
    57cc:	d000      	beq.n	57d0 <_dtoa_r+0x90>
    57ce:	3305      	adds	r3, #5
    57d0:	9d24      	ldr	r5, [sp, #144]	; 0x90
    57d2:	602b      	str	r3, [r5, #0]
    57d4:	f000 fd8a 	bl	62ec <_dtoa_r+0xbac>
    57d8:	9c04      	ldr	r4, [sp, #16]
    57da:	9d05      	ldr	r5, [sp, #20]
    57dc:	4ba5      	ldr	r3, [pc, #660]	; (5a74 <_dtoa_r+0x334>)
    57de:	4aa4      	ldr	r2, [pc, #656]	; (5a70 <_dtoa_r+0x330>)
    57e0:	1c20      	adds	r0, r4, #0
    57e2:	1c29      	adds	r1, r5, #0
    57e4:	f002 f94a 	bl	7a7c <__aeabi_dcmpeq>
    57e8:	1e07      	subs	r7, r0, #0
    57ea:	d00c      	beq.n	5806 <_dtoa_r+0xc6>
    57ec:	9c22      	ldr	r4, [sp, #136]	; 0x88
    57ee:	9d24      	ldr	r5, [sp, #144]	; 0x90
    57f0:	2301      	movs	r3, #1
    57f2:	6023      	str	r3, [r4, #0]
    57f4:	2d00      	cmp	r5, #0
    57f6:	d101      	bne.n	57fc <_dtoa_r+0xbc>
    57f8:	f000 fd75 	bl	62e6 <_dtoa_r+0xba6>
    57fc:	48aa      	ldr	r0, [pc, #680]	; (5aa8 <_dtoa_r+0x368>)
    57fe:	6028      	str	r0, [r5, #0]
    5800:	3801      	subs	r0, #1
    5802:	f000 fd73 	bl	62ec <_dtoa_r+0xbac>
    5806:	ab19      	add	r3, sp, #100	; 0x64
    5808:	9300      	str	r3, [sp, #0]
    580a:	ab18      	add	r3, sp, #96	; 0x60
    580c:	9301      	str	r3, [sp, #4]
    580e:	9807      	ldr	r0, [sp, #28]
    5810:	1c2b      	adds	r3, r5, #0
    5812:	1c22      	adds	r2, r4, #0
    5814:	f001 fdca 	bl	73ac <__d2b>
    5818:	0073      	lsls	r3, r6, #1
    581a:	900a      	str	r0, [sp, #40]	; 0x28
    581c:	0d5b      	lsrs	r3, r3, #21
    581e:	d009      	beq.n	5834 <_dtoa_r+0xf4>
    5820:	1c20      	adds	r0, r4, #0
    5822:	4ca2      	ldr	r4, [pc, #648]	; (5aac <_dtoa_r+0x36c>)
    5824:	032a      	lsls	r2, r5, #12
    5826:	0b12      	lsrs	r2, r2, #12
    5828:	1c21      	adds	r1, r4, #0
    582a:	4311      	orrs	r1, r2
    582c:	4aa0      	ldr	r2, [pc, #640]	; (5ab0 <_dtoa_r+0x370>)
    582e:	9716      	str	r7, [sp, #88]	; 0x58
    5830:	189e      	adds	r6, r3, r2
    5832:	e01b      	b.n	586c <_dtoa_r+0x12c>
    5834:	9b18      	ldr	r3, [sp, #96]	; 0x60
    5836:	9c19      	ldr	r4, [sp, #100]	; 0x64
    5838:	191d      	adds	r5, r3, r4
    583a:	4b9e      	ldr	r3, [pc, #632]	; (5ab4 <_dtoa_r+0x374>)
    583c:	429d      	cmp	r5, r3
    583e:	db09      	blt.n	5854 <_dtoa_r+0x114>
    5840:	499d      	ldr	r1, [pc, #628]	; (5ab8 <_dtoa_r+0x378>)
    5842:	9a04      	ldr	r2, [sp, #16]
    5844:	4b9d      	ldr	r3, [pc, #628]	; (5abc <_dtoa_r+0x37c>)
    5846:	1868      	adds	r0, r5, r1
    5848:	40c2      	lsrs	r2, r0
    584a:	1b5b      	subs	r3, r3, r5
    584c:	1c10      	adds	r0, r2, #0
    584e:	409e      	lsls	r6, r3
    5850:	4330      	orrs	r0, r6
    5852:	e004      	b.n	585e <_dtoa_r+0x11e>
    5854:	489a      	ldr	r0, [pc, #616]	; (5ac0 <_dtoa_r+0x380>)
    5856:	9b04      	ldr	r3, [sp, #16]
    5858:	1b40      	subs	r0, r0, r5
    585a:	4083      	lsls	r3, r0
    585c:	1c18      	adds	r0, r3, #0
    585e:	f003 ff41 	bl	96e4 <__aeabi_ui2d>
    5862:	4c98      	ldr	r4, [pc, #608]	; (5ac4 <_dtoa_r+0x384>)
    5864:	1e6e      	subs	r6, r5, #1
    5866:	2501      	movs	r5, #1
    5868:	1909      	adds	r1, r1, r4
    586a:	9516      	str	r5, [sp, #88]	; 0x58
    586c:	4a82      	ldr	r2, [pc, #520]	; (5a78 <_dtoa_r+0x338>)
    586e:	4b83      	ldr	r3, [pc, #524]	; (5a7c <_dtoa_r+0x33c>)
    5870:	f003 fb92 	bl	8f98 <__aeabi_dsub>
    5874:	4a82      	ldr	r2, [pc, #520]	; (5a80 <_dtoa_r+0x340>)
    5876:	4b83      	ldr	r3, [pc, #524]	; (5a84 <_dtoa_r+0x344>)
    5878:	f003 f8fe 	bl	8a78 <__aeabi_dmul>
    587c:	4a82      	ldr	r2, [pc, #520]	; (5a88 <_dtoa_r+0x348>)
    587e:	4b83      	ldr	r3, [pc, #524]	; (5a8c <_dtoa_r+0x34c>)
    5880:	f002 f96e 	bl	7b60 <__aeabi_dadd>
    5884:	1c04      	adds	r4, r0, #0
    5886:	1c30      	adds	r0, r6, #0
    5888:	1c0d      	adds	r5, r1, #0
    588a:	f003 feed 	bl	9668 <__aeabi_i2d>
    588e:	4a80      	ldr	r2, [pc, #512]	; (5a90 <_dtoa_r+0x350>)
    5890:	4b80      	ldr	r3, [pc, #512]	; (5a94 <_dtoa_r+0x354>)
    5892:	f003 f8f1 	bl	8a78 <__aeabi_dmul>
    5896:	1c02      	adds	r2, r0, #0
    5898:	1c0b      	adds	r3, r1, #0
    589a:	1c20      	adds	r0, r4, #0
    589c:	1c29      	adds	r1, r5, #0
    589e:	f002 f95f 	bl	7b60 <__aeabi_dadd>
    58a2:	1c04      	adds	r4, r0, #0
    58a4:	1c0d      	adds	r5, r1, #0
    58a6:	f003 feab 	bl	9600 <__aeabi_d2iz>
    58aa:	4b72      	ldr	r3, [pc, #456]	; (5a74 <_dtoa_r+0x334>)
    58ac:	4a70      	ldr	r2, [pc, #448]	; (5a70 <_dtoa_r+0x330>)
    58ae:	9006      	str	r0, [sp, #24]
    58b0:	1c29      	adds	r1, r5, #0
    58b2:	1c20      	adds	r0, r4, #0
    58b4:	f002 f8e8 	bl	7a88 <__aeabi_dcmplt>
    58b8:	2800      	cmp	r0, #0
    58ba:	d00d      	beq.n	58d8 <_dtoa_r+0x198>
    58bc:	9806      	ldr	r0, [sp, #24]
    58be:	f003 fed3 	bl	9668 <__aeabi_i2d>
    58c2:	1c0b      	adds	r3, r1, #0
    58c4:	1c02      	adds	r2, r0, #0
    58c6:	1c29      	adds	r1, r5, #0
    58c8:	1c20      	adds	r0, r4, #0
    58ca:	f002 f8d7 	bl	7a7c <__aeabi_dcmpeq>
    58ce:	9c06      	ldr	r4, [sp, #24]
    58d0:	4243      	negs	r3, r0
    58d2:	4143      	adcs	r3, r0
    58d4:	1ae4      	subs	r4, r4, r3
    58d6:	9406      	str	r4, [sp, #24]
    58d8:	9c06      	ldr	r4, [sp, #24]
    58da:	2501      	movs	r5, #1
    58dc:	9513      	str	r5, [sp, #76]	; 0x4c
    58de:	2c16      	cmp	r4, #22
    58e0:	d810      	bhi.n	5904 <_dtoa_r+0x1c4>
    58e2:	4a79      	ldr	r2, [pc, #484]	; (5ac8 <_dtoa_r+0x388>)
    58e4:	00e3      	lsls	r3, r4, #3
    58e6:	18d3      	adds	r3, r2, r3
    58e8:	6818      	ldr	r0, [r3, #0]
    58ea:	6859      	ldr	r1, [r3, #4]
    58ec:	9a04      	ldr	r2, [sp, #16]
    58ee:	9b05      	ldr	r3, [sp, #20]
    58f0:	f002 f8de 	bl	7ab0 <__aeabi_dcmpgt>
    58f4:	2800      	cmp	r0, #0
    58f6:	d004      	beq.n	5902 <_dtoa_r+0x1c2>
    58f8:	3c01      	subs	r4, #1
    58fa:	2500      	movs	r5, #0
    58fc:	9406      	str	r4, [sp, #24]
    58fe:	9513      	str	r5, [sp, #76]	; 0x4c
    5900:	e000      	b.n	5904 <_dtoa_r+0x1c4>
    5902:	9013      	str	r0, [sp, #76]	; 0x4c
    5904:	9818      	ldr	r0, [sp, #96]	; 0x60
    5906:	2400      	movs	r4, #0
    5908:	1b86      	subs	r6, r0, r6
    590a:	1c35      	adds	r5, r6, #0
    590c:	9402      	str	r4, [sp, #8]
    590e:	3d01      	subs	r5, #1
    5910:	9509      	str	r5, [sp, #36]	; 0x24
    5912:	d504      	bpl.n	591e <_dtoa_r+0x1de>
    5914:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5916:	2500      	movs	r5, #0
    5918:	4264      	negs	r4, r4
    591a:	9402      	str	r4, [sp, #8]
    591c:	9509      	str	r5, [sp, #36]	; 0x24
    591e:	9c06      	ldr	r4, [sp, #24]
    5920:	2c00      	cmp	r4, #0
    5922:	db06      	blt.n	5932 <_dtoa_r+0x1f2>
    5924:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5926:	9412      	str	r4, [sp, #72]	; 0x48
    5928:	192d      	adds	r5, r5, r4
    592a:	2400      	movs	r4, #0
    592c:	9509      	str	r5, [sp, #36]	; 0x24
    592e:	940d      	str	r4, [sp, #52]	; 0x34
    5930:	e007      	b.n	5942 <_dtoa_r+0x202>
    5932:	9c06      	ldr	r4, [sp, #24]
    5934:	9d02      	ldr	r5, [sp, #8]
    5936:	1b2d      	subs	r5, r5, r4
    5938:	9502      	str	r5, [sp, #8]
    593a:	4265      	negs	r5, r4
    593c:	2400      	movs	r4, #0
    593e:	950d      	str	r5, [sp, #52]	; 0x34
    5940:	9412      	str	r4, [sp, #72]	; 0x48
    5942:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5944:	2401      	movs	r4, #1
    5946:	2d09      	cmp	r5, #9
    5948:	d824      	bhi.n	5994 <_dtoa_r+0x254>
    594a:	2d05      	cmp	r5, #5
    594c:	dd02      	ble.n	5954 <_dtoa_r+0x214>
    594e:	3d04      	subs	r5, #4
    5950:	9520      	str	r5, [sp, #128]	; 0x80
    5952:	2400      	movs	r4, #0
    5954:	9820      	ldr	r0, [sp, #128]	; 0x80
    5956:	3802      	subs	r0, #2
    5958:	2803      	cmp	r0, #3
    595a:	d823      	bhi.n	59a4 <_dtoa_r+0x264>
    595c:	f001 ffc4 	bl	78e8 <__gnu_thumb1_case_uqi>
    5960:	04020e06 	.word	0x04020e06
    5964:	2501      	movs	r5, #1
    5966:	e002      	b.n	596e <_dtoa_r+0x22e>
    5968:	2501      	movs	r5, #1
    596a:	e008      	b.n	597e <_dtoa_r+0x23e>
    596c:	2500      	movs	r5, #0
    596e:	9510      	str	r5, [sp, #64]	; 0x40
    5970:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5972:	2d00      	cmp	r5, #0
    5974:	dd1f      	ble.n	59b6 <_dtoa_r+0x276>
    5976:	950c      	str	r5, [sp, #48]	; 0x30
    5978:	9508      	str	r5, [sp, #32]
    597a:	e009      	b.n	5990 <_dtoa_r+0x250>
    597c:	2500      	movs	r5, #0
    597e:	9510      	str	r5, [sp, #64]	; 0x40
    5980:	9806      	ldr	r0, [sp, #24]
    5982:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5984:	182d      	adds	r5, r5, r0
    5986:	950c      	str	r5, [sp, #48]	; 0x30
    5988:	3501      	adds	r5, #1
    598a:	9508      	str	r5, [sp, #32]
    598c:	2d00      	cmp	r5, #0
    598e:	dd18      	ble.n	59c2 <_dtoa_r+0x282>
    5990:	1c2b      	adds	r3, r5, #0
    5992:	e017      	b.n	59c4 <_dtoa_r+0x284>
    5994:	4263      	negs	r3, r4
    5996:	2500      	movs	r5, #0
    5998:	930c      	str	r3, [sp, #48]	; 0x30
    599a:	9308      	str	r3, [sp, #32]
    599c:	9520      	str	r5, [sp, #128]	; 0x80
    599e:	9410      	str	r4, [sp, #64]	; 0x40
    59a0:	2312      	movs	r3, #18
    59a2:	e006      	b.n	59b2 <_dtoa_r+0x272>
    59a4:	2501      	movs	r5, #1
    59a6:	426b      	negs	r3, r5
    59a8:	9510      	str	r5, [sp, #64]	; 0x40
    59aa:	930c      	str	r3, [sp, #48]	; 0x30
    59ac:	9308      	str	r3, [sp, #32]
    59ae:	2500      	movs	r5, #0
    59b0:	2312      	movs	r3, #18
    59b2:	9521      	str	r5, [sp, #132]	; 0x84
    59b4:	e006      	b.n	59c4 <_dtoa_r+0x284>
    59b6:	2501      	movs	r5, #1
    59b8:	950c      	str	r5, [sp, #48]	; 0x30
    59ba:	9508      	str	r5, [sp, #32]
    59bc:	1c2b      	adds	r3, r5, #0
    59be:	9521      	str	r5, [sp, #132]	; 0x84
    59c0:	e000      	b.n	59c4 <_dtoa_r+0x284>
    59c2:	2301      	movs	r3, #1
    59c4:	9807      	ldr	r0, [sp, #28]
    59c6:	2200      	movs	r2, #0
    59c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    59ca:	606a      	str	r2, [r5, #4]
    59cc:	2204      	movs	r2, #4
    59ce:	1c10      	adds	r0, r2, #0
    59d0:	3014      	adds	r0, #20
    59d2:	6869      	ldr	r1, [r5, #4]
    59d4:	4298      	cmp	r0, r3
    59d6:	d803      	bhi.n	59e0 <_dtoa_r+0x2a0>
    59d8:	3101      	adds	r1, #1
    59da:	6069      	str	r1, [r5, #4]
    59dc:	0052      	lsls	r2, r2, #1
    59de:	e7f6      	b.n	59ce <_dtoa_r+0x28e>
    59e0:	9807      	ldr	r0, [sp, #28]
    59e2:	f001 f999 	bl	6d18 <_Balloc>
    59e6:	6028      	str	r0, [r5, #0]
    59e8:	9d07      	ldr	r5, [sp, #28]
    59ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    59ec:	9d08      	ldr	r5, [sp, #32]
    59ee:	681b      	ldr	r3, [r3, #0]
    59f0:	930b      	str	r3, [sp, #44]	; 0x2c
    59f2:	2d0e      	cmp	r5, #14
    59f4:	d900      	bls.n	59f8 <_dtoa_r+0x2b8>
    59f6:	e187      	b.n	5d08 <_dtoa_r+0x5c8>
    59f8:	2c00      	cmp	r4, #0
    59fa:	d100      	bne.n	59fe <_dtoa_r+0x2be>
    59fc:	e184      	b.n	5d08 <_dtoa_r+0x5c8>
    59fe:	9c04      	ldr	r4, [sp, #16]
    5a00:	9d05      	ldr	r5, [sp, #20]
    5a02:	9414      	str	r4, [sp, #80]	; 0x50
    5a04:	9515      	str	r5, [sp, #84]	; 0x54
    5a06:	9d06      	ldr	r5, [sp, #24]
    5a08:	2d00      	cmp	r5, #0
    5a0a:	dd61      	ble.n	5ad0 <_dtoa_r+0x390>
    5a0c:	1c2a      	adds	r2, r5, #0
    5a0e:	230f      	movs	r3, #15
    5a10:	401a      	ands	r2, r3
    5a12:	492d      	ldr	r1, [pc, #180]	; (5ac8 <_dtoa_r+0x388>)
    5a14:	00d2      	lsls	r2, r2, #3
    5a16:	188a      	adds	r2, r1, r2
    5a18:	6814      	ldr	r4, [r2, #0]
    5a1a:	6855      	ldr	r5, [r2, #4]
    5a1c:	940e      	str	r4, [sp, #56]	; 0x38
    5a1e:	950f      	str	r5, [sp, #60]	; 0x3c
    5a20:	9d06      	ldr	r5, [sp, #24]
    5a22:	4c2a      	ldr	r4, [pc, #168]	; (5acc <_dtoa_r+0x38c>)
    5a24:	112f      	asrs	r7, r5, #4
    5a26:	2502      	movs	r5, #2
    5a28:	06f8      	lsls	r0, r7, #27
    5a2a:	d517      	bpl.n	5a5c <_dtoa_r+0x31c>
    5a2c:	401f      	ands	r7, r3
    5a2e:	9814      	ldr	r0, [sp, #80]	; 0x50
    5a30:	9915      	ldr	r1, [sp, #84]	; 0x54
    5a32:	6a22      	ldr	r2, [r4, #32]
    5a34:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5a36:	f002 fbb5 	bl	81a4 <__aeabi_ddiv>
    5a3a:	2503      	movs	r5, #3
    5a3c:	9004      	str	r0, [sp, #16]
    5a3e:	9105      	str	r1, [sp, #20]
    5a40:	e00c      	b.n	5a5c <_dtoa_r+0x31c>
    5a42:	07f9      	lsls	r1, r7, #31
    5a44:	d508      	bpl.n	5a58 <_dtoa_r+0x318>
    5a46:	980e      	ldr	r0, [sp, #56]	; 0x38
    5a48:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5a4a:	6822      	ldr	r2, [r4, #0]
    5a4c:	6863      	ldr	r3, [r4, #4]
    5a4e:	f003 f813 	bl	8a78 <__aeabi_dmul>
    5a52:	900e      	str	r0, [sp, #56]	; 0x38
    5a54:	910f      	str	r1, [sp, #60]	; 0x3c
    5a56:	3501      	adds	r5, #1
    5a58:	107f      	asrs	r7, r7, #1
    5a5a:	3408      	adds	r4, #8
    5a5c:	2f00      	cmp	r7, #0
    5a5e:	d1f0      	bne.n	5a42 <_dtoa_r+0x302>
    5a60:	9804      	ldr	r0, [sp, #16]
    5a62:	9905      	ldr	r1, [sp, #20]
    5a64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5a66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5a68:	f002 fb9c 	bl	81a4 <__aeabi_ddiv>
    5a6c:	e04e      	b.n	5b0c <_dtoa_r+0x3cc>
    5a6e:	46c0      	nop			; (mov r8, r8)
	...
    5a7c:	3ff80000 	.word	0x3ff80000
    5a80:	636f4361 	.word	0x636f4361
    5a84:	3fd287a7 	.word	0x3fd287a7
    5a88:	8b60c8b3 	.word	0x8b60c8b3
    5a8c:	3fc68a28 	.word	0x3fc68a28
    5a90:	509f79fb 	.word	0x509f79fb
    5a94:	3fd34413 	.word	0x3fd34413
    5a98:	7ff00000 	.word	0x7ff00000
    5a9c:	0000270f 	.word	0x0000270f
    5aa0:	0000aa57 	.word	0x0000aa57
    5aa4:	0000aa4e 	.word	0x0000aa4e
    5aa8:	0000a92a 	.word	0x0000a92a
    5aac:	3ff00000 	.word	0x3ff00000
    5ab0:	fffffc01 	.word	0xfffffc01
    5ab4:	fffffbef 	.word	0xfffffbef
    5ab8:	00000412 	.word	0x00000412
    5abc:	fffffc0e 	.word	0xfffffc0e
    5ac0:	fffffbee 	.word	0xfffffbee
    5ac4:	fe100000 	.word	0xfe100000
    5ac8:	0000aac8 	.word	0x0000aac8
    5acc:	0000ab90 	.word	0x0000ab90
    5ad0:	9c06      	ldr	r4, [sp, #24]
    5ad2:	2502      	movs	r5, #2
    5ad4:	4267      	negs	r7, r4
    5ad6:	2f00      	cmp	r7, #0
    5ad8:	d01a      	beq.n	5b10 <_dtoa_r+0x3d0>
    5ada:	230f      	movs	r3, #15
    5adc:	403b      	ands	r3, r7
    5ade:	4acc      	ldr	r2, [pc, #816]	; (5e10 <_dtoa_r+0x6d0>)
    5ae0:	00db      	lsls	r3, r3, #3
    5ae2:	18d3      	adds	r3, r2, r3
    5ae4:	9814      	ldr	r0, [sp, #80]	; 0x50
    5ae6:	9915      	ldr	r1, [sp, #84]	; 0x54
    5ae8:	681a      	ldr	r2, [r3, #0]
    5aea:	685b      	ldr	r3, [r3, #4]
    5aec:	f002 ffc4 	bl	8a78 <__aeabi_dmul>
    5af0:	4ec8      	ldr	r6, [pc, #800]	; (5e14 <_dtoa_r+0x6d4>)
    5af2:	113f      	asrs	r7, r7, #4
    5af4:	2f00      	cmp	r7, #0
    5af6:	d009      	beq.n	5b0c <_dtoa_r+0x3cc>
    5af8:	07fa      	lsls	r2, r7, #31
    5afa:	d504      	bpl.n	5b06 <_dtoa_r+0x3c6>
    5afc:	6832      	ldr	r2, [r6, #0]
    5afe:	6873      	ldr	r3, [r6, #4]
    5b00:	3501      	adds	r5, #1
    5b02:	f002 ffb9 	bl	8a78 <__aeabi_dmul>
    5b06:	107f      	asrs	r7, r7, #1
    5b08:	3608      	adds	r6, #8
    5b0a:	e7f3      	b.n	5af4 <_dtoa_r+0x3b4>
    5b0c:	9004      	str	r0, [sp, #16]
    5b0e:	9105      	str	r1, [sp, #20]
    5b10:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    5b12:	2c00      	cmp	r4, #0
    5b14:	d01e      	beq.n	5b54 <_dtoa_r+0x414>
    5b16:	9e04      	ldr	r6, [sp, #16]
    5b18:	9f05      	ldr	r7, [sp, #20]
    5b1a:	4bb4      	ldr	r3, [pc, #720]	; (5dec <_dtoa_r+0x6ac>)
    5b1c:	4ab2      	ldr	r2, [pc, #712]	; (5de8 <_dtoa_r+0x6a8>)
    5b1e:	1c30      	adds	r0, r6, #0
    5b20:	1c39      	adds	r1, r7, #0
    5b22:	f001 ffb1 	bl	7a88 <__aeabi_dcmplt>
    5b26:	2800      	cmp	r0, #0
    5b28:	d014      	beq.n	5b54 <_dtoa_r+0x414>
    5b2a:	9c08      	ldr	r4, [sp, #32]
    5b2c:	2c00      	cmp	r4, #0
    5b2e:	d011      	beq.n	5b54 <_dtoa_r+0x414>
    5b30:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5b32:	2c00      	cmp	r4, #0
    5b34:	dc00      	bgt.n	5b38 <_dtoa_r+0x3f8>
    5b36:	e0e3      	b.n	5d00 <_dtoa_r+0x5c0>
    5b38:	9c06      	ldr	r4, [sp, #24]
    5b3a:	1c30      	adds	r0, r6, #0
    5b3c:	3c01      	subs	r4, #1
    5b3e:	1c39      	adds	r1, r7, #0
    5b40:	4aab      	ldr	r2, [pc, #684]	; (5df0 <_dtoa_r+0x6b0>)
    5b42:	4bac      	ldr	r3, [pc, #688]	; (5df4 <_dtoa_r+0x6b4>)
    5b44:	9411      	str	r4, [sp, #68]	; 0x44
    5b46:	f002 ff97 	bl	8a78 <__aeabi_dmul>
    5b4a:	3501      	adds	r5, #1
    5b4c:	9004      	str	r0, [sp, #16]
    5b4e:	9105      	str	r1, [sp, #20]
    5b50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5b52:	e002      	b.n	5b5a <_dtoa_r+0x41a>
    5b54:	9c06      	ldr	r4, [sp, #24]
    5b56:	9411      	str	r4, [sp, #68]	; 0x44
    5b58:	9c08      	ldr	r4, [sp, #32]
    5b5a:	1c28      	adds	r0, r5, #0
    5b5c:	9e04      	ldr	r6, [sp, #16]
    5b5e:	9f05      	ldr	r7, [sp, #20]
    5b60:	940e      	str	r4, [sp, #56]	; 0x38
    5b62:	f003 fd81 	bl	9668 <__aeabi_i2d>
    5b66:	1c32      	adds	r2, r6, #0
    5b68:	1c3b      	adds	r3, r7, #0
    5b6a:	f002 ff85 	bl	8a78 <__aeabi_dmul>
    5b6e:	4aa2      	ldr	r2, [pc, #648]	; (5df8 <_dtoa_r+0x6b8>)
    5b70:	4ba2      	ldr	r3, [pc, #648]	; (5dfc <_dtoa_r+0x6bc>)
    5b72:	f001 fff5 	bl	7b60 <__aeabi_dadd>
    5b76:	1c04      	adds	r4, r0, #0
    5b78:	48a7      	ldr	r0, [pc, #668]	; (5e18 <_dtoa_r+0x6d8>)
    5b7a:	1808      	adds	r0, r1, r0
    5b7c:	990e      	ldr	r1, [sp, #56]	; 0x38
    5b7e:	9004      	str	r0, [sp, #16]
    5b80:	1c05      	adds	r5, r0, #0
    5b82:	2900      	cmp	r1, #0
    5b84:	d11b      	bne.n	5bbe <_dtoa_r+0x47e>
    5b86:	4a9e      	ldr	r2, [pc, #632]	; (5e00 <_dtoa_r+0x6c0>)
    5b88:	4b9e      	ldr	r3, [pc, #632]	; (5e04 <_dtoa_r+0x6c4>)
    5b8a:	1c30      	adds	r0, r6, #0
    5b8c:	1c39      	adds	r1, r7, #0
    5b8e:	f003 fa03 	bl	8f98 <__aeabi_dsub>
    5b92:	1c22      	adds	r2, r4, #0
    5b94:	9b04      	ldr	r3, [sp, #16]
    5b96:	1c06      	adds	r6, r0, #0
    5b98:	1c0f      	adds	r7, r1, #0
    5b9a:	f001 ff89 	bl	7ab0 <__aeabi_dcmpgt>
    5b9e:	2800      	cmp	r0, #0
    5ba0:	d000      	beq.n	5ba4 <_dtoa_r+0x464>
    5ba2:	e25c      	b.n	605e <_dtoa_r+0x91e>
    5ba4:	1c22      	adds	r2, r4, #0
    5ba6:	2580      	movs	r5, #128	; 0x80
    5ba8:	9c04      	ldr	r4, [sp, #16]
    5baa:	062d      	lsls	r5, r5, #24
    5bac:	1c30      	adds	r0, r6, #0
    5bae:	1c39      	adds	r1, r7, #0
    5bb0:	1963      	adds	r3, r4, r5
    5bb2:	f001 ff69 	bl	7a88 <__aeabi_dcmplt>
    5bb6:	2800      	cmp	r0, #0
    5bb8:	d000      	beq.n	5bbc <_dtoa_r+0x47c>
    5bba:	e247      	b.n	604c <_dtoa_r+0x90c>
    5bbc:	e0a0      	b.n	5d00 <_dtoa_r+0x5c0>
    5bbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5bc0:	4b93      	ldr	r3, [pc, #588]	; (5e10 <_dtoa_r+0x6d0>)
    5bc2:	3a01      	subs	r2, #1
    5bc4:	9810      	ldr	r0, [sp, #64]	; 0x40
    5bc6:	00d2      	lsls	r2, r2, #3
    5bc8:	189b      	adds	r3, r3, r2
    5bca:	2800      	cmp	r0, #0
    5bcc:	d049      	beq.n	5c62 <_dtoa_r+0x522>
    5bce:	681a      	ldr	r2, [r3, #0]
    5bd0:	685b      	ldr	r3, [r3, #4]
    5bd2:	488d      	ldr	r0, [pc, #564]	; (5e08 <_dtoa_r+0x6c8>)
    5bd4:	498d      	ldr	r1, [pc, #564]	; (5e0c <_dtoa_r+0x6cc>)
    5bd6:	f002 fae5 	bl	81a4 <__aeabi_ddiv>
    5bda:	1c2b      	adds	r3, r5, #0
    5bdc:	1c22      	adds	r2, r4, #0
    5bde:	f003 f9db 	bl	8f98 <__aeabi_dsub>
    5be2:	9004      	str	r0, [sp, #16]
    5be4:	9105      	str	r1, [sp, #20]
    5be6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5be8:	1c39      	adds	r1, r7, #0
    5bea:	1c30      	adds	r0, r6, #0
    5bec:	f003 fd08 	bl	9600 <__aeabi_d2iz>
    5bf0:	1c04      	adds	r4, r0, #0
    5bf2:	f003 fd39 	bl	9668 <__aeabi_i2d>
    5bf6:	1c02      	adds	r2, r0, #0
    5bf8:	1c0b      	adds	r3, r1, #0
    5bfa:	1c30      	adds	r0, r6, #0
    5bfc:	1c39      	adds	r1, r7, #0
    5bfe:	f003 f9cb 	bl	8f98 <__aeabi_dsub>
    5c02:	3501      	adds	r5, #1
    5c04:	1e6b      	subs	r3, r5, #1
    5c06:	3430      	adds	r4, #48	; 0x30
    5c08:	701c      	strb	r4, [r3, #0]
    5c0a:	9a04      	ldr	r2, [sp, #16]
    5c0c:	9b05      	ldr	r3, [sp, #20]
    5c0e:	1c06      	adds	r6, r0, #0
    5c10:	1c0f      	adds	r7, r1, #0
    5c12:	f001 ff39 	bl	7a88 <__aeabi_dcmplt>
    5c16:	2800      	cmp	r0, #0
    5c18:	d000      	beq.n	5c1c <_dtoa_r+0x4dc>
    5c1a:	e353      	b.n	62c4 <_dtoa_r+0xb84>
    5c1c:	1c32      	adds	r2, r6, #0
    5c1e:	1c3b      	adds	r3, r7, #0
    5c20:	4972      	ldr	r1, [pc, #456]	; (5dec <_dtoa_r+0x6ac>)
    5c22:	4871      	ldr	r0, [pc, #452]	; (5de8 <_dtoa_r+0x6a8>)
    5c24:	f003 f9b8 	bl	8f98 <__aeabi_dsub>
    5c28:	9a04      	ldr	r2, [sp, #16]
    5c2a:	9b05      	ldr	r3, [sp, #20]
    5c2c:	f001 ff2c 	bl	7a88 <__aeabi_dcmplt>
    5c30:	2800      	cmp	r0, #0
    5c32:	d000      	beq.n	5c36 <_dtoa_r+0x4f6>
    5c34:	e0cb      	b.n	5dce <_dtoa_r+0x68e>
    5c36:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5c38:	1b2b      	subs	r3, r5, r4
    5c3a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5c3c:	42a3      	cmp	r3, r4
    5c3e:	da5f      	bge.n	5d00 <_dtoa_r+0x5c0>
    5c40:	9804      	ldr	r0, [sp, #16]
    5c42:	9905      	ldr	r1, [sp, #20]
    5c44:	4a6a      	ldr	r2, [pc, #424]	; (5df0 <_dtoa_r+0x6b0>)
    5c46:	4b6b      	ldr	r3, [pc, #428]	; (5df4 <_dtoa_r+0x6b4>)
    5c48:	f002 ff16 	bl	8a78 <__aeabi_dmul>
    5c4c:	4a68      	ldr	r2, [pc, #416]	; (5df0 <_dtoa_r+0x6b0>)
    5c4e:	4b69      	ldr	r3, [pc, #420]	; (5df4 <_dtoa_r+0x6b4>)
    5c50:	9004      	str	r0, [sp, #16]
    5c52:	9105      	str	r1, [sp, #20]
    5c54:	1c30      	adds	r0, r6, #0
    5c56:	1c39      	adds	r1, r7, #0
    5c58:	f002 ff0e 	bl	8a78 <__aeabi_dmul>
    5c5c:	1c06      	adds	r6, r0, #0
    5c5e:	1c0f      	adds	r7, r1, #0
    5c60:	e7c2      	b.n	5be8 <_dtoa_r+0x4a8>
    5c62:	6818      	ldr	r0, [r3, #0]
    5c64:	6859      	ldr	r1, [r3, #4]
    5c66:	1c22      	adds	r2, r4, #0
    5c68:	1c2b      	adds	r3, r5, #0
    5c6a:	f002 ff05 	bl	8a78 <__aeabi_dmul>
    5c6e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5c70:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5c72:	9004      	str	r0, [sp, #16]
    5c74:	9105      	str	r1, [sp, #20]
    5c76:	1965      	adds	r5, r4, r5
    5c78:	9517      	str	r5, [sp, #92]	; 0x5c
    5c7a:	1c39      	adds	r1, r7, #0
    5c7c:	1c30      	adds	r0, r6, #0
    5c7e:	f003 fcbf 	bl	9600 <__aeabi_d2iz>
    5c82:	1c05      	adds	r5, r0, #0
    5c84:	f003 fcf0 	bl	9668 <__aeabi_i2d>
    5c88:	1c02      	adds	r2, r0, #0
    5c8a:	1c0b      	adds	r3, r1, #0
    5c8c:	1c30      	adds	r0, r6, #0
    5c8e:	1c39      	adds	r1, r7, #0
    5c90:	f003 f982 	bl	8f98 <__aeabi_dsub>
    5c94:	3530      	adds	r5, #48	; 0x30
    5c96:	7025      	strb	r5, [r4, #0]
    5c98:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    5c9a:	3401      	adds	r4, #1
    5c9c:	1c06      	adds	r6, r0, #0
    5c9e:	1c0f      	adds	r7, r1, #0
    5ca0:	42ac      	cmp	r4, r5
    5ca2:	d126      	bne.n	5cf2 <_dtoa_r+0x5b2>
    5ca4:	980e      	ldr	r0, [sp, #56]	; 0x38
    5ca6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5ca8:	4a57      	ldr	r2, [pc, #348]	; (5e08 <_dtoa_r+0x6c8>)
    5caa:	4b58      	ldr	r3, [pc, #352]	; (5e0c <_dtoa_r+0x6cc>)
    5cac:	1825      	adds	r5, r4, r0
    5cae:	9804      	ldr	r0, [sp, #16]
    5cb0:	9905      	ldr	r1, [sp, #20]
    5cb2:	f001 ff55 	bl	7b60 <__aeabi_dadd>
    5cb6:	1c02      	adds	r2, r0, #0
    5cb8:	1c0b      	adds	r3, r1, #0
    5cba:	1c30      	adds	r0, r6, #0
    5cbc:	1c39      	adds	r1, r7, #0
    5cbe:	f001 fef7 	bl	7ab0 <__aeabi_dcmpgt>
    5cc2:	2800      	cmp	r0, #0
    5cc4:	d000      	beq.n	5cc8 <_dtoa_r+0x588>
    5cc6:	e082      	b.n	5dce <_dtoa_r+0x68e>
    5cc8:	9a04      	ldr	r2, [sp, #16]
    5cca:	9b05      	ldr	r3, [sp, #20]
    5ccc:	484e      	ldr	r0, [pc, #312]	; (5e08 <_dtoa_r+0x6c8>)
    5cce:	494f      	ldr	r1, [pc, #316]	; (5e0c <_dtoa_r+0x6cc>)
    5cd0:	f003 f962 	bl	8f98 <__aeabi_dsub>
    5cd4:	1c02      	adds	r2, r0, #0
    5cd6:	1c0b      	adds	r3, r1, #0
    5cd8:	1c30      	adds	r0, r6, #0
    5cda:	1c39      	adds	r1, r7, #0
    5cdc:	f001 fed4 	bl	7a88 <__aeabi_dcmplt>
    5ce0:	2800      	cmp	r0, #0
    5ce2:	d00d      	beq.n	5d00 <_dtoa_r+0x5c0>
    5ce4:	1e6b      	subs	r3, r5, #1
    5ce6:	781a      	ldrb	r2, [r3, #0]
    5ce8:	2a30      	cmp	r2, #48	; 0x30
    5cea:	d000      	beq.n	5cee <_dtoa_r+0x5ae>
    5cec:	e2ea      	b.n	62c4 <_dtoa_r+0xb84>
    5cee:	1c1d      	adds	r5, r3, #0
    5cf0:	e7f8      	b.n	5ce4 <_dtoa_r+0x5a4>
    5cf2:	4a3f      	ldr	r2, [pc, #252]	; (5df0 <_dtoa_r+0x6b0>)
    5cf4:	4b3f      	ldr	r3, [pc, #252]	; (5df4 <_dtoa_r+0x6b4>)
    5cf6:	f002 febf 	bl	8a78 <__aeabi_dmul>
    5cfa:	1c06      	adds	r6, r0, #0
    5cfc:	1c0f      	adds	r7, r1, #0
    5cfe:	e7bc      	b.n	5c7a <_dtoa_r+0x53a>
    5d00:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5d02:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5d04:	9404      	str	r4, [sp, #16]
    5d06:	9505      	str	r5, [sp, #20]
    5d08:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5d0a:	2b00      	cmp	r3, #0
    5d0c:	da00      	bge.n	5d10 <_dtoa_r+0x5d0>
    5d0e:	e09f      	b.n	5e50 <_dtoa_r+0x710>
    5d10:	9d06      	ldr	r5, [sp, #24]
    5d12:	2d0e      	cmp	r5, #14
    5d14:	dd00      	ble.n	5d18 <_dtoa_r+0x5d8>
    5d16:	e09b      	b.n	5e50 <_dtoa_r+0x710>
    5d18:	4a3d      	ldr	r2, [pc, #244]	; (5e10 <_dtoa_r+0x6d0>)
    5d1a:	00eb      	lsls	r3, r5, #3
    5d1c:	18d3      	adds	r3, r2, r3
    5d1e:	681c      	ldr	r4, [r3, #0]
    5d20:	685d      	ldr	r5, [r3, #4]
    5d22:	9402      	str	r4, [sp, #8]
    5d24:	9503      	str	r5, [sp, #12]
    5d26:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5d28:	2d00      	cmp	r5, #0
    5d2a:	da14      	bge.n	5d56 <_dtoa_r+0x616>
    5d2c:	9c08      	ldr	r4, [sp, #32]
    5d2e:	2c00      	cmp	r4, #0
    5d30:	dc11      	bgt.n	5d56 <_dtoa_r+0x616>
    5d32:	d000      	beq.n	5d36 <_dtoa_r+0x5f6>
    5d34:	e18c      	b.n	6050 <_dtoa_r+0x910>
    5d36:	4a32      	ldr	r2, [pc, #200]	; (5e00 <_dtoa_r+0x6c0>)
    5d38:	4b32      	ldr	r3, [pc, #200]	; (5e04 <_dtoa_r+0x6c4>)
    5d3a:	9802      	ldr	r0, [sp, #8]
    5d3c:	9903      	ldr	r1, [sp, #12]
    5d3e:	f002 fe9b 	bl	8a78 <__aeabi_dmul>
    5d42:	9a04      	ldr	r2, [sp, #16]
    5d44:	9b05      	ldr	r3, [sp, #20]
    5d46:	f001 febd 	bl	7ac4 <__aeabi_dcmpge>
    5d4a:	9f08      	ldr	r7, [sp, #32]
    5d4c:	1c3e      	adds	r6, r7, #0
    5d4e:	2800      	cmp	r0, #0
    5d50:	d000      	beq.n	5d54 <_dtoa_r+0x614>
    5d52:	e17f      	b.n	6054 <_dtoa_r+0x914>
    5d54:	e187      	b.n	6066 <_dtoa_r+0x926>
    5d56:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5d58:	9e04      	ldr	r6, [sp, #16]
    5d5a:	9f05      	ldr	r7, [sp, #20]
    5d5c:	9a02      	ldr	r2, [sp, #8]
    5d5e:	9b03      	ldr	r3, [sp, #12]
    5d60:	1c30      	adds	r0, r6, #0
    5d62:	1c39      	adds	r1, r7, #0
    5d64:	f002 fa1e 	bl	81a4 <__aeabi_ddiv>
    5d68:	f003 fc4a 	bl	9600 <__aeabi_d2iz>
    5d6c:	1c04      	adds	r4, r0, #0
    5d6e:	f003 fc7b 	bl	9668 <__aeabi_i2d>
    5d72:	9a02      	ldr	r2, [sp, #8]
    5d74:	9b03      	ldr	r3, [sp, #12]
    5d76:	f002 fe7f 	bl	8a78 <__aeabi_dmul>
    5d7a:	1c02      	adds	r2, r0, #0
    5d7c:	1c0b      	adds	r3, r1, #0
    5d7e:	1c30      	adds	r0, r6, #0
    5d80:	1c39      	adds	r1, r7, #0
    5d82:	f003 f909 	bl	8f98 <__aeabi_dsub>
    5d86:	3501      	adds	r5, #1
    5d88:	1c02      	adds	r2, r0, #0
    5d8a:	1c20      	adds	r0, r4, #0
    5d8c:	3030      	adds	r0, #48	; 0x30
    5d8e:	1c0b      	adds	r3, r1, #0
    5d90:	1e69      	subs	r1, r5, #1
    5d92:	7008      	strb	r0, [r1, #0]
    5d94:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5d96:	1a29      	subs	r1, r5, r0
    5d98:	9808      	ldr	r0, [sp, #32]
    5d9a:	4281      	cmp	r1, r0
    5d9c:	d148      	bne.n	5e30 <_dtoa_r+0x6f0>
    5d9e:	1c10      	adds	r0, r2, #0
    5da0:	1c19      	adds	r1, r3, #0
    5da2:	f001 fedd 	bl	7b60 <__aeabi_dadd>
    5da6:	9a02      	ldr	r2, [sp, #8]
    5da8:	9b03      	ldr	r3, [sp, #12]
    5daa:	1c06      	adds	r6, r0, #0
    5dac:	1c0f      	adds	r7, r1, #0
    5dae:	f001 fe7f 	bl	7ab0 <__aeabi_dcmpgt>
    5db2:	2800      	cmp	r0, #0
    5db4:	d10d      	bne.n	5dd2 <_dtoa_r+0x692>
    5db6:	1c30      	adds	r0, r6, #0
    5db8:	1c39      	adds	r1, r7, #0
    5dba:	9a02      	ldr	r2, [sp, #8]
    5dbc:	9b03      	ldr	r3, [sp, #12]
    5dbe:	f001 fe5d 	bl	7a7c <__aeabi_dcmpeq>
    5dc2:	2800      	cmp	r0, #0
    5dc4:	d100      	bne.n	5dc8 <_dtoa_r+0x688>
    5dc6:	e27f      	b.n	62c8 <_dtoa_r+0xb88>
    5dc8:	07e1      	lsls	r1, r4, #31
    5dca:	d402      	bmi.n	5dd2 <_dtoa_r+0x692>
    5dcc:	e27c      	b.n	62c8 <_dtoa_r+0xb88>
    5dce:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5dd0:	9406      	str	r4, [sp, #24]
    5dd2:	1e6b      	subs	r3, r5, #1
    5dd4:	781a      	ldrb	r2, [r3, #0]
    5dd6:	2a39      	cmp	r2, #57	; 0x39
    5dd8:	d126      	bne.n	5e28 <_dtoa_r+0x6e8>
    5dda:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5ddc:	42a3      	cmp	r3, r4
    5dde:	d01d      	beq.n	5e1c <_dtoa_r+0x6dc>
    5de0:	1c1d      	adds	r5, r3, #0
    5de2:	e7f6      	b.n	5dd2 <_dtoa_r+0x692>
    5de4:	46c0      	nop			; (mov r8, r8)
    5de6:	46c0      	nop			; (mov r8, r8)
    5de8:	00000000 	.word	0x00000000
    5dec:	3ff00000 	.word	0x3ff00000
    5df0:	00000000 	.word	0x00000000
    5df4:	40240000 	.word	0x40240000
    5df8:	00000000 	.word	0x00000000
    5dfc:	401c0000 	.word	0x401c0000
    5e00:	00000000 	.word	0x00000000
    5e04:	40140000 	.word	0x40140000
    5e08:	00000000 	.word	0x00000000
    5e0c:	3fe00000 	.word	0x3fe00000
    5e10:	0000aac8 	.word	0x0000aac8
    5e14:	0000ab90 	.word	0x0000ab90
    5e18:	fcc00000 	.word	0xfcc00000
    5e1c:	9c06      	ldr	r4, [sp, #24]
    5e1e:	2230      	movs	r2, #48	; 0x30
    5e20:	3401      	adds	r4, #1
    5e22:	9406      	str	r4, [sp, #24]
    5e24:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5e26:	7022      	strb	r2, [r4, #0]
    5e28:	781a      	ldrb	r2, [r3, #0]
    5e2a:	3201      	adds	r2, #1
    5e2c:	701a      	strb	r2, [r3, #0]
    5e2e:	e24b      	b.n	62c8 <_dtoa_r+0xb88>
    5e30:	1c10      	adds	r0, r2, #0
    5e32:	1c19      	adds	r1, r3, #0
    5e34:	4bc9      	ldr	r3, [pc, #804]	; (615c <_dtoa_r+0xa1c>)
    5e36:	4ac8      	ldr	r2, [pc, #800]	; (6158 <_dtoa_r+0xa18>)
    5e38:	f002 fe1e 	bl	8a78 <__aeabi_dmul>
    5e3c:	4ac8      	ldr	r2, [pc, #800]	; (6160 <_dtoa_r+0xa20>)
    5e3e:	4bc9      	ldr	r3, [pc, #804]	; (6164 <_dtoa_r+0xa24>)
    5e40:	1c06      	adds	r6, r0, #0
    5e42:	1c0f      	adds	r7, r1, #0
    5e44:	f001 fe1a 	bl	7a7c <__aeabi_dcmpeq>
    5e48:	2800      	cmp	r0, #0
    5e4a:	d100      	bne.n	5e4e <_dtoa_r+0x70e>
    5e4c:	e786      	b.n	5d5c <_dtoa_r+0x61c>
    5e4e:	e23b      	b.n	62c8 <_dtoa_r+0xb88>
    5e50:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5e52:	2d00      	cmp	r5, #0
    5e54:	d031      	beq.n	5eba <_dtoa_r+0x77a>
    5e56:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5e58:	2c01      	cmp	r4, #1
    5e5a:	dc0b      	bgt.n	5e74 <_dtoa_r+0x734>
    5e5c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    5e5e:	2d00      	cmp	r5, #0
    5e60:	d002      	beq.n	5e68 <_dtoa_r+0x728>
    5e62:	48c1      	ldr	r0, [pc, #772]	; (6168 <_dtoa_r+0xa28>)
    5e64:	181b      	adds	r3, r3, r0
    5e66:	e002      	b.n	5e6e <_dtoa_r+0x72e>
    5e68:	9918      	ldr	r1, [sp, #96]	; 0x60
    5e6a:	2336      	movs	r3, #54	; 0x36
    5e6c:	1a5b      	subs	r3, r3, r1
    5e6e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5e70:	9c02      	ldr	r4, [sp, #8]
    5e72:	e016      	b.n	5ea2 <_dtoa_r+0x762>
    5e74:	9d08      	ldr	r5, [sp, #32]
    5e76:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5e78:	3d01      	subs	r5, #1
    5e7a:	42ac      	cmp	r4, r5
    5e7c:	db01      	blt.n	5e82 <_dtoa_r+0x742>
    5e7e:	1b65      	subs	r5, r4, r5
    5e80:	e006      	b.n	5e90 <_dtoa_r+0x750>
    5e82:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5e84:	950d      	str	r5, [sp, #52]	; 0x34
    5e86:	1b2b      	subs	r3, r5, r4
    5e88:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5e8a:	2500      	movs	r5, #0
    5e8c:	18e4      	adds	r4, r4, r3
    5e8e:	9412      	str	r4, [sp, #72]	; 0x48
    5e90:	9c08      	ldr	r4, [sp, #32]
    5e92:	2c00      	cmp	r4, #0
    5e94:	da03      	bge.n	5e9e <_dtoa_r+0x75e>
    5e96:	9802      	ldr	r0, [sp, #8]
    5e98:	2300      	movs	r3, #0
    5e9a:	1b04      	subs	r4, r0, r4
    5e9c:	e001      	b.n	5ea2 <_dtoa_r+0x762>
    5e9e:	9c02      	ldr	r4, [sp, #8]
    5ea0:	9b08      	ldr	r3, [sp, #32]
    5ea2:	9902      	ldr	r1, [sp, #8]
    5ea4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ea6:	18c9      	adds	r1, r1, r3
    5ea8:	9102      	str	r1, [sp, #8]
    5eaa:	18d2      	adds	r2, r2, r3
    5eac:	9807      	ldr	r0, [sp, #28]
    5eae:	2101      	movs	r1, #1
    5eb0:	9209      	str	r2, [sp, #36]	; 0x24
    5eb2:	f001 f849 	bl	6f48 <__i2b>
    5eb6:	1c06      	adds	r6, r0, #0
    5eb8:	e002      	b.n	5ec0 <_dtoa_r+0x780>
    5eba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5ebc:	9c02      	ldr	r4, [sp, #8]
    5ebe:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5ec0:	2c00      	cmp	r4, #0
    5ec2:	d00c      	beq.n	5ede <_dtoa_r+0x79e>
    5ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ec6:	2b00      	cmp	r3, #0
    5ec8:	dd09      	ble.n	5ede <_dtoa_r+0x79e>
    5eca:	42a3      	cmp	r3, r4
    5ecc:	dd00      	ble.n	5ed0 <_dtoa_r+0x790>
    5ece:	1c23      	adds	r3, r4, #0
    5ed0:	9802      	ldr	r0, [sp, #8]
    5ed2:	9909      	ldr	r1, [sp, #36]	; 0x24
    5ed4:	1ac0      	subs	r0, r0, r3
    5ed6:	1ac9      	subs	r1, r1, r3
    5ed8:	9002      	str	r0, [sp, #8]
    5eda:	1ae4      	subs	r4, r4, r3
    5edc:	9109      	str	r1, [sp, #36]	; 0x24
    5ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5ee0:	2a00      	cmp	r2, #0
    5ee2:	dd21      	ble.n	5f28 <_dtoa_r+0x7e8>
    5ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ee6:	2b00      	cmp	r3, #0
    5ee8:	d018      	beq.n	5f1c <_dtoa_r+0x7dc>
    5eea:	2d00      	cmp	r5, #0
    5eec:	dd10      	ble.n	5f10 <_dtoa_r+0x7d0>
    5eee:	1c31      	adds	r1, r6, #0
    5ef0:	1c2a      	adds	r2, r5, #0
    5ef2:	9807      	ldr	r0, [sp, #28]
    5ef4:	f001 f8c0 	bl	7078 <__pow5mult>
    5ef8:	1c06      	adds	r6, r0, #0
    5efa:	1c31      	adds	r1, r6, #0
    5efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5efe:	9807      	ldr	r0, [sp, #28]
    5f00:	f001 f82b 	bl	6f5a <__multiply>
    5f04:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f06:	1c07      	adds	r7, r0, #0
    5f08:	9807      	ldr	r0, [sp, #28]
    5f0a:	f000 ff3d 	bl	6d88 <_Bfree>
    5f0e:	970a      	str	r7, [sp, #40]	; 0x28
    5f10:	980d      	ldr	r0, [sp, #52]	; 0x34
    5f12:	1b42      	subs	r2, r0, r5
    5f14:	d008      	beq.n	5f28 <_dtoa_r+0x7e8>
    5f16:	9807      	ldr	r0, [sp, #28]
    5f18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f1a:	e002      	b.n	5f22 <_dtoa_r+0x7e2>
    5f1c:	9807      	ldr	r0, [sp, #28]
    5f1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5f22:	f001 f8a9 	bl	7078 <__pow5mult>
    5f26:	900a      	str	r0, [sp, #40]	; 0x28
    5f28:	9807      	ldr	r0, [sp, #28]
    5f2a:	2101      	movs	r1, #1
    5f2c:	f001 f80c 	bl	6f48 <__i2b>
    5f30:	9d12      	ldr	r5, [sp, #72]	; 0x48
    5f32:	1c07      	adds	r7, r0, #0
    5f34:	2d00      	cmp	r5, #0
    5f36:	dd05      	ble.n	5f44 <_dtoa_r+0x804>
    5f38:	1c39      	adds	r1, r7, #0
    5f3a:	9807      	ldr	r0, [sp, #28]
    5f3c:	1c2a      	adds	r2, r5, #0
    5f3e:	f001 f89b 	bl	7078 <__pow5mult>
    5f42:	1c07      	adds	r7, r0, #0
    5f44:	9820      	ldr	r0, [sp, #128]	; 0x80
    5f46:	2500      	movs	r5, #0
    5f48:	2801      	cmp	r0, #1
    5f4a:	dc10      	bgt.n	5f6e <_dtoa_r+0x82e>
    5f4c:	9904      	ldr	r1, [sp, #16]
    5f4e:	42a9      	cmp	r1, r5
    5f50:	d10d      	bne.n	5f6e <_dtoa_r+0x82e>
    5f52:	9a05      	ldr	r2, [sp, #20]
    5f54:	0313      	lsls	r3, r2, #12
    5f56:	42ab      	cmp	r3, r5
    5f58:	d109      	bne.n	5f6e <_dtoa_r+0x82e>
    5f5a:	4b84      	ldr	r3, [pc, #528]	; (616c <_dtoa_r+0xa2c>)
    5f5c:	4213      	tst	r3, r2
    5f5e:	d006      	beq.n	5f6e <_dtoa_r+0x82e>
    5f60:	9d02      	ldr	r5, [sp, #8]
    5f62:	3501      	adds	r5, #1
    5f64:	9502      	str	r5, [sp, #8]
    5f66:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f68:	3501      	adds	r5, #1
    5f6a:	9509      	str	r5, [sp, #36]	; 0x24
    5f6c:	2501      	movs	r5, #1
    5f6e:	9912      	ldr	r1, [sp, #72]	; 0x48
    5f70:	2001      	movs	r0, #1
    5f72:	2900      	cmp	r1, #0
    5f74:	d008      	beq.n	5f88 <_dtoa_r+0x848>
    5f76:	693b      	ldr	r3, [r7, #16]
    5f78:	3303      	adds	r3, #3
    5f7a:	009b      	lsls	r3, r3, #2
    5f7c:	18fb      	adds	r3, r7, r3
    5f7e:	6858      	ldr	r0, [r3, #4]
    5f80:	f000 ff99 	bl	6eb6 <__hi0bits>
    5f84:	2320      	movs	r3, #32
    5f86:	1a18      	subs	r0, r3, r0
    5f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5f8a:	231f      	movs	r3, #31
    5f8c:	1880      	adds	r0, r0, r2
    5f8e:	4018      	ands	r0, r3
    5f90:	d00d      	beq.n	5fae <_dtoa_r+0x86e>
    5f92:	2320      	movs	r3, #32
    5f94:	1a1b      	subs	r3, r3, r0
    5f96:	2b04      	cmp	r3, #4
    5f98:	dd06      	ble.n	5fa8 <_dtoa_r+0x868>
    5f9a:	231c      	movs	r3, #28
    5f9c:	1a18      	subs	r0, r3, r0
    5f9e:	9b02      	ldr	r3, [sp, #8]
    5fa0:	1824      	adds	r4, r4, r0
    5fa2:	181b      	adds	r3, r3, r0
    5fa4:	9302      	str	r3, [sp, #8]
    5fa6:	e008      	b.n	5fba <_dtoa_r+0x87a>
    5fa8:	2b04      	cmp	r3, #4
    5faa:	d008      	beq.n	5fbe <_dtoa_r+0x87e>
    5fac:	1c18      	adds	r0, r3, #0
    5fae:	9902      	ldr	r1, [sp, #8]
    5fb0:	301c      	adds	r0, #28
    5fb2:	1809      	adds	r1, r1, r0
    5fb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5fb6:	9102      	str	r1, [sp, #8]
    5fb8:	1824      	adds	r4, r4, r0
    5fba:	1812      	adds	r2, r2, r0
    5fbc:	9209      	str	r2, [sp, #36]	; 0x24
    5fbe:	9b02      	ldr	r3, [sp, #8]
    5fc0:	2b00      	cmp	r3, #0
    5fc2:	dd05      	ble.n	5fd0 <_dtoa_r+0x890>
    5fc4:	9807      	ldr	r0, [sp, #28]
    5fc6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fc8:	1c1a      	adds	r2, r3, #0
    5fca:	f001 f8a7 	bl	711c <__lshift>
    5fce:	900a      	str	r0, [sp, #40]	; 0x28
    5fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fd2:	2800      	cmp	r0, #0
    5fd4:	dd05      	ble.n	5fe2 <_dtoa_r+0x8a2>
    5fd6:	1c39      	adds	r1, r7, #0
    5fd8:	9807      	ldr	r0, [sp, #28]
    5fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5fdc:	f001 f89e 	bl	711c <__lshift>
    5fe0:	1c07      	adds	r7, r0, #0
    5fe2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5fe4:	2900      	cmp	r1, #0
    5fe6:	d01b      	beq.n	6020 <_dtoa_r+0x8e0>
    5fe8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fea:	1c39      	adds	r1, r7, #0
    5fec:	f001 f8e8 	bl	71c0 <__mcmp>
    5ff0:	2800      	cmp	r0, #0
    5ff2:	da15      	bge.n	6020 <_dtoa_r+0x8e0>
    5ff4:	9a06      	ldr	r2, [sp, #24]
    5ff6:	2300      	movs	r3, #0
    5ff8:	3a01      	subs	r2, #1
    5ffa:	9206      	str	r2, [sp, #24]
    5ffc:	9807      	ldr	r0, [sp, #28]
    5ffe:	990a      	ldr	r1, [sp, #40]	; 0x28
    6000:	220a      	movs	r2, #10
    6002:	f000 feda 	bl	6dba <__multadd>
    6006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6008:	900a      	str	r0, [sp, #40]	; 0x28
    600a:	9810      	ldr	r0, [sp, #64]	; 0x40
    600c:	9308      	str	r3, [sp, #32]
    600e:	2800      	cmp	r0, #0
    6010:	d006      	beq.n	6020 <_dtoa_r+0x8e0>
    6012:	1c31      	adds	r1, r6, #0
    6014:	9807      	ldr	r0, [sp, #28]
    6016:	220a      	movs	r2, #10
    6018:	2300      	movs	r3, #0
    601a:	f000 fece 	bl	6dba <__multadd>
    601e:	1c06      	adds	r6, r0, #0
    6020:	9908      	ldr	r1, [sp, #32]
    6022:	2900      	cmp	r1, #0
    6024:	dc2a      	bgt.n	607c <_dtoa_r+0x93c>
    6026:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6028:	2a02      	cmp	r2, #2
    602a:	dd27      	ble.n	607c <_dtoa_r+0x93c>
    602c:	2900      	cmp	r1, #0
    602e:	d111      	bne.n	6054 <_dtoa_r+0x914>
    6030:	1c39      	adds	r1, r7, #0
    6032:	9807      	ldr	r0, [sp, #28]
    6034:	2205      	movs	r2, #5
    6036:	9b08      	ldr	r3, [sp, #32]
    6038:	f000 febf 	bl	6dba <__multadd>
    603c:	1c07      	adds	r7, r0, #0
    603e:	1c39      	adds	r1, r7, #0
    6040:	980a      	ldr	r0, [sp, #40]	; 0x28
    6042:	f001 f8bd 	bl	71c0 <__mcmp>
    6046:	2800      	cmp	r0, #0
    6048:	dc0d      	bgt.n	6066 <_dtoa_r+0x926>
    604a:	e003      	b.n	6054 <_dtoa_r+0x914>
    604c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    604e:	e000      	b.n	6052 <_dtoa_r+0x912>
    6050:	2700      	movs	r7, #0
    6052:	1c3e      	adds	r6, r7, #0
    6054:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6056:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6058:	43e4      	mvns	r4, r4
    605a:	9406      	str	r4, [sp, #24]
    605c:	e00b      	b.n	6076 <_dtoa_r+0x936>
    605e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6060:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6062:	9506      	str	r5, [sp, #24]
    6064:	1c3e      	adds	r6, r7, #0
    6066:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6068:	2331      	movs	r3, #49	; 0x31
    606a:	7023      	strb	r3, [r4, #0]
    606c:	9c06      	ldr	r4, [sp, #24]
    606e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6070:	3401      	adds	r4, #1
    6072:	3501      	adds	r5, #1
    6074:	9406      	str	r4, [sp, #24]
    6076:	9602      	str	r6, [sp, #8]
    6078:	2600      	movs	r6, #0
    607a:	e10f      	b.n	629c <_dtoa_r+0xb5c>
    607c:	9810      	ldr	r0, [sp, #64]	; 0x40
    607e:	2800      	cmp	r0, #0
    6080:	d100      	bne.n	6084 <_dtoa_r+0x944>
    6082:	e0c5      	b.n	6210 <_dtoa_r+0xad0>
    6084:	2c00      	cmp	r4, #0
    6086:	dd05      	ble.n	6094 <_dtoa_r+0x954>
    6088:	1c31      	adds	r1, r6, #0
    608a:	9807      	ldr	r0, [sp, #28]
    608c:	1c22      	adds	r2, r4, #0
    608e:	f001 f845 	bl	711c <__lshift>
    6092:	1c06      	adds	r6, r0, #0
    6094:	9602      	str	r6, [sp, #8]
    6096:	2d00      	cmp	r5, #0
    6098:	d012      	beq.n	60c0 <_dtoa_r+0x980>
    609a:	6871      	ldr	r1, [r6, #4]
    609c:	9807      	ldr	r0, [sp, #28]
    609e:	f000 fe3b 	bl	6d18 <_Balloc>
    60a2:	6932      	ldr	r2, [r6, #16]
    60a4:	1c31      	adds	r1, r6, #0
    60a6:	3202      	adds	r2, #2
    60a8:	1c04      	adds	r4, r0, #0
    60aa:	0092      	lsls	r2, r2, #2
    60ac:	310c      	adds	r1, #12
    60ae:	300c      	adds	r0, #12
    60b0:	f7fd fb0c 	bl	36cc <memcpy>
    60b4:	9807      	ldr	r0, [sp, #28]
    60b6:	1c21      	adds	r1, r4, #0
    60b8:	2201      	movs	r2, #1
    60ba:	f001 f82f 	bl	711c <__lshift>
    60be:	9002      	str	r0, [sp, #8]
    60c0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    60c2:	9d08      	ldr	r5, [sp, #32]
    60c4:	1c23      	adds	r3, r4, #0
    60c6:	3b01      	subs	r3, #1
    60c8:	195b      	adds	r3, r3, r5
    60ca:	9409      	str	r4, [sp, #36]	; 0x24
    60cc:	9310      	str	r3, [sp, #64]	; 0x40
    60ce:	1c39      	adds	r1, r7, #0
    60d0:	980a      	ldr	r0, [sp, #40]	; 0x28
    60d2:	f7ff faa9 	bl	5628 <quorem>
    60d6:	1c31      	adds	r1, r6, #0
    60d8:	900d      	str	r0, [sp, #52]	; 0x34
    60da:	1c04      	adds	r4, r0, #0
    60dc:	980a      	ldr	r0, [sp, #40]	; 0x28
    60de:	f001 f86f 	bl	71c0 <__mcmp>
    60e2:	1c39      	adds	r1, r7, #0
    60e4:	900c      	str	r0, [sp, #48]	; 0x30
    60e6:	9a02      	ldr	r2, [sp, #8]
    60e8:	9807      	ldr	r0, [sp, #28]
    60ea:	f001 f884 	bl	71f6 <__mdiff>
    60ee:	1c05      	adds	r5, r0, #0
    60f0:	68c0      	ldr	r0, [r0, #12]
    60f2:	3430      	adds	r4, #48	; 0x30
    60f4:	2800      	cmp	r0, #0
    60f6:	d105      	bne.n	6104 <_dtoa_r+0x9c4>
    60f8:	980a      	ldr	r0, [sp, #40]	; 0x28
    60fa:	1c29      	adds	r1, r5, #0
    60fc:	f001 f860 	bl	71c0 <__mcmp>
    6100:	9008      	str	r0, [sp, #32]
    6102:	e001      	b.n	6108 <_dtoa_r+0x9c8>
    6104:	2101      	movs	r1, #1
    6106:	9108      	str	r1, [sp, #32]
    6108:	1c29      	adds	r1, r5, #0
    610a:	9807      	ldr	r0, [sp, #28]
    610c:	f000 fe3c 	bl	6d88 <_Bfree>
    6110:	9b08      	ldr	r3, [sp, #32]
    6112:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6114:	432b      	orrs	r3, r5
    6116:	d10d      	bne.n	6134 <_dtoa_r+0x9f4>
    6118:	9804      	ldr	r0, [sp, #16]
    611a:	2301      	movs	r3, #1
    611c:	4203      	tst	r3, r0
    611e:	d109      	bne.n	6134 <_dtoa_r+0x9f4>
    6120:	2c39      	cmp	r4, #57	; 0x39
    6122:	d044      	beq.n	61ae <_dtoa_r+0xa6e>
    6124:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6126:	2d00      	cmp	r5, #0
    6128:	dd01      	ble.n	612e <_dtoa_r+0x9ee>
    612a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    612c:	3431      	adds	r4, #49	; 0x31
    612e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6130:	3501      	adds	r5, #1
    6132:	e044      	b.n	61be <_dtoa_r+0xa7e>
    6134:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6136:	2d00      	cmp	r5, #0
    6138:	da03      	bge.n	6142 <_dtoa_r+0xa02>
    613a:	9d08      	ldr	r5, [sp, #32]
    613c:	2d00      	cmp	r5, #0
    613e:	dc17      	bgt.n	6170 <_dtoa_r+0xa30>
    6140:	e028      	b.n	6194 <_dtoa_r+0xa54>
    6142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6144:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6146:	432b      	orrs	r3, r5
    6148:	d129      	bne.n	619e <_dtoa_r+0xa5e>
    614a:	9804      	ldr	r0, [sp, #16]
    614c:	2301      	movs	r3, #1
    614e:	4203      	tst	r3, r0
    6150:	d125      	bne.n	619e <_dtoa_r+0xa5e>
    6152:	e7f2      	b.n	613a <_dtoa_r+0x9fa>
    6154:	46c0      	nop			; (mov r8, r8)
    6156:	46c0      	nop			; (mov r8, r8)
    6158:	00000000 	.word	0x00000000
    615c:	40240000 	.word	0x40240000
	...
    6168:	00000433 	.word	0x00000433
    616c:	7ff00000 	.word	0x7ff00000
    6170:	990a      	ldr	r1, [sp, #40]	; 0x28
    6172:	9807      	ldr	r0, [sp, #28]
    6174:	2201      	movs	r2, #1
    6176:	f000 ffd1 	bl	711c <__lshift>
    617a:	1c39      	adds	r1, r7, #0
    617c:	900a      	str	r0, [sp, #40]	; 0x28
    617e:	f001 f81f 	bl	71c0 <__mcmp>
    6182:	2800      	cmp	r0, #0
    6184:	dc02      	bgt.n	618c <_dtoa_r+0xa4c>
    6186:	d105      	bne.n	6194 <_dtoa_r+0xa54>
    6188:	07e1      	lsls	r1, r4, #31
    618a:	d503      	bpl.n	6194 <_dtoa_r+0xa54>
    618c:	2c39      	cmp	r4, #57	; 0x39
    618e:	d00e      	beq.n	61ae <_dtoa_r+0xa6e>
    6190:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6192:	3431      	adds	r4, #49	; 0x31
    6194:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6196:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6198:	3501      	adds	r5, #1
    619a:	7014      	strb	r4, [r2, #0]
    619c:	e07e      	b.n	629c <_dtoa_r+0xb5c>
    619e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    61a0:	3501      	adds	r5, #1
    61a2:	950c      	str	r5, [sp, #48]	; 0x30
    61a4:	9d08      	ldr	r5, [sp, #32]
    61a6:	2d00      	cmp	r5, #0
    61a8:	dd0c      	ble.n	61c4 <_dtoa_r+0xa84>
    61aa:	2c39      	cmp	r4, #57	; 0x39
    61ac:	d105      	bne.n	61ba <_dtoa_r+0xa7a>
    61ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    61b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    61b2:	2339      	movs	r3, #57	; 0x39
    61b4:	3501      	adds	r5, #1
    61b6:	7023      	strb	r3, [r4, #0]
    61b8:	e05b      	b.n	6272 <_dtoa_r+0xb32>
    61ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    61bc:	3401      	adds	r4, #1
    61be:	9809      	ldr	r0, [sp, #36]	; 0x24
    61c0:	7004      	strb	r4, [r0, #0]
    61c2:	e06b      	b.n	629c <_dtoa_r+0xb5c>
    61c4:	9909      	ldr	r1, [sp, #36]	; 0x24
    61c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    61c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    61ca:	700c      	strb	r4, [r1, #0]
    61cc:	4291      	cmp	r1, r2
    61ce:	d03d      	beq.n	624c <_dtoa_r+0xb0c>
    61d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    61d2:	220a      	movs	r2, #10
    61d4:	2300      	movs	r3, #0
    61d6:	9807      	ldr	r0, [sp, #28]
    61d8:	f000 fdef 	bl	6dba <__multadd>
    61dc:	9c02      	ldr	r4, [sp, #8]
    61de:	900a      	str	r0, [sp, #40]	; 0x28
    61e0:	1c31      	adds	r1, r6, #0
    61e2:	9807      	ldr	r0, [sp, #28]
    61e4:	220a      	movs	r2, #10
    61e6:	2300      	movs	r3, #0
    61e8:	42a6      	cmp	r6, r4
    61ea:	d104      	bne.n	61f6 <_dtoa_r+0xab6>
    61ec:	f000 fde5 	bl	6dba <__multadd>
    61f0:	1c06      	adds	r6, r0, #0
    61f2:	9002      	str	r0, [sp, #8]
    61f4:	e009      	b.n	620a <_dtoa_r+0xaca>
    61f6:	f000 fde0 	bl	6dba <__multadd>
    61fa:	9902      	ldr	r1, [sp, #8]
    61fc:	1c06      	adds	r6, r0, #0
    61fe:	220a      	movs	r2, #10
    6200:	9807      	ldr	r0, [sp, #28]
    6202:	2300      	movs	r3, #0
    6204:	f000 fdd9 	bl	6dba <__multadd>
    6208:	9002      	str	r0, [sp, #8]
    620a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    620c:	9509      	str	r5, [sp, #36]	; 0x24
    620e:	e75e      	b.n	60ce <_dtoa_r+0x98e>
    6210:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6212:	1c39      	adds	r1, r7, #0
    6214:	980a      	ldr	r0, [sp, #40]	; 0x28
    6216:	f7ff fa07 	bl	5628 <quorem>
    621a:	1c04      	adds	r4, r0, #0
    621c:	3430      	adds	r4, #48	; 0x30
    621e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6220:	9908      	ldr	r1, [sp, #32]
    6222:	702c      	strb	r4, [r5, #0]
    6224:	3501      	adds	r5, #1
    6226:	1a2b      	subs	r3, r5, r0
    6228:	428b      	cmp	r3, r1
    622a:	db07      	blt.n	623c <_dtoa_r+0xafc>
    622c:	1e0b      	subs	r3, r1, #0
    622e:	dc00      	bgt.n	6232 <_dtoa_r+0xaf2>
    6230:	2301      	movs	r3, #1
    6232:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6234:	9602      	str	r6, [sp, #8]
    6236:	18d5      	adds	r5, r2, r3
    6238:	2600      	movs	r6, #0
    623a:	e007      	b.n	624c <_dtoa_r+0xb0c>
    623c:	9807      	ldr	r0, [sp, #28]
    623e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6240:	220a      	movs	r2, #10
    6242:	2300      	movs	r3, #0
    6244:	f000 fdb9 	bl	6dba <__multadd>
    6248:	900a      	str	r0, [sp, #40]	; 0x28
    624a:	e7e2      	b.n	6212 <_dtoa_r+0xad2>
    624c:	990a      	ldr	r1, [sp, #40]	; 0x28
    624e:	9807      	ldr	r0, [sp, #28]
    6250:	2201      	movs	r2, #1
    6252:	f000 ff63 	bl	711c <__lshift>
    6256:	1c39      	adds	r1, r7, #0
    6258:	900a      	str	r0, [sp, #40]	; 0x28
    625a:	f000 ffb1 	bl	71c0 <__mcmp>
    625e:	2800      	cmp	r0, #0
    6260:	dc07      	bgt.n	6272 <_dtoa_r+0xb32>
    6262:	d115      	bne.n	6290 <_dtoa_r+0xb50>
    6264:	07e3      	lsls	r3, r4, #31
    6266:	d404      	bmi.n	6272 <_dtoa_r+0xb32>
    6268:	e012      	b.n	6290 <_dtoa_r+0xb50>
    626a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    626c:	42a3      	cmp	r3, r4
    626e:	d005      	beq.n	627c <_dtoa_r+0xb3c>
    6270:	1c1d      	adds	r5, r3, #0
    6272:	1e6b      	subs	r3, r5, #1
    6274:	781a      	ldrb	r2, [r3, #0]
    6276:	2a39      	cmp	r2, #57	; 0x39
    6278:	d0f7      	beq.n	626a <_dtoa_r+0xb2a>
    627a:	e006      	b.n	628a <_dtoa_r+0xb4a>
    627c:	9c06      	ldr	r4, [sp, #24]
    627e:	2331      	movs	r3, #49	; 0x31
    6280:	3401      	adds	r4, #1
    6282:	9406      	str	r4, [sp, #24]
    6284:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6286:	7023      	strb	r3, [r4, #0]
    6288:	e008      	b.n	629c <_dtoa_r+0xb5c>
    628a:	3201      	adds	r2, #1
    628c:	701a      	strb	r2, [r3, #0]
    628e:	e005      	b.n	629c <_dtoa_r+0xb5c>
    6290:	1e6b      	subs	r3, r5, #1
    6292:	781a      	ldrb	r2, [r3, #0]
    6294:	2a30      	cmp	r2, #48	; 0x30
    6296:	d101      	bne.n	629c <_dtoa_r+0xb5c>
    6298:	1c1d      	adds	r5, r3, #0
    629a:	e7f9      	b.n	6290 <_dtoa_r+0xb50>
    629c:	9807      	ldr	r0, [sp, #28]
    629e:	1c39      	adds	r1, r7, #0
    62a0:	f000 fd72 	bl	6d88 <_Bfree>
    62a4:	9c02      	ldr	r4, [sp, #8]
    62a6:	2c00      	cmp	r4, #0
    62a8:	d00e      	beq.n	62c8 <_dtoa_r+0xb88>
    62aa:	2e00      	cmp	r6, #0
    62ac:	d005      	beq.n	62ba <_dtoa_r+0xb7a>
    62ae:	42a6      	cmp	r6, r4
    62b0:	d003      	beq.n	62ba <_dtoa_r+0xb7a>
    62b2:	9807      	ldr	r0, [sp, #28]
    62b4:	1c31      	adds	r1, r6, #0
    62b6:	f000 fd67 	bl	6d88 <_Bfree>
    62ba:	9807      	ldr	r0, [sp, #28]
    62bc:	9902      	ldr	r1, [sp, #8]
    62be:	f000 fd63 	bl	6d88 <_Bfree>
    62c2:	e001      	b.n	62c8 <_dtoa_r+0xb88>
    62c4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    62c6:	9406      	str	r4, [sp, #24]
    62c8:	9807      	ldr	r0, [sp, #28]
    62ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    62cc:	f000 fd5c 	bl	6d88 <_Bfree>
    62d0:	2300      	movs	r3, #0
    62d2:	702b      	strb	r3, [r5, #0]
    62d4:	9b06      	ldr	r3, [sp, #24]
    62d6:	9c22      	ldr	r4, [sp, #136]	; 0x88
    62d8:	3301      	adds	r3, #1
    62da:	6023      	str	r3, [r4, #0]
    62dc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    62de:	2c00      	cmp	r4, #0
    62e0:	d003      	beq.n	62ea <_dtoa_r+0xbaa>
    62e2:	6025      	str	r5, [r4, #0]
    62e4:	e001      	b.n	62ea <_dtoa_r+0xbaa>
    62e6:	4802      	ldr	r0, [pc, #8]	; (62f0 <_dtoa_r+0xbb0>)
    62e8:	e000      	b.n	62ec <_dtoa_r+0xbac>
    62ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    62ec:	b01b      	add	sp, #108	; 0x6c
    62ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    62f0:	0000a929 	.word	0x0000a929
    62f4:	46c0      	nop			; (mov r8, r8)
    62f6:	46c0      	nop			; (mov r8, r8)

000062f8 <__sflush_r>:
    62f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    62fa:	898b      	ldrh	r3, [r1, #12]
    62fc:	1c05      	adds	r5, r0, #0
    62fe:	1c0c      	adds	r4, r1, #0
    6300:	0719      	lsls	r1, r3, #28
    6302:	d45e      	bmi.n	63c2 <__sflush_r+0xca>
    6304:	6862      	ldr	r2, [r4, #4]
    6306:	2a00      	cmp	r2, #0
    6308:	dc02      	bgt.n	6310 <__sflush_r+0x18>
    630a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    630c:	2f00      	cmp	r7, #0
    630e:	dd1a      	ble.n	6346 <__sflush_r+0x4e>
    6310:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6312:	2f00      	cmp	r7, #0
    6314:	d017      	beq.n	6346 <__sflush_r+0x4e>
    6316:	2200      	movs	r2, #0
    6318:	682e      	ldr	r6, [r5, #0]
    631a:	602a      	str	r2, [r5, #0]
    631c:	2280      	movs	r2, #128	; 0x80
    631e:	0152      	lsls	r2, r2, #5
    6320:	401a      	ands	r2, r3
    6322:	d001      	beq.n	6328 <__sflush_r+0x30>
    6324:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6326:	e015      	b.n	6354 <__sflush_r+0x5c>
    6328:	1c28      	adds	r0, r5, #0
    632a:	6a21      	ldr	r1, [r4, #32]
    632c:	2301      	movs	r3, #1
    632e:	47b8      	blx	r7
    6330:	1c02      	adds	r2, r0, #0
    6332:	1c41      	adds	r1, r0, #1
    6334:	d10e      	bne.n	6354 <__sflush_r+0x5c>
    6336:	682b      	ldr	r3, [r5, #0]
    6338:	2b00      	cmp	r3, #0
    633a:	d00b      	beq.n	6354 <__sflush_r+0x5c>
    633c:	2b1d      	cmp	r3, #29
    633e:	d001      	beq.n	6344 <__sflush_r+0x4c>
    6340:	2b16      	cmp	r3, #22
    6342:	d102      	bne.n	634a <__sflush_r+0x52>
    6344:	602e      	str	r6, [r5, #0]
    6346:	2000      	movs	r0, #0
    6348:	e05e      	b.n	6408 <__sflush_r+0x110>
    634a:	89a3      	ldrh	r3, [r4, #12]
    634c:	2140      	movs	r1, #64	; 0x40
    634e:	430b      	orrs	r3, r1
    6350:	81a3      	strh	r3, [r4, #12]
    6352:	e059      	b.n	6408 <__sflush_r+0x110>
    6354:	89a3      	ldrh	r3, [r4, #12]
    6356:	075f      	lsls	r7, r3, #29
    6358:	d506      	bpl.n	6368 <__sflush_r+0x70>
    635a:	6861      	ldr	r1, [r4, #4]
    635c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    635e:	1a52      	subs	r2, r2, r1
    6360:	2b00      	cmp	r3, #0
    6362:	d001      	beq.n	6368 <__sflush_r+0x70>
    6364:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6366:	1bd2      	subs	r2, r2, r7
    6368:	1c28      	adds	r0, r5, #0
    636a:	6a21      	ldr	r1, [r4, #32]
    636c:	2300      	movs	r3, #0
    636e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6370:	47b8      	blx	r7
    6372:	89a2      	ldrh	r2, [r4, #12]
    6374:	1c41      	adds	r1, r0, #1
    6376:	d106      	bne.n	6386 <__sflush_r+0x8e>
    6378:	682b      	ldr	r3, [r5, #0]
    637a:	2b00      	cmp	r3, #0
    637c:	d003      	beq.n	6386 <__sflush_r+0x8e>
    637e:	2b1d      	cmp	r3, #29
    6380:	d001      	beq.n	6386 <__sflush_r+0x8e>
    6382:	2b16      	cmp	r3, #22
    6384:	d119      	bne.n	63ba <__sflush_r+0xc2>
    6386:	2300      	movs	r3, #0
    6388:	6063      	str	r3, [r4, #4]
    638a:	6923      	ldr	r3, [r4, #16]
    638c:	6023      	str	r3, [r4, #0]
    638e:	04d7      	lsls	r7, r2, #19
    6390:	d505      	bpl.n	639e <__sflush_r+0xa6>
    6392:	1c41      	adds	r1, r0, #1
    6394:	d102      	bne.n	639c <__sflush_r+0xa4>
    6396:	682a      	ldr	r2, [r5, #0]
    6398:	2a00      	cmp	r2, #0
    639a:	d100      	bne.n	639e <__sflush_r+0xa6>
    639c:	6560      	str	r0, [r4, #84]	; 0x54
    639e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    63a0:	602e      	str	r6, [r5, #0]
    63a2:	2900      	cmp	r1, #0
    63a4:	d0cf      	beq.n	6346 <__sflush_r+0x4e>
    63a6:	1c23      	adds	r3, r4, #0
    63a8:	3344      	adds	r3, #68	; 0x44
    63aa:	4299      	cmp	r1, r3
    63ac:	d002      	beq.n	63b4 <__sflush_r+0xbc>
    63ae:	1c28      	adds	r0, r5, #0
    63b0:	f001 f8be 	bl	7530 <_free_r>
    63b4:	2000      	movs	r0, #0
    63b6:	6360      	str	r0, [r4, #52]	; 0x34
    63b8:	e026      	b.n	6408 <__sflush_r+0x110>
    63ba:	2340      	movs	r3, #64	; 0x40
    63bc:	431a      	orrs	r2, r3
    63be:	81a2      	strh	r2, [r4, #12]
    63c0:	e022      	b.n	6408 <__sflush_r+0x110>
    63c2:	6926      	ldr	r6, [r4, #16]
    63c4:	2e00      	cmp	r6, #0
    63c6:	d0be      	beq.n	6346 <__sflush_r+0x4e>
    63c8:	6827      	ldr	r7, [r4, #0]
    63ca:	2200      	movs	r2, #0
    63cc:	1bbf      	subs	r7, r7, r6
    63ce:	9701      	str	r7, [sp, #4]
    63d0:	6026      	str	r6, [r4, #0]
    63d2:	0799      	lsls	r1, r3, #30
    63d4:	d100      	bne.n	63d8 <__sflush_r+0xe0>
    63d6:	6962      	ldr	r2, [r4, #20]
    63d8:	60a2      	str	r2, [r4, #8]
    63da:	9f01      	ldr	r7, [sp, #4]
    63dc:	2f00      	cmp	r7, #0
    63de:	ddb2      	ble.n	6346 <__sflush_r+0x4e>
    63e0:	1c28      	adds	r0, r5, #0
    63e2:	6a21      	ldr	r1, [r4, #32]
    63e4:	1c32      	adds	r2, r6, #0
    63e6:	9b01      	ldr	r3, [sp, #4]
    63e8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    63ea:	47b8      	blx	r7
    63ec:	2800      	cmp	r0, #0
    63ee:	dc06      	bgt.n	63fe <__sflush_r+0x106>
    63f0:	89a3      	ldrh	r3, [r4, #12]
    63f2:	2240      	movs	r2, #64	; 0x40
    63f4:	4313      	orrs	r3, r2
    63f6:	2001      	movs	r0, #1
    63f8:	81a3      	strh	r3, [r4, #12]
    63fa:	4240      	negs	r0, r0
    63fc:	e004      	b.n	6408 <__sflush_r+0x110>
    63fe:	9f01      	ldr	r7, [sp, #4]
    6400:	1836      	adds	r6, r6, r0
    6402:	1a3f      	subs	r7, r7, r0
    6404:	9701      	str	r7, [sp, #4]
    6406:	e7e8      	b.n	63da <__sflush_r+0xe2>
    6408:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000640c <_fflush_r>:
    640c:	690a      	ldr	r2, [r1, #16]
    640e:	b538      	push	{r3, r4, r5, lr}
    6410:	1c05      	adds	r5, r0, #0
    6412:	1c0c      	adds	r4, r1, #0
    6414:	2a00      	cmp	r2, #0
    6416:	d101      	bne.n	641c <_fflush_r+0x10>
    6418:	2000      	movs	r0, #0
    641a:	e01c      	b.n	6456 <_fflush_r+0x4a>
    641c:	2800      	cmp	r0, #0
    641e:	d004      	beq.n	642a <_fflush_r+0x1e>
    6420:	6983      	ldr	r3, [r0, #24]
    6422:	2b00      	cmp	r3, #0
    6424:	d101      	bne.n	642a <_fflush_r+0x1e>
    6426:	f000 f871 	bl	650c <__sinit>
    642a:	4b0b      	ldr	r3, [pc, #44]	; (6458 <_fflush_r+0x4c>)
    642c:	429c      	cmp	r4, r3
    642e:	d101      	bne.n	6434 <_fflush_r+0x28>
    6430:	686c      	ldr	r4, [r5, #4]
    6432:	e008      	b.n	6446 <_fflush_r+0x3a>
    6434:	4b09      	ldr	r3, [pc, #36]	; (645c <_fflush_r+0x50>)
    6436:	429c      	cmp	r4, r3
    6438:	d101      	bne.n	643e <_fflush_r+0x32>
    643a:	68ac      	ldr	r4, [r5, #8]
    643c:	e003      	b.n	6446 <_fflush_r+0x3a>
    643e:	4b08      	ldr	r3, [pc, #32]	; (6460 <_fflush_r+0x54>)
    6440:	429c      	cmp	r4, r3
    6442:	d100      	bne.n	6446 <_fflush_r+0x3a>
    6444:	68ec      	ldr	r4, [r5, #12]
    6446:	220c      	movs	r2, #12
    6448:	5ea3      	ldrsh	r3, [r4, r2]
    644a:	2b00      	cmp	r3, #0
    644c:	d0e4      	beq.n	6418 <_fflush_r+0xc>
    644e:	1c28      	adds	r0, r5, #0
    6450:	1c21      	adds	r1, r4, #0
    6452:	f7ff ff51 	bl	62f8 <__sflush_r>
    6456:	bd38      	pop	{r3, r4, r5, pc}
    6458:	0000aa5c 	.word	0x0000aa5c
    645c:	0000aa7c 	.word	0x0000aa7c
    6460:	0000aa9c 	.word	0x0000aa9c

00006464 <_cleanup_r>:
    6464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6466:	1c04      	adds	r4, r0, #0
    6468:	1c07      	adds	r7, r0, #0
    646a:	3448      	adds	r4, #72	; 0x48
    646c:	2c00      	cmp	r4, #0
    646e:	d012      	beq.n	6496 <_cleanup_r+0x32>
    6470:	68a5      	ldr	r5, [r4, #8]
    6472:	6866      	ldr	r6, [r4, #4]
    6474:	3e01      	subs	r6, #1
    6476:	d40c      	bmi.n	6492 <_cleanup_r+0x2e>
    6478:	89ab      	ldrh	r3, [r5, #12]
    647a:	2b01      	cmp	r3, #1
    647c:	d907      	bls.n	648e <_cleanup_r+0x2a>
    647e:	220e      	movs	r2, #14
    6480:	5eab      	ldrsh	r3, [r5, r2]
    6482:	3301      	adds	r3, #1
    6484:	d003      	beq.n	648e <_cleanup_r+0x2a>
    6486:	1c38      	adds	r0, r7, #0
    6488:	1c29      	adds	r1, r5, #0
    648a:	f7ff ffbf 	bl	640c <_fflush_r>
    648e:	3568      	adds	r5, #104	; 0x68
    6490:	e7f0      	b.n	6474 <_cleanup_r+0x10>
    6492:	6824      	ldr	r4, [r4, #0]
    6494:	e7ea      	b.n	646c <_cleanup_r+0x8>
    6496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006498 <std.isra.0>:
    6498:	2300      	movs	r3, #0
    649a:	b510      	push	{r4, lr}
    649c:	1c04      	adds	r4, r0, #0
    649e:	6003      	str	r3, [r0, #0]
    64a0:	6043      	str	r3, [r0, #4]
    64a2:	6083      	str	r3, [r0, #8]
    64a4:	8181      	strh	r1, [r0, #12]
    64a6:	6643      	str	r3, [r0, #100]	; 0x64
    64a8:	81c2      	strh	r2, [r0, #14]
    64aa:	6103      	str	r3, [r0, #16]
    64ac:	6143      	str	r3, [r0, #20]
    64ae:	6183      	str	r3, [r0, #24]
    64b0:	1c19      	adds	r1, r3, #0
    64b2:	2208      	movs	r2, #8
    64b4:	305c      	adds	r0, #92	; 0x5c
    64b6:	f7fd f912 	bl	36de <memset>
    64ba:	4b05      	ldr	r3, [pc, #20]	; (64d0 <std.isra.0+0x38>)
    64bc:	6224      	str	r4, [r4, #32]
    64be:	6263      	str	r3, [r4, #36]	; 0x24
    64c0:	4b04      	ldr	r3, [pc, #16]	; (64d4 <std.isra.0+0x3c>)
    64c2:	62a3      	str	r3, [r4, #40]	; 0x28
    64c4:	4b04      	ldr	r3, [pc, #16]	; (64d8 <std.isra.0+0x40>)
    64c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    64c8:	4b04      	ldr	r3, [pc, #16]	; (64dc <std.isra.0+0x44>)
    64ca:	6323      	str	r3, [r4, #48]	; 0x30
    64cc:	bd10      	pop	{r4, pc}
    64ce:	46c0      	nop			; (mov r8, r8)
    64d0:	0000772d 	.word	0x0000772d
    64d4:	00007755 	.word	0x00007755
    64d8:	0000778d 	.word	0x0000778d
    64dc:	000077b9 	.word	0x000077b9

000064e0 <__sfmoreglue>:
    64e0:	b570      	push	{r4, r5, r6, lr}
    64e2:	1e4b      	subs	r3, r1, #1
    64e4:	2568      	movs	r5, #104	; 0x68
    64e6:	435d      	muls	r5, r3
    64e8:	1c0e      	adds	r6, r1, #0
    64ea:	1c29      	adds	r1, r5, #0
    64ec:	3174      	adds	r1, #116	; 0x74
    64ee:	f001 f867 	bl	75c0 <_malloc_r>
    64f2:	1e04      	subs	r4, r0, #0
    64f4:	d008      	beq.n	6508 <__sfmoreglue+0x28>
    64f6:	2100      	movs	r1, #0
    64f8:	6001      	str	r1, [r0, #0]
    64fa:	6046      	str	r6, [r0, #4]
    64fc:	1c2a      	adds	r2, r5, #0
    64fe:	300c      	adds	r0, #12
    6500:	60a0      	str	r0, [r4, #8]
    6502:	3268      	adds	r2, #104	; 0x68
    6504:	f7fd f8eb 	bl	36de <memset>
    6508:	1c20      	adds	r0, r4, #0
    650a:	bd70      	pop	{r4, r5, r6, pc}

0000650c <__sinit>:
    650c:	6983      	ldr	r3, [r0, #24]
    650e:	b513      	push	{r0, r1, r4, lr}
    6510:	1c04      	adds	r4, r0, #0
    6512:	2b00      	cmp	r3, #0
    6514:	d127      	bne.n	6566 <__sinit+0x5a>
    6516:	6483      	str	r3, [r0, #72]	; 0x48
    6518:	64c3      	str	r3, [r0, #76]	; 0x4c
    651a:	6503      	str	r3, [r0, #80]	; 0x50
    651c:	4b12      	ldr	r3, [pc, #72]	; (6568 <__sinit+0x5c>)
    651e:	4a13      	ldr	r2, [pc, #76]	; (656c <__sinit+0x60>)
    6520:	681b      	ldr	r3, [r3, #0]
    6522:	6282      	str	r2, [r0, #40]	; 0x28
    6524:	4298      	cmp	r0, r3
    6526:	d101      	bne.n	652c <__sinit+0x20>
    6528:	2301      	movs	r3, #1
    652a:	6183      	str	r3, [r0, #24]
    652c:	1c20      	adds	r0, r4, #0
    652e:	f000 f81f 	bl	6570 <__sfp>
    6532:	6060      	str	r0, [r4, #4]
    6534:	1c20      	adds	r0, r4, #0
    6536:	f000 f81b 	bl	6570 <__sfp>
    653a:	60a0      	str	r0, [r4, #8]
    653c:	1c20      	adds	r0, r4, #0
    653e:	f000 f817 	bl	6570 <__sfp>
    6542:	2104      	movs	r1, #4
    6544:	60e0      	str	r0, [r4, #12]
    6546:	2200      	movs	r2, #0
    6548:	6860      	ldr	r0, [r4, #4]
    654a:	f7ff ffa5 	bl	6498 <std.isra.0>
    654e:	68a0      	ldr	r0, [r4, #8]
    6550:	2109      	movs	r1, #9
    6552:	2201      	movs	r2, #1
    6554:	f7ff ffa0 	bl	6498 <std.isra.0>
    6558:	68e0      	ldr	r0, [r4, #12]
    655a:	2112      	movs	r1, #18
    655c:	2202      	movs	r2, #2
    655e:	f7ff ff9b 	bl	6498 <std.isra.0>
    6562:	2301      	movs	r3, #1
    6564:	61a3      	str	r3, [r4, #24]
    6566:	bd13      	pop	{r0, r1, r4, pc}
    6568:	0000a8b0 	.word	0x0000a8b0
    656c:	00006465 	.word	0x00006465

00006570 <__sfp>:
    6570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6572:	4b1d      	ldr	r3, [pc, #116]	; (65e8 <__sfp+0x78>)
    6574:	1c07      	adds	r7, r0, #0
    6576:	681e      	ldr	r6, [r3, #0]
    6578:	69b2      	ldr	r2, [r6, #24]
    657a:	2a00      	cmp	r2, #0
    657c:	d102      	bne.n	6584 <__sfp+0x14>
    657e:	1c30      	adds	r0, r6, #0
    6580:	f7ff ffc4 	bl	650c <__sinit>
    6584:	3648      	adds	r6, #72	; 0x48
    6586:	68b4      	ldr	r4, [r6, #8]
    6588:	6873      	ldr	r3, [r6, #4]
    658a:	3b01      	subs	r3, #1
    658c:	d405      	bmi.n	659a <__sfp+0x2a>
    658e:	220c      	movs	r2, #12
    6590:	5ea5      	ldrsh	r5, [r4, r2]
    6592:	2d00      	cmp	r5, #0
    6594:	d010      	beq.n	65b8 <__sfp+0x48>
    6596:	3468      	adds	r4, #104	; 0x68
    6598:	e7f7      	b.n	658a <__sfp+0x1a>
    659a:	6833      	ldr	r3, [r6, #0]
    659c:	2b00      	cmp	r3, #0
    659e:	d106      	bne.n	65ae <__sfp+0x3e>
    65a0:	1c38      	adds	r0, r7, #0
    65a2:	2104      	movs	r1, #4
    65a4:	f7ff ff9c 	bl	64e0 <__sfmoreglue>
    65a8:	6030      	str	r0, [r6, #0]
    65aa:	2800      	cmp	r0, #0
    65ac:	d001      	beq.n	65b2 <__sfp+0x42>
    65ae:	6836      	ldr	r6, [r6, #0]
    65b0:	e7e9      	b.n	6586 <__sfp+0x16>
    65b2:	230c      	movs	r3, #12
    65b4:	603b      	str	r3, [r7, #0]
    65b6:	e016      	b.n	65e6 <__sfp+0x76>
    65b8:	2301      	movs	r3, #1
    65ba:	425b      	negs	r3, r3
    65bc:	81e3      	strh	r3, [r4, #14]
    65be:	1c20      	adds	r0, r4, #0
    65c0:	2301      	movs	r3, #1
    65c2:	81a3      	strh	r3, [r4, #12]
    65c4:	6665      	str	r5, [r4, #100]	; 0x64
    65c6:	6025      	str	r5, [r4, #0]
    65c8:	60a5      	str	r5, [r4, #8]
    65ca:	6065      	str	r5, [r4, #4]
    65cc:	6125      	str	r5, [r4, #16]
    65ce:	6165      	str	r5, [r4, #20]
    65d0:	61a5      	str	r5, [r4, #24]
    65d2:	305c      	adds	r0, #92	; 0x5c
    65d4:	1c29      	adds	r1, r5, #0
    65d6:	2208      	movs	r2, #8
    65d8:	f7fd f881 	bl	36de <memset>
    65dc:	6365      	str	r5, [r4, #52]	; 0x34
    65de:	63a5      	str	r5, [r4, #56]	; 0x38
    65e0:	64a5      	str	r5, [r4, #72]	; 0x48
    65e2:	64e5      	str	r5, [r4, #76]	; 0x4c
    65e4:	1c20      	adds	r0, r4, #0
    65e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    65e8:	0000a8b0 	.word	0x0000a8b0

000065ec <rshift>:
    65ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    65ee:	1c03      	adds	r3, r0, #0
    65f0:	6906      	ldr	r6, [r0, #16]
    65f2:	3314      	adds	r3, #20
    65f4:	114c      	asrs	r4, r1, #5
    65f6:	1c1a      	adds	r2, r3, #0
    65f8:	42b4      	cmp	r4, r6
    65fa:	da27      	bge.n	664c <rshift+0x60>
    65fc:	00b6      	lsls	r6, r6, #2
    65fe:	199e      	adds	r6, r3, r6
    6600:	00a4      	lsls	r4, r4, #2
    6602:	221f      	movs	r2, #31
    6604:	9601      	str	r6, [sp, #4]
    6606:	191c      	adds	r4, r3, r4
    6608:	4011      	ands	r1, r2
    660a:	d101      	bne.n	6610 <rshift+0x24>
    660c:	1c19      	adds	r1, r3, #0
    660e:	e016      	b.n	663e <rshift+0x52>
    6610:	2220      	movs	r2, #32
    6612:	cc20      	ldmia	r4!, {r5}
    6614:	1a52      	subs	r2, r2, r1
    6616:	4694      	mov	ip, r2
    6618:	40cd      	lsrs	r5, r1
    661a:	1c1f      	adds	r7, r3, #0
    661c:	9e01      	ldr	r6, [sp, #4]
    661e:	1c3a      	adds	r2, r7, #0
    6620:	42b4      	cmp	r4, r6
    6622:	d207      	bcs.n	6634 <rshift+0x48>
    6624:	6822      	ldr	r2, [r4, #0]
    6626:	4666      	mov	r6, ip
    6628:	40b2      	lsls	r2, r6
    662a:	4315      	orrs	r5, r2
    662c:	c720      	stmia	r7!, {r5}
    662e:	cc20      	ldmia	r4!, {r5}
    6630:	40cd      	lsrs	r5, r1
    6632:	e7f3      	b.n	661c <rshift+0x30>
    6634:	603d      	str	r5, [r7, #0]
    6636:	2d00      	cmp	r5, #0
    6638:	d008      	beq.n	664c <rshift+0x60>
    663a:	3204      	adds	r2, #4
    663c:	e006      	b.n	664c <rshift+0x60>
    663e:	9d01      	ldr	r5, [sp, #4]
    6640:	1c0a      	adds	r2, r1, #0
    6642:	42ac      	cmp	r4, r5
    6644:	d202      	bcs.n	664c <rshift+0x60>
    6646:	cc04      	ldmia	r4!, {r2}
    6648:	c104      	stmia	r1!, {r2}
    664a:	e7f8      	b.n	663e <rshift+0x52>
    664c:	1ad3      	subs	r3, r2, r3
    664e:	109b      	asrs	r3, r3, #2
    6650:	6103      	str	r3, [r0, #16]
    6652:	d100      	bne.n	6656 <rshift+0x6a>
    6654:	6143      	str	r3, [r0, #20]
    6656:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00006658 <__hexdig_fun>:
    6658:	1c02      	adds	r2, r0, #0
    665a:	3a30      	subs	r2, #48	; 0x30
    665c:	1c03      	adds	r3, r0, #0
    665e:	2a09      	cmp	r2, #9
    6660:	d801      	bhi.n	6666 <__hexdig_fun+0xe>
    6662:	3b20      	subs	r3, #32
    6664:	e00b      	b.n	667e <__hexdig_fun+0x26>
    6666:	1c02      	adds	r2, r0, #0
    6668:	3a61      	subs	r2, #97	; 0x61
    666a:	2a05      	cmp	r2, #5
    666c:	d801      	bhi.n	6672 <__hexdig_fun+0x1a>
    666e:	3b47      	subs	r3, #71	; 0x47
    6670:	e005      	b.n	667e <__hexdig_fun+0x26>
    6672:	1c1a      	adds	r2, r3, #0
    6674:	3a41      	subs	r2, #65	; 0x41
    6676:	2000      	movs	r0, #0
    6678:	2a05      	cmp	r2, #5
    667a:	d801      	bhi.n	6680 <__hexdig_fun+0x28>
    667c:	3b27      	subs	r3, #39	; 0x27
    667e:	b2d8      	uxtb	r0, r3
    6680:	4770      	bx	lr

00006682 <__gethex>:
    6682:	b5f0      	push	{r4, r5, r6, r7, lr}
    6684:	b08f      	sub	sp, #60	; 0x3c
    6686:	9206      	str	r2, [sp, #24]
    6688:	930c      	str	r3, [sp, #48]	; 0x30
    668a:	910a      	str	r1, [sp, #40]	; 0x28
    668c:	9008      	str	r0, [sp, #32]
    668e:	f000 fac1 	bl	6c14 <_localeconv_r>
    6692:	6800      	ldr	r0, [r0, #0]
    6694:	900b      	str	r0, [sp, #44]	; 0x2c
    6696:	f7fd f915 	bl	38c4 <strlen>
    669a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    669c:	9007      	str	r0, [sp, #28]
    669e:	182b      	adds	r3, r5, r0
    66a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    66a2:	3b01      	subs	r3, #1
    66a4:	781b      	ldrb	r3, [r3, #0]
    66a6:	682a      	ldr	r2, [r5, #0]
    66a8:	930d      	str	r3, [sp, #52]	; 0x34
    66aa:	1c93      	adds	r3, r2, #2
    66ac:	9305      	str	r3, [sp, #20]
    66ae:	9d05      	ldr	r5, [sp, #20]
    66b0:	1a99      	subs	r1, r3, r2
    66b2:	7828      	ldrb	r0, [r5, #0]
    66b4:	3902      	subs	r1, #2
    66b6:	9109      	str	r1, [sp, #36]	; 0x24
    66b8:	3301      	adds	r3, #1
    66ba:	2830      	cmp	r0, #48	; 0x30
    66bc:	d0f6      	beq.n	66ac <__gethex+0x2a>
    66be:	f7ff ffcb 	bl	6658 <__hexdig_fun>
    66c2:	1e06      	subs	r6, r0, #0
    66c4:	d11f      	bne.n	6706 <__gethex+0x84>
    66c6:	9805      	ldr	r0, [sp, #20]
    66c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    66ca:	9a07      	ldr	r2, [sp, #28]
    66cc:	f001 f87a 	bl	77c4 <strncmp>
    66d0:	2800      	cmp	r0, #0
    66d2:	d13b      	bne.n	674c <__gethex+0xca>
    66d4:	9807      	ldr	r0, [sp, #28]
    66d6:	182f      	adds	r7, r5, r0
    66d8:	7838      	ldrb	r0, [r7, #0]
    66da:	f7ff ffbd 	bl	6658 <__hexdig_fun>
    66de:	2800      	cmp	r0, #0
    66e0:	d037      	beq.n	6752 <__gethex+0xd0>
    66e2:	9705      	str	r7, [sp, #20]
    66e4:	9d05      	ldr	r5, [sp, #20]
    66e6:	7828      	ldrb	r0, [r5, #0]
    66e8:	2830      	cmp	r0, #48	; 0x30
    66ea:	d103      	bne.n	66f4 <__gethex+0x72>
    66ec:	9d05      	ldr	r5, [sp, #20]
    66ee:	3501      	adds	r5, #1
    66f0:	9505      	str	r5, [sp, #20]
    66f2:	e7f7      	b.n	66e4 <__gethex+0x62>
    66f4:	f7ff ffb0 	bl	6658 <__hexdig_fun>
    66f8:	4245      	negs	r5, r0
    66fa:	4145      	adcs	r5, r0
    66fc:	9503      	str	r5, [sp, #12]
    66fe:	2501      	movs	r5, #1
    6700:	1c3e      	adds	r6, r7, #0
    6702:	9509      	str	r5, [sp, #36]	; 0x24
    6704:	e002      	b.n	670c <__gethex+0x8a>
    6706:	2500      	movs	r5, #0
    6708:	9503      	str	r5, [sp, #12]
    670a:	1c2e      	adds	r6, r5, #0
    670c:	9f05      	ldr	r7, [sp, #20]
    670e:	7838      	ldrb	r0, [r7, #0]
    6710:	f7ff ffa2 	bl	6658 <__hexdig_fun>
    6714:	2800      	cmp	r0, #0
    6716:	d001      	beq.n	671c <__gethex+0x9a>
    6718:	3701      	adds	r7, #1
    671a:	e7f8      	b.n	670e <__gethex+0x8c>
    671c:	1c38      	adds	r0, r7, #0
    671e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6720:	9a07      	ldr	r2, [sp, #28]
    6722:	f001 f84f 	bl	77c4 <strncmp>
    6726:	2800      	cmp	r0, #0
    6728:	d10b      	bne.n	6742 <__gethex+0xc0>
    672a:	2e00      	cmp	r6, #0
    672c:	d10b      	bne.n	6746 <__gethex+0xc4>
    672e:	9d07      	ldr	r5, [sp, #28]
    6730:	197f      	adds	r7, r7, r5
    6732:	1c3e      	adds	r6, r7, #0
    6734:	7838      	ldrb	r0, [r7, #0]
    6736:	f7ff ff8f 	bl	6658 <__hexdig_fun>
    673a:	2800      	cmp	r0, #0
    673c:	d001      	beq.n	6742 <__gethex+0xc0>
    673e:	3701      	adds	r7, #1
    6740:	e7f8      	b.n	6734 <__gethex+0xb2>
    6742:	2e00      	cmp	r6, #0
    6744:	d009      	beq.n	675a <__gethex+0xd8>
    6746:	1bf6      	subs	r6, r6, r7
    6748:	00b6      	lsls	r6, r6, #2
    674a:	e006      	b.n	675a <__gethex+0xd8>
    674c:	9f05      	ldr	r7, [sp, #20]
    674e:	9604      	str	r6, [sp, #16]
    6750:	e000      	b.n	6754 <__gethex+0xd2>
    6752:	9004      	str	r0, [sp, #16]
    6754:	2501      	movs	r5, #1
    6756:	9503      	str	r5, [sp, #12]
    6758:	e000      	b.n	675c <__gethex+0xda>
    675a:	9604      	str	r6, [sp, #16]
    675c:	783b      	ldrb	r3, [r7, #0]
    675e:	2b50      	cmp	r3, #80	; 0x50
    6760:	d001      	beq.n	6766 <__gethex+0xe4>
    6762:	2b70      	cmp	r3, #112	; 0x70
    6764:	d127      	bne.n	67b6 <__gethex+0x134>
    6766:	787b      	ldrb	r3, [r7, #1]
    6768:	2b2b      	cmp	r3, #43	; 0x2b
    676a:	d004      	beq.n	6776 <__gethex+0xf4>
    676c:	2b2d      	cmp	r3, #45	; 0x2d
    676e:	d004      	beq.n	677a <__gethex+0xf8>
    6770:	1c7c      	adds	r4, r7, #1
    6772:	2600      	movs	r6, #0
    6774:	e003      	b.n	677e <__gethex+0xfc>
    6776:	2600      	movs	r6, #0
    6778:	e000      	b.n	677c <__gethex+0xfa>
    677a:	2601      	movs	r6, #1
    677c:	1cbc      	adds	r4, r7, #2
    677e:	7820      	ldrb	r0, [r4, #0]
    6780:	f7ff ff6a 	bl	6658 <__hexdig_fun>
    6784:	1e43      	subs	r3, r0, #1
    6786:	b2db      	uxtb	r3, r3
    6788:	1c05      	adds	r5, r0, #0
    678a:	2b18      	cmp	r3, #24
    678c:	d813      	bhi.n	67b6 <__gethex+0x134>
    678e:	3401      	adds	r4, #1
    6790:	7820      	ldrb	r0, [r4, #0]
    6792:	f7ff ff61 	bl	6658 <__hexdig_fun>
    6796:	1e43      	subs	r3, r0, #1
    6798:	b2db      	uxtb	r3, r3
    679a:	3d10      	subs	r5, #16
    679c:	2b18      	cmp	r3, #24
    679e:	d803      	bhi.n	67a8 <__gethex+0x126>
    67a0:	230a      	movs	r3, #10
    67a2:	435d      	muls	r5, r3
    67a4:	182d      	adds	r5, r5, r0
    67a6:	e7f2      	b.n	678e <__gethex+0x10c>
    67a8:	2e00      	cmp	r6, #0
    67aa:	d000      	beq.n	67ae <__gethex+0x12c>
    67ac:	426d      	negs	r5, r5
    67ae:	9804      	ldr	r0, [sp, #16]
    67b0:	1940      	adds	r0, r0, r5
    67b2:	9004      	str	r0, [sp, #16]
    67b4:	e000      	b.n	67b8 <__gethex+0x136>
    67b6:	1c3c      	adds	r4, r7, #0
    67b8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    67ba:	602c      	str	r4, [r5, #0]
    67bc:	9d03      	ldr	r5, [sp, #12]
    67be:	2d00      	cmp	r5, #0
    67c0:	d006      	beq.n	67d0 <__gethex+0x14e>
    67c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
    67c4:	2006      	movs	r0, #6
    67c6:	426b      	negs	r3, r5
    67c8:	416b      	adcs	r3, r5
    67ca:	425b      	negs	r3, r3
    67cc:	4018      	ands	r0, r3
    67ce:	e174      	b.n	6aba <__gethex+0x438>
    67d0:	9d05      	ldr	r5, [sp, #20]
    67d2:	9903      	ldr	r1, [sp, #12]
    67d4:	1b7b      	subs	r3, r7, r5
    67d6:	3b01      	subs	r3, #1
    67d8:	2b07      	cmp	r3, #7
    67da:	dd02      	ble.n	67e2 <__gethex+0x160>
    67dc:	3101      	adds	r1, #1
    67de:	105b      	asrs	r3, r3, #1
    67e0:	e7fa      	b.n	67d8 <__gethex+0x156>
    67e2:	9808      	ldr	r0, [sp, #32]
    67e4:	f000 fa98 	bl	6d18 <_Balloc>
    67e8:	1c05      	adds	r5, r0, #0
    67ea:	3514      	adds	r5, #20
    67ec:	9503      	str	r5, [sp, #12]
    67ee:	9509      	str	r5, [sp, #36]	; 0x24
    67f0:	2500      	movs	r5, #0
    67f2:	1c04      	adds	r4, r0, #0
    67f4:	1c2e      	adds	r6, r5, #0
    67f6:	9a05      	ldr	r2, [sp, #20]
    67f8:	4297      	cmp	r7, r2
    67fa:	d927      	bls.n	684c <__gethex+0x1ca>
    67fc:	3f01      	subs	r7, #1
    67fe:	783b      	ldrb	r3, [r7, #0]
    6800:	980d      	ldr	r0, [sp, #52]	; 0x34
    6802:	970a      	str	r7, [sp, #40]	; 0x28
    6804:	4283      	cmp	r3, r0
    6806:	d008      	beq.n	681a <__gethex+0x198>
    6808:	2e20      	cmp	r6, #32
    680a:	d114      	bne.n	6836 <__gethex+0x1b4>
    680c:	9809      	ldr	r0, [sp, #36]	; 0x24
    680e:	6005      	str	r5, [r0, #0]
    6810:	3004      	adds	r0, #4
    6812:	2500      	movs	r5, #0
    6814:	9009      	str	r0, [sp, #36]	; 0x24
    6816:	1c2e      	adds	r6, r5, #0
    6818:	e00d      	b.n	6836 <__gethex+0x1b4>
    681a:	990a      	ldr	r1, [sp, #40]	; 0x28
    681c:	9a07      	ldr	r2, [sp, #28]
    681e:	9b05      	ldr	r3, [sp, #20]
    6820:	1a8f      	subs	r7, r1, r2
    6822:	3701      	adds	r7, #1
    6824:	429f      	cmp	r7, r3
    6826:	d3ef      	bcc.n	6808 <__gethex+0x186>
    6828:	1c38      	adds	r0, r7, #0
    682a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    682c:	f000 ffca 	bl	77c4 <strncmp>
    6830:	2800      	cmp	r0, #0
    6832:	d0e0      	beq.n	67f6 <__gethex+0x174>
    6834:	e7e8      	b.n	6808 <__gethex+0x186>
    6836:	990a      	ldr	r1, [sp, #40]	; 0x28
    6838:	7808      	ldrb	r0, [r1, #0]
    683a:	f7ff ff0d 	bl	6658 <__hexdig_fun>
    683e:	230f      	movs	r3, #15
    6840:	4018      	ands	r0, r3
    6842:	40b0      	lsls	r0, r6
    6844:	4305      	orrs	r5, r0
    6846:	3604      	adds	r6, #4
    6848:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    684a:	e7d4      	b.n	67f6 <__gethex+0x174>
    684c:	9e09      	ldr	r6, [sp, #36]	; 0x24
    684e:	9b03      	ldr	r3, [sp, #12]
    6850:	c620      	stmia	r6!, {r5}
    6852:	1af6      	subs	r6, r6, r3
    6854:	10b6      	asrs	r6, r6, #2
    6856:	6126      	str	r6, [r4, #16]
    6858:	1c28      	adds	r0, r5, #0
    685a:	f000 fb2c 	bl	6eb6 <__hi0bits>
    685e:	9d06      	ldr	r5, [sp, #24]
    6860:	0176      	lsls	r6, r6, #5
    6862:	682f      	ldr	r7, [r5, #0]
    6864:	1a36      	subs	r6, r6, r0
    6866:	42be      	cmp	r6, r7
    6868:	dd27      	ble.n	68ba <__gethex+0x238>
    686a:	1bf6      	subs	r6, r6, r7
    686c:	1c20      	adds	r0, r4, #0
    686e:	1c31      	adds	r1, r6, #0
    6870:	f000 fe2e 	bl	74d0 <__any_on>
    6874:	2500      	movs	r5, #0
    6876:	42a8      	cmp	r0, r5
    6878:	d017      	beq.n	68aa <__gethex+0x228>
    687a:	1e73      	subs	r3, r6, #1
    687c:	221f      	movs	r2, #31
    687e:	2501      	movs	r5, #1
    6880:	401a      	ands	r2, r3
    6882:	1c28      	adds	r0, r5, #0
    6884:	4090      	lsls	r0, r2
    6886:	1159      	asrs	r1, r3, #5
    6888:	1c02      	adds	r2, r0, #0
    688a:	9803      	ldr	r0, [sp, #12]
    688c:	0089      	lsls	r1, r1, #2
    688e:	5809      	ldr	r1, [r1, r0]
    6890:	4211      	tst	r1, r2
    6892:	d00a      	beq.n	68aa <__gethex+0x228>
    6894:	42ab      	cmp	r3, r5
    6896:	dc01      	bgt.n	689c <__gethex+0x21a>
    6898:	2502      	movs	r5, #2
    689a:	e006      	b.n	68aa <__gethex+0x228>
    689c:	1eb1      	subs	r1, r6, #2
    689e:	1c20      	adds	r0, r4, #0
    68a0:	f000 fe16 	bl	74d0 <__any_on>
    68a4:	2800      	cmp	r0, #0
    68a6:	d0f7      	beq.n	6898 <__gethex+0x216>
    68a8:	2503      	movs	r5, #3
    68aa:	1c31      	adds	r1, r6, #0
    68ac:	1c20      	adds	r0, r4, #0
    68ae:	f7ff fe9d 	bl	65ec <rshift>
    68b2:	9904      	ldr	r1, [sp, #16]
    68b4:	1989      	adds	r1, r1, r6
    68b6:	9104      	str	r1, [sp, #16]
    68b8:	e00f      	b.n	68da <__gethex+0x258>
    68ba:	2500      	movs	r5, #0
    68bc:	42be      	cmp	r6, r7
    68be:	da0c      	bge.n	68da <__gethex+0x258>
    68c0:	1bbe      	subs	r6, r7, r6
    68c2:	1c21      	adds	r1, r4, #0
    68c4:	1c32      	adds	r2, r6, #0
    68c6:	9808      	ldr	r0, [sp, #32]
    68c8:	f000 fc28 	bl	711c <__lshift>
    68cc:	9a04      	ldr	r2, [sp, #16]
    68ce:	1c03      	adds	r3, r0, #0
    68d0:	1b92      	subs	r2, r2, r6
    68d2:	3314      	adds	r3, #20
    68d4:	1c04      	adds	r4, r0, #0
    68d6:	9204      	str	r2, [sp, #16]
    68d8:	9303      	str	r3, [sp, #12]
    68da:	9806      	ldr	r0, [sp, #24]
    68dc:	9904      	ldr	r1, [sp, #16]
    68de:	6880      	ldr	r0, [r0, #8]
    68e0:	4281      	cmp	r1, r0
    68e2:	dd08      	ble.n	68f6 <__gethex+0x274>
    68e4:	9808      	ldr	r0, [sp, #32]
    68e6:	1c21      	adds	r1, r4, #0
    68e8:	f000 fa4e 	bl	6d88 <_Bfree>
    68ec:	9d14      	ldr	r5, [sp, #80]	; 0x50
    68ee:	2300      	movs	r3, #0
    68f0:	602b      	str	r3, [r5, #0]
    68f2:	20a3      	movs	r0, #163	; 0xa3
    68f4:	e0e1      	b.n	6aba <__gethex+0x438>
    68f6:	9806      	ldr	r0, [sp, #24]
    68f8:	9904      	ldr	r1, [sp, #16]
    68fa:	6846      	ldr	r6, [r0, #4]
    68fc:	42b1      	cmp	r1, r6
    68fe:	da54      	bge.n	69aa <__gethex+0x328>
    6900:	1a76      	subs	r6, r6, r1
    6902:	42be      	cmp	r6, r7
    6904:	db2d      	blt.n	6962 <__gethex+0x2e0>
    6906:	68c3      	ldr	r3, [r0, #12]
    6908:	2b02      	cmp	r3, #2
    690a:	d01a      	beq.n	6942 <__gethex+0x2c0>
    690c:	2b03      	cmp	r3, #3
    690e:	d01c      	beq.n	694a <__gethex+0x2c8>
    6910:	2b01      	cmp	r3, #1
    6912:	d11d      	bne.n	6950 <__gethex+0x2ce>
    6914:	42be      	cmp	r6, r7
    6916:	d11b      	bne.n	6950 <__gethex+0x2ce>
    6918:	2f01      	cmp	r7, #1
    691a:	dc0b      	bgt.n	6934 <__gethex+0x2b2>
    691c:	9a06      	ldr	r2, [sp, #24]
    691e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6920:	6852      	ldr	r2, [r2, #4]
    6922:	2301      	movs	r3, #1
    6924:	602a      	str	r2, [r5, #0]
    6926:	9d03      	ldr	r5, [sp, #12]
    6928:	6123      	str	r3, [r4, #16]
    692a:	602b      	str	r3, [r5, #0]
    692c:	9d14      	ldr	r5, [sp, #80]	; 0x50
    692e:	2062      	movs	r0, #98	; 0x62
    6930:	602c      	str	r4, [r5, #0]
    6932:	e0c2      	b.n	6aba <__gethex+0x438>
    6934:	1e79      	subs	r1, r7, #1
    6936:	1c20      	adds	r0, r4, #0
    6938:	f000 fdca 	bl	74d0 <__any_on>
    693c:	2800      	cmp	r0, #0
    693e:	d1ed      	bne.n	691c <__gethex+0x29a>
    6940:	e006      	b.n	6950 <__gethex+0x2ce>
    6942:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6944:	2d00      	cmp	r5, #0
    6946:	d0e9      	beq.n	691c <__gethex+0x29a>
    6948:	e002      	b.n	6950 <__gethex+0x2ce>
    694a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    694c:	2d00      	cmp	r5, #0
    694e:	d1e5      	bne.n	691c <__gethex+0x29a>
    6950:	9808      	ldr	r0, [sp, #32]
    6952:	1c21      	adds	r1, r4, #0
    6954:	f000 fa18 	bl	6d88 <_Bfree>
    6958:	9d14      	ldr	r5, [sp, #80]	; 0x50
    695a:	2300      	movs	r3, #0
    695c:	602b      	str	r3, [r5, #0]
    695e:	2050      	movs	r0, #80	; 0x50
    6960:	e0ab      	b.n	6aba <__gethex+0x438>
    6962:	1e70      	subs	r0, r6, #1
    6964:	9004      	str	r0, [sp, #16]
    6966:	2d00      	cmp	r5, #0
    6968:	d107      	bne.n	697a <__gethex+0x2f8>
    696a:	2800      	cmp	r0, #0
    696c:	dd06      	ble.n	697c <__gethex+0x2fa>
    696e:	1c20      	adds	r0, r4, #0
    6970:	9904      	ldr	r1, [sp, #16]
    6972:	f000 fdad 	bl	74d0 <__any_on>
    6976:	1c05      	adds	r5, r0, #0
    6978:	e000      	b.n	697c <__gethex+0x2fa>
    697a:	2501      	movs	r5, #1
    697c:	9904      	ldr	r1, [sp, #16]
    697e:	9803      	ldr	r0, [sp, #12]
    6980:	114b      	asrs	r3, r1, #5
    6982:	221f      	movs	r2, #31
    6984:	009b      	lsls	r3, r3, #2
    6986:	4011      	ands	r1, r2
    6988:	581b      	ldr	r3, [r3, r0]
    698a:	2201      	movs	r2, #1
    698c:	408a      	lsls	r2, r1
    698e:	4213      	tst	r3, r2
    6990:	d001      	beq.n	6996 <__gethex+0x314>
    6992:	2302      	movs	r3, #2
    6994:	431d      	orrs	r5, r3
    6996:	1c31      	adds	r1, r6, #0
    6998:	1c20      	adds	r0, r4, #0
    699a:	f7ff fe27 	bl	65ec <rshift>
    699e:	9906      	ldr	r1, [sp, #24]
    69a0:	1bbf      	subs	r7, r7, r6
    69a2:	6849      	ldr	r1, [r1, #4]
    69a4:	2602      	movs	r6, #2
    69a6:	9104      	str	r1, [sp, #16]
    69a8:	e000      	b.n	69ac <__gethex+0x32a>
    69aa:	2601      	movs	r6, #1
    69ac:	2d00      	cmp	r5, #0
    69ae:	d07e      	beq.n	6aae <__gethex+0x42c>
    69b0:	9a06      	ldr	r2, [sp, #24]
    69b2:	68d3      	ldr	r3, [r2, #12]
    69b4:	2b02      	cmp	r3, #2
    69b6:	d00b      	beq.n	69d0 <__gethex+0x34e>
    69b8:	2b03      	cmp	r3, #3
    69ba:	d00d      	beq.n	69d8 <__gethex+0x356>
    69bc:	2b01      	cmp	r3, #1
    69be:	d174      	bne.n	6aaa <__gethex+0x428>
    69c0:	07a8      	lsls	r0, r5, #30
    69c2:	d572      	bpl.n	6aaa <__gethex+0x428>
    69c4:	9903      	ldr	r1, [sp, #12]
    69c6:	680a      	ldr	r2, [r1, #0]
    69c8:	4315      	orrs	r5, r2
    69ca:	421d      	tst	r5, r3
    69cc:	d107      	bne.n	69de <__gethex+0x35c>
    69ce:	e06c      	b.n	6aaa <__gethex+0x428>
    69d0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    69d2:	2301      	movs	r3, #1
    69d4:	1b5d      	subs	r5, r3, r5
    69d6:	9515      	str	r5, [sp, #84]	; 0x54
    69d8:	9d15      	ldr	r5, [sp, #84]	; 0x54
    69da:	2d00      	cmp	r5, #0
    69dc:	d065      	beq.n	6aaa <__gethex+0x428>
    69de:	6925      	ldr	r5, [r4, #16]
    69e0:	1c23      	adds	r3, r4, #0
    69e2:	00a8      	lsls	r0, r5, #2
    69e4:	3314      	adds	r3, #20
    69e6:	9005      	str	r0, [sp, #20]
    69e8:	1819      	adds	r1, r3, r0
    69ea:	681a      	ldr	r2, [r3, #0]
    69ec:	1c50      	adds	r0, r2, #1
    69ee:	d002      	beq.n	69f6 <__gethex+0x374>
    69f0:	3201      	adds	r2, #1
    69f2:	601a      	str	r2, [r3, #0]
    69f4:	e021      	b.n	6a3a <__gethex+0x3b8>
    69f6:	2200      	movs	r2, #0
    69f8:	c304      	stmia	r3!, {r2}
    69fa:	4299      	cmp	r1, r3
    69fc:	d8f5      	bhi.n	69ea <__gethex+0x368>
    69fe:	68a1      	ldr	r1, [r4, #8]
    6a00:	428d      	cmp	r5, r1
    6a02:	db12      	blt.n	6a2a <__gethex+0x3a8>
    6a04:	6861      	ldr	r1, [r4, #4]
    6a06:	9808      	ldr	r0, [sp, #32]
    6a08:	3101      	adds	r1, #1
    6a0a:	f000 f985 	bl	6d18 <_Balloc>
    6a0e:	6922      	ldr	r2, [r4, #16]
    6a10:	1c21      	adds	r1, r4, #0
    6a12:	3202      	adds	r2, #2
    6a14:	9003      	str	r0, [sp, #12]
    6a16:	310c      	adds	r1, #12
    6a18:	0092      	lsls	r2, r2, #2
    6a1a:	300c      	adds	r0, #12
    6a1c:	f7fc fe56 	bl	36cc <memcpy>
    6a20:	1c21      	adds	r1, r4, #0
    6a22:	9808      	ldr	r0, [sp, #32]
    6a24:	f000 f9b0 	bl	6d88 <_Bfree>
    6a28:	9c03      	ldr	r4, [sp, #12]
    6a2a:	6923      	ldr	r3, [r4, #16]
    6a2c:	1c5a      	adds	r2, r3, #1
    6a2e:	3304      	adds	r3, #4
    6a30:	009b      	lsls	r3, r3, #2
    6a32:	6122      	str	r2, [r4, #16]
    6a34:	18e3      	adds	r3, r4, r3
    6a36:	2201      	movs	r2, #1
    6a38:	605a      	str	r2, [r3, #4]
    6a3a:	1c22      	adds	r2, r4, #0
    6a3c:	3214      	adds	r2, #20
    6a3e:	2e02      	cmp	r6, #2
    6a40:	d110      	bne.n	6a64 <__gethex+0x3e2>
    6a42:	9d06      	ldr	r5, [sp, #24]
    6a44:	682b      	ldr	r3, [r5, #0]
    6a46:	3b01      	subs	r3, #1
    6a48:	429f      	cmp	r7, r3
    6a4a:	d12c      	bne.n	6aa6 <__gethex+0x424>
    6a4c:	1178      	asrs	r0, r7, #5
    6a4e:	0080      	lsls	r0, r0, #2
    6a50:	211f      	movs	r1, #31
    6a52:	2301      	movs	r3, #1
    6a54:	4039      	ands	r1, r7
    6a56:	1c1d      	adds	r5, r3, #0
    6a58:	5882      	ldr	r2, [r0, r2]
    6a5a:	408d      	lsls	r5, r1
    6a5c:	422a      	tst	r2, r5
    6a5e:	d022      	beq.n	6aa6 <__gethex+0x424>
    6a60:	1c1e      	adds	r6, r3, #0
    6a62:	e020      	b.n	6aa6 <__gethex+0x424>
    6a64:	6920      	ldr	r0, [r4, #16]
    6a66:	42a8      	cmp	r0, r5
    6a68:	dd0e      	ble.n	6a88 <__gethex+0x406>
    6a6a:	1c20      	adds	r0, r4, #0
    6a6c:	2101      	movs	r1, #1
    6a6e:	f7ff fdbd 	bl	65ec <rshift>
    6a72:	9d04      	ldr	r5, [sp, #16]
    6a74:	2601      	movs	r6, #1
    6a76:	3501      	adds	r5, #1
    6a78:	9504      	str	r5, [sp, #16]
    6a7a:	9d06      	ldr	r5, [sp, #24]
    6a7c:	68ab      	ldr	r3, [r5, #8]
    6a7e:	9d04      	ldr	r5, [sp, #16]
    6a80:	429d      	cmp	r5, r3
    6a82:	dd00      	ble.n	6a86 <__gethex+0x404>
    6a84:	e72e      	b.n	68e4 <__gethex+0x262>
    6a86:	e00e      	b.n	6aa6 <__gethex+0x424>
    6a88:	251f      	movs	r5, #31
    6a8a:	403d      	ands	r5, r7
    6a8c:	2601      	movs	r6, #1
    6a8e:	2d00      	cmp	r5, #0
    6a90:	d009      	beq.n	6aa6 <__gethex+0x424>
    6a92:	9805      	ldr	r0, [sp, #20]
    6a94:	1812      	adds	r2, r2, r0
    6a96:	3a04      	subs	r2, #4
    6a98:	6810      	ldr	r0, [r2, #0]
    6a9a:	f000 fa0c 	bl	6eb6 <__hi0bits>
    6a9e:	2320      	movs	r3, #32
    6aa0:	1b5d      	subs	r5, r3, r5
    6aa2:	42a8      	cmp	r0, r5
    6aa4:	dbe1      	blt.n	6a6a <__gethex+0x3e8>
    6aa6:	2320      	movs	r3, #32
    6aa8:	e000      	b.n	6aac <__gethex+0x42a>
    6aaa:	2310      	movs	r3, #16
    6aac:	431e      	orrs	r6, r3
    6aae:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6ab0:	980c      	ldr	r0, [sp, #48]	; 0x30
    6ab2:	602c      	str	r4, [r5, #0]
    6ab4:	9d04      	ldr	r5, [sp, #16]
    6ab6:	6005      	str	r5, [r0, #0]
    6ab8:	1c30      	adds	r0, r6, #0
    6aba:	b00f      	add	sp, #60	; 0x3c
    6abc:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006abe <L_shift>:
    6abe:	2308      	movs	r3, #8
    6ac0:	1a9a      	subs	r2, r3, r2
    6ac2:	b570      	push	{r4, r5, r6, lr}
    6ac4:	0092      	lsls	r2, r2, #2
    6ac6:	2520      	movs	r5, #32
    6ac8:	1aad      	subs	r5, r5, r2
    6aca:	6843      	ldr	r3, [r0, #4]
    6acc:	6806      	ldr	r6, [r0, #0]
    6ace:	1c1c      	adds	r4, r3, #0
    6ad0:	40ac      	lsls	r4, r5
    6ad2:	4334      	orrs	r4, r6
    6ad4:	40d3      	lsrs	r3, r2
    6ad6:	6004      	str	r4, [r0, #0]
    6ad8:	6043      	str	r3, [r0, #4]
    6ada:	3004      	adds	r0, #4
    6adc:	4288      	cmp	r0, r1
    6ade:	d3f4      	bcc.n	6aca <L_shift+0xc>
    6ae0:	bd70      	pop	{r4, r5, r6, pc}

00006ae2 <__hexnan>:
    6ae2:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ae4:	680b      	ldr	r3, [r1, #0]
    6ae6:	b089      	sub	sp, #36	; 0x24
    6ae8:	9201      	str	r2, [sp, #4]
    6aea:	9901      	ldr	r1, [sp, #4]
    6aec:	115a      	asrs	r2, r3, #5
    6aee:	0092      	lsls	r2, r2, #2
    6af0:	188a      	adds	r2, r1, r2
    6af2:	9203      	str	r2, [sp, #12]
    6af4:	221f      	movs	r2, #31
    6af6:	4013      	ands	r3, r2
    6af8:	9007      	str	r0, [sp, #28]
    6afa:	9305      	str	r3, [sp, #20]
    6afc:	d002      	beq.n	6b04 <__hexnan+0x22>
    6afe:	9a03      	ldr	r2, [sp, #12]
    6b00:	3204      	adds	r2, #4
    6b02:	9203      	str	r2, [sp, #12]
    6b04:	9b07      	ldr	r3, [sp, #28]
    6b06:	9e03      	ldr	r6, [sp, #12]
    6b08:	681b      	ldr	r3, [r3, #0]
    6b0a:	3e04      	subs	r6, #4
    6b0c:	2500      	movs	r5, #0
    6b0e:	6035      	str	r5, [r6, #0]
    6b10:	9304      	str	r3, [sp, #16]
    6b12:	1c37      	adds	r7, r6, #0
    6b14:	1c34      	adds	r4, r6, #0
    6b16:	9506      	str	r5, [sp, #24]
    6b18:	9500      	str	r5, [sp, #0]
    6b1a:	9b04      	ldr	r3, [sp, #16]
    6b1c:	785b      	ldrb	r3, [r3, #1]
    6b1e:	9302      	str	r3, [sp, #8]
    6b20:	2b00      	cmp	r3, #0
    6b22:	d03e      	beq.n	6ba2 <__hexnan+0xc0>
    6b24:	9802      	ldr	r0, [sp, #8]
    6b26:	f7ff fd97 	bl	6658 <__hexdig_fun>
    6b2a:	2800      	cmp	r0, #0
    6b2c:	d122      	bne.n	6b74 <__hexnan+0x92>
    6b2e:	9902      	ldr	r1, [sp, #8]
    6b30:	2920      	cmp	r1, #32
    6b32:	d817      	bhi.n	6b64 <__hexnan+0x82>
    6b34:	9a06      	ldr	r2, [sp, #24]
    6b36:	9b00      	ldr	r3, [sp, #0]
    6b38:	429a      	cmp	r2, r3
    6b3a:	da2e      	bge.n	6b9a <__hexnan+0xb8>
    6b3c:	42bc      	cmp	r4, r7
    6b3e:	d206      	bcs.n	6b4e <__hexnan+0x6c>
    6b40:	2d07      	cmp	r5, #7
    6b42:	dc04      	bgt.n	6b4e <__hexnan+0x6c>
    6b44:	1c20      	adds	r0, r4, #0
    6b46:	1c39      	adds	r1, r7, #0
    6b48:	1c2a      	adds	r2, r5, #0
    6b4a:	f7ff ffb8 	bl	6abe <L_shift>
    6b4e:	9901      	ldr	r1, [sp, #4]
    6b50:	2508      	movs	r5, #8
    6b52:	428c      	cmp	r4, r1
    6b54:	d921      	bls.n	6b9a <__hexnan+0xb8>
    6b56:	9a00      	ldr	r2, [sp, #0]
    6b58:	1f27      	subs	r7, r4, #4
    6b5a:	2500      	movs	r5, #0
    6b5c:	603d      	str	r5, [r7, #0]
    6b5e:	9206      	str	r2, [sp, #24]
    6b60:	1c3c      	adds	r4, r7, #0
    6b62:	e01a      	b.n	6b9a <__hexnan+0xb8>
    6b64:	9b02      	ldr	r3, [sp, #8]
    6b66:	2b29      	cmp	r3, #41	; 0x29
    6b68:	d14f      	bne.n	6c0a <__hexnan+0x128>
    6b6a:	9b04      	ldr	r3, [sp, #16]
    6b6c:	9907      	ldr	r1, [sp, #28]
    6b6e:	3302      	adds	r3, #2
    6b70:	600b      	str	r3, [r1, #0]
    6b72:	e016      	b.n	6ba2 <__hexnan+0xc0>
    6b74:	9a00      	ldr	r2, [sp, #0]
    6b76:	3501      	adds	r5, #1
    6b78:	3201      	adds	r2, #1
    6b7a:	9200      	str	r2, [sp, #0]
    6b7c:	2d08      	cmp	r5, #8
    6b7e:	dd06      	ble.n	6b8e <__hexnan+0xac>
    6b80:	9b01      	ldr	r3, [sp, #4]
    6b82:	429c      	cmp	r4, r3
    6b84:	d909      	bls.n	6b9a <__hexnan+0xb8>
    6b86:	3c04      	subs	r4, #4
    6b88:	2300      	movs	r3, #0
    6b8a:	6023      	str	r3, [r4, #0]
    6b8c:	2501      	movs	r5, #1
    6b8e:	6821      	ldr	r1, [r4, #0]
    6b90:	220f      	movs	r2, #15
    6b92:	010b      	lsls	r3, r1, #4
    6b94:	4010      	ands	r0, r2
    6b96:	4318      	orrs	r0, r3
    6b98:	6020      	str	r0, [r4, #0]
    6b9a:	9a04      	ldr	r2, [sp, #16]
    6b9c:	3201      	adds	r2, #1
    6b9e:	9204      	str	r2, [sp, #16]
    6ba0:	e7bb      	b.n	6b1a <__hexnan+0x38>
    6ba2:	9900      	ldr	r1, [sp, #0]
    6ba4:	2900      	cmp	r1, #0
    6ba6:	d030      	beq.n	6c0a <__hexnan+0x128>
    6ba8:	42bc      	cmp	r4, r7
    6baa:	d206      	bcs.n	6bba <__hexnan+0xd8>
    6bac:	2d07      	cmp	r5, #7
    6bae:	dc04      	bgt.n	6bba <__hexnan+0xd8>
    6bb0:	1c20      	adds	r0, r4, #0
    6bb2:	1c39      	adds	r1, r7, #0
    6bb4:	1c2a      	adds	r2, r5, #0
    6bb6:	f7ff ff82 	bl	6abe <L_shift>
    6bba:	9a01      	ldr	r2, [sp, #4]
    6bbc:	4294      	cmp	r4, r2
    6bbe:	d90b      	bls.n	6bd8 <__hexnan+0xf6>
    6bc0:	1c13      	adds	r3, r2, #0
    6bc2:	3304      	adds	r3, #4
    6bc4:	cc02      	ldmia	r4!, {r1}
    6bc6:	1f1a      	subs	r2, r3, #4
    6bc8:	6011      	str	r1, [r2, #0]
    6bca:	42a6      	cmp	r6, r4
    6bcc:	d2f9      	bcs.n	6bc2 <__hexnan+0xe0>
    6bce:	2200      	movs	r2, #0
    6bd0:	c304      	stmia	r3!, {r2}
    6bd2:	429e      	cmp	r6, r3
    6bd4:	d2fb      	bcs.n	6bce <__hexnan+0xec>
    6bd6:	e00d      	b.n	6bf4 <__hexnan+0x112>
    6bd8:	9b05      	ldr	r3, [sp, #20]
    6bda:	2b00      	cmp	r3, #0
    6bdc:	d00a      	beq.n	6bf4 <__hexnan+0x112>
    6bde:	9a05      	ldr	r2, [sp, #20]
    6be0:	9b03      	ldr	r3, [sp, #12]
    6be2:	2120      	movs	r1, #32
    6be4:	1a89      	subs	r1, r1, r2
    6be6:	2201      	movs	r2, #1
    6be8:	3b04      	subs	r3, #4
    6bea:	4252      	negs	r2, r2
    6bec:	40ca      	lsrs	r2, r1
    6bee:	6819      	ldr	r1, [r3, #0]
    6bf0:	400a      	ands	r2, r1
    6bf2:	601a      	str	r2, [r3, #0]
    6bf4:	6832      	ldr	r2, [r6, #0]
    6bf6:	2a00      	cmp	r2, #0
    6bf8:	d109      	bne.n	6c0e <__hexnan+0x12c>
    6bfa:	9b01      	ldr	r3, [sp, #4]
    6bfc:	429e      	cmp	r6, r3
    6bfe:	d102      	bne.n	6c06 <__hexnan+0x124>
    6c00:	2301      	movs	r3, #1
    6c02:	6033      	str	r3, [r6, #0]
    6c04:	e003      	b.n	6c0e <__hexnan+0x12c>
    6c06:	3e04      	subs	r6, #4
    6c08:	e7f4      	b.n	6bf4 <__hexnan+0x112>
    6c0a:	2004      	movs	r0, #4
    6c0c:	e000      	b.n	6c10 <__hexnan+0x12e>
    6c0e:	2005      	movs	r0, #5
    6c10:	b009      	add	sp, #36	; 0x24
    6c12:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006c14 <_localeconv_r>:
    6c14:	4800      	ldr	r0, [pc, #0]	; (6c18 <_localeconv_r+0x4>)
    6c16:	4770      	bx	lr
    6c18:	20000170 	.word	0x20000170

00006c1c <__smakebuf_r>:
    6c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c1e:	898b      	ldrh	r3, [r1, #12]
    6c20:	b091      	sub	sp, #68	; 0x44
    6c22:	1c05      	adds	r5, r0, #0
    6c24:	1c0c      	adds	r4, r1, #0
    6c26:	079a      	lsls	r2, r3, #30
    6c28:	d425      	bmi.n	6c76 <__smakebuf_r+0x5a>
    6c2a:	230e      	movs	r3, #14
    6c2c:	5ec9      	ldrsh	r1, [r1, r3]
    6c2e:	2900      	cmp	r1, #0
    6c30:	da06      	bge.n	6c40 <__smakebuf_r+0x24>
    6c32:	89a7      	ldrh	r7, [r4, #12]
    6c34:	2380      	movs	r3, #128	; 0x80
    6c36:	401f      	ands	r7, r3
    6c38:	d00f      	beq.n	6c5a <__smakebuf_r+0x3e>
    6c3a:	2700      	movs	r7, #0
    6c3c:	2640      	movs	r6, #64	; 0x40
    6c3e:	e00e      	b.n	6c5e <__smakebuf_r+0x42>
    6c40:	aa01      	add	r2, sp, #4
    6c42:	f000 fdfb 	bl	783c <_fstat_r>
    6c46:	2800      	cmp	r0, #0
    6c48:	dbf3      	blt.n	6c32 <__smakebuf_r+0x16>
    6c4a:	9b02      	ldr	r3, [sp, #8]
    6c4c:	27f0      	movs	r7, #240	; 0xf0
    6c4e:	023f      	lsls	r7, r7, #8
    6c50:	4a18      	ldr	r2, [pc, #96]	; (6cb4 <__smakebuf_r+0x98>)
    6c52:	401f      	ands	r7, r3
    6c54:	18bf      	adds	r7, r7, r2
    6c56:	427b      	negs	r3, r7
    6c58:	415f      	adcs	r7, r3
    6c5a:	2680      	movs	r6, #128	; 0x80
    6c5c:	00f6      	lsls	r6, r6, #3
    6c5e:	1c28      	adds	r0, r5, #0
    6c60:	1c31      	adds	r1, r6, #0
    6c62:	f000 fcad 	bl	75c0 <_malloc_r>
    6c66:	2800      	cmp	r0, #0
    6c68:	d10c      	bne.n	6c84 <__smakebuf_r+0x68>
    6c6a:	89a3      	ldrh	r3, [r4, #12]
    6c6c:	059a      	lsls	r2, r3, #22
    6c6e:	d41f      	bmi.n	6cb0 <__smakebuf_r+0x94>
    6c70:	2202      	movs	r2, #2
    6c72:	4313      	orrs	r3, r2
    6c74:	81a3      	strh	r3, [r4, #12]
    6c76:	1c23      	adds	r3, r4, #0
    6c78:	3347      	adds	r3, #71	; 0x47
    6c7a:	6023      	str	r3, [r4, #0]
    6c7c:	6123      	str	r3, [r4, #16]
    6c7e:	2301      	movs	r3, #1
    6c80:	6163      	str	r3, [r4, #20]
    6c82:	e015      	b.n	6cb0 <__smakebuf_r+0x94>
    6c84:	4b0c      	ldr	r3, [pc, #48]	; (6cb8 <__smakebuf_r+0x9c>)
    6c86:	2280      	movs	r2, #128	; 0x80
    6c88:	62ab      	str	r3, [r5, #40]	; 0x28
    6c8a:	89a3      	ldrh	r3, [r4, #12]
    6c8c:	6020      	str	r0, [r4, #0]
    6c8e:	4313      	orrs	r3, r2
    6c90:	81a3      	strh	r3, [r4, #12]
    6c92:	6120      	str	r0, [r4, #16]
    6c94:	6166      	str	r6, [r4, #20]
    6c96:	2f00      	cmp	r7, #0
    6c98:	d00a      	beq.n	6cb0 <__smakebuf_r+0x94>
    6c9a:	230e      	movs	r3, #14
    6c9c:	5ee1      	ldrsh	r1, [r4, r3]
    6c9e:	1c28      	adds	r0, r5, #0
    6ca0:	f000 fdde 	bl	7860 <_isatty_r>
    6ca4:	2800      	cmp	r0, #0
    6ca6:	d003      	beq.n	6cb0 <__smakebuf_r+0x94>
    6ca8:	89a3      	ldrh	r3, [r4, #12]
    6caa:	2201      	movs	r2, #1
    6cac:	4313      	orrs	r3, r2
    6cae:	81a3      	strh	r3, [r4, #12]
    6cb0:	b011      	add	sp, #68	; 0x44
    6cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6cb4:	ffffe000 	.word	0xffffe000
    6cb8:	00006465 	.word	0x00006465

00006cbc <malloc>:
    6cbc:	b508      	push	{r3, lr}
    6cbe:	4b03      	ldr	r3, [pc, #12]	; (6ccc <malloc+0x10>)
    6cc0:	1c01      	adds	r1, r0, #0
    6cc2:	6818      	ldr	r0, [r3, #0]
    6cc4:	f000 fc7c 	bl	75c0 <_malloc_r>
    6cc8:	bd08      	pop	{r3, pc}
    6cca:	46c0      	nop			; (mov r8, r8)
    6ccc:	20000168 	.word	0x20000168

00006cd0 <memchr>:
    6cd0:	b2c9      	uxtb	r1, r1
    6cd2:	1882      	adds	r2, r0, r2
    6cd4:	4290      	cmp	r0, r2
    6cd6:	d004      	beq.n	6ce2 <memchr+0x12>
    6cd8:	7803      	ldrb	r3, [r0, #0]
    6cda:	428b      	cmp	r3, r1
    6cdc:	d002      	beq.n	6ce4 <memchr+0x14>
    6cde:	3001      	adds	r0, #1
    6ce0:	e7f8      	b.n	6cd4 <memchr+0x4>
    6ce2:	2000      	movs	r0, #0
    6ce4:	4770      	bx	lr

00006ce6 <memmove>:
    6ce6:	b570      	push	{r4, r5, r6, lr}
    6ce8:	4281      	cmp	r1, r0
    6cea:	d301      	bcc.n	6cf0 <memmove+0xa>
    6cec:	2300      	movs	r3, #0
    6cee:	e00c      	b.n	6d0a <memmove+0x24>
    6cf0:	188c      	adds	r4, r1, r2
    6cf2:	42a0      	cmp	r0, r4
    6cf4:	d2fa      	bcs.n	6cec <memmove+0x6>
    6cf6:	1885      	adds	r5, r0, r2
    6cf8:	1c13      	adds	r3, r2, #0
    6cfa:	3b01      	subs	r3, #1
    6cfc:	d30b      	bcc.n	6d16 <memmove+0x30>
    6cfe:	4251      	negs	r1, r2
    6d00:	1866      	adds	r6, r4, r1
    6d02:	5cf6      	ldrb	r6, [r6, r3]
    6d04:	1869      	adds	r1, r5, r1
    6d06:	54ce      	strb	r6, [r1, r3]
    6d08:	e7f7      	b.n	6cfa <memmove+0x14>
    6d0a:	4293      	cmp	r3, r2
    6d0c:	d003      	beq.n	6d16 <memmove+0x30>
    6d0e:	5ccc      	ldrb	r4, [r1, r3]
    6d10:	54c4      	strb	r4, [r0, r3]
    6d12:	3301      	adds	r3, #1
    6d14:	e7f9      	b.n	6d0a <memmove+0x24>
    6d16:	bd70      	pop	{r4, r5, r6, pc}

00006d18 <_Balloc>:
    6d18:	b570      	push	{r4, r5, r6, lr}
    6d1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6d1c:	1c04      	adds	r4, r0, #0
    6d1e:	1c0e      	adds	r6, r1, #0
    6d20:	2d00      	cmp	r5, #0
    6d22:	d107      	bne.n	6d34 <_Balloc+0x1c>
    6d24:	2010      	movs	r0, #16
    6d26:	f7ff ffc9 	bl	6cbc <malloc>
    6d2a:	6260      	str	r0, [r4, #36]	; 0x24
    6d2c:	6045      	str	r5, [r0, #4]
    6d2e:	6085      	str	r5, [r0, #8]
    6d30:	6005      	str	r5, [r0, #0]
    6d32:	60c5      	str	r5, [r0, #12]
    6d34:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6d36:	68eb      	ldr	r3, [r5, #12]
    6d38:	2b00      	cmp	r3, #0
    6d3a:	d009      	beq.n	6d50 <_Balloc+0x38>
    6d3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6d3e:	00b2      	lsls	r2, r6, #2
    6d40:	68db      	ldr	r3, [r3, #12]
    6d42:	189a      	adds	r2, r3, r2
    6d44:	6810      	ldr	r0, [r2, #0]
    6d46:	2800      	cmp	r0, #0
    6d48:	d00e      	beq.n	6d68 <_Balloc+0x50>
    6d4a:	6803      	ldr	r3, [r0, #0]
    6d4c:	6013      	str	r3, [r2, #0]
    6d4e:	e017      	b.n	6d80 <_Balloc+0x68>
    6d50:	1c20      	adds	r0, r4, #0
    6d52:	2104      	movs	r1, #4
    6d54:	2221      	movs	r2, #33	; 0x21
    6d56:	f000 fbdd 	bl	7514 <_calloc_r>
    6d5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6d5c:	60e8      	str	r0, [r5, #12]
    6d5e:	68db      	ldr	r3, [r3, #12]
    6d60:	2b00      	cmp	r3, #0
    6d62:	d1eb      	bne.n	6d3c <_Balloc+0x24>
    6d64:	2000      	movs	r0, #0
    6d66:	e00e      	b.n	6d86 <_Balloc+0x6e>
    6d68:	2101      	movs	r1, #1
    6d6a:	1c0d      	adds	r5, r1, #0
    6d6c:	40b5      	lsls	r5, r6
    6d6e:	1d6a      	adds	r2, r5, #5
    6d70:	0092      	lsls	r2, r2, #2
    6d72:	1c20      	adds	r0, r4, #0
    6d74:	f000 fbce 	bl	7514 <_calloc_r>
    6d78:	2800      	cmp	r0, #0
    6d7a:	d0f3      	beq.n	6d64 <_Balloc+0x4c>
    6d7c:	6046      	str	r6, [r0, #4]
    6d7e:	6085      	str	r5, [r0, #8]
    6d80:	2200      	movs	r2, #0
    6d82:	6102      	str	r2, [r0, #16]
    6d84:	60c2      	str	r2, [r0, #12]
    6d86:	bd70      	pop	{r4, r5, r6, pc}

00006d88 <_Bfree>:
    6d88:	b570      	push	{r4, r5, r6, lr}
    6d8a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6d8c:	1c06      	adds	r6, r0, #0
    6d8e:	1c0d      	adds	r5, r1, #0
    6d90:	2c00      	cmp	r4, #0
    6d92:	d107      	bne.n	6da4 <_Bfree+0x1c>
    6d94:	2010      	movs	r0, #16
    6d96:	f7ff ff91 	bl	6cbc <malloc>
    6d9a:	6270      	str	r0, [r6, #36]	; 0x24
    6d9c:	6044      	str	r4, [r0, #4]
    6d9e:	6084      	str	r4, [r0, #8]
    6da0:	6004      	str	r4, [r0, #0]
    6da2:	60c4      	str	r4, [r0, #12]
    6da4:	2d00      	cmp	r5, #0
    6da6:	d007      	beq.n	6db8 <_Bfree+0x30>
    6da8:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6daa:	6869      	ldr	r1, [r5, #4]
    6dac:	68d2      	ldr	r2, [r2, #12]
    6dae:	008b      	lsls	r3, r1, #2
    6db0:	18d3      	adds	r3, r2, r3
    6db2:	681a      	ldr	r2, [r3, #0]
    6db4:	602a      	str	r2, [r5, #0]
    6db6:	601d      	str	r5, [r3, #0]
    6db8:	bd70      	pop	{r4, r5, r6, pc}

00006dba <__multadd>:
    6dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6dbc:	1c0c      	adds	r4, r1, #0
    6dbe:	1c1e      	adds	r6, r3, #0
    6dc0:	690d      	ldr	r5, [r1, #16]
    6dc2:	1c07      	adds	r7, r0, #0
    6dc4:	3114      	adds	r1, #20
    6dc6:	2300      	movs	r3, #0
    6dc8:	6808      	ldr	r0, [r1, #0]
    6dca:	3301      	adds	r3, #1
    6dcc:	b280      	uxth	r0, r0
    6dce:	4350      	muls	r0, r2
    6dd0:	1980      	adds	r0, r0, r6
    6dd2:	4684      	mov	ip, r0
    6dd4:	0c06      	lsrs	r6, r0, #16
    6dd6:	6808      	ldr	r0, [r1, #0]
    6dd8:	0c00      	lsrs	r0, r0, #16
    6dda:	4350      	muls	r0, r2
    6ddc:	1830      	adds	r0, r6, r0
    6dde:	0c06      	lsrs	r6, r0, #16
    6de0:	0400      	lsls	r0, r0, #16
    6de2:	9001      	str	r0, [sp, #4]
    6de4:	4660      	mov	r0, ip
    6de6:	b280      	uxth	r0, r0
    6de8:	4684      	mov	ip, r0
    6dea:	9801      	ldr	r0, [sp, #4]
    6dec:	4484      	add	ip, r0
    6dee:	4660      	mov	r0, ip
    6df0:	c101      	stmia	r1!, {r0}
    6df2:	42ab      	cmp	r3, r5
    6df4:	dbe8      	blt.n	6dc8 <__multadd+0xe>
    6df6:	2e00      	cmp	r6, #0
    6df8:	d01b      	beq.n	6e32 <__multadd+0x78>
    6dfa:	68a3      	ldr	r3, [r4, #8]
    6dfc:	429d      	cmp	r5, r3
    6dfe:	db12      	blt.n	6e26 <__multadd+0x6c>
    6e00:	6861      	ldr	r1, [r4, #4]
    6e02:	1c38      	adds	r0, r7, #0
    6e04:	3101      	adds	r1, #1
    6e06:	f7ff ff87 	bl	6d18 <_Balloc>
    6e0a:	6922      	ldr	r2, [r4, #16]
    6e0c:	1c21      	adds	r1, r4, #0
    6e0e:	3202      	adds	r2, #2
    6e10:	9001      	str	r0, [sp, #4]
    6e12:	310c      	adds	r1, #12
    6e14:	0092      	lsls	r2, r2, #2
    6e16:	300c      	adds	r0, #12
    6e18:	f7fc fc58 	bl	36cc <memcpy>
    6e1c:	1c21      	adds	r1, r4, #0
    6e1e:	1c38      	adds	r0, r7, #0
    6e20:	f7ff ffb2 	bl	6d88 <_Bfree>
    6e24:	9c01      	ldr	r4, [sp, #4]
    6e26:	1d2b      	adds	r3, r5, #4
    6e28:	009b      	lsls	r3, r3, #2
    6e2a:	18e3      	adds	r3, r4, r3
    6e2c:	3501      	adds	r5, #1
    6e2e:	605e      	str	r6, [r3, #4]
    6e30:	6125      	str	r5, [r4, #16]
    6e32:	1c20      	adds	r0, r4, #0
    6e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006e36 <__s2b>:
    6e36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6e38:	1c06      	adds	r6, r0, #0
    6e3a:	1c18      	adds	r0, r3, #0
    6e3c:	1c0f      	adds	r7, r1, #0
    6e3e:	3008      	adds	r0, #8
    6e40:	2109      	movs	r1, #9
    6e42:	9301      	str	r3, [sp, #4]
    6e44:	1c14      	adds	r4, r2, #0
    6e46:	f000 fda7 	bl	7998 <__aeabi_idiv>
    6e4a:	2301      	movs	r3, #1
    6e4c:	2100      	movs	r1, #0
    6e4e:	4298      	cmp	r0, r3
    6e50:	dd02      	ble.n	6e58 <__s2b+0x22>
    6e52:	005b      	lsls	r3, r3, #1
    6e54:	3101      	adds	r1, #1
    6e56:	e7fa      	b.n	6e4e <__s2b+0x18>
    6e58:	1c30      	adds	r0, r6, #0
    6e5a:	f7ff ff5d 	bl	6d18 <_Balloc>
    6e5e:	9b08      	ldr	r3, [sp, #32]
    6e60:	1c01      	adds	r1, r0, #0
    6e62:	6143      	str	r3, [r0, #20]
    6e64:	2301      	movs	r3, #1
    6e66:	6103      	str	r3, [r0, #16]
    6e68:	2c09      	cmp	r4, #9
    6e6a:	dd12      	ble.n	6e92 <__s2b+0x5c>
    6e6c:	1c3b      	adds	r3, r7, #0
    6e6e:	3309      	adds	r3, #9
    6e70:	9300      	str	r3, [sp, #0]
    6e72:	1c1d      	adds	r5, r3, #0
    6e74:	193f      	adds	r7, r7, r4
    6e76:	782b      	ldrb	r3, [r5, #0]
    6e78:	1c30      	adds	r0, r6, #0
    6e7a:	3b30      	subs	r3, #48	; 0x30
    6e7c:	220a      	movs	r2, #10
    6e7e:	f7ff ff9c 	bl	6dba <__multadd>
    6e82:	3501      	adds	r5, #1
    6e84:	1c01      	adds	r1, r0, #0
    6e86:	42bd      	cmp	r5, r7
    6e88:	d1f5      	bne.n	6e76 <__s2b+0x40>
    6e8a:	9b00      	ldr	r3, [sp, #0]
    6e8c:	191f      	adds	r7, r3, r4
    6e8e:	3f08      	subs	r7, #8
    6e90:	e001      	b.n	6e96 <__s2b+0x60>
    6e92:	370a      	adds	r7, #10
    6e94:	2409      	movs	r4, #9
    6e96:	1c25      	adds	r5, r4, #0
    6e98:	9b01      	ldr	r3, [sp, #4]
    6e9a:	429d      	cmp	r5, r3
    6e9c:	da09      	bge.n	6eb2 <__s2b+0x7c>
    6e9e:	1b3b      	subs	r3, r7, r4
    6ea0:	5d5b      	ldrb	r3, [r3, r5]
    6ea2:	1c30      	adds	r0, r6, #0
    6ea4:	3b30      	subs	r3, #48	; 0x30
    6ea6:	220a      	movs	r2, #10
    6ea8:	f7ff ff87 	bl	6dba <__multadd>
    6eac:	3501      	adds	r5, #1
    6eae:	1c01      	adds	r1, r0, #0
    6eb0:	e7f2      	b.n	6e98 <__s2b+0x62>
    6eb2:	1c08      	adds	r0, r1, #0
    6eb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006eb6 <__hi0bits>:
    6eb6:	2200      	movs	r2, #0
    6eb8:	1c03      	adds	r3, r0, #0
    6eba:	0c01      	lsrs	r1, r0, #16
    6ebc:	4291      	cmp	r1, r2
    6ebe:	d101      	bne.n	6ec4 <__hi0bits+0xe>
    6ec0:	0403      	lsls	r3, r0, #16
    6ec2:	2210      	movs	r2, #16
    6ec4:	0e19      	lsrs	r1, r3, #24
    6ec6:	d101      	bne.n	6ecc <__hi0bits+0x16>
    6ec8:	3208      	adds	r2, #8
    6eca:	021b      	lsls	r3, r3, #8
    6ecc:	0f19      	lsrs	r1, r3, #28
    6ece:	d101      	bne.n	6ed4 <__hi0bits+0x1e>
    6ed0:	3204      	adds	r2, #4
    6ed2:	011b      	lsls	r3, r3, #4
    6ed4:	0f99      	lsrs	r1, r3, #30
    6ed6:	d101      	bne.n	6edc <__hi0bits+0x26>
    6ed8:	3202      	adds	r2, #2
    6eda:	009b      	lsls	r3, r3, #2
    6edc:	2b00      	cmp	r3, #0
    6ede:	db04      	blt.n	6eea <__hi0bits+0x34>
    6ee0:	2020      	movs	r0, #32
    6ee2:	0059      	lsls	r1, r3, #1
    6ee4:	d502      	bpl.n	6eec <__hi0bits+0x36>
    6ee6:	1c50      	adds	r0, r2, #1
    6ee8:	e000      	b.n	6eec <__hi0bits+0x36>
    6eea:	1c10      	adds	r0, r2, #0
    6eec:	4770      	bx	lr

00006eee <__lo0bits>:
    6eee:	6803      	ldr	r3, [r0, #0]
    6ef0:	2207      	movs	r2, #7
    6ef2:	1c01      	adds	r1, r0, #0
    6ef4:	401a      	ands	r2, r3
    6ef6:	d00b      	beq.n	6f10 <__lo0bits+0x22>
    6ef8:	2201      	movs	r2, #1
    6efa:	2000      	movs	r0, #0
    6efc:	4213      	tst	r3, r2
    6efe:	d122      	bne.n	6f46 <__lo0bits+0x58>
    6f00:	2002      	movs	r0, #2
    6f02:	4203      	tst	r3, r0
    6f04:	d001      	beq.n	6f0a <__lo0bits+0x1c>
    6f06:	40d3      	lsrs	r3, r2
    6f08:	e01b      	b.n	6f42 <__lo0bits+0x54>
    6f0a:	089b      	lsrs	r3, r3, #2
    6f0c:	600b      	str	r3, [r1, #0]
    6f0e:	e01a      	b.n	6f46 <__lo0bits+0x58>
    6f10:	b298      	uxth	r0, r3
    6f12:	2800      	cmp	r0, #0
    6f14:	d101      	bne.n	6f1a <__lo0bits+0x2c>
    6f16:	0c1b      	lsrs	r3, r3, #16
    6f18:	2210      	movs	r2, #16
    6f1a:	b2d8      	uxtb	r0, r3
    6f1c:	2800      	cmp	r0, #0
    6f1e:	d101      	bne.n	6f24 <__lo0bits+0x36>
    6f20:	3208      	adds	r2, #8
    6f22:	0a1b      	lsrs	r3, r3, #8
    6f24:	0718      	lsls	r0, r3, #28
    6f26:	d101      	bne.n	6f2c <__lo0bits+0x3e>
    6f28:	3204      	adds	r2, #4
    6f2a:	091b      	lsrs	r3, r3, #4
    6f2c:	0798      	lsls	r0, r3, #30
    6f2e:	d101      	bne.n	6f34 <__lo0bits+0x46>
    6f30:	3202      	adds	r2, #2
    6f32:	089b      	lsrs	r3, r3, #2
    6f34:	07d8      	lsls	r0, r3, #31
    6f36:	d404      	bmi.n	6f42 <__lo0bits+0x54>
    6f38:	085b      	lsrs	r3, r3, #1
    6f3a:	2020      	movs	r0, #32
    6f3c:	2b00      	cmp	r3, #0
    6f3e:	d002      	beq.n	6f46 <__lo0bits+0x58>
    6f40:	3201      	adds	r2, #1
    6f42:	600b      	str	r3, [r1, #0]
    6f44:	1c10      	adds	r0, r2, #0
    6f46:	4770      	bx	lr

00006f48 <__i2b>:
    6f48:	b510      	push	{r4, lr}
    6f4a:	1c0c      	adds	r4, r1, #0
    6f4c:	2101      	movs	r1, #1
    6f4e:	f7ff fee3 	bl	6d18 <_Balloc>
    6f52:	2301      	movs	r3, #1
    6f54:	6144      	str	r4, [r0, #20]
    6f56:	6103      	str	r3, [r0, #16]
    6f58:	bd10      	pop	{r4, pc}

00006f5a <__multiply>:
    6f5a:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f5c:	1c0c      	adds	r4, r1, #0
    6f5e:	1c15      	adds	r5, r2, #0
    6f60:	6909      	ldr	r1, [r1, #16]
    6f62:	6912      	ldr	r2, [r2, #16]
    6f64:	b08b      	sub	sp, #44	; 0x2c
    6f66:	4291      	cmp	r1, r2
    6f68:	da02      	bge.n	6f70 <__multiply+0x16>
    6f6a:	1c23      	adds	r3, r4, #0
    6f6c:	1c2c      	adds	r4, r5, #0
    6f6e:	1c1d      	adds	r5, r3, #0
    6f70:	6927      	ldr	r7, [r4, #16]
    6f72:	692e      	ldr	r6, [r5, #16]
    6f74:	68a2      	ldr	r2, [r4, #8]
    6f76:	19bb      	adds	r3, r7, r6
    6f78:	6861      	ldr	r1, [r4, #4]
    6f7a:	9302      	str	r3, [sp, #8]
    6f7c:	4293      	cmp	r3, r2
    6f7e:	dd00      	ble.n	6f82 <__multiply+0x28>
    6f80:	3101      	adds	r1, #1
    6f82:	f7ff fec9 	bl	6d18 <_Balloc>
    6f86:	1c03      	adds	r3, r0, #0
    6f88:	9003      	str	r0, [sp, #12]
    6f8a:	9802      	ldr	r0, [sp, #8]
    6f8c:	3314      	adds	r3, #20
    6f8e:	0082      	lsls	r2, r0, #2
    6f90:	189a      	adds	r2, r3, r2
    6f92:	1c19      	adds	r1, r3, #0
    6f94:	4291      	cmp	r1, r2
    6f96:	d202      	bcs.n	6f9e <__multiply+0x44>
    6f98:	2000      	movs	r0, #0
    6f9a:	c101      	stmia	r1!, {r0}
    6f9c:	e7fa      	b.n	6f94 <__multiply+0x3a>
    6f9e:	3514      	adds	r5, #20
    6fa0:	3414      	adds	r4, #20
    6fa2:	00bf      	lsls	r7, r7, #2
    6fa4:	46ac      	mov	ip, r5
    6fa6:	00b6      	lsls	r6, r6, #2
    6fa8:	19e7      	adds	r7, r4, r7
    6faa:	4466      	add	r6, ip
    6fac:	9404      	str	r4, [sp, #16]
    6fae:	9707      	str	r7, [sp, #28]
    6fb0:	9609      	str	r6, [sp, #36]	; 0x24
    6fb2:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6fb4:	45b4      	cmp	ip, r6
    6fb6:	d256      	bcs.n	7066 <__multiply+0x10c>
    6fb8:	4665      	mov	r5, ip
    6fba:	882d      	ldrh	r5, [r5, #0]
    6fbc:	9505      	str	r5, [sp, #20]
    6fbe:	2d00      	cmp	r5, #0
    6fc0:	d01f      	beq.n	7002 <__multiply+0xa8>
    6fc2:	9c04      	ldr	r4, [sp, #16]
    6fc4:	1c19      	adds	r1, r3, #0
    6fc6:	2000      	movs	r0, #0
    6fc8:	680f      	ldr	r7, [r1, #0]
    6fca:	cc40      	ldmia	r4!, {r6}
    6fcc:	b2bf      	uxth	r7, r7
    6fce:	9d05      	ldr	r5, [sp, #20]
    6fd0:	9706      	str	r7, [sp, #24]
    6fd2:	b2b7      	uxth	r7, r6
    6fd4:	436f      	muls	r7, r5
    6fd6:	9d06      	ldr	r5, [sp, #24]
    6fd8:	0c36      	lsrs	r6, r6, #16
    6fda:	19ef      	adds	r7, r5, r7
    6fdc:	183f      	adds	r7, r7, r0
    6fde:	6808      	ldr	r0, [r1, #0]
    6fe0:	9108      	str	r1, [sp, #32]
    6fe2:	0c05      	lsrs	r5, r0, #16
    6fe4:	9805      	ldr	r0, [sp, #20]
    6fe6:	4346      	muls	r6, r0
    6fe8:	0c38      	lsrs	r0, r7, #16
    6fea:	19ad      	adds	r5, r5, r6
    6fec:	182d      	adds	r5, r5, r0
    6fee:	0c28      	lsrs	r0, r5, #16
    6ff0:	b2bf      	uxth	r7, r7
    6ff2:	042d      	lsls	r5, r5, #16
    6ff4:	433d      	orrs	r5, r7
    6ff6:	c120      	stmia	r1!, {r5}
    6ff8:	9d07      	ldr	r5, [sp, #28]
    6ffa:	42ac      	cmp	r4, r5
    6ffc:	d3e4      	bcc.n	6fc8 <__multiply+0x6e>
    6ffe:	9e08      	ldr	r6, [sp, #32]
    7000:	6070      	str	r0, [r6, #4]
    7002:	4667      	mov	r7, ip
    7004:	887d      	ldrh	r5, [r7, #2]
    7006:	2d00      	cmp	r5, #0
    7008:	d022      	beq.n	7050 <__multiply+0xf6>
    700a:	2600      	movs	r6, #0
    700c:	6818      	ldr	r0, [r3, #0]
    700e:	9c04      	ldr	r4, [sp, #16]
    7010:	1c19      	adds	r1, r3, #0
    7012:	9601      	str	r6, [sp, #4]
    7014:	8827      	ldrh	r7, [r4, #0]
    7016:	b280      	uxth	r0, r0
    7018:	436f      	muls	r7, r5
    701a:	9706      	str	r7, [sp, #24]
    701c:	9e06      	ldr	r6, [sp, #24]
    701e:	884f      	ldrh	r7, [r1, #2]
    7020:	9105      	str	r1, [sp, #20]
    7022:	19f6      	adds	r6, r6, r7
    7024:	9f01      	ldr	r7, [sp, #4]
    7026:	19f7      	adds	r7, r6, r7
    7028:	9706      	str	r7, [sp, #24]
    702a:	043f      	lsls	r7, r7, #16
    702c:	4338      	orrs	r0, r7
    702e:	6008      	str	r0, [r1, #0]
    7030:	cc01      	ldmia	r4!, {r0}
    7032:	888f      	ldrh	r7, [r1, #4]
    7034:	0c00      	lsrs	r0, r0, #16
    7036:	4368      	muls	r0, r5
    7038:	19c0      	adds	r0, r0, r7
    703a:	9f06      	ldr	r7, [sp, #24]
    703c:	3104      	adds	r1, #4
    703e:	0c3e      	lsrs	r6, r7, #16
    7040:	1980      	adds	r0, r0, r6
    7042:	9f07      	ldr	r7, [sp, #28]
    7044:	0c06      	lsrs	r6, r0, #16
    7046:	9601      	str	r6, [sp, #4]
    7048:	42a7      	cmp	r7, r4
    704a:	d8e3      	bhi.n	7014 <__multiply+0xba>
    704c:	9905      	ldr	r1, [sp, #20]
    704e:	6048      	str	r0, [r1, #4]
    7050:	2504      	movs	r5, #4
    7052:	44ac      	add	ip, r5
    7054:	195b      	adds	r3, r3, r5
    7056:	e7ac      	b.n	6fb2 <__multiply+0x58>
    7058:	3a04      	subs	r2, #4
    705a:	6810      	ldr	r0, [r2, #0]
    705c:	2800      	cmp	r0, #0
    705e:	d105      	bne.n	706c <__multiply+0x112>
    7060:	9f02      	ldr	r7, [sp, #8]
    7062:	3f01      	subs	r7, #1
    7064:	9702      	str	r7, [sp, #8]
    7066:	9d02      	ldr	r5, [sp, #8]
    7068:	2d00      	cmp	r5, #0
    706a:	dcf5      	bgt.n	7058 <__multiply+0xfe>
    706c:	9f03      	ldr	r7, [sp, #12]
    706e:	9e02      	ldr	r6, [sp, #8]
    7070:	1c38      	adds	r0, r7, #0
    7072:	613e      	str	r6, [r7, #16]
    7074:	b00b      	add	sp, #44	; 0x2c
    7076:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007078 <__pow5mult>:
    7078:	2303      	movs	r3, #3
    707a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    707c:	4013      	ands	r3, r2
    707e:	1c05      	adds	r5, r0, #0
    7080:	1c0e      	adds	r6, r1, #0
    7082:	1c14      	adds	r4, r2, #0
    7084:	2b00      	cmp	r3, #0
    7086:	d007      	beq.n	7098 <__pow5mult+0x20>
    7088:	4a22      	ldr	r2, [pc, #136]	; (7114 <__pow5mult+0x9c>)
    708a:	3b01      	subs	r3, #1
    708c:	009b      	lsls	r3, r3, #2
    708e:	589a      	ldr	r2, [r3, r2]
    7090:	2300      	movs	r3, #0
    7092:	f7ff fe92 	bl	6dba <__multadd>
    7096:	1c06      	adds	r6, r0, #0
    7098:	10a4      	asrs	r4, r4, #2
    709a:	9401      	str	r4, [sp, #4]
    709c:	d037      	beq.n	710e <__pow5mult+0x96>
    709e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    70a0:	2c00      	cmp	r4, #0
    70a2:	d107      	bne.n	70b4 <__pow5mult+0x3c>
    70a4:	2010      	movs	r0, #16
    70a6:	f7ff fe09 	bl	6cbc <malloc>
    70aa:	6268      	str	r0, [r5, #36]	; 0x24
    70ac:	6044      	str	r4, [r0, #4]
    70ae:	6084      	str	r4, [r0, #8]
    70b0:	6004      	str	r4, [r0, #0]
    70b2:	60c4      	str	r4, [r0, #12]
    70b4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    70b6:	68bc      	ldr	r4, [r7, #8]
    70b8:	2c00      	cmp	r4, #0
    70ba:	d110      	bne.n	70de <__pow5mult+0x66>
    70bc:	1c28      	adds	r0, r5, #0
    70be:	4916      	ldr	r1, [pc, #88]	; (7118 <__pow5mult+0xa0>)
    70c0:	f7ff ff42 	bl	6f48 <__i2b>
    70c4:	2300      	movs	r3, #0
    70c6:	60b8      	str	r0, [r7, #8]
    70c8:	1c04      	adds	r4, r0, #0
    70ca:	6003      	str	r3, [r0, #0]
    70cc:	e007      	b.n	70de <__pow5mult+0x66>
    70ce:	9b01      	ldr	r3, [sp, #4]
    70d0:	105b      	asrs	r3, r3, #1
    70d2:	9301      	str	r3, [sp, #4]
    70d4:	d01b      	beq.n	710e <__pow5mult+0x96>
    70d6:	6820      	ldr	r0, [r4, #0]
    70d8:	2800      	cmp	r0, #0
    70da:	d00f      	beq.n	70fc <__pow5mult+0x84>
    70dc:	1c04      	adds	r4, r0, #0
    70de:	9b01      	ldr	r3, [sp, #4]
    70e0:	07db      	lsls	r3, r3, #31
    70e2:	d5f4      	bpl.n	70ce <__pow5mult+0x56>
    70e4:	1c31      	adds	r1, r6, #0
    70e6:	1c22      	adds	r2, r4, #0
    70e8:	1c28      	adds	r0, r5, #0
    70ea:	f7ff ff36 	bl	6f5a <__multiply>
    70ee:	1c31      	adds	r1, r6, #0
    70f0:	1c07      	adds	r7, r0, #0
    70f2:	1c28      	adds	r0, r5, #0
    70f4:	f7ff fe48 	bl	6d88 <_Bfree>
    70f8:	1c3e      	adds	r6, r7, #0
    70fa:	e7e8      	b.n	70ce <__pow5mult+0x56>
    70fc:	1c28      	adds	r0, r5, #0
    70fe:	1c21      	adds	r1, r4, #0
    7100:	1c22      	adds	r2, r4, #0
    7102:	f7ff ff2a 	bl	6f5a <__multiply>
    7106:	2300      	movs	r3, #0
    7108:	6020      	str	r0, [r4, #0]
    710a:	6003      	str	r3, [r0, #0]
    710c:	e7e6      	b.n	70dc <__pow5mult+0x64>
    710e:	1c30      	adds	r0, r6, #0
    7110:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7112:	46c0      	nop			; (mov r8, r8)
    7114:	0000abb8 	.word	0x0000abb8
    7118:	00000271 	.word	0x00000271

0000711c <__lshift>:
    711c:	b5f0      	push	{r4, r5, r6, r7, lr}
    711e:	1c0c      	adds	r4, r1, #0
    7120:	b085      	sub	sp, #20
    7122:	9003      	str	r0, [sp, #12]
    7124:	6920      	ldr	r0, [r4, #16]
    7126:	1155      	asrs	r5, r2, #5
    7128:	1828      	adds	r0, r5, r0
    712a:	9002      	str	r0, [sp, #8]
    712c:	6849      	ldr	r1, [r1, #4]
    712e:	3001      	adds	r0, #1
    7130:	68a3      	ldr	r3, [r4, #8]
    7132:	1c17      	adds	r7, r2, #0
    7134:	9000      	str	r0, [sp, #0]
    7136:	9a00      	ldr	r2, [sp, #0]
    7138:	429a      	cmp	r2, r3
    713a:	dd02      	ble.n	7142 <__lshift+0x26>
    713c:	3101      	adds	r1, #1
    713e:	005b      	lsls	r3, r3, #1
    7140:	e7f9      	b.n	7136 <__lshift+0x1a>
    7142:	9803      	ldr	r0, [sp, #12]
    7144:	f7ff fde8 	bl	6d18 <_Balloc>
    7148:	1c02      	adds	r2, r0, #0
    714a:	1c06      	adds	r6, r0, #0
    714c:	3214      	adds	r2, #20
    714e:	2300      	movs	r3, #0
    7150:	42ab      	cmp	r3, r5
    7152:	da04      	bge.n	715e <__lshift+0x42>
    7154:	0099      	lsls	r1, r3, #2
    7156:	2000      	movs	r0, #0
    7158:	5050      	str	r0, [r2, r1]
    715a:	3301      	adds	r3, #1
    715c:	e7f8      	b.n	7150 <__lshift+0x34>
    715e:	43eb      	mvns	r3, r5
    7160:	17db      	asrs	r3, r3, #31
    7162:	401d      	ands	r5, r3
    7164:	00ad      	lsls	r5, r5, #2
    7166:	6920      	ldr	r0, [r4, #16]
    7168:	1955      	adds	r5, r2, r5
    716a:	1c22      	adds	r2, r4, #0
    716c:	3214      	adds	r2, #20
    716e:	0083      	lsls	r3, r0, #2
    7170:	189b      	adds	r3, r3, r2
    7172:	469c      	mov	ip, r3
    7174:	231f      	movs	r3, #31
    7176:	401f      	ands	r7, r3
    7178:	d014      	beq.n	71a4 <__lshift+0x88>
    717a:	2320      	movs	r3, #32
    717c:	1bdb      	subs	r3, r3, r7
    717e:	9301      	str	r3, [sp, #4]
    7180:	2300      	movs	r3, #0
    7182:	6810      	ldr	r0, [r2, #0]
    7184:	1c29      	adds	r1, r5, #0
    7186:	40b8      	lsls	r0, r7
    7188:	4303      	orrs	r3, r0
    718a:	c508      	stmia	r5!, {r3}
    718c:	ca08      	ldmia	r2!, {r3}
    718e:	9801      	ldr	r0, [sp, #4]
    7190:	40c3      	lsrs	r3, r0
    7192:	4594      	cmp	ip, r2
    7194:	d8f5      	bhi.n	7182 <__lshift+0x66>
    7196:	604b      	str	r3, [r1, #4]
    7198:	2b00      	cmp	r3, #0
    719a:	d007      	beq.n	71ac <__lshift+0x90>
    719c:	9902      	ldr	r1, [sp, #8]
    719e:	3102      	adds	r1, #2
    71a0:	9100      	str	r1, [sp, #0]
    71a2:	e003      	b.n	71ac <__lshift+0x90>
    71a4:	ca08      	ldmia	r2!, {r3}
    71a6:	c508      	stmia	r5!, {r3}
    71a8:	4594      	cmp	ip, r2
    71aa:	d8fb      	bhi.n	71a4 <__lshift+0x88>
    71ac:	9b00      	ldr	r3, [sp, #0]
    71ae:	9803      	ldr	r0, [sp, #12]
    71b0:	3b01      	subs	r3, #1
    71b2:	6133      	str	r3, [r6, #16]
    71b4:	1c21      	adds	r1, r4, #0
    71b6:	f7ff fde7 	bl	6d88 <_Bfree>
    71ba:	1c30      	adds	r0, r6, #0
    71bc:	b005      	add	sp, #20
    71be:	bdf0      	pop	{r4, r5, r6, r7, pc}

000071c0 <__mcmp>:
    71c0:	b510      	push	{r4, lr}
    71c2:	6902      	ldr	r2, [r0, #16]
    71c4:	690c      	ldr	r4, [r1, #16]
    71c6:	1c03      	adds	r3, r0, #0
    71c8:	1b10      	subs	r0, r2, r4
    71ca:	d113      	bne.n	71f4 <__mcmp+0x34>
    71cc:	1c1a      	adds	r2, r3, #0
    71ce:	00a0      	lsls	r0, r4, #2
    71d0:	3214      	adds	r2, #20
    71d2:	3114      	adds	r1, #20
    71d4:	1813      	adds	r3, r2, r0
    71d6:	1809      	adds	r1, r1, r0
    71d8:	3b04      	subs	r3, #4
    71da:	3904      	subs	r1, #4
    71dc:	681c      	ldr	r4, [r3, #0]
    71de:	6808      	ldr	r0, [r1, #0]
    71e0:	4284      	cmp	r4, r0
    71e2:	d004      	beq.n	71ee <__mcmp+0x2e>
    71e4:	4284      	cmp	r4, r0
    71e6:	4180      	sbcs	r0, r0
    71e8:	2301      	movs	r3, #1
    71ea:	4318      	orrs	r0, r3
    71ec:	e002      	b.n	71f4 <__mcmp+0x34>
    71ee:	4293      	cmp	r3, r2
    71f0:	d8f2      	bhi.n	71d8 <__mcmp+0x18>
    71f2:	2000      	movs	r0, #0
    71f4:	bd10      	pop	{r4, pc}

000071f6 <__mdiff>:
    71f6:	b5f0      	push	{r4, r5, r6, r7, lr}
    71f8:	1c07      	adds	r7, r0, #0
    71fa:	b085      	sub	sp, #20
    71fc:	1c08      	adds	r0, r1, #0
    71fe:	1c0d      	adds	r5, r1, #0
    7200:	1c11      	adds	r1, r2, #0
    7202:	1c14      	adds	r4, r2, #0
    7204:	f7ff ffdc 	bl	71c0 <__mcmp>
    7208:	1e06      	subs	r6, r0, #0
    720a:	d107      	bne.n	721c <__mdiff+0x26>
    720c:	1c38      	adds	r0, r7, #0
    720e:	1c31      	adds	r1, r6, #0
    7210:	f7ff fd82 	bl	6d18 <_Balloc>
    7214:	2301      	movs	r3, #1
    7216:	6103      	str	r3, [r0, #16]
    7218:	6146      	str	r6, [r0, #20]
    721a:	e050      	b.n	72be <__mdiff+0xc8>
    721c:	2800      	cmp	r0, #0
    721e:	db01      	blt.n	7224 <__mdiff+0x2e>
    7220:	2600      	movs	r6, #0
    7222:	e003      	b.n	722c <__mdiff+0x36>
    7224:	1c2b      	adds	r3, r5, #0
    7226:	2601      	movs	r6, #1
    7228:	1c25      	adds	r5, r4, #0
    722a:	1c1c      	adds	r4, r3, #0
    722c:	6869      	ldr	r1, [r5, #4]
    722e:	1c38      	adds	r0, r7, #0
    7230:	f7ff fd72 	bl	6d18 <_Balloc>
    7234:	692a      	ldr	r2, [r5, #16]
    7236:	1c2b      	adds	r3, r5, #0
    7238:	3314      	adds	r3, #20
    723a:	0091      	lsls	r1, r2, #2
    723c:	1859      	adds	r1, r3, r1
    723e:	9102      	str	r1, [sp, #8]
    7240:	6921      	ldr	r1, [r4, #16]
    7242:	1c25      	adds	r5, r4, #0
    7244:	3514      	adds	r5, #20
    7246:	0089      	lsls	r1, r1, #2
    7248:	1869      	adds	r1, r5, r1
    724a:	1c04      	adds	r4, r0, #0
    724c:	9103      	str	r1, [sp, #12]
    724e:	60c6      	str	r6, [r0, #12]
    7250:	3414      	adds	r4, #20
    7252:	2100      	movs	r1, #0
    7254:	cb40      	ldmia	r3!, {r6}
    7256:	cd80      	ldmia	r5!, {r7}
    7258:	46b4      	mov	ip, r6
    725a:	b2b6      	uxth	r6, r6
    725c:	1871      	adds	r1, r6, r1
    725e:	b2be      	uxth	r6, r7
    7260:	1b8e      	subs	r6, r1, r6
    7262:	4661      	mov	r1, ip
    7264:	9601      	str	r6, [sp, #4]
    7266:	0c3f      	lsrs	r7, r7, #16
    7268:	0c0e      	lsrs	r6, r1, #16
    726a:	1bf7      	subs	r7, r6, r7
    726c:	9e01      	ldr	r6, [sp, #4]
    726e:	3404      	adds	r4, #4
    7270:	1431      	asrs	r1, r6, #16
    7272:	187f      	adds	r7, r7, r1
    7274:	1439      	asrs	r1, r7, #16
    7276:	043f      	lsls	r7, r7, #16
    7278:	9700      	str	r7, [sp, #0]
    727a:	9f01      	ldr	r7, [sp, #4]
    727c:	1f26      	subs	r6, r4, #4
    727e:	46b4      	mov	ip, r6
    7280:	b2be      	uxth	r6, r7
    7282:	9f00      	ldr	r7, [sp, #0]
    7284:	4337      	orrs	r7, r6
    7286:	4666      	mov	r6, ip
    7288:	6037      	str	r7, [r6, #0]
    728a:	9f03      	ldr	r7, [sp, #12]
    728c:	42bd      	cmp	r5, r7
    728e:	d3e1      	bcc.n	7254 <__mdiff+0x5e>
    7290:	9e02      	ldr	r6, [sp, #8]
    7292:	1c25      	adds	r5, r4, #0
    7294:	42b3      	cmp	r3, r6
    7296:	d20b      	bcs.n	72b0 <__mdiff+0xba>
    7298:	cb80      	ldmia	r3!, {r7}
    729a:	b2bd      	uxth	r5, r7
    729c:	186d      	adds	r5, r5, r1
    729e:	142e      	asrs	r6, r5, #16
    72a0:	0c3f      	lsrs	r7, r7, #16
    72a2:	19f6      	adds	r6, r6, r7
    72a4:	1431      	asrs	r1, r6, #16
    72a6:	b2ad      	uxth	r5, r5
    72a8:	0436      	lsls	r6, r6, #16
    72aa:	4335      	orrs	r5, r6
    72ac:	c420      	stmia	r4!, {r5}
    72ae:	e7ef      	b.n	7290 <__mdiff+0x9a>
    72b0:	3d04      	subs	r5, #4
    72b2:	682f      	ldr	r7, [r5, #0]
    72b4:	2f00      	cmp	r7, #0
    72b6:	d101      	bne.n	72bc <__mdiff+0xc6>
    72b8:	3a01      	subs	r2, #1
    72ba:	e7f9      	b.n	72b0 <__mdiff+0xba>
    72bc:	6102      	str	r2, [r0, #16]
    72be:	b005      	add	sp, #20
    72c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000072c4 <__ulp>:
    72c4:	4b0e      	ldr	r3, [pc, #56]	; (7300 <__ulp+0x3c>)
    72c6:	4a0f      	ldr	r2, [pc, #60]	; (7304 <__ulp+0x40>)
    72c8:	400b      	ands	r3, r1
    72ca:	189b      	adds	r3, r3, r2
    72cc:	b510      	push	{r4, lr}
    72ce:	2b00      	cmp	r3, #0
    72d0:	dd01      	ble.n	72d6 <__ulp+0x12>
    72d2:	1c19      	adds	r1, r3, #0
    72d4:	e009      	b.n	72ea <__ulp+0x26>
    72d6:	425b      	negs	r3, r3
    72d8:	151b      	asrs	r3, r3, #20
    72da:	2000      	movs	r0, #0
    72dc:	2100      	movs	r1, #0
    72de:	2b13      	cmp	r3, #19
    72e0:	dc05      	bgt.n	72ee <__ulp+0x2a>
    72e2:	2280      	movs	r2, #128	; 0x80
    72e4:	0312      	lsls	r2, r2, #12
    72e6:	1c11      	adds	r1, r2, #0
    72e8:	4119      	asrs	r1, r3
    72ea:	2000      	movs	r0, #0
    72ec:	e006      	b.n	72fc <__ulp+0x38>
    72ee:	2201      	movs	r2, #1
    72f0:	2b32      	cmp	r3, #50	; 0x32
    72f2:	dc02      	bgt.n	72fa <__ulp+0x36>
    72f4:	2433      	movs	r4, #51	; 0x33
    72f6:	1ae3      	subs	r3, r4, r3
    72f8:	409a      	lsls	r2, r3
    72fa:	1c10      	adds	r0, r2, #0
    72fc:	bd10      	pop	{r4, pc}
    72fe:	46c0      	nop			; (mov r8, r8)
    7300:	7ff00000 	.word	0x7ff00000
    7304:	fcc00000 	.word	0xfcc00000

00007308 <__b2d>:
    7308:	6903      	ldr	r3, [r0, #16]
    730a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    730c:	1c06      	adds	r6, r0, #0
    730e:	3614      	adds	r6, #20
    7310:	009b      	lsls	r3, r3, #2
    7312:	18f3      	adds	r3, r6, r3
    7314:	1c1c      	adds	r4, r3, #0
    7316:	3c04      	subs	r4, #4
    7318:	6825      	ldr	r5, [r4, #0]
    731a:	1c0f      	adds	r7, r1, #0
    731c:	1c28      	adds	r0, r5, #0
    731e:	9301      	str	r3, [sp, #4]
    7320:	f7ff fdc9 	bl	6eb6 <__hi0bits>
    7324:	2320      	movs	r3, #32
    7326:	1a1b      	subs	r3, r3, r0
    7328:	603b      	str	r3, [r7, #0]
    732a:	491f      	ldr	r1, [pc, #124]	; (73a8 <__b2d+0xa0>)
    732c:	280a      	cmp	r0, #10
    732e:	dc13      	bgt.n	7358 <__b2d+0x50>
    7330:	230b      	movs	r3, #11
    7332:	1a1b      	subs	r3, r3, r0
    7334:	1c2f      	adds	r7, r5, #0
    7336:	40df      	lsrs	r7, r3
    7338:	469c      	mov	ip, r3
    733a:	1c0b      	adds	r3, r1, #0
    733c:	433b      	orrs	r3, r7
    733e:	2100      	movs	r1, #0
    7340:	42b4      	cmp	r4, r6
    7342:	d902      	bls.n	734a <__b2d+0x42>
    7344:	9901      	ldr	r1, [sp, #4]
    7346:	3908      	subs	r1, #8
    7348:	6809      	ldr	r1, [r1, #0]
    734a:	4664      	mov	r4, ip
    734c:	40e1      	lsrs	r1, r4
    734e:	3015      	adds	r0, #21
    7350:	4085      	lsls	r5, r0
    7352:	1c0a      	adds	r2, r1, #0
    7354:	432a      	orrs	r2, r5
    7356:	e022      	b.n	739e <__b2d+0x96>
    7358:	2700      	movs	r7, #0
    735a:	42b4      	cmp	r4, r6
    735c:	d902      	bls.n	7364 <__b2d+0x5c>
    735e:	9c01      	ldr	r4, [sp, #4]
    7360:	3c08      	subs	r4, #8
    7362:	6827      	ldr	r7, [r4, #0]
    7364:	230b      	movs	r3, #11
    7366:	425b      	negs	r3, r3
    7368:	181b      	adds	r3, r3, r0
    736a:	469c      	mov	ip, r3
    736c:	2b00      	cmp	r3, #0
    736e:	d013      	beq.n	7398 <__b2d+0x90>
    7370:	232b      	movs	r3, #43	; 0x2b
    7372:	1a18      	subs	r0, r3, r0
    7374:	4663      	mov	r3, ip
    7376:	409d      	lsls	r5, r3
    7378:	4329      	orrs	r1, r5
    737a:	1c3d      	adds	r5, r7, #0
    737c:	1c0b      	adds	r3, r1, #0
    737e:	40c5      	lsrs	r5, r0
    7380:	432b      	orrs	r3, r5
    7382:	2100      	movs	r1, #0
    7384:	42b4      	cmp	r4, r6
    7386:	d901      	bls.n	738c <__b2d+0x84>
    7388:	3c04      	subs	r4, #4
    738a:	6821      	ldr	r1, [r4, #0]
    738c:	40c1      	lsrs	r1, r0
    738e:	4664      	mov	r4, ip
    7390:	40a7      	lsls	r7, r4
    7392:	1c0a      	adds	r2, r1, #0
    7394:	433a      	orrs	r2, r7
    7396:	e002      	b.n	739e <__b2d+0x96>
    7398:	1c0b      	adds	r3, r1, #0
    739a:	432b      	orrs	r3, r5
    739c:	1c3a      	adds	r2, r7, #0
    739e:	1c10      	adds	r0, r2, #0
    73a0:	1c19      	adds	r1, r3, #0
    73a2:	b003      	add	sp, #12
    73a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73a6:	46c0      	nop			; (mov r8, r8)
    73a8:	3ff00000 	.word	0x3ff00000

000073ac <__d2b>:
    73ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    73ae:	2101      	movs	r1, #1
    73b0:	1c1d      	adds	r5, r3, #0
    73b2:	1c14      	adds	r4, r2, #0
    73b4:	f7ff fcb0 	bl	6d18 <_Balloc>
    73b8:	006f      	lsls	r7, r5, #1
    73ba:	032b      	lsls	r3, r5, #12
    73bc:	1c06      	adds	r6, r0, #0
    73be:	0b1b      	lsrs	r3, r3, #12
    73c0:	0d7f      	lsrs	r7, r7, #21
    73c2:	d002      	beq.n	73ca <__d2b+0x1e>
    73c4:	2280      	movs	r2, #128	; 0x80
    73c6:	0352      	lsls	r2, r2, #13
    73c8:	4313      	orrs	r3, r2
    73ca:	9301      	str	r3, [sp, #4]
    73cc:	2c00      	cmp	r4, #0
    73ce:	d019      	beq.n	7404 <__d2b+0x58>
    73d0:	4668      	mov	r0, sp
    73d2:	9400      	str	r4, [sp, #0]
    73d4:	f7ff fd8b 	bl	6eee <__lo0bits>
    73d8:	9a00      	ldr	r2, [sp, #0]
    73da:	2800      	cmp	r0, #0
    73dc:	d009      	beq.n	73f2 <__d2b+0x46>
    73de:	9b01      	ldr	r3, [sp, #4]
    73e0:	2120      	movs	r1, #32
    73e2:	1c1c      	adds	r4, r3, #0
    73e4:	1a09      	subs	r1, r1, r0
    73e6:	408c      	lsls	r4, r1
    73e8:	4322      	orrs	r2, r4
    73ea:	40c3      	lsrs	r3, r0
    73ec:	6172      	str	r2, [r6, #20]
    73ee:	9301      	str	r3, [sp, #4]
    73f0:	e000      	b.n	73f4 <__d2b+0x48>
    73f2:	6172      	str	r2, [r6, #20]
    73f4:	9c01      	ldr	r4, [sp, #4]
    73f6:	61b4      	str	r4, [r6, #24]
    73f8:	4263      	negs	r3, r4
    73fa:	4163      	adcs	r3, r4
    73fc:	2402      	movs	r4, #2
    73fe:	1ae4      	subs	r4, r4, r3
    7400:	6134      	str	r4, [r6, #16]
    7402:	e007      	b.n	7414 <__d2b+0x68>
    7404:	a801      	add	r0, sp, #4
    7406:	f7ff fd72 	bl	6eee <__lo0bits>
    740a:	9901      	ldr	r1, [sp, #4]
    740c:	2401      	movs	r4, #1
    740e:	6171      	str	r1, [r6, #20]
    7410:	6134      	str	r4, [r6, #16]
    7412:	3020      	adds	r0, #32
    7414:	2f00      	cmp	r7, #0
    7416:	d009      	beq.n	742c <__d2b+0x80>
    7418:	4a0d      	ldr	r2, [pc, #52]	; (7450 <__d2b+0xa4>)
    741a:	9c08      	ldr	r4, [sp, #32]
    741c:	18bf      	adds	r7, r7, r2
    741e:	183f      	adds	r7, r7, r0
    7420:	6027      	str	r7, [r4, #0]
    7422:	2335      	movs	r3, #53	; 0x35
    7424:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7426:	1a18      	subs	r0, r3, r0
    7428:	6020      	str	r0, [r4, #0]
    742a:	e00e      	b.n	744a <__d2b+0x9e>
    742c:	4909      	ldr	r1, [pc, #36]	; (7454 <__d2b+0xa8>)
    742e:	9a08      	ldr	r2, [sp, #32]
    7430:	1840      	adds	r0, r0, r1
    7432:	4909      	ldr	r1, [pc, #36]	; (7458 <__d2b+0xac>)
    7434:	6010      	str	r0, [r2, #0]
    7436:	1863      	adds	r3, r4, r1
    7438:	009b      	lsls	r3, r3, #2
    743a:	18f3      	adds	r3, r6, r3
    743c:	6958      	ldr	r0, [r3, #20]
    743e:	f7ff fd3a 	bl	6eb6 <__hi0bits>
    7442:	0164      	lsls	r4, r4, #5
    7444:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7446:	1a24      	subs	r4, r4, r0
    7448:	6014      	str	r4, [r2, #0]
    744a:	1c30      	adds	r0, r6, #0
    744c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    744e:	46c0      	nop			; (mov r8, r8)
    7450:	fffffbcd 	.word	0xfffffbcd
    7454:	fffffbce 	.word	0xfffffbce
    7458:	3fffffff 	.word	0x3fffffff

0000745c <__ratio>:
    745c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    745e:	1c0e      	adds	r6, r1, #0
    7460:	4669      	mov	r1, sp
    7462:	1c07      	adds	r7, r0, #0
    7464:	f7ff ff50 	bl	7308 <__b2d>
    7468:	1c04      	adds	r4, r0, #0
    746a:	1c0d      	adds	r5, r1, #0
    746c:	1c30      	adds	r0, r6, #0
    746e:	a901      	add	r1, sp, #4
    7470:	f7ff ff4a 	bl	7308 <__b2d>
    7474:	1c02      	adds	r2, r0, #0
    7476:	1c0b      	adds	r3, r1, #0
    7478:	9800      	ldr	r0, [sp, #0]
    747a:	9901      	ldr	r1, [sp, #4]
    747c:	693f      	ldr	r7, [r7, #16]
    747e:	1a40      	subs	r0, r0, r1
    7480:	6931      	ldr	r1, [r6, #16]
    7482:	4684      	mov	ip, r0
    7484:	1a79      	subs	r1, r7, r1
    7486:	0149      	lsls	r1, r1, #5
    7488:	4461      	add	r1, ip
    748a:	2900      	cmp	r1, #0
    748c:	dd02      	ble.n	7494 <__ratio+0x38>
    748e:	0509      	lsls	r1, r1, #20
    7490:	194d      	adds	r5, r1, r5
    7492:	e001      	b.n	7498 <__ratio+0x3c>
    7494:	0509      	lsls	r1, r1, #20
    7496:	1a5b      	subs	r3, r3, r1
    7498:	1c20      	adds	r0, r4, #0
    749a:	1c29      	adds	r1, r5, #0
    749c:	f000 fe82 	bl	81a4 <__aeabi_ddiv>
    74a0:	b003      	add	sp, #12
    74a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000074a4 <__copybits>:
    74a4:	3901      	subs	r1, #1
    74a6:	b510      	push	{r4, lr}
    74a8:	1c13      	adds	r3, r2, #0
    74aa:	1149      	asrs	r1, r1, #5
    74ac:	6912      	ldr	r2, [r2, #16]
    74ae:	3101      	adds	r1, #1
    74b0:	0089      	lsls	r1, r1, #2
    74b2:	3314      	adds	r3, #20
    74b4:	0092      	lsls	r2, r2, #2
    74b6:	1841      	adds	r1, r0, r1
    74b8:	189a      	adds	r2, r3, r2
    74ba:	4293      	cmp	r3, r2
    74bc:	d202      	bcs.n	74c4 <__copybits+0x20>
    74be:	cb10      	ldmia	r3!, {r4}
    74c0:	c010      	stmia	r0!, {r4}
    74c2:	e7fa      	b.n	74ba <__copybits+0x16>
    74c4:	4288      	cmp	r0, r1
    74c6:	d202      	bcs.n	74ce <__copybits+0x2a>
    74c8:	2300      	movs	r3, #0
    74ca:	c008      	stmia	r0!, {r3}
    74cc:	e7fa      	b.n	74c4 <__copybits+0x20>
    74ce:	bd10      	pop	{r4, pc}

000074d0 <__any_on>:
    74d0:	1c02      	adds	r2, r0, #0
    74d2:	6900      	ldr	r0, [r0, #16]
    74d4:	b510      	push	{r4, lr}
    74d6:	3214      	adds	r2, #20
    74d8:	114b      	asrs	r3, r1, #5
    74da:	4283      	cmp	r3, r0
    74dc:	dc0d      	bgt.n	74fa <__any_on+0x2a>
    74de:	da0d      	bge.n	74fc <__any_on+0x2c>
    74e0:	201f      	movs	r0, #31
    74e2:	4001      	ands	r1, r0
    74e4:	d00a      	beq.n	74fc <__any_on+0x2c>
    74e6:	0098      	lsls	r0, r3, #2
    74e8:	5884      	ldr	r4, [r0, r2]
    74ea:	1c20      	adds	r0, r4, #0
    74ec:	40c8      	lsrs	r0, r1
    74ee:	4088      	lsls	r0, r1
    74f0:	1c01      	adds	r1, r0, #0
    74f2:	2001      	movs	r0, #1
    74f4:	42a1      	cmp	r1, r4
    74f6:	d10c      	bne.n	7512 <__any_on+0x42>
    74f8:	e000      	b.n	74fc <__any_on+0x2c>
    74fa:	1c03      	adds	r3, r0, #0
    74fc:	009b      	lsls	r3, r3, #2
    74fe:	18d3      	adds	r3, r2, r3
    7500:	4293      	cmp	r3, r2
    7502:	d905      	bls.n	7510 <__any_on+0x40>
    7504:	3b04      	subs	r3, #4
    7506:	6819      	ldr	r1, [r3, #0]
    7508:	2900      	cmp	r1, #0
    750a:	d0f9      	beq.n	7500 <__any_on+0x30>
    750c:	2001      	movs	r0, #1
    750e:	e000      	b.n	7512 <__any_on+0x42>
    7510:	2000      	movs	r0, #0
    7512:	bd10      	pop	{r4, pc}

00007514 <_calloc_r>:
    7514:	b538      	push	{r3, r4, r5, lr}
    7516:	1c15      	adds	r5, r2, #0
    7518:	434d      	muls	r5, r1
    751a:	1c29      	adds	r1, r5, #0
    751c:	f000 f850 	bl	75c0 <_malloc_r>
    7520:	1e04      	subs	r4, r0, #0
    7522:	d003      	beq.n	752c <_calloc_r+0x18>
    7524:	2100      	movs	r1, #0
    7526:	1c2a      	adds	r2, r5, #0
    7528:	f7fc f8d9 	bl	36de <memset>
    752c:	1c20      	adds	r0, r4, #0
    752e:	bd38      	pop	{r3, r4, r5, pc}

00007530 <_free_r>:
    7530:	b530      	push	{r4, r5, lr}
    7532:	2900      	cmp	r1, #0
    7534:	d040      	beq.n	75b8 <_free_r+0x88>
    7536:	3904      	subs	r1, #4
    7538:	680b      	ldr	r3, [r1, #0]
    753a:	2b00      	cmp	r3, #0
    753c:	da00      	bge.n	7540 <_free_r+0x10>
    753e:	18c9      	adds	r1, r1, r3
    7540:	4a1e      	ldr	r2, [pc, #120]	; (75bc <_free_r+0x8c>)
    7542:	6813      	ldr	r3, [r2, #0]
    7544:	1c14      	adds	r4, r2, #0
    7546:	2b00      	cmp	r3, #0
    7548:	d102      	bne.n	7550 <_free_r+0x20>
    754a:	604b      	str	r3, [r1, #4]
    754c:	6011      	str	r1, [r2, #0]
    754e:	e033      	b.n	75b8 <_free_r+0x88>
    7550:	4299      	cmp	r1, r3
    7552:	d20f      	bcs.n	7574 <_free_r+0x44>
    7554:	6808      	ldr	r0, [r1, #0]
    7556:	180a      	adds	r2, r1, r0
    7558:	429a      	cmp	r2, r3
    755a:	d105      	bne.n	7568 <_free_r+0x38>
    755c:	6813      	ldr	r3, [r2, #0]
    755e:	6852      	ldr	r2, [r2, #4]
    7560:	18c0      	adds	r0, r0, r3
    7562:	6008      	str	r0, [r1, #0]
    7564:	604a      	str	r2, [r1, #4]
    7566:	e000      	b.n	756a <_free_r+0x3a>
    7568:	604b      	str	r3, [r1, #4]
    756a:	6021      	str	r1, [r4, #0]
    756c:	e024      	b.n	75b8 <_free_r+0x88>
    756e:	428a      	cmp	r2, r1
    7570:	d803      	bhi.n	757a <_free_r+0x4a>
    7572:	1c13      	adds	r3, r2, #0
    7574:	685a      	ldr	r2, [r3, #4]
    7576:	2a00      	cmp	r2, #0
    7578:	d1f9      	bne.n	756e <_free_r+0x3e>
    757a:	681d      	ldr	r5, [r3, #0]
    757c:	195c      	adds	r4, r3, r5
    757e:	428c      	cmp	r4, r1
    7580:	d10b      	bne.n	759a <_free_r+0x6a>
    7582:	6809      	ldr	r1, [r1, #0]
    7584:	1869      	adds	r1, r5, r1
    7586:	1858      	adds	r0, r3, r1
    7588:	6019      	str	r1, [r3, #0]
    758a:	4290      	cmp	r0, r2
    758c:	d114      	bne.n	75b8 <_free_r+0x88>
    758e:	6814      	ldr	r4, [r2, #0]
    7590:	6852      	ldr	r2, [r2, #4]
    7592:	1909      	adds	r1, r1, r4
    7594:	6019      	str	r1, [r3, #0]
    7596:	605a      	str	r2, [r3, #4]
    7598:	e00e      	b.n	75b8 <_free_r+0x88>
    759a:	428c      	cmp	r4, r1
    759c:	d902      	bls.n	75a4 <_free_r+0x74>
    759e:	230c      	movs	r3, #12
    75a0:	6003      	str	r3, [r0, #0]
    75a2:	e009      	b.n	75b8 <_free_r+0x88>
    75a4:	6808      	ldr	r0, [r1, #0]
    75a6:	180c      	adds	r4, r1, r0
    75a8:	4294      	cmp	r4, r2
    75aa:	d103      	bne.n	75b4 <_free_r+0x84>
    75ac:	6814      	ldr	r4, [r2, #0]
    75ae:	6852      	ldr	r2, [r2, #4]
    75b0:	1900      	adds	r0, r0, r4
    75b2:	6008      	str	r0, [r1, #0]
    75b4:	604a      	str	r2, [r1, #4]
    75b6:	6059      	str	r1, [r3, #4]
    75b8:	bd30      	pop	{r4, r5, pc}
    75ba:	46c0      	nop			; (mov r8, r8)
    75bc:	2000020c 	.word	0x2000020c

000075c0 <_malloc_r>:
    75c0:	b570      	push	{r4, r5, r6, lr}
    75c2:	2303      	movs	r3, #3
    75c4:	1ccd      	adds	r5, r1, #3
    75c6:	439d      	bics	r5, r3
    75c8:	3508      	adds	r5, #8
    75ca:	1c06      	adds	r6, r0, #0
    75cc:	2d0c      	cmp	r5, #12
    75ce:	d201      	bcs.n	75d4 <_malloc_r+0x14>
    75d0:	250c      	movs	r5, #12
    75d2:	e001      	b.n	75d8 <_malloc_r+0x18>
    75d4:	2d00      	cmp	r5, #0
    75d6:	db3f      	blt.n	7658 <_malloc_r+0x98>
    75d8:	428d      	cmp	r5, r1
    75da:	d33d      	bcc.n	7658 <_malloc_r+0x98>
    75dc:	4b20      	ldr	r3, [pc, #128]	; (7660 <_malloc_r+0xa0>)
    75de:	681c      	ldr	r4, [r3, #0]
    75e0:	1c1a      	adds	r2, r3, #0
    75e2:	1c21      	adds	r1, r4, #0
    75e4:	2900      	cmp	r1, #0
    75e6:	d013      	beq.n	7610 <_malloc_r+0x50>
    75e8:	6808      	ldr	r0, [r1, #0]
    75ea:	1b43      	subs	r3, r0, r5
    75ec:	d40d      	bmi.n	760a <_malloc_r+0x4a>
    75ee:	2b0b      	cmp	r3, #11
    75f0:	d902      	bls.n	75f8 <_malloc_r+0x38>
    75f2:	600b      	str	r3, [r1, #0]
    75f4:	18cc      	adds	r4, r1, r3
    75f6:	e01e      	b.n	7636 <_malloc_r+0x76>
    75f8:	428c      	cmp	r4, r1
    75fa:	d102      	bne.n	7602 <_malloc_r+0x42>
    75fc:	6863      	ldr	r3, [r4, #4]
    75fe:	6013      	str	r3, [r2, #0]
    7600:	e01a      	b.n	7638 <_malloc_r+0x78>
    7602:	6848      	ldr	r0, [r1, #4]
    7604:	6060      	str	r0, [r4, #4]
    7606:	1c0c      	adds	r4, r1, #0
    7608:	e016      	b.n	7638 <_malloc_r+0x78>
    760a:	1c0c      	adds	r4, r1, #0
    760c:	6849      	ldr	r1, [r1, #4]
    760e:	e7e9      	b.n	75e4 <_malloc_r+0x24>
    7610:	4c14      	ldr	r4, [pc, #80]	; (7664 <_malloc_r+0xa4>)
    7612:	6820      	ldr	r0, [r4, #0]
    7614:	2800      	cmp	r0, #0
    7616:	d103      	bne.n	7620 <_malloc_r+0x60>
    7618:	1c30      	adds	r0, r6, #0
    761a:	f000 f875 	bl	7708 <_sbrk_r>
    761e:	6020      	str	r0, [r4, #0]
    7620:	1c30      	adds	r0, r6, #0
    7622:	1c29      	adds	r1, r5, #0
    7624:	f000 f870 	bl	7708 <_sbrk_r>
    7628:	1c43      	adds	r3, r0, #1
    762a:	d015      	beq.n	7658 <_malloc_r+0x98>
    762c:	1cc4      	adds	r4, r0, #3
    762e:	2303      	movs	r3, #3
    7630:	439c      	bics	r4, r3
    7632:	4284      	cmp	r4, r0
    7634:	d10a      	bne.n	764c <_malloc_r+0x8c>
    7636:	6025      	str	r5, [r4, #0]
    7638:	1c20      	adds	r0, r4, #0
    763a:	300b      	adds	r0, #11
    763c:	2207      	movs	r2, #7
    763e:	1d23      	adds	r3, r4, #4
    7640:	4390      	bics	r0, r2
    7642:	1ac3      	subs	r3, r0, r3
    7644:	d00b      	beq.n	765e <_malloc_r+0x9e>
    7646:	425a      	negs	r2, r3
    7648:	50e2      	str	r2, [r4, r3]
    764a:	e008      	b.n	765e <_malloc_r+0x9e>
    764c:	1a21      	subs	r1, r4, r0
    764e:	1c30      	adds	r0, r6, #0
    7650:	f000 f85a 	bl	7708 <_sbrk_r>
    7654:	3001      	adds	r0, #1
    7656:	d1ee      	bne.n	7636 <_malloc_r+0x76>
    7658:	230c      	movs	r3, #12
    765a:	6033      	str	r3, [r6, #0]
    765c:	2000      	movs	r0, #0
    765e:	bd70      	pop	{r4, r5, r6, pc}
    7660:	2000020c 	.word	0x2000020c
    7664:	20000208 	.word	0x20000208

00007668 <_realloc_r>:
    7668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    766a:	1c06      	adds	r6, r0, #0
    766c:	1c0c      	adds	r4, r1, #0
    766e:	1c15      	adds	r5, r2, #0
    7670:	2900      	cmp	r1, #0
    7672:	d104      	bne.n	767e <_realloc_r+0x16>
    7674:	1c11      	adds	r1, r2, #0
    7676:	f7ff ffa3 	bl	75c0 <_malloc_r>
    767a:	1c04      	adds	r4, r0, #0
    767c:	e018      	b.n	76b0 <_realloc_r+0x48>
    767e:	2a00      	cmp	r2, #0
    7680:	d103      	bne.n	768a <_realloc_r+0x22>
    7682:	f7ff ff55 	bl	7530 <_free_r>
    7686:	1c2c      	adds	r4, r5, #0
    7688:	e012      	b.n	76b0 <_realloc_r+0x48>
    768a:	f000 f90f 	bl	78ac <_malloc_usable_size_r>
    768e:	42a8      	cmp	r0, r5
    7690:	d20e      	bcs.n	76b0 <_realloc_r+0x48>
    7692:	1c30      	adds	r0, r6, #0
    7694:	1c29      	adds	r1, r5, #0
    7696:	f7ff ff93 	bl	75c0 <_malloc_r>
    769a:	1e07      	subs	r7, r0, #0
    769c:	d007      	beq.n	76ae <_realloc_r+0x46>
    769e:	1c21      	adds	r1, r4, #0
    76a0:	1c2a      	adds	r2, r5, #0
    76a2:	f7fc f813 	bl	36cc <memcpy>
    76a6:	1c30      	adds	r0, r6, #0
    76a8:	1c21      	adds	r1, r4, #0
    76aa:	f7ff ff41 	bl	7530 <_free_r>
    76ae:	1c3c      	adds	r4, r7, #0
    76b0:	1c20      	adds	r0, r4, #0
    76b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000076b4 <__fpclassifyd>:
    76b4:	b530      	push	{r4, r5, lr}
    76b6:	1c0b      	adds	r3, r1, #0
    76b8:	1c04      	adds	r4, r0, #0
    76ba:	1c02      	adds	r2, r0, #0
    76bc:	431c      	orrs	r4, r3
    76be:	2002      	movs	r0, #2
    76c0:	2c00      	cmp	r4, #0
    76c2:	d017      	beq.n	76f4 <__fpclassifyd+0x40>
    76c4:	2480      	movs	r4, #128	; 0x80
    76c6:	0624      	lsls	r4, r4, #24
    76c8:	42a3      	cmp	r3, r4
    76ca:	d101      	bne.n	76d0 <__fpclassifyd+0x1c>
    76cc:	2a00      	cmp	r2, #0
    76ce:	d011      	beq.n	76f4 <__fpclassifyd+0x40>
    76d0:	4809      	ldr	r0, [pc, #36]	; (76f8 <__fpclassifyd+0x44>)
    76d2:	0059      	lsls	r1, r3, #1
    76d4:	0849      	lsrs	r1, r1, #1
    76d6:	4c09      	ldr	r4, [pc, #36]	; (76fc <__fpclassifyd+0x48>)
    76d8:	180d      	adds	r5, r1, r0
    76da:	2004      	movs	r0, #4
    76dc:	42a5      	cmp	r5, r4
    76de:	d909      	bls.n	76f4 <__fpclassifyd+0x40>
    76e0:	4c07      	ldr	r4, [pc, #28]	; (7700 <__fpclassifyd+0x4c>)
    76e2:	2003      	movs	r0, #3
    76e4:	42a1      	cmp	r1, r4
    76e6:	d905      	bls.n	76f4 <__fpclassifyd+0x40>
    76e8:	4c06      	ldr	r4, [pc, #24]	; (7704 <__fpclassifyd+0x50>)
    76ea:	2000      	movs	r0, #0
    76ec:	42a1      	cmp	r1, r4
    76ee:	d101      	bne.n	76f4 <__fpclassifyd+0x40>
    76f0:	4250      	negs	r0, r2
    76f2:	4150      	adcs	r0, r2
    76f4:	bd30      	pop	{r4, r5, pc}
    76f6:	46c0      	nop			; (mov r8, r8)
    76f8:	fff00000 	.word	0xfff00000
    76fc:	7fdfffff 	.word	0x7fdfffff
    7700:	000fffff 	.word	0x000fffff
    7704:	7ff00000 	.word	0x7ff00000

00007708 <_sbrk_r>:
    7708:	b538      	push	{r3, r4, r5, lr}
    770a:	4c07      	ldr	r4, [pc, #28]	; (7728 <_sbrk_r+0x20>)
    770c:	2300      	movs	r3, #0
    770e:	1c05      	adds	r5, r0, #0
    7710:	1c08      	adds	r0, r1, #0
    7712:	6023      	str	r3, [r4, #0]
    7714:	f7fb fe82 	bl	341c <_sbrk>
    7718:	1c43      	adds	r3, r0, #1
    771a:	d103      	bne.n	7724 <_sbrk_r+0x1c>
    771c:	6823      	ldr	r3, [r4, #0]
    771e:	2b00      	cmp	r3, #0
    7720:	d000      	beq.n	7724 <_sbrk_r+0x1c>
    7722:	602b      	str	r3, [r5, #0]
    7724:	bd38      	pop	{r3, r4, r5, pc}
    7726:	46c0      	nop			; (mov r8, r8)
    7728:	20002414 	.word	0x20002414

0000772c <__sread>:
    772c:	b538      	push	{r3, r4, r5, lr}
    772e:	1c0c      	adds	r4, r1, #0
    7730:	250e      	movs	r5, #14
    7732:	5f49      	ldrsh	r1, [r1, r5]
    7734:	f000 f8c4 	bl	78c0 <_read_r>
    7738:	2800      	cmp	r0, #0
    773a:	db03      	blt.n	7744 <__sread+0x18>
    773c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    773e:	1813      	adds	r3, r2, r0
    7740:	6563      	str	r3, [r4, #84]	; 0x54
    7742:	e003      	b.n	774c <__sread+0x20>
    7744:	89a2      	ldrh	r2, [r4, #12]
    7746:	4b02      	ldr	r3, [pc, #8]	; (7750 <__sread+0x24>)
    7748:	4013      	ands	r3, r2
    774a:	81a3      	strh	r3, [r4, #12]
    774c:	bd38      	pop	{r3, r4, r5, pc}
    774e:	46c0      	nop			; (mov r8, r8)
    7750:	ffffefff 	.word	0xffffefff

00007754 <__swrite>:
    7754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7756:	1c1e      	adds	r6, r3, #0
    7758:	898b      	ldrh	r3, [r1, #12]
    775a:	1c05      	adds	r5, r0, #0
    775c:	1c0c      	adds	r4, r1, #0
    775e:	1c17      	adds	r7, r2, #0
    7760:	05da      	lsls	r2, r3, #23
    7762:	d505      	bpl.n	7770 <__swrite+0x1c>
    7764:	230e      	movs	r3, #14
    7766:	5ec9      	ldrsh	r1, [r1, r3]
    7768:	2200      	movs	r2, #0
    776a:	2302      	movs	r3, #2
    776c:	f000 f88a 	bl	7884 <_lseek_r>
    7770:	89a2      	ldrh	r2, [r4, #12]
    7772:	4b05      	ldr	r3, [pc, #20]	; (7788 <__swrite+0x34>)
    7774:	1c28      	adds	r0, r5, #0
    7776:	4013      	ands	r3, r2
    7778:	81a3      	strh	r3, [r4, #12]
    777a:	220e      	movs	r2, #14
    777c:	5ea1      	ldrsh	r1, [r4, r2]
    777e:	1c33      	adds	r3, r6, #0
    7780:	1c3a      	adds	r2, r7, #0
    7782:	f000 f835 	bl	77f0 <_write_r>
    7786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7788:	ffffefff 	.word	0xffffefff

0000778c <__sseek>:
    778c:	b538      	push	{r3, r4, r5, lr}
    778e:	1c0c      	adds	r4, r1, #0
    7790:	250e      	movs	r5, #14
    7792:	5f49      	ldrsh	r1, [r1, r5]
    7794:	f000 f876 	bl	7884 <_lseek_r>
    7798:	89a3      	ldrh	r3, [r4, #12]
    779a:	1c42      	adds	r2, r0, #1
    779c:	d103      	bne.n	77a6 <__sseek+0x1a>
    779e:	4a05      	ldr	r2, [pc, #20]	; (77b4 <__sseek+0x28>)
    77a0:	4013      	ands	r3, r2
    77a2:	81a3      	strh	r3, [r4, #12]
    77a4:	e004      	b.n	77b0 <__sseek+0x24>
    77a6:	2280      	movs	r2, #128	; 0x80
    77a8:	0152      	lsls	r2, r2, #5
    77aa:	4313      	orrs	r3, r2
    77ac:	81a3      	strh	r3, [r4, #12]
    77ae:	6560      	str	r0, [r4, #84]	; 0x54
    77b0:	bd38      	pop	{r3, r4, r5, pc}
    77b2:	46c0      	nop			; (mov r8, r8)
    77b4:	ffffefff 	.word	0xffffefff

000077b8 <__sclose>:
    77b8:	b508      	push	{r3, lr}
    77ba:	230e      	movs	r3, #14
    77bc:	5ec9      	ldrsh	r1, [r1, r3]
    77be:	f000 f82b 	bl	7818 <_close_r>
    77c2:	bd08      	pop	{r3, pc}

000077c4 <strncmp>:
    77c4:	1c03      	adds	r3, r0, #0
    77c6:	2000      	movs	r0, #0
    77c8:	b510      	push	{r4, lr}
    77ca:	4282      	cmp	r2, r0
    77cc:	d00f      	beq.n	77ee <strncmp+0x2a>
    77ce:	781c      	ldrb	r4, [r3, #0]
    77d0:	7808      	ldrb	r0, [r1, #0]
    77d2:	42a0      	cmp	r0, r4
    77d4:	d101      	bne.n	77da <strncmp+0x16>
    77d6:	2a01      	cmp	r2, #1
    77d8:	d103      	bne.n	77e2 <strncmp+0x1e>
    77da:	7818      	ldrb	r0, [r3, #0]
    77dc:	780b      	ldrb	r3, [r1, #0]
    77de:	1ac0      	subs	r0, r0, r3
    77e0:	e005      	b.n	77ee <strncmp+0x2a>
    77e2:	3a01      	subs	r2, #1
    77e4:	2800      	cmp	r0, #0
    77e6:	d0f8      	beq.n	77da <strncmp+0x16>
    77e8:	3301      	adds	r3, #1
    77ea:	3101      	adds	r1, #1
    77ec:	e7ef      	b.n	77ce <strncmp+0xa>
    77ee:	bd10      	pop	{r4, pc}

000077f0 <_write_r>:
    77f0:	b538      	push	{r3, r4, r5, lr}
    77f2:	4c08      	ldr	r4, [pc, #32]	; (7814 <_write_r+0x24>)
    77f4:	1c05      	adds	r5, r0, #0
    77f6:	2000      	movs	r0, #0
    77f8:	6020      	str	r0, [r4, #0]
    77fa:	1c08      	adds	r0, r1, #0
    77fc:	1c11      	adds	r1, r2, #0
    77fe:	1c1a      	adds	r2, r3, #0
    7800:	f7f9 f912 	bl	a28 <_write>
    7804:	1c43      	adds	r3, r0, #1
    7806:	d103      	bne.n	7810 <_write_r+0x20>
    7808:	6823      	ldr	r3, [r4, #0]
    780a:	2b00      	cmp	r3, #0
    780c:	d000      	beq.n	7810 <_write_r+0x20>
    780e:	602b      	str	r3, [r5, #0]
    7810:	bd38      	pop	{r3, r4, r5, pc}
    7812:	46c0      	nop			; (mov r8, r8)
    7814:	20002414 	.word	0x20002414

00007818 <_close_r>:
    7818:	b538      	push	{r3, r4, r5, lr}
    781a:	4c07      	ldr	r4, [pc, #28]	; (7838 <_close_r+0x20>)
    781c:	2300      	movs	r3, #0
    781e:	1c05      	adds	r5, r0, #0
    7820:	1c08      	adds	r0, r1, #0
    7822:	6023      	str	r3, [r4, #0]
    7824:	f7fb fe0c 	bl	3440 <_close>
    7828:	1c43      	adds	r3, r0, #1
    782a:	d103      	bne.n	7834 <_close_r+0x1c>
    782c:	6823      	ldr	r3, [r4, #0]
    782e:	2b00      	cmp	r3, #0
    7830:	d000      	beq.n	7834 <_close_r+0x1c>
    7832:	602b      	str	r3, [r5, #0]
    7834:	bd38      	pop	{r3, r4, r5, pc}
    7836:	46c0      	nop			; (mov r8, r8)
    7838:	20002414 	.word	0x20002414

0000783c <_fstat_r>:
    783c:	b538      	push	{r3, r4, r5, lr}
    783e:	4c07      	ldr	r4, [pc, #28]	; (785c <_fstat_r+0x20>)
    7840:	2300      	movs	r3, #0
    7842:	1c05      	adds	r5, r0, #0
    7844:	1c08      	adds	r0, r1, #0
    7846:	1c11      	adds	r1, r2, #0
    7848:	6023      	str	r3, [r4, #0]
    784a:	f7fb fdfd 	bl	3448 <_fstat>
    784e:	1c43      	adds	r3, r0, #1
    7850:	d103      	bne.n	785a <_fstat_r+0x1e>
    7852:	6823      	ldr	r3, [r4, #0]
    7854:	2b00      	cmp	r3, #0
    7856:	d000      	beq.n	785a <_fstat_r+0x1e>
    7858:	602b      	str	r3, [r5, #0]
    785a:	bd38      	pop	{r3, r4, r5, pc}
    785c:	20002414 	.word	0x20002414

00007860 <_isatty_r>:
    7860:	b538      	push	{r3, r4, r5, lr}
    7862:	4c07      	ldr	r4, [pc, #28]	; (7880 <_isatty_r+0x20>)
    7864:	2300      	movs	r3, #0
    7866:	1c05      	adds	r5, r0, #0
    7868:	1c08      	adds	r0, r1, #0
    786a:	6023      	str	r3, [r4, #0]
    786c:	f7fb fdf2 	bl	3454 <_isatty>
    7870:	1c43      	adds	r3, r0, #1
    7872:	d103      	bne.n	787c <_isatty_r+0x1c>
    7874:	6823      	ldr	r3, [r4, #0]
    7876:	2b00      	cmp	r3, #0
    7878:	d000      	beq.n	787c <_isatty_r+0x1c>
    787a:	602b      	str	r3, [r5, #0]
    787c:	bd38      	pop	{r3, r4, r5, pc}
    787e:	46c0      	nop			; (mov r8, r8)
    7880:	20002414 	.word	0x20002414

00007884 <_lseek_r>:
    7884:	b538      	push	{r3, r4, r5, lr}
    7886:	4c08      	ldr	r4, [pc, #32]	; (78a8 <_lseek_r+0x24>)
    7888:	1c05      	adds	r5, r0, #0
    788a:	2000      	movs	r0, #0
    788c:	6020      	str	r0, [r4, #0]
    788e:	1c08      	adds	r0, r1, #0
    7890:	1c11      	adds	r1, r2, #0
    7892:	1c1a      	adds	r2, r3, #0
    7894:	f7fb fde0 	bl	3458 <_lseek>
    7898:	1c43      	adds	r3, r0, #1
    789a:	d103      	bne.n	78a4 <_lseek_r+0x20>
    789c:	6823      	ldr	r3, [r4, #0]
    789e:	2b00      	cmp	r3, #0
    78a0:	d000      	beq.n	78a4 <_lseek_r+0x20>
    78a2:	602b      	str	r3, [r5, #0]
    78a4:	bd38      	pop	{r3, r4, r5, pc}
    78a6:	46c0      	nop			; (mov r8, r8)
    78a8:	20002414 	.word	0x20002414

000078ac <_malloc_usable_size_r>:
    78ac:	3904      	subs	r1, #4
    78ae:	680b      	ldr	r3, [r1, #0]
    78b0:	1f18      	subs	r0, r3, #4
    78b2:	2b00      	cmp	r3, #0
    78b4:	da02      	bge.n	78bc <_malloc_usable_size_r+0x10>
    78b6:	58c8      	ldr	r0, [r1, r3]
    78b8:	181b      	adds	r3, r3, r0
    78ba:	1f18      	subs	r0, r3, #4
    78bc:	4770      	bx	lr
	...

000078c0 <_read_r>:
    78c0:	b538      	push	{r3, r4, r5, lr}
    78c2:	4c08      	ldr	r4, [pc, #32]	; (78e4 <_read_r+0x24>)
    78c4:	1c05      	adds	r5, r0, #0
    78c6:	2000      	movs	r0, #0
    78c8:	6020      	str	r0, [r4, #0]
    78ca:	1c08      	adds	r0, r1, #0
    78cc:	1c11      	adds	r1, r2, #0
    78ce:	1c1a      	adds	r2, r3, #0
    78d0:	f7f9 f888 	bl	9e4 <_read>
    78d4:	1c43      	adds	r3, r0, #1
    78d6:	d103      	bne.n	78e0 <_read_r+0x20>
    78d8:	6823      	ldr	r3, [r4, #0]
    78da:	2b00      	cmp	r3, #0
    78dc:	d000      	beq.n	78e0 <_read_r+0x20>
    78de:	602b      	str	r3, [r5, #0]
    78e0:	bd38      	pop	{r3, r4, r5, pc}
    78e2:	46c0      	nop			; (mov r8, r8)
    78e4:	20002414 	.word	0x20002414

000078e8 <__gnu_thumb1_case_uqi>:
    78e8:	b402      	push	{r1}
    78ea:	4671      	mov	r1, lr
    78ec:	0849      	lsrs	r1, r1, #1
    78ee:	0049      	lsls	r1, r1, #1
    78f0:	5c09      	ldrb	r1, [r1, r0]
    78f2:	0049      	lsls	r1, r1, #1
    78f4:	448e      	add	lr, r1
    78f6:	bc02      	pop	{r1}
    78f8:	4770      	bx	lr
    78fa:	46c0      	nop			; (mov r8, r8)

000078fc <__aeabi_uidiv>:
    78fc:	2900      	cmp	r1, #0
    78fe:	d034      	beq.n	796a <.udivsi3_skip_div0_test+0x6a>

00007900 <.udivsi3_skip_div0_test>:
    7900:	2301      	movs	r3, #1
    7902:	2200      	movs	r2, #0
    7904:	b410      	push	{r4}
    7906:	4288      	cmp	r0, r1
    7908:	d32c      	bcc.n	7964 <.udivsi3_skip_div0_test+0x64>
    790a:	2401      	movs	r4, #1
    790c:	0724      	lsls	r4, r4, #28
    790e:	42a1      	cmp	r1, r4
    7910:	d204      	bcs.n	791c <.udivsi3_skip_div0_test+0x1c>
    7912:	4281      	cmp	r1, r0
    7914:	d202      	bcs.n	791c <.udivsi3_skip_div0_test+0x1c>
    7916:	0109      	lsls	r1, r1, #4
    7918:	011b      	lsls	r3, r3, #4
    791a:	e7f8      	b.n	790e <.udivsi3_skip_div0_test+0xe>
    791c:	00e4      	lsls	r4, r4, #3
    791e:	42a1      	cmp	r1, r4
    7920:	d204      	bcs.n	792c <.udivsi3_skip_div0_test+0x2c>
    7922:	4281      	cmp	r1, r0
    7924:	d202      	bcs.n	792c <.udivsi3_skip_div0_test+0x2c>
    7926:	0049      	lsls	r1, r1, #1
    7928:	005b      	lsls	r3, r3, #1
    792a:	e7f8      	b.n	791e <.udivsi3_skip_div0_test+0x1e>
    792c:	4288      	cmp	r0, r1
    792e:	d301      	bcc.n	7934 <.udivsi3_skip_div0_test+0x34>
    7930:	1a40      	subs	r0, r0, r1
    7932:	431a      	orrs	r2, r3
    7934:	084c      	lsrs	r4, r1, #1
    7936:	42a0      	cmp	r0, r4
    7938:	d302      	bcc.n	7940 <.udivsi3_skip_div0_test+0x40>
    793a:	1b00      	subs	r0, r0, r4
    793c:	085c      	lsrs	r4, r3, #1
    793e:	4322      	orrs	r2, r4
    7940:	088c      	lsrs	r4, r1, #2
    7942:	42a0      	cmp	r0, r4
    7944:	d302      	bcc.n	794c <.udivsi3_skip_div0_test+0x4c>
    7946:	1b00      	subs	r0, r0, r4
    7948:	089c      	lsrs	r4, r3, #2
    794a:	4322      	orrs	r2, r4
    794c:	08cc      	lsrs	r4, r1, #3
    794e:	42a0      	cmp	r0, r4
    7950:	d302      	bcc.n	7958 <.udivsi3_skip_div0_test+0x58>
    7952:	1b00      	subs	r0, r0, r4
    7954:	08dc      	lsrs	r4, r3, #3
    7956:	4322      	orrs	r2, r4
    7958:	2800      	cmp	r0, #0
    795a:	d003      	beq.n	7964 <.udivsi3_skip_div0_test+0x64>
    795c:	091b      	lsrs	r3, r3, #4
    795e:	d001      	beq.n	7964 <.udivsi3_skip_div0_test+0x64>
    7960:	0909      	lsrs	r1, r1, #4
    7962:	e7e3      	b.n	792c <.udivsi3_skip_div0_test+0x2c>
    7964:	1c10      	adds	r0, r2, #0
    7966:	bc10      	pop	{r4}
    7968:	4770      	bx	lr
    796a:	2800      	cmp	r0, #0
    796c:	d001      	beq.n	7972 <.udivsi3_skip_div0_test+0x72>
    796e:	2000      	movs	r0, #0
    7970:	43c0      	mvns	r0, r0
    7972:	b407      	push	{r0, r1, r2}
    7974:	4802      	ldr	r0, [pc, #8]	; (7980 <.udivsi3_skip_div0_test+0x80>)
    7976:	a102      	add	r1, pc, #8	; (adr r1, 7980 <.udivsi3_skip_div0_test+0x80>)
    7978:	1840      	adds	r0, r0, r1
    797a:	9002      	str	r0, [sp, #8]
    797c:	bd03      	pop	{r0, r1, pc}
    797e:	46c0      	nop			; (mov r8, r8)
    7980:	000000d9 	.word	0x000000d9

00007984 <__aeabi_uidivmod>:
    7984:	2900      	cmp	r1, #0
    7986:	d0f0      	beq.n	796a <.udivsi3_skip_div0_test+0x6a>
    7988:	b503      	push	{r0, r1, lr}
    798a:	f7ff ffb9 	bl	7900 <.udivsi3_skip_div0_test>
    798e:	bc0e      	pop	{r1, r2, r3}
    7990:	4342      	muls	r2, r0
    7992:	1a89      	subs	r1, r1, r2
    7994:	4718      	bx	r3
    7996:	46c0      	nop			; (mov r8, r8)

00007998 <__aeabi_idiv>:
    7998:	2900      	cmp	r1, #0
    799a:	d041      	beq.n	7a20 <.divsi3_skip_div0_test+0x84>

0000799c <.divsi3_skip_div0_test>:
    799c:	b410      	push	{r4}
    799e:	1c04      	adds	r4, r0, #0
    79a0:	404c      	eors	r4, r1
    79a2:	46a4      	mov	ip, r4
    79a4:	2301      	movs	r3, #1
    79a6:	2200      	movs	r2, #0
    79a8:	2900      	cmp	r1, #0
    79aa:	d500      	bpl.n	79ae <.divsi3_skip_div0_test+0x12>
    79ac:	4249      	negs	r1, r1
    79ae:	2800      	cmp	r0, #0
    79b0:	d500      	bpl.n	79b4 <.divsi3_skip_div0_test+0x18>
    79b2:	4240      	negs	r0, r0
    79b4:	4288      	cmp	r0, r1
    79b6:	d32c      	bcc.n	7a12 <.divsi3_skip_div0_test+0x76>
    79b8:	2401      	movs	r4, #1
    79ba:	0724      	lsls	r4, r4, #28
    79bc:	42a1      	cmp	r1, r4
    79be:	d204      	bcs.n	79ca <.divsi3_skip_div0_test+0x2e>
    79c0:	4281      	cmp	r1, r0
    79c2:	d202      	bcs.n	79ca <.divsi3_skip_div0_test+0x2e>
    79c4:	0109      	lsls	r1, r1, #4
    79c6:	011b      	lsls	r3, r3, #4
    79c8:	e7f8      	b.n	79bc <.divsi3_skip_div0_test+0x20>
    79ca:	00e4      	lsls	r4, r4, #3
    79cc:	42a1      	cmp	r1, r4
    79ce:	d204      	bcs.n	79da <.divsi3_skip_div0_test+0x3e>
    79d0:	4281      	cmp	r1, r0
    79d2:	d202      	bcs.n	79da <.divsi3_skip_div0_test+0x3e>
    79d4:	0049      	lsls	r1, r1, #1
    79d6:	005b      	lsls	r3, r3, #1
    79d8:	e7f8      	b.n	79cc <.divsi3_skip_div0_test+0x30>
    79da:	4288      	cmp	r0, r1
    79dc:	d301      	bcc.n	79e2 <.divsi3_skip_div0_test+0x46>
    79de:	1a40      	subs	r0, r0, r1
    79e0:	431a      	orrs	r2, r3
    79e2:	084c      	lsrs	r4, r1, #1
    79e4:	42a0      	cmp	r0, r4
    79e6:	d302      	bcc.n	79ee <.divsi3_skip_div0_test+0x52>
    79e8:	1b00      	subs	r0, r0, r4
    79ea:	085c      	lsrs	r4, r3, #1
    79ec:	4322      	orrs	r2, r4
    79ee:	088c      	lsrs	r4, r1, #2
    79f0:	42a0      	cmp	r0, r4
    79f2:	d302      	bcc.n	79fa <.divsi3_skip_div0_test+0x5e>
    79f4:	1b00      	subs	r0, r0, r4
    79f6:	089c      	lsrs	r4, r3, #2
    79f8:	4322      	orrs	r2, r4
    79fa:	08cc      	lsrs	r4, r1, #3
    79fc:	42a0      	cmp	r0, r4
    79fe:	d302      	bcc.n	7a06 <.divsi3_skip_div0_test+0x6a>
    7a00:	1b00      	subs	r0, r0, r4
    7a02:	08dc      	lsrs	r4, r3, #3
    7a04:	4322      	orrs	r2, r4
    7a06:	2800      	cmp	r0, #0
    7a08:	d003      	beq.n	7a12 <.divsi3_skip_div0_test+0x76>
    7a0a:	091b      	lsrs	r3, r3, #4
    7a0c:	d001      	beq.n	7a12 <.divsi3_skip_div0_test+0x76>
    7a0e:	0909      	lsrs	r1, r1, #4
    7a10:	e7e3      	b.n	79da <.divsi3_skip_div0_test+0x3e>
    7a12:	1c10      	adds	r0, r2, #0
    7a14:	4664      	mov	r4, ip
    7a16:	2c00      	cmp	r4, #0
    7a18:	d500      	bpl.n	7a1c <.divsi3_skip_div0_test+0x80>
    7a1a:	4240      	negs	r0, r0
    7a1c:	bc10      	pop	{r4}
    7a1e:	4770      	bx	lr
    7a20:	2800      	cmp	r0, #0
    7a22:	d006      	beq.n	7a32 <.divsi3_skip_div0_test+0x96>
    7a24:	db03      	blt.n	7a2e <.divsi3_skip_div0_test+0x92>
    7a26:	2000      	movs	r0, #0
    7a28:	43c0      	mvns	r0, r0
    7a2a:	0840      	lsrs	r0, r0, #1
    7a2c:	e001      	b.n	7a32 <.divsi3_skip_div0_test+0x96>
    7a2e:	2080      	movs	r0, #128	; 0x80
    7a30:	0600      	lsls	r0, r0, #24
    7a32:	b407      	push	{r0, r1, r2}
    7a34:	4802      	ldr	r0, [pc, #8]	; (7a40 <.divsi3_skip_div0_test+0xa4>)
    7a36:	a102      	add	r1, pc, #8	; (adr r1, 7a40 <.divsi3_skip_div0_test+0xa4>)
    7a38:	1840      	adds	r0, r0, r1
    7a3a:	9002      	str	r0, [sp, #8]
    7a3c:	bd03      	pop	{r0, r1, pc}
    7a3e:	46c0      	nop			; (mov r8, r8)
    7a40:	00000019 	.word	0x00000019

00007a44 <__aeabi_idivmod>:
    7a44:	2900      	cmp	r1, #0
    7a46:	d0eb      	beq.n	7a20 <.divsi3_skip_div0_test+0x84>
    7a48:	b503      	push	{r0, r1, lr}
    7a4a:	f7ff ffa7 	bl	799c <.divsi3_skip_div0_test>
    7a4e:	bc0e      	pop	{r1, r2, r3}
    7a50:	4342      	muls	r2, r0
    7a52:	1a89      	subs	r1, r1, r2
    7a54:	4718      	bx	r3
    7a56:	46c0      	nop			; (mov r8, r8)

00007a58 <__aeabi_idiv0>:
    7a58:	4770      	bx	lr
    7a5a:	46c0      	nop			; (mov r8, r8)

00007a5c <__aeabi_cdrcmple>:
    7a5c:	4684      	mov	ip, r0
    7a5e:	1c10      	adds	r0, r2, #0
    7a60:	4662      	mov	r2, ip
    7a62:	468c      	mov	ip, r1
    7a64:	1c19      	adds	r1, r3, #0
    7a66:	4663      	mov	r3, ip
    7a68:	e000      	b.n	7a6c <__aeabi_cdcmpeq>
    7a6a:	46c0      	nop			; (mov r8, r8)

00007a6c <__aeabi_cdcmpeq>:
    7a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7a6e:	f000 ff85 	bl	897c <__ledf2>
    7a72:	2800      	cmp	r0, #0
    7a74:	d401      	bmi.n	7a7a <__aeabi_cdcmpeq+0xe>
    7a76:	2100      	movs	r1, #0
    7a78:	42c8      	cmn	r0, r1
    7a7a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007a7c <__aeabi_dcmpeq>:
    7a7c:	b510      	push	{r4, lr}
    7a7e:	f000 feb5 	bl	87ec <__eqdf2>
    7a82:	4240      	negs	r0, r0
    7a84:	3001      	adds	r0, #1
    7a86:	bd10      	pop	{r4, pc}

00007a88 <__aeabi_dcmplt>:
    7a88:	b510      	push	{r4, lr}
    7a8a:	f000 ff77 	bl	897c <__ledf2>
    7a8e:	2800      	cmp	r0, #0
    7a90:	db01      	blt.n	7a96 <__aeabi_dcmplt+0xe>
    7a92:	2000      	movs	r0, #0
    7a94:	bd10      	pop	{r4, pc}
    7a96:	2001      	movs	r0, #1
    7a98:	bd10      	pop	{r4, pc}
    7a9a:	46c0      	nop			; (mov r8, r8)

00007a9c <__aeabi_dcmple>:
    7a9c:	b510      	push	{r4, lr}
    7a9e:	f000 ff6d 	bl	897c <__ledf2>
    7aa2:	2800      	cmp	r0, #0
    7aa4:	dd01      	ble.n	7aaa <__aeabi_dcmple+0xe>
    7aa6:	2000      	movs	r0, #0
    7aa8:	bd10      	pop	{r4, pc}
    7aaa:	2001      	movs	r0, #1
    7aac:	bd10      	pop	{r4, pc}
    7aae:	46c0      	nop			; (mov r8, r8)

00007ab0 <__aeabi_dcmpgt>:
    7ab0:	b510      	push	{r4, lr}
    7ab2:	f000 fee5 	bl	8880 <__gedf2>
    7ab6:	2800      	cmp	r0, #0
    7ab8:	dc01      	bgt.n	7abe <__aeabi_dcmpgt+0xe>
    7aba:	2000      	movs	r0, #0
    7abc:	bd10      	pop	{r4, pc}
    7abe:	2001      	movs	r0, #1
    7ac0:	bd10      	pop	{r4, pc}
    7ac2:	46c0      	nop			; (mov r8, r8)

00007ac4 <__aeabi_dcmpge>:
    7ac4:	b510      	push	{r4, lr}
    7ac6:	f000 fedb 	bl	8880 <__gedf2>
    7aca:	2800      	cmp	r0, #0
    7acc:	da01      	bge.n	7ad2 <__aeabi_dcmpge+0xe>
    7ace:	2000      	movs	r0, #0
    7ad0:	bd10      	pop	{r4, pc}
    7ad2:	2001      	movs	r0, #1
    7ad4:	bd10      	pop	{r4, pc}
    7ad6:	46c0      	nop			; (mov r8, r8)

00007ad8 <__aeabi_lmul>:
    7ad8:	469c      	mov	ip, r3
    7ada:	0403      	lsls	r3, r0, #16
    7adc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ade:	0c1b      	lsrs	r3, r3, #16
    7ae0:	0417      	lsls	r7, r2, #16
    7ae2:	0c3f      	lsrs	r7, r7, #16
    7ae4:	0c15      	lsrs	r5, r2, #16
    7ae6:	1c1e      	adds	r6, r3, #0
    7ae8:	1c04      	adds	r4, r0, #0
    7aea:	0c00      	lsrs	r0, r0, #16
    7aec:	437e      	muls	r6, r7
    7aee:	436b      	muls	r3, r5
    7af0:	4347      	muls	r7, r0
    7af2:	4345      	muls	r5, r0
    7af4:	18fb      	adds	r3, r7, r3
    7af6:	0c30      	lsrs	r0, r6, #16
    7af8:	1818      	adds	r0, r3, r0
    7afa:	4287      	cmp	r7, r0
    7afc:	d902      	bls.n	7b04 <__aeabi_lmul+0x2c>
    7afe:	2380      	movs	r3, #128	; 0x80
    7b00:	025b      	lsls	r3, r3, #9
    7b02:	18ed      	adds	r5, r5, r3
    7b04:	0c03      	lsrs	r3, r0, #16
    7b06:	18ed      	adds	r5, r5, r3
    7b08:	4663      	mov	r3, ip
    7b0a:	435c      	muls	r4, r3
    7b0c:	434a      	muls	r2, r1
    7b0e:	0436      	lsls	r6, r6, #16
    7b10:	0c36      	lsrs	r6, r6, #16
    7b12:	18a1      	adds	r1, r4, r2
    7b14:	0400      	lsls	r0, r0, #16
    7b16:	1980      	adds	r0, r0, r6
    7b18:	1949      	adds	r1, r1, r5
    7b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b1c:	0000      	movs	r0, r0
	...

00007b20 <__aeabi_d2uiz>:
    7b20:	b538      	push	{r3, r4, r5, lr}
    7b22:	4b0e      	ldr	r3, [pc, #56]	; (7b5c <__aeabi_d2uiz+0x3c>)
    7b24:	4a0c      	ldr	r2, [pc, #48]	; (7b58 <__aeabi_d2uiz+0x38>)
    7b26:	1c04      	adds	r4, r0, #0
    7b28:	1c0d      	adds	r5, r1, #0
    7b2a:	f7ff ffcb 	bl	7ac4 <__aeabi_dcmpge>
    7b2e:	2800      	cmp	r0, #0
    7b30:	d104      	bne.n	7b3c <__aeabi_d2uiz+0x1c>
    7b32:	1c20      	adds	r0, r4, #0
    7b34:	1c29      	adds	r1, r5, #0
    7b36:	f001 fd63 	bl	9600 <__aeabi_d2iz>
    7b3a:	bd38      	pop	{r3, r4, r5, pc}
    7b3c:	4b07      	ldr	r3, [pc, #28]	; (7b5c <__aeabi_d2uiz+0x3c>)
    7b3e:	4a06      	ldr	r2, [pc, #24]	; (7b58 <__aeabi_d2uiz+0x38>)
    7b40:	1c20      	adds	r0, r4, #0
    7b42:	1c29      	adds	r1, r5, #0
    7b44:	f001 fa28 	bl	8f98 <__aeabi_dsub>
    7b48:	f001 fd5a 	bl	9600 <__aeabi_d2iz>
    7b4c:	2380      	movs	r3, #128	; 0x80
    7b4e:	061b      	lsls	r3, r3, #24
    7b50:	18c0      	adds	r0, r0, r3
    7b52:	e7f2      	b.n	7b3a <__aeabi_d2uiz+0x1a>
    7b54:	46c0      	nop			; (mov r8, r8)
    7b56:	46c0      	nop			; (mov r8, r8)
    7b58:	00000000 	.word	0x00000000
    7b5c:	41e00000 	.word	0x41e00000

00007b60 <__aeabi_dadd>:
    7b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b62:	465f      	mov	r7, fp
    7b64:	4656      	mov	r6, sl
    7b66:	4644      	mov	r4, r8
    7b68:	464d      	mov	r5, r9
    7b6a:	b4f0      	push	{r4, r5, r6, r7}
    7b6c:	030c      	lsls	r4, r1, #12
    7b6e:	004d      	lsls	r5, r1, #1
    7b70:	0fce      	lsrs	r6, r1, #31
    7b72:	0a61      	lsrs	r1, r4, #9
    7b74:	0f44      	lsrs	r4, r0, #29
    7b76:	4321      	orrs	r1, r4
    7b78:	00c4      	lsls	r4, r0, #3
    7b7a:	0318      	lsls	r0, r3, #12
    7b7c:	4680      	mov	r8, r0
    7b7e:	0058      	lsls	r0, r3, #1
    7b80:	0d40      	lsrs	r0, r0, #21
    7b82:	4682      	mov	sl, r0
    7b84:	0fd8      	lsrs	r0, r3, #31
    7b86:	4684      	mov	ip, r0
    7b88:	4640      	mov	r0, r8
    7b8a:	0a40      	lsrs	r0, r0, #9
    7b8c:	0f53      	lsrs	r3, r2, #29
    7b8e:	4303      	orrs	r3, r0
    7b90:	00d0      	lsls	r0, r2, #3
    7b92:	0d6d      	lsrs	r5, r5, #21
    7b94:	1c37      	adds	r7, r6, #0
    7b96:	4683      	mov	fp, r0
    7b98:	4652      	mov	r2, sl
    7b9a:	4566      	cmp	r6, ip
    7b9c:	d100      	bne.n	7ba0 <__aeabi_dadd+0x40>
    7b9e:	e0a4      	b.n	7cea <__aeabi_dadd+0x18a>
    7ba0:	1aaf      	subs	r7, r5, r2
    7ba2:	2f00      	cmp	r7, #0
    7ba4:	dc00      	bgt.n	7ba8 <__aeabi_dadd+0x48>
    7ba6:	e109      	b.n	7dbc <__aeabi_dadd+0x25c>
    7ba8:	2a00      	cmp	r2, #0
    7baa:	d13b      	bne.n	7c24 <__aeabi_dadd+0xc4>
    7bac:	4318      	orrs	r0, r3
    7bae:	d000      	beq.n	7bb2 <__aeabi_dadd+0x52>
    7bb0:	e0ea      	b.n	7d88 <__aeabi_dadd+0x228>
    7bb2:	0763      	lsls	r3, r4, #29
    7bb4:	d100      	bne.n	7bb8 <__aeabi_dadd+0x58>
    7bb6:	e087      	b.n	7cc8 <__aeabi_dadd+0x168>
    7bb8:	230f      	movs	r3, #15
    7bba:	4023      	ands	r3, r4
    7bbc:	2b04      	cmp	r3, #4
    7bbe:	d100      	bne.n	7bc2 <__aeabi_dadd+0x62>
    7bc0:	e082      	b.n	7cc8 <__aeabi_dadd+0x168>
    7bc2:	1d22      	adds	r2, r4, #4
    7bc4:	42a2      	cmp	r2, r4
    7bc6:	41a4      	sbcs	r4, r4
    7bc8:	4264      	negs	r4, r4
    7bca:	2380      	movs	r3, #128	; 0x80
    7bcc:	1909      	adds	r1, r1, r4
    7bce:	041b      	lsls	r3, r3, #16
    7bd0:	400b      	ands	r3, r1
    7bd2:	1c37      	adds	r7, r6, #0
    7bd4:	1c14      	adds	r4, r2, #0
    7bd6:	2b00      	cmp	r3, #0
    7bd8:	d100      	bne.n	7bdc <__aeabi_dadd+0x7c>
    7bda:	e07c      	b.n	7cd6 <__aeabi_dadd+0x176>
    7bdc:	4bce      	ldr	r3, [pc, #824]	; (7f18 <__aeabi_dadd+0x3b8>)
    7bde:	3501      	adds	r5, #1
    7be0:	429d      	cmp	r5, r3
    7be2:	d100      	bne.n	7be6 <__aeabi_dadd+0x86>
    7be4:	e105      	b.n	7df2 <__aeabi_dadd+0x292>
    7be6:	4bcd      	ldr	r3, [pc, #820]	; (7f1c <__aeabi_dadd+0x3bc>)
    7be8:	08e4      	lsrs	r4, r4, #3
    7bea:	4019      	ands	r1, r3
    7bec:	0748      	lsls	r0, r1, #29
    7bee:	0249      	lsls	r1, r1, #9
    7bf0:	4304      	orrs	r4, r0
    7bf2:	0b0b      	lsrs	r3, r1, #12
    7bf4:	2000      	movs	r0, #0
    7bf6:	2100      	movs	r1, #0
    7bf8:	031b      	lsls	r3, r3, #12
    7bfa:	0b1a      	lsrs	r2, r3, #12
    7bfc:	0d0b      	lsrs	r3, r1, #20
    7bfe:	056d      	lsls	r5, r5, #21
    7c00:	051b      	lsls	r3, r3, #20
    7c02:	4313      	orrs	r3, r2
    7c04:	086a      	lsrs	r2, r5, #1
    7c06:	4dc6      	ldr	r5, [pc, #792]	; (7f20 <__aeabi_dadd+0x3c0>)
    7c08:	07ff      	lsls	r7, r7, #31
    7c0a:	401d      	ands	r5, r3
    7c0c:	4315      	orrs	r5, r2
    7c0e:	006d      	lsls	r5, r5, #1
    7c10:	086d      	lsrs	r5, r5, #1
    7c12:	1c29      	adds	r1, r5, #0
    7c14:	4339      	orrs	r1, r7
    7c16:	1c20      	adds	r0, r4, #0
    7c18:	bc3c      	pop	{r2, r3, r4, r5}
    7c1a:	4690      	mov	r8, r2
    7c1c:	4699      	mov	r9, r3
    7c1e:	46a2      	mov	sl, r4
    7c20:	46ab      	mov	fp, r5
    7c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7c24:	48bc      	ldr	r0, [pc, #752]	; (7f18 <__aeabi_dadd+0x3b8>)
    7c26:	4285      	cmp	r5, r0
    7c28:	d0c3      	beq.n	7bb2 <__aeabi_dadd+0x52>
    7c2a:	2080      	movs	r0, #128	; 0x80
    7c2c:	0400      	lsls	r0, r0, #16
    7c2e:	4303      	orrs	r3, r0
    7c30:	2f38      	cmp	r7, #56	; 0x38
    7c32:	dd00      	ble.n	7c36 <__aeabi_dadd+0xd6>
    7c34:	e0f0      	b.n	7e18 <__aeabi_dadd+0x2b8>
    7c36:	2f1f      	cmp	r7, #31
    7c38:	dd00      	ble.n	7c3c <__aeabi_dadd+0xdc>
    7c3a:	e124      	b.n	7e86 <__aeabi_dadd+0x326>
    7c3c:	2020      	movs	r0, #32
    7c3e:	1bc0      	subs	r0, r0, r7
    7c40:	1c1a      	adds	r2, r3, #0
    7c42:	4681      	mov	r9, r0
    7c44:	4082      	lsls	r2, r0
    7c46:	4658      	mov	r0, fp
    7c48:	40f8      	lsrs	r0, r7
    7c4a:	4302      	orrs	r2, r0
    7c4c:	4694      	mov	ip, r2
    7c4e:	4658      	mov	r0, fp
    7c50:	464a      	mov	r2, r9
    7c52:	4090      	lsls	r0, r2
    7c54:	1e42      	subs	r2, r0, #1
    7c56:	4190      	sbcs	r0, r2
    7c58:	40fb      	lsrs	r3, r7
    7c5a:	4662      	mov	r2, ip
    7c5c:	4302      	orrs	r2, r0
    7c5e:	1c1f      	adds	r7, r3, #0
    7c60:	1aa2      	subs	r2, r4, r2
    7c62:	4294      	cmp	r4, r2
    7c64:	41a4      	sbcs	r4, r4
    7c66:	4264      	negs	r4, r4
    7c68:	1bc9      	subs	r1, r1, r7
    7c6a:	1b09      	subs	r1, r1, r4
    7c6c:	1c14      	adds	r4, r2, #0
    7c6e:	020b      	lsls	r3, r1, #8
    7c70:	d59f      	bpl.n	7bb2 <__aeabi_dadd+0x52>
    7c72:	0249      	lsls	r1, r1, #9
    7c74:	0a4f      	lsrs	r7, r1, #9
    7c76:	2f00      	cmp	r7, #0
    7c78:	d100      	bne.n	7c7c <__aeabi_dadd+0x11c>
    7c7a:	e0c8      	b.n	7e0e <__aeabi_dadd+0x2ae>
    7c7c:	1c38      	adds	r0, r7, #0
    7c7e:	f001 fe43 	bl	9908 <__clzsi2>
    7c82:	1c02      	adds	r2, r0, #0
    7c84:	3a08      	subs	r2, #8
    7c86:	2a1f      	cmp	r2, #31
    7c88:	dd00      	ble.n	7c8c <__aeabi_dadd+0x12c>
    7c8a:	e0b5      	b.n	7df8 <__aeabi_dadd+0x298>
    7c8c:	2128      	movs	r1, #40	; 0x28
    7c8e:	1a09      	subs	r1, r1, r0
    7c90:	1c20      	adds	r0, r4, #0
    7c92:	4097      	lsls	r7, r2
    7c94:	40c8      	lsrs	r0, r1
    7c96:	4307      	orrs	r7, r0
    7c98:	4094      	lsls	r4, r2
    7c9a:	4295      	cmp	r5, r2
    7c9c:	dd00      	ble.n	7ca0 <__aeabi_dadd+0x140>
    7c9e:	e0b2      	b.n	7e06 <__aeabi_dadd+0x2a6>
    7ca0:	1b55      	subs	r5, r2, r5
    7ca2:	1c69      	adds	r1, r5, #1
    7ca4:	291f      	cmp	r1, #31
    7ca6:	dd00      	ble.n	7caa <__aeabi_dadd+0x14a>
    7ca8:	e0dc      	b.n	7e64 <__aeabi_dadd+0x304>
    7caa:	221f      	movs	r2, #31
    7cac:	1b55      	subs	r5, r2, r5
    7cae:	1c3b      	adds	r3, r7, #0
    7cb0:	1c22      	adds	r2, r4, #0
    7cb2:	40ab      	lsls	r3, r5
    7cb4:	40ca      	lsrs	r2, r1
    7cb6:	40ac      	lsls	r4, r5
    7cb8:	1e65      	subs	r5, r4, #1
    7cba:	41ac      	sbcs	r4, r5
    7cbc:	4313      	orrs	r3, r2
    7cbe:	40cf      	lsrs	r7, r1
    7cc0:	431c      	orrs	r4, r3
    7cc2:	1c39      	adds	r1, r7, #0
    7cc4:	2500      	movs	r5, #0
    7cc6:	e774      	b.n	7bb2 <__aeabi_dadd+0x52>
    7cc8:	2380      	movs	r3, #128	; 0x80
    7cca:	041b      	lsls	r3, r3, #16
    7ccc:	400b      	ands	r3, r1
    7cce:	1c37      	adds	r7, r6, #0
    7cd0:	2b00      	cmp	r3, #0
    7cd2:	d000      	beq.n	7cd6 <__aeabi_dadd+0x176>
    7cd4:	e782      	b.n	7bdc <__aeabi_dadd+0x7c>
    7cd6:	4b90      	ldr	r3, [pc, #576]	; (7f18 <__aeabi_dadd+0x3b8>)
    7cd8:	0748      	lsls	r0, r1, #29
    7cda:	08e4      	lsrs	r4, r4, #3
    7cdc:	4304      	orrs	r4, r0
    7cde:	08c9      	lsrs	r1, r1, #3
    7ce0:	429d      	cmp	r5, r3
    7ce2:	d048      	beq.n	7d76 <__aeabi_dadd+0x216>
    7ce4:	0309      	lsls	r1, r1, #12
    7ce6:	0b0b      	lsrs	r3, r1, #12
    7ce8:	e784      	b.n	7bf4 <__aeabi_dadd+0x94>
    7cea:	1aaa      	subs	r2, r5, r2
    7cec:	4694      	mov	ip, r2
    7cee:	2a00      	cmp	r2, #0
    7cf0:	dc00      	bgt.n	7cf4 <__aeabi_dadd+0x194>
    7cf2:	e098      	b.n	7e26 <__aeabi_dadd+0x2c6>
    7cf4:	4650      	mov	r0, sl
    7cf6:	2800      	cmp	r0, #0
    7cf8:	d052      	beq.n	7da0 <__aeabi_dadd+0x240>
    7cfa:	4887      	ldr	r0, [pc, #540]	; (7f18 <__aeabi_dadd+0x3b8>)
    7cfc:	4285      	cmp	r5, r0
    7cfe:	d100      	bne.n	7d02 <__aeabi_dadd+0x1a2>
    7d00:	e757      	b.n	7bb2 <__aeabi_dadd+0x52>
    7d02:	2080      	movs	r0, #128	; 0x80
    7d04:	0400      	lsls	r0, r0, #16
    7d06:	4303      	orrs	r3, r0
    7d08:	4662      	mov	r2, ip
    7d0a:	2a38      	cmp	r2, #56	; 0x38
    7d0c:	dd00      	ble.n	7d10 <__aeabi_dadd+0x1b0>
    7d0e:	e0fc      	b.n	7f0a <__aeabi_dadd+0x3aa>
    7d10:	2a1f      	cmp	r2, #31
    7d12:	dd00      	ble.n	7d16 <__aeabi_dadd+0x1b6>
    7d14:	e14a      	b.n	7fac <__aeabi_dadd+0x44c>
    7d16:	2220      	movs	r2, #32
    7d18:	4660      	mov	r0, ip
    7d1a:	1a10      	subs	r0, r2, r0
    7d1c:	1c1a      	adds	r2, r3, #0
    7d1e:	4082      	lsls	r2, r0
    7d20:	4682      	mov	sl, r0
    7d22:	4691      	mov	r9, r2
    7d24:	4658      	mov	r0, fp
    7d26:	4662      	mov	r2, ip
    7d28:	40d0      	lsrs	r0, r2
    7d2a:	464a      	mov	r2, r9
    7d2c:	4302      	orrs	r2, r0
    7d2e:	4690      	mov	r8, r2
    7d30:	4658      	mov	r0, fp
    7d32:	4652      	mov	r2, sl
    7d34:	4090      	lsls	r0, r2
    7d36:	1e42      	subs	r2, r0, #1
    7d38:	4190      	sbcs	r0, r2
    7d3a:	4642      	mov	r2, r8
    7d3c:	4302      	orrs	r2, r0
    7d3e:	4660      	mov	r0, ip
    7d40:	40c3      	lsrs	r3, r0
    7d42:	1912      	adds	r2, r2, r4
    7d44:	42a2      	cmp	r2, r4
    7d46:	41a4      	sbcs	r4, r4
    7d48:	4264      	negs	r4, r4
    7d4a:	1859      	adds	r1, r3, r1
    7d4c:	1909      	adds	r1, r1, r4
    7d4e:	1c14      	adds	r4, r2, #0
    7d50:	0208      	lsls	r0, r1, #8
    7d52:	d400      	bmi.n	7d56 <__aeabi_dadd+0x1f6>
    7d54:	e72d      	b.n	7bb2 <__aeabi_dadd+0x52>
    7d56:	4b70      	ldr	r3, [pc, #448]	; (7f18 <__aeabi_dadd+0x3b8>)
    7d58:	3501      	adds	r5, #1
    7d5a:	429d      	cmp	r5, r3
    7d5c:	d100      	bne.n	7d60 <__aeabi_dadd+0x200>
    7d5e:	e122      	b.n	7fa6 <__aeabi_dadd+0x446>
    7d60:	4b6e      	ldr	r3, [pc, #440]	; (7f1c <__aeabi_dadd+0x3bc>)
    7d62:	0860      	lsrs	r0, r4, #1
    7d64:	4019      	ands	r1, r3
    7d66:	2301      	movs	r3, #1
    7d68:	4023      	ands	r3, r4
    7d6a:	1c1c      	adds	r4, r3, #0
    7d6c:	4304      	orrs	r4, r0
    7d6e:	07cb      	lsls	r3, r1, #31
    7d70:	431c      	orrs	r4, r3
    7d72:	0849      	lsrs	r1, r1, #1
    7d74:	e71d      	b.n	7bb2 <__aeabi_dadd+0x52>
    7d76:	1c23      	adds	r3, r4, #0
    7d78:	430b      	orrs	r3, r1
    7d7a:	d03a      	beq.n	7df2 <__aeabi_dadd+0x292>
    7d7c:	2380      	movs	r3, #128	; 0x80
    7d7e:	031b      	lsls	r3, r3, #12
    7d80:	430b      	orrs	r3, r1
    7d82:	031b      	lsls	r3, r3, #12
    7d84:	0b1b      	lsrs	r3, r3, #12
    7d86:	e735      	b.n	7bf4 <__aeabi_dadd+0x94>
    7d88:	3f01      	subs	r7, #1
    7d8a:	2f00      	cmp	r7, #0
    7d8c:	d165      	bne.n	7e5a <__aeabi_dadd+0x2fa>
    7d8e:	4658      	mov	r0, fp
    7d90:	1a22      	subs	r2, r4, r0
    7d92:	4294      	cmp	r4, r2
    7d94:	41a4      	sbcs	r4, r4
    7d96:	4264      	negs	r4, r4
    7d98:	1ac9      	subs	r1, r1, r3
    7d9a:	1b09      	subs	r1, r1, r4
    7d9c:	1c14      	adds	r4, r2, #0
    7d9e:	e766      	b.n	7c6e <__aeabi_dadd+0x10e>
    7da0:	4658      	mov	r0, fp
    7da2:	4318      	orrs	r0, r3
    7da4:	d100      	bne.n	7da8 <__aeabi_dadd+0x248>
    7da6:	e704      	b.n	7bb2 <__aeabi_dadd+0x52>
    7da8:	2201      	movs	r2, #1
    7daa:	4252      	negs	r2, r2
    7dac:	4494      	add	ip, r2
    7dae:	4660      	mov	r0, ip
    7db0:	2800      	cmp	r0, #0
    7db2:	d000      	beq.n	7db6 <__aeabi_dadd+0x256>
    7db4:	e0c5      	b.n	7f42 <__aeabi_dadd+0x3e2>
    7db6:	4658      	mov	r0, fp
    7db8:	1902      	adds	r2, r0, r4
    7dba:	e7c3      	b.n	7d44 <__aeabi_dadd+0x1e4>
    7dbc:	2f00      	cmp	r7, #0
    7dbe:	d173      	bne.n	7ea8 <__aeabi_dadd+0x348>
    7dc0:	1c68      	adds	r0, r5, #1
    7dc2:	0540      	lsls	r0, r0, #21
    7dc4:	0d40      	lsrs	r0, r0, #21
    7dc6:	2801      	cmp	r0, #1
    7dc8:	dc00      	bgt.n	7dcc <__aeabi_dadd+0x26c>
    7dca:	e0de      	b.n	7f8a <__aeabi_dadd+0x42a>
    7dcc:	465a      	mov	r2, fp
    7dce:	1aa2      	subs	r2, r4, r2
    7dd0:	4294      	cmp	r4, r2
    7dd2:	41bf      	sbcs	r7, r7
    7dd4:	1ac8      	subs	r0, r1, r3
    7dd6:	427f      	negs	r7, r7
    7dd8:	1bc7      	subs	r7, r0, r7
    7dda:	0238      	lsls	r0, r7, #8
    7ddc:	d400      	bmi.n	7de0 <__aeabi_dadd+0x280>
    7dde:	e089      	b.n	7ef4 <__aeabi_dadd+0x394>
    7de0:	465a      	mov	r2, fp
    7de2:	1b14      	subs	r4, r2, r4
    7de4:	45a3      	cmp	fp, r4
    7de6:	4192      	sbcs	r2, r2
    7de8:	1a59      	subs	r1, r3, r1
    7dea:	4252      	negs	r2, r2
    7dec:	1a8f      	subs	r7, r1, r2
    7dee:	4666      	mov	r6, ip
    7df0:	e741      	b.n	7c76 <__aeabi_dadd+0x116>
    7df2:	2300      	movs	r3, #0
    7df4:	2400      	movs	r4, #0
    7df6:	e6fd      	b.n	7bf4 <__aeabi_dadd+0x94>
    7df8:	1c27      	adds	r7, r4, #0
    7dfa:	3828      	subs	r0, #40	; 0x28
    7dfc:	4087      	lsls	r7, r0
    7dfe:	2400      	movs	r4, #0
    7e00:	4295      	cmp	r5, r2
    7e02:	dc00      	bgt.n	7e06 <__aeabi_dadd+0x2a6>
    7e04:	e74c      	b.n	7ca0 <__aeabi_dadd+0x140>
    7e06:	4945      	ldr	r1, [pc, #276]	; (7f1c <__aeabi_dadd+0x3bc>)
    7e08:	1aad      	subs	r5, r5, r2
    7e0a:	4039      	ands	r1, r7
    7e0c:	e6d1      	b.n	7bb2 <__aeabi_dadd+0x52>
    7e0e:	1c20      	adds	r0, r4, #0
    7e10:	f001 fd7a 	bl	9908 <__clzsi2>
    7e14:	3020      	adds	r0, #32
    7e16:	e734      	b.n	7c82 <__aeabi_dadd+0x122>
    7e18:	465a      	mov	r2, fp
    7e1a:	431a      	orrs	r2, r3
    7e1c:	1e53      	subs	r3, r2, #1
    7e1e:	419a      	sbcs	r2, r3
    7e20:	b2d2      	uxtb	r2, r2
    7e22:	2700      	movs	r7, #0
    7e24:	e71c      	b.n	7c60 <__aeabi_dadd+0x100>
    7e26:	2a00      	cmp	r2, #0
    7e28:	d000      	beq.n	7e2c <__aeabi_dadd+0x2cc>
    7e2a:	e0dc      	b.n	7fe6 <__aeabi_dadd+0x486>
    7e2c:	1c68      	adds	r0, r5, #1
    7e2e:	0542      	lsls	r2, r0, #21
    7e30:	0d52      	lsrs	r2, r2, #21
    7e32:	2a01      	cmp	r2, #1
    7e34:	dc00      	bgt.n	7e38 <__aeabi_dadd+0x2d8>
    7e36:	e08d      	b.n	7f54 <__aeabi_dadd+0x3f4>
    7e38:	4d37      	ldr	r5, [pc, #220]	; (7f18 <__aeabi_dadd+0x3b8>)
    7e3a:	42a8      	cmp	r0, r5
    7e3c:	d100      	bne.n	7e40 <__aeabi_dadd+0x2e0>
    7e3e:	e0f3      	b.n	8028 <__aeabi_dadd+0x4c8>
    7e40:	465d      	mov	r5, fp
    7e42:	192a      	adds	r2, r5, r4
    7e44:	42a2      	cmp	r2, r4
    7e46:	41a4      	sbcs	r4, r4
    7e48:	4264      	negs	r4, r4
    7e4a:	1859      	adds	r1, r3, r1
    7e4c:	1909      	adds	r1, r1, r4
    7e4e:	07cc      	lsls	r4, r1, #31
    7e50:	0852      	lsrs	r2, r2, #1
    7e52:	4314      	orrs	r4, r2
    7e54:	0849      	lsrs	r1, r1, #1
    7e56:	1c05      	adds	r5, r0, #0
    7e58:	e6ab      	b.n	7bb2 <__aeabi_dadd+0x52>
    7e5a:	482f      	ldr	r0, [pc, #188]	; (7f18 <__aeabi_dadd+0x3b8>)
    7e5c:	4285      	cmp	r5, r0
    7e5e:	d000      	beq.n	7e62 <__aeabi_dadd+0x302>
    7e60:	e6e6      	b.n	7c30 <__aeabi_dadd+0xd0>
    7e62:	e6a6      	b.n	7bb2 <__aeabi_dadd+0x52>
    7e64:	1c2b      	adds	r3, r5, #0
    7e66:	3b1f      	subs	r3, #31
    7e68:	1c3a      	adds	r2, r7, #0
    7e6a:	40da      	lsrs	r2, r3
    7e6c:	1c13      	adds	r3, r2, #0
    7e6e:	2920      	cmp	r1, #32
    7e70:	d06c      	beq.n	7f4c <__aeabi_dadd+0x3ec>
    7e72:	223f      	movs	r2, #63	; 0x3f
    7e74:	1b55      	subs	r5, r2, r5
    7e76:	40af      	lsls	r7, r5
    7e78:	433c      	orrs	r4, r7
    7e7a:	1e60      	subs	r0, r4, #1
    7e7c:	4184      	sbcs	r4, r0
    7e7e:	431c      	orrs	r4, r3
    7e80:	2100      	movs	r1, #0
    7e82:	2500      	movs	r5, #0
    7e84:	e695      	b.n	7bb2 <__aeabi_dadd+0x52>
    7e86:	1c38      	adds	r0, r7, #0
    7e88:	3820      	subs	r0, #32
    7e8a:	1c1a      	adds	r2, r3, #0
    7e8c:	40c2      	lsrs	r2, r0
    7e8e:	1c10      	adds	r0, r2, #0
    7e90:	2f20      	cmp	r7, #32
    7e92:	d05d      	beq.n	7f50 <__aeabi_dadd+0x3f0>
    7e94:	2240      	movs	r2, #64	; 0x40
    7e96:	1bd7      	subs	r7, r2, r7
    7e98:	40bb      	lsls	r3, r7
    7e9a:	465a      	mov	r2, fp
    7e9c:	431a      	orrs	r2, r3
    7e9e:	1e53      	subs	r3, r2, #1
    7ea0:	419a      	sbcs	r2, r3
    7ea2:	4302      	orrs	r2, r0
    7ea4:	2700      	movs	r7, #0
    7ea6:	e6db      	b.n	7c60 <__aeabi_dadd+0x100>
    7ea8:	2d00      	cmp	r5, #0
    7eaa:	d03b      	beq.n	7f24 <__aeabi_dadd+0x3c4>
    7eac:	4d1a      	ldr	r5, [pc, #104]	; (7f18 <__aeabi_dadd+0x3b8>)
    7eae:	45aa      	cmp	sl, r5
    7eb0:	d100      	bne.n	7eb4 <__aeabi_dadd+0x354>
    7eb2:	e093      	b.n	7fdc <__aeabi_dadd+0x47c>
    7eb4:	2580      	movs	r5, #128	; 0x80
    7eb6:	042d      	lsls	r5, r5, #16
    7eb8:	427f      	negs	r7, r7
    7eba:	4329      	orrs	r1, r5
    7ebc:	2f38      	cmp	r7, #56	; 0x38
    7ebe:	dd00      	ble.n	7ec2 <__aeabi_dadd+0x362>
    7ec0:	e0ac      	b.n	801c <__aeabi_dadd+0x4bc>
    7ec2:	2f1f      	cmp	r7, #31
    7ec4:	dd00      	ble.n	7ec8 <__aeabi_dadd+0x368>
    7ec6:	e129      	b.n	811c <__aeabi_dadd+0x5bc>
    7ec8:	2520      	movs	r5, #32
    7eca:	1bed      	subs	r5, r5, r7
    7ecc:	1c08      	adds	r0, r1, #0
    7ece:	1c26      	adds	r6, r4, #0
    7ed0:	40a8      	lsls	r0, r5
    7ed2:	40fe      	lsrs	r6, r7
    7ed4:	40ac      	lsls	r4, r5
    7ed6:	4306      	orrs	r6, r0
    7ed8:	1e65      	subs	r5, r4, #1
    7eda:	41ac      	sbcs	r4, r5
    7edc:	4334      	orrs	r4, r6
    7ede:	40f9      	lsrs	r1, r7
    7ee0:	465d      	mov	r5, fp
    7ee2:	1b2c      	subs	r4, r5, r4
    7ee4:	45a3      	cmp	fp, r4
    7ee6:	4192      	sbcs	r2, r2
    7ee8:	1a5b      	subs	r3, r3, r1
    7eea:	4252      	negs	r2, r2
    7eec:	1a99      	subs	r1, r3, r2
    7eee:	4655      	mov	r5, sl
    7ef0:	4666      	mov	r6, ip
    7ef2:	e6bc      	b.n	7c6e <__aeabi_dadd+0x10e>
    7ef4:	1c13      	adds	r3, r2, #0
    7ef6:	433b      	orrs	r3, r7
    7ef8:	1c14      	adds	r4, r2, #0
    7efa:	2b00      	cmp	r3, #0
    7efc:	d000      	beq.n	7f00 <__aeabi_dadd+0x3a0>
    7efe:	e6ba      	b.n	7c76 <__aeabi_dadd+0x116>
    7f00:	2700      	movs	r7, #0
    7f02:	2100      	movs	r1, #0
    7f04:	2500      	movs	r5, #0
    7f06:	2400      	movs	r4, #0
    7f08:	e6e5      	b.n	7cd6 <__aeabi_dadd+0x176>
    7f0a:	465a      	mov	r2, fp
    7f0c:	431a      	orrs	r2, r3
    7f0e:	1e53      	subs	r3, r2, #1
    7f10:	419a      	sbcs	r2, r3
    7f12:	b2d2      	uxtb	r2, r2
    7f14:	2300      	movs	r3, #0
    7f16:	e714      	b.n	7d42 <__aeabi_dadd+0x1e2>
    7f18:	000007ff 	.word	0x000007ff
    7f1c:	ff7fffff 	.word	0xff7fffff
    7f20:	800fffff 	.word	0x800fffff
    7f24:	1c0d      	adds	r5, r1, #0
    7f26:	4325      	orrs	r5, r4
    7f28:	d058      	beq.n	7fdc <__aeabi_dadd+0x47c>
    7f2a:	43ff      	mvns	r7, r7
    7f2c:	2f00      	cmp	r7, #0
    7f2e:	d151      	bne.n	7fd4 <__aeabi_dadd+0x474>
    7f30:	1b04      	subs	r4, r0, r4
    7f32:	45a3      	cmp	fp, r4
    7f34:	4192      	sbcs	r2, r2
    7f36:	1a59      	subs	r1, r3, r1
    7f38:	4252      	negs	r2, r2
    7f3a:	1a89      	subs	r1, r1, r2
    7f3c:	4655      	mov	r5, sl
    7f3e:	4666      	mov	r6, ip
    7f40:	e695      	b.n	7c6e <__aeabi_dadd+0x10e>
    7f42:	4896      	ldr	r0, [pc, #600]	; (819c <__aeabi_dadd+0x63c>)
    7f44:	4285      	cmp	r5, r0
    7f46:	d000      	beq.n	7f4a <__aeabi_dadd+0x3ea>
    7f48:	e6de      	b.n	7d08 <__aeabi_dadd+0x1a8>
    7f4a:	e632      	b.n	7bb2 <__aeabi_dadd+0x52>
    7f4c:	2700      	movs	r7, #0
    7f4e:	e793      	b.n	7e78 <__aeabi_dadd+0x318>
    7f50:	2300      	movs	r3, #0
    7f52:	e7a2      	b.n	7e9a <__aeabi_dadd+0x33a>
    7f54:	1c08      	adds	r0, r1, #0
    7f56:	4320      	orrs	r0, r4
    7f58:	2d00      	cmp	r5, #0
    7f5a:	d000      	beq.n	7f5e <__aeabi_dadd+0x3fe>
    7f5c:	e0c4      	b.n	80e8 <__aeabi_dadd+0x588>
    7f5e:	2800      	cmp	r0, #0
    7f60:	d100      	bne.n	7f64 <__aeabi_dadd+0x404>
    7f62:	e0f7      	b.n	8154 <__aeabi_dadd+0x5f4>
    7f64:	4658      	mov	r0, fp
    7f66:	4318      	orrs	r0, r3
    7f68:	d100      	bne.n	7f6c <__aeabi_dadd+0x40c>
    7f6a:	e622      	b.n	7bb2 <__aeabi_dadd+0x52>
    7f6c:	4658      	mov	r0, fp
    7f6e:	1902      	adds	r2, r0, r4
    7f70:	42a2      	cmp	r2, r4
    7f72:	41a4      	sbcs	r4, r4
    7f74:	4264      	negs	r4, r4
    7f76:	1859      	adds	r1, r3, r1
    7f78:	1909      	adds	r1, r1, r4
    7f7a:	1c14      	adds	r4, r2, #0
    7f7c:	020a      	lsls	r2, r1, #8
    7f7e:	d400      	bmi.n	7f82 <__aeabi_dadd+0x422>
    7f80:	e617      	b.n	7bb2 <__aeabi_dadd+0x52>
    7f82:	4b87      	ldr	r3, [pc, #540]	; (81a0 <__aeabi_dadd+0x640>)
    7f84:	2501      	movs	r5, #1
    7f86:	4019      	ands	r1, r3
    7f88:	e613      	b.n	7bb2 <__aeabi_dadd+0x52>
    7f8a:	1c08      	adds	r0, r1, #0
    7f8c:	4320      	orrs	r0, r4
    7f8e:	2d00      	cmp	r5, #0
    7f90:	d139      	bne.n	8006 <__aeabi_dadd+0x4a6>
    7f92:	2800      	cmp	r0, #0
    7f94:	d171      	bne.n	807a <__aeabi_dadd+0x51a>
    7f96:	4659      	mov	r1, fp
    7f98:	4319      	orrs	r1, r3
    7f9a:	d003      	beq.n	7fa4 <__aeabi_dadd+0x444>
    7f9c:	1c19      	adds	r1, r3, #0
    7f9e:	465c      	mov	r4, fp
    7fa0:	4666      	mov	r6, ip
    7fa2:	e606      	b.n	7bb2 <__aeabi_dadd+0x52>
    7fa4:	2700      	movs	r7, #0
    7fa6:	2100      	movs	r1, #0
    7fa8:	2400      	movs	r4, #0
    7faa:	e694      	b.n	7cd6 <__aeabi_dadd+0x176>
    7fac:	4660      	mov	r0, ip
    7fae:	3820      	subs	r0, #32
    7fb0:	1c1a      	adds	r2, r3, #0
    7fb2:	40c2      	lsrs	r2, r0
    7fb4:	4660      	mov	r0, ip
    7fb6:	4691      	mov	r9, r2
    7fb8:	2820      	cmp	r0, #32
    7fba:	d100      	bne.n	7fbe <__aeabi_dadd+0x45e>
    7fbc:	e0ac      	b.n	8118 <__aeabi_dadd+0x5b8>
    7fbe:	2240      	movs	r2, #64	; 0x40
    7fc0:	1a12      	subs	r2, r2, r0
    7fc2:	4093      	lsls	r3, r2
    7fc4:	465a      	mov	r2, fp
    7fc6:	431a      	orrs	r2, r3
    7fc8:	1e53      	subs	r3, r2, #1
    7fca:	419a      	sbcs	r2, r3
    7fcc:	464b      	mov	r3, r9
    7fce:	431a      	orrs	r2, r3
    7fd0:	2300      	movs	r3, #0
    7fd2:	e6b6      	b.n	7d42 <__aeabi_dadd+0x1e2>
    7fd4:	4d71      	ldr	r5, [pc, #452]	; (819c <__aeabi_dadd+0x63c>)
    7fd6:	45aa      	cmp	sl, r5
    7fd8:	d000      	beq.n	7fdc <__aeabi_dadd+0x47c>
    7fda:	e76f      	b.n	7ebc <__aeabi_dadd+0x35c>
    7fdc:	1c19      	adds	r1, r3, #0
    7fde:	465c      	mov	r4, fp
    7fe0:	4655      	mov	r5, sl
    7fe2:	4666      	mov	r6, ip
    7fe4:	e5e5      	b.n	7bb2 <__aeabi_dadd+0x52>
    7fe6:	2d00      	cmp	r5, #0
    7fe8:	d122      	bne.n	8030 <__aeabi_dadd+0x4d0>
    7fea:	1c0d      	adds	r5, r1, #0
    7fec:	4325      	orrs	r5, r4
    7fee:	d077      	beq.n	80e0 <__aeabi_dadd+0x580>
    7ff0:	43d5      	mvns	r5, r2
    7ff2:	2d00      	cmp	r5, #0
    7ff4:	d171      	bne.n	80da <__aeabi_dadd+0x57a>
    7ff6:	445c      	add	r4, fp
    7ff8:	455c      	cmp	r4, fp
    7ffa:	4192      	sbcs	r2, r2
    7ffc:	1859      	adds	r1, r3, r1
    7ffe:	4252      	negs	r2, r2
    8000:	1889      	adds	r1, r1, r2
    8002:	4655      	mov	r5, sl
    8004:	e6a4      	b.n	7d50 <__aeabi_dadd+0x1f0>
    8006:	2800      	cmp	r0, #0
    8008:	d14d      	bne.n	80a6 <__aeabi_dadd+0x546>
    800a:	4659      	mov	r1, fp
    800c:	4319      	orrs	r1, r3
    800e:	d100      	bne.n	8012 <__aeabi_dadd+0x4b2>
    8010:	e094      	b.n	813c <__aeabi_dadd+0x5dc>
    8012:	1c19      	adds	r1, r3, #0
    8014:	465c      	mov	r4, fp
    8016:	4666      	mov	r6, ip
    8018:	4d60      	ldr	r5, [pc, #384]	; (819c <__aeabi_dadd+0x63c>)
    801a:	e5ca      	b.n	7bb2 <__aeabi_dadd+0x52>
    801c:	430c      	orrs	r4, r1
    801e:	1e61      	subs	r1, r4, #1
    8020:	418c      	sbcs	r4, r1
    8022:	b2e4      	uxtb	r4, r4
    8024:	2100      	movs	r1, #0
    8026:	e75b      	b.n	7ee0 <__aeabi_dadd+0x380>
    8028:	1c05      	adds	r5, r0, #0
    802a:	2100      	movs	r1, #0
    802c:	2400      	movs	r4, #0
    802e:	e652      	b.n	7cd6 <__aeabi_dadd+0x176>
    8030:	4d5a      	ldr	r5, [pc, #360]	; (819c <__aeabi_dadd+0x63c>)
    8032:	45aa      	cmp	sl, r5
    8034:	d054      	beq.n	80e0 <__aeabi_dadd+0x580>
    8036:	4255      	negs	r5, r2
    8038:	2280      	movs	r2, #128	; 0x80
    803a:	0410      	lsls	r0, r2, #16
    803c:	4301      	orrs	r1, r0
    803e:	2d38      	cmp	r5, #56	; 0x38
    8040:	dd00      	ble.n	8044 <__aeabi_dadd+0x4e4>
    8042:	e081      	b.n	8148 <__aeabi_dadd+0x5e8>
    8044:	2d1f      	cmp	r5, #31
    8046:	dd00      	ble.n	804a <__aeabi_dadd+0x4ea>
    8048:	e092      	b.n	8170 <__aeabi_dadd+0x610>
    804a:	2220      	movs	r2, #32
    804c:	1b50      	subs	r0, r2, r5
    804e:	1c0a      	adds	r2, r1, #0
    8050:	4684      	mov	ip, r0
    8052:	4082      	lsls	r2, r0
    8054:	1c20      	adds	r0, r4, #0
    8056:	40e8      	lsrs	r0, r5
    8058:	4302      	orrs	r2, r0
    805a:	4690      	mov	r8, r2
    805c:	4662      	mov	r2, ip
    805e:	4094      	lsls	r4, r2
    8060:	1e60      	subs	r0, r4, #1
    8062:	4184      	sbcs	r4, r0
    8064:	4642      	mov	r2, r8
    8066:	4314      	orrs	r4, r2
    8068:	40e9      	lsrs	r1, r5
    806a:	445c      	add	r4, fp
    806c:	455c      	cmp	r4, fp
    806e:	4192      	sbcs	r2, r2
    8070:	18cb      	adds	r3, r1, r3
    8072:	4252      	negs	r2, r2
    8074:	1899      	adds	r1, r3, r2
    8076:	4655      	mov	r5, sl
    8078:	e66a      	b.n	7d50 <__aeabi_dadd+0x1f0>
    807a:	4658      	mov	r0, fp
    807c:	4318      	orrs	r0, r3
    807e:	d100      	bne.n	8082 <__aeabi_dadd+0x522>
    8080:	e597      	b.n	7bb2 <__aeabi_dadd+0x52>
    8082:	4658      	mov	r0, fp
    8084:	1a27      	subs	r7, r4, r0
    8086:	42bc      	cmp	r4, r7
    8088:	4192      	sbcs	r2, r2
    808a:	1ac8      	subs	r0, r1, r3
    808c:	4252      	negs	r2, r2
    808e:	1a80      	subs	r0, r0, r2
    8090:	0202      	lsls	r2, r0, #8
    8092:	d566      	bpl.n	8162 <__aeabi_dadd+0x602>
    8094:	4658      	mov	r0, fp
    8096:	1b04      	subs	r4, r0, r4
    8098:	45a3      	cmp	fp, r4
    809a:	4192      	sbcs	r2, r2
    809c:	1a59      	subs	r1, r3, r1
    809e:	4252      	negs	r2, r2
    80a0:	1a89      	subs	r1, r1, r2
    80a2:	4666      	mov	r6, ip
    80a4:	e585      	b.n	7bb2 <__aeabi_dadd+0x52>
    80a6:	4658      	mov	r0, fp
    80a8:	4318      	orrs	r0, r3
    80aa:	d033      	beq.n	8114 <__aeabi_dadd+0x5b4>
    80ac:	0748      	lsls	r0, r1, #29
    80ae:	08e4      	lsrs	r4, r4, #3
    80b0:	4304      	orrs	r4, r0
    80b2:	2080      	movs	r0, #128	; 0x80
    80b4:	08c9      	lsrs	r1, r1, #3
    80b6:	0300      	lsls	r0, r0, #12
    80b8:	4201      	tst	r1, r0
    80ba:	d008      	beq.n	80ce <__aeabi_dadd+0x56e>
    80bc:	08dd      	lsrs	r5, r3, #3
    80be:	4205      	tst	r5, r0
    80c0:	d105      	bne.n	80ce <__aeabi_dadd+0x56e>
    80c2:	4659      	mov	r1, fp
    80c4:	08ca      	lsrs	r2, r1, #3
    80c6:	075c      	lsls	r4, r3, #29
    80c8:	4314      	orrs	r4, r2
    80ca:	1c29      	adds	r1, r5, #0
    80cc:	4666      	mov	r6, ip
    80ce:	0f63      	lsrs	r3, r4, #29
    80d0:	00c9      	lsls	r1, r1, #3
    80d2:	4319      	orrs	r1, r3
    80d4:	00e4      	lsls	r4, r4, #3
    80d6:	4d31      	ldr	r5, [pc, #196]	; (819c <__aeabi_dadd+0x63c>)
    80d8:	e56b      	b.n	7bb2 <__aeabi_dadd+0x52>
    80da:	4a30      	ldr	r2, [pc, #192]	; (819c <__aeabi_dadd+0x63c>)
    80dc:	4592      	cmp	sl, r2
    80de:	d1ae      	bne.n	803e <__aeabi_dadd+0x4de>
    80e0:	1c19      	adds	r1, r3, #0
    80e2:	465c      	mov	r4, fp
    80e4:	4655      	mov	r5, sl
    80e6:	e564      	b.n	7bb2 <__aeabi_dadd+0x52>
    80e8:	2800      	cmp	r0, #0
    80ea:	d036      	beq.n	815a <__aeabi_dadd+0x5fa>
    80ec:	4658      	mov	r0, fp
    80ee:	4318      	orrs	r0, r3
    80f0:	d010      	beq.n	8114 <__aeabi_dadd+0x5b4>
    80f2:	2580      	movs	r5, #128	; 0x80
    80f4:	0748      	lsls	r0, r1, #29
    80f6:	08e4      	lsrs	r4, r4, #3
    80f8:	08c9      	lsrs	r1, r1, #3
    80fa:	032d      	lsls	r5, r5, #12
    80fc:	4304      	orrs	r4, r0
    80fe:	4229      	tst	r1, r5
    8100:	d0e5      	beq.n	80ce <__aeabi_dadd+0x56e>
    8102:	08d8      	lsrs	r0, r3, #3
    8104:	4228      	tst	r0, r5
    8106:	d1e2      	bne.n	80ce <__aeabi_dadd+0x56e>
    8108:	465d      	mov	r5, fp
    810a:	08ea      	lsrs	r2, r5, #3
    810c:	075c      	lsls	r4, r3, #29
    810e:	4314      	orrs	r4, r2
    8110:	1c01      	adds	r1, r0, #0
    8112:	e7dc      	b.n	80ce <__aeabi_dadd+0x56e>
    8114:	4d21      	ldr	r5, [pc, #132]	; (819c <__aeabi_dadd+0x63c>)
    8116:	e54c      	b.n	7bb2 <__aeabi_dadd+0x52>
    8118:	2300      	movs	r3, #0
    811a:	e753      	b.n	7fc4 <__aeabi_dadd+0x464>
    811c:	1c3d      	adds	r5, r7, #0
    811e:	3d20      	subs	r5, #32
    8120:	1c0a      	adds	r2, r1, #0
    8122:	40ea      	lsrs	r2, r5
    8124:	1c15      	adds	r5, r2, #0
    8126:	2f20      	cmp	r7, #32
    8128:	d034      	beq.n	8194 <__aeabi_dadd+0x634>
    812a:	2640      	movs	r6, #64	; 0x40
    812c:	1bf7      	subs	r7, r6, r7
    812e:	40b9      	lsls	r1, r7
    8130:	430c      	orrs	r4, r1
    8132:	1e61      	subs	r1, r4, #1
    8134:	418c      	sbcs	r4, r1
    8136:	432c      	orrs	r4, r5
    8138:	2100      	movs	r1, #0
    813a:	e6d1      	b.n	7ee0 <__aeabi_dadd+0x380>
    813c:	2180      	movs	r1, #128	; 0x80
    813e:	2700      	movs	r7, #0
    8140:	03c9      	lsls	r1, r1, #15
    8142:	4d16      	ldr	r5, [pc, #88]	; (819c <__aeabi_dadd+0x63c>)
    8144:	2400      	movs	r4, #0
    8146:	e5c6      	b.n	7cd6 <__aeabi_dadd+0x176>
    8148:	430c      	orrs	r4, r1
    814a:	1e61      	subs	r1, r4, #1
    814c:	418c      	sbcs	r4, r1
    814e:	b2e4      	uxtb	r4, r4
    8150:	2100      	movs	r1, #0
    8152:	e78a      	b.n	806a <__aeabi_dadd+0x50a>
    8154:	1c19      	adds	r1, r3, #0
    8156:	465c      	mov	r4, fp
    8158:	e52b      	b.n	7bb2 <__aeabi_dadd+0x52>
    815a:	1c19      	adds	r1, r3, #0
    815c:	465c      	mov	r4, fp
    815e:	4d0f      	ldr	r5, [pc, #60]	; (819c <__aeabi_dadd+0x63c>)
    8160:	e527      	b.n	7bb2 <__aeabi_dadd+0x52>
    8162:	1c03      	adds	r3, r0, #0
    8164:	433b      	orrs	r3, r7
    8166:	d100      	bne.n	816a <__aeabi_dadd+0x60a>
    8168:	e71c      	b.n	7fa4 <__aeabi_dadd+0x444>
    816a:	1c01      	adds	r1, r0, #0
    816c:	1c3c      	adds	r4, r7, #0
    816e:	e520      	b.n	7bb2 <__aeabi_dadd+0x52>
    8170:	2020      	movs	r0, #32
    8172:	4240      	negs	r0, r0
    8174:	1940      	adds	r0, r0, r5
    8176:	1c0a      	adds	r2, r1, #0
    8178:	40c2      	lsrs	r2, r0
    817a:	4690      	mov	r8, r2
    817c:	2d20      	cmp	r5, #32
    817e:	d00b      	beq.n	8198 <__aeabi_dadd+0x638>
    8180:	2040      	movs	r0, #64	; 0x40
    8182:	1b45      	subs	r5, r0, r5
    8184:	40a9      	lsls	r1, r5
    8186:	430c      	orrs	r4, r1
    8188:	1e61      	subs	r1, r4, #1
    818a:	418c      	sbcs	r4, r1
    818c:	4645      	mov	r5, r8
    818e:	432c      	orrs	r4, r5
    8190:	2100      	movs	r1, #0
    8192:	e76a      	b.n	806a <__aeabi_dadd+0x50a>
    8194:	2100      	movs	r1, #0
    8196:	e7cb      	b.n	8130 <__aeabi_dadd+0x5d0>
    8198:	2100      	movs	r1, #0
    819a:	e7f4      	b.n	8186 <__aeabi_dadd+0x626>
    819c:	000007ff 	.word	0x000007ff
    81a0:	ff7fffff 	.word	0xff7fffff

000081a4 <__aeabi_ddiv>:
    81a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    81a6:	4656      	mov	r6, sl
    81a8:	4644      	mov	r4, r8
    81aa:	465f      	mov	r7, fp
    81ac:	464d      	mov	r5, r9
    81ae:	b4f0      	push	{r4, r5, r6, r7}
    81b0:	1c1f      	adds	r7, r3, #0
    81b2:	030b      	lsls	r3, r1, #12
    81b4:	0b1b      	lsrs	r3, r3, #12
    81b6:	4698      	mov	r8, r3
    81b8:	004b      	lsls	r3, r1, #1
    81ba:	b087      	sub	sp, #28
    81bc:	1c04      	adds	r4, r0, #0
    81be:	4681      	mov	r9, r0
    81c0:	0d5b      	lsrs	r3, r3, #21
    81c2:	0fc8      	lsrs	r0, r1, #31
    81c4:	1c16      	adds	r6, r2, #0
    81c6:	469a      	mov	sl, r3
    81c8:	9000      	str	r0, [sp, #0]
    81ca:	2b00      	cmp	r3, #0
    81cc:	d051      	beq.n	8272 <__aeabi_ddiv+0xce>
    81ce:	4b6a      	ldr	r3, [pc, #424]	; (8378 <__aeabi_ddiv+0x1d4>)
    81d0:	459a      	cmp	sl, r3
    81d2:	d031      	beq.n	8238 <__aeabi_ddiv+0x94>
    81d4:	2280      	movs	r2, #128	; 0x80
    81d6:	4641      	mov	r1, r8
    81d8:	0352      	lsls	r2, r2, #13
    81da:	430a      	orrs	r2, r1
    81dc:	0f63      	lsrs	r3, r4, #29
    81de:	00d2      	lsls	r2, r2, #3
    81e0:	431a      	orrs	r2, r3
    81e2:	4b66      	ldr	r3, [pc, #408]	; (837c <__aeabi_ddiv+0x1d8>)
    81e4:	4690      	mov	r8, r2
    81e6:	2500      	movs	r5, #0
    81e8:	00e2      	lsls	r2, r4, #3
    81ea:	4691      	mov	r9, r2
    81ec:	449a      	add	sl, r3
    81ee:	2400      	movs	r4, #0
    81f0:	9502      	str	r5, [sp, #8]
    81f2:	033b      	lsls	r3, r7, #12
    81f4:	0b1b      	lsrs	r3, r3, #12
    81f6:	469b      	mov	fp, r3
    81f8:	0ffd      	lsrs	r5, r7, #31
    81fa:	007b      	lsls	r3, r7, #1
    81fc:	1c31      	adds	r1, r6, #0
    81fe:	0d5b      	lsrs	r3, r3, #21
    8200:	9501      	str	r5, [sp, #4]
    8202:	d060      	beq.n	82c6 <__aeabi_ddiv+0x122>
    8204:	4a5c      	ldr	r2, [pc, #368]	; (8378 <__aeabi_ddiv+0x1d4>)
    8206:	4293      	cmp	r3, r2
    8208:	d054      	beq.n	82b4 <__aeabi_ddiv+0x110>
    820a:	2180      	movs	r1, #128	; 0x80
    820c:	4658      	mov	r0, fp
    820e:	0349      	lsls	r1, r1, #13
    8210:	4301      	orrs	r1, r0
    8212:	0f72      	lsrs	r2, r6, #29
    8214:	00c9      	lsls	r1, r1, #3
    8216:	4311      	orrs	r1, r2
    8218:	4a58      	ldr	r2, [pc, #352]	; (837c <__aeabi_ddiv+0x1d8>)
    821a:	468b      	mov	fp, r1
    821c:	189b      	adds	r3, r3, r2
    821e:	00f1      	lsls	r1, r6, #3
    8220:	2000      	movs	r0, #0
    8222:	9a00      	ldr	r2, [sp, #0]
    8224:	4304      	orrs	r4, r0
    8226:	406a      	eors	r2, r5
    8228:	9203      	str	r2, [sp, #12]
    822a:	2c0f      	cmp	r4, #15
    822c:	d900      	bls.n	8230 <__aeabi_ddiv+0x8c>
    822e:	e0ad      	b.n	838c <__aeabi_ddiv+0x1e8>
    8230:	4e53      	ldr	r6, [pc, #332]	; (8380 <__aeabi_ddiv+0x1dc>)
    8232:	00a4      	lsls	r4, r4, #2
    8234:	5934      	ldr	r4, [r6, r4]
    8236:	46a7      	mov	pc, r4
    8238:	4640      	mov	r0, r8
    823a:	4304      	orrs	r4, r0
    823c:	d16e      	bne.n	831c <__aeabi_ddiv+0x178>
    823e:	2100      	movs	r1, #0
    8240:	2502      	movs	r5, #2
    8242:	2408      	movs	r4, #8
    8244:	4688      	mov	r8, r1
    8246:	4689      	mov	r9, r1
    8248:	9502      	str	r5, [sp, #8]
    824a:	e7d2      	b.n	81f2 <__aeabi_ddiv+0x4e>
    824c:	9c00      	ldr	r4, [sp, #0]
    824e:	9802      	ldr	r0, [sp, #8]
    8250:	46c3      	mov	fp, r8
    8252:	4649      	mov	r1, r9
    8254:	9401      	str	r4, [sp, #4]
    8256:	2802      	cmp	r0, #2
    8258:	d064      	beq.n	8324 <__aeabi_ddiv+0x180>
    825a:	2803      	cmp	r0, #3
    825c:	d100      	bne.n	8260 <__aeabi_ddiv+0xbc>
    825e:	e2ab      	b.n	87b8 <__aeabi_ddiv+0x614>
    8260:	2801      	cmp	r0, #1
    8262:	d000      	beq.n	8266 <__aeabi_ddiv+0xc2>
    8264:	e238      	b.n	86d8 <__aeabi_ddiv+0x534>
    8266:	9a01      	ldr	r2, [sp, #4]
    8268:	2400      	movs	r4, #0
    826a:	4002      	ands	r2, r0
    826c:	2500      	movs	r5, #0
    826e:	46a1      	mov	r9, r4
    8270:	e060      	b.n	8334 <__aeabi_ddiv+0x190>
    8272:	4643      	mov	r3, r8
    8274:	4323      	orrs	r3, r4
    8276:	d04a      	beq.n	830e <__aeabi_ddiv+0x16a>
    8278:	4640      	mov	r0, r8
    827a:	2800      	cmp	r0, #0
    827c:	d100      	bne.n	8280 <__aeabi_ddiv+0xdc>
    827e:	e1c0      	b.n	8602 <__aeabi_ddiv+0x45e>
    8280:	f001 fb42 	bl	9908 <__clzsi2>
    8284:	1e03      	subs	r3, r0, #0
    8286:	2b27      	cmp	r3, #39	; 0x27
    8288:	dd00      	ble.n	828c <__aeabi_ddiv+0xe8>
    828a:	e1b3      	b.n	85f4 <__aeabi_ddiv+0x450>
    828c:	2128      	movs	r1, #40	; 0x28
    828e:	1a0d      	subs	r5, r1, r0
    8290:	1c21      	adds	r1, r4, #0
    8292:	3b08      	subs	r3, #8
    8294:	4642      	mov	r2, r8
    8296:	40e9      	lsrs	r1, r5
    8298:	409a      	lsls	r2, r3
    829a:	1c0d      	adds	r5, r1, #0
    829c:	4315      	orrs	r5, r2
    829e:	1c22      	adds	r2, r4, #0
    82a0:	409a      	lsls	r2, r3
    82a2:	46a8      	mov	r8, r5
    82a4:	4691      	mov	r9, r2
    82a6:	4b37      	ldr	r3, [pc, #220]	; (8384 <__aeabi_ddiv+0x1e0>)
    82a8:	2500      	movs	r5, #0
    82aa:	1a1b      	subs	r3, r3, r0
    82ac:	469a      	mov	sl, r3
    82ae:	2400      	movs	r4, #0
    82b0:	9502      	str	r5, [sp, #8]
    82b2:	e79e      	b.n	81f2 <__aeabi_ddiv+0x4e>
    82b4:	465a      	mov	r2, fp
    82b6:	4316      	orrs	r6, r2
    82b8:	2003      	movs	r0, #3
    82ba:	2e00      	cmp	r6, #0
    82bc:	d1b1      	bne.n	8222 <__aeabi_ddiv+0x7e>
    82be:	46b3      	mov	fp, r6
    82c0:	2100      	movs	r1, #0
    82c2:	2002      	movs	r0, #2
    82c4:	e7ad      	b.n	8222 <__aeabi_ddiv+0x7e>
    82c6:	465a      	mov	r2, fp
    82c8:	4332      	orrs	r2, r6
    82ca:	d01b      	beq.n	8304 <__aeabi_ddiv+0x160>
    82cc:	465b      	mov	r3, fp
    82ce:	2b00      	cmp	r3, #0
    82d0:	d100      	bne.n	82d4 <__aeabi_ddiv+0x130>
    82d2:	e18a      	b.n	85ea <__aeabi_ddiv+0x446>
    82d4:	4658      	mov	r0, fp
    82d6:	f001 fb17 	bl	9908 <__clzsi2>
    82da:	2827      	cmp	r0, #39	; 0x27
    82dc:	dd00      	ble.n	82e0 <__aeabi_ddiv+0x13c>
    82de:	e17d      	b.n	85dc <__aeabi_ddiv+0x438>
    82e0:	2228      	movs	r2, #40	; 0x28
    82e2:	1a17      	subs	r7, r2, r0
    82e4:	1c01      	adds	r1, r0, #0
    82e6:	1c32      	adds	r2, r6, #0
    82e8:	3908      	subs	r1, #8
    82ea:	465b      	mov	r3, fp
    82ec:	40fa      	lsrs	r2, r7
    82ee:	408b      	lsls	r3, r1
    82f0:	1c17      	adds	r7, r2, #0
    82f2:	431f      	orrs	r7, r3
    82f4:	1c33      	adds	r3, r6, #0
    82f6:	408b      	lsls	r3, r1
    82f8:	46bb      	mov	fp, r7
    82fa:	1c19      	adds	r1, r3, #0
    82fc:	4b21      	ldr	r3, [pc, #132]	; (8384 <__aeabi_ddiv+0x1e0>)
    82fe:	1a1b      	subs	r3, r3, r0
    8300:	2000      	movs	r0, #0
    8302:	e78e      	b.n	8222 <__aeabi_ddiv+0x7e>
    8304:	2700      	movs	r7, #0
    8306:	46bb      	mov	fp, r7
    8308:	2100      	movs	r1, #0
    830a:	2001      	movs	r0, #1
    830c:	e789      	b.n	8222 <__aeabi_ddiv+0x7e>
    830e:	2000      	movs	r0, #0
    8310:	2501      	movs	r5, #1
    8312:	2404      	movs	r4, #4
    8314:	4680      	mov	r8, r0
    8316:	4681      	mov	r9, r0
    8318:	9502      	str	r5, [sp, #8]
    831a:	e76a      	b.n	81f2 <__aeabi_ddiv+0x4e>
    831c:	2503      	movs	r5, #3
    831e:	240c      	movs	r4, #12
    8320:	9502      	str	r5, [sp, #8]
    8322:	e766      	b.n	81f2 <__aeabi_ddiv+0x4e>
    8324:	9c01      	ldr	r4, [sp, #4]
    8326:	9403      	str	r4, [sp, #12]
    8328:	9d03      	ldr	r5, [sp, #12]
    832a:	2201      	movs	r2, #1
    832c:	402a      	ands	r2, r5
    832e:	2400      	movs	r4, #0
    8330:	4d11      	ldr	r5, [pc, #68]	; (8378 <__aeabi_ddiv+0x1d4>)
    8332:	46a1      	mov	r9, r4
    8334:	2000      	movs	r0, #0
    8336:	2100      	movs	r1, #0
    8338:	0324      	lsls	r4, r4, #12
    833a:	0b26      	lsrs	r6, r4, #12
    833c:	0d0c      	lsrs	r4, r1, #20
    833e:	0524      	lsls	r4, r4, #20
    8340:	4b11      	ldr	r3, [pc, #68]	; (8388 <__aeabi_ddiv+0x1e4>)
    8342:	4334      	orrs	r4, r6
    8344:	052d      	lsls	r5, r5, #20
    8346:	4023      	ands	r3, r4
    8348:	432b      	orrs	r3, r5
    834a:	005b      	lsls	r3, r3, #1
    834c:	085b      	lsrs	r3, r3, #1
    834e:	07d2      	lsls	r2, r2, #31
    8350:	1c19      	adds	r1, r3, #0
    8352:	4648      	mov	r0, r9
    8354:	4311      	orrs	r1, r2
    8356:	b007      	add	sp, #28
    8358:	bc3c      	pop	{r2, r3, r4, r5}
    835a:	4690      	mov	r8, r2
    835c:	4699      	mov	r9, r3
    835e:	46a2      	mov	sl, r4
    8360:	46ab      	mov	fp, r5
    8362:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8364:	2200      	movs	r2, #0
    8366:	2480      	movs	r4, #128	; 0x80
    8368:	0324      	lsls	r4, r4, #12
    836a:	4691      	mov	r9, r2
    836c:	4d02      	ldr	r5, [pc, #8]	; (8378 <__aeabi_ddiv+0x1d4>)
    836e:	e7e1      	b.n	8334 <__aeabi_ddiv+0x190>
    8370:	2400      	movs	r4, #0
    8372:	2500      	movs	r5, #0
    8374:	46a1      	mov	r9, r4
    8376:	e7dd      	b.n	8334 <__aeabi_ddiv+0x190>
    8378:	000007ff 	.word	0x000007ff
    837c:	fffffc01 	.word	0xfffffc01
    8380:	0000abc4 	.word	0x0000abc4
    8384:	fffffc0d 	.word	0xfffffc0d
    8388:	800fffff 	.word	0x800fffff
    838c:	4655      	mov	r5, sl
    838e:	1aed      	subs	r5, r5, r3
    8390:	9504      	str	r5, [sp, #16]
    8392:	45d8      	cmp	r8, fp
    8394:	d900      	bls.n	8398 <__aeabi_ddiv+0x1f4>
    8396:	e153      	b.n	8640 <__aeabi_ddiv+0x49c>
    8398:	d100      	bne.n	839c <__aeabi_ddiv+0x1f8>
    839a:	e14e      	b.n	863a <__aeabi_ddiv+0x496>
    839c:	9c04      	ldr	r4, [sp, #16]
    839e:	2500      	movs	r5, #0
    83a0:	3c01      	subs	r4, #1
    83a2:	464e      	mov	r6, r9
    83a4:	9404      	str	r4, [sp, #16]
    83a6:	4647      	mov	r7, r8
    83a8:	46a9      	mov	r9, r5
    83aa:	4658      	mov	r0, fp
    83ac:	0203      	lsls	r3, r0, #8
    83ae:	0e0c      	lsrs	r4, r1, #24
    83b0:	431c      	orrs	r4, r3
    83b2:	0209      	lsls	r1, r1, #8
    83b4:	0c25      	lsrs	r5, r4, #16
    83b6:	0423      	lsls	r3, r4, #16
    83b8:	0c1b      	lsrs	r3, r3, #16
    83ba:	9100      	str	r1, [sp, #0]
    83bc:	1c38      	adds	r0, r7, #0
    83be:	1c29      	adds	r1, r5, #0
    83c0:	9301      	str	r3, [sp, #4]
    83c2:	f7ff fa9b 	bl	78fc <__aeabi_uidiv>
    83c6:	9901      	ldr	r1, [sp, #4]
    83c8:	4683      	mov	fp, r0
    83ca:	4341      	muls	r1, r0
    83cc:	1c38      	adds	r0, r7, #0
    83ce:	468a      	mov	sl, r1
    83d0:	1c29      	adds	r1, r5, #0
    83d2:	f7ff fad7 	bl	7984 <__aeabi_uidivmod>
    83d6:	0c33      	lsrs	r3, r6, #16
    83d8:	0409      	lsls	r1, r1, #16
    83da:	4319      	orrs	r1, r3
    83dc:	458a      	cmp	sl, r1
    83de:	d90c      	bls.n	83fa <__aeabi_ddiv+0x256>
    83e0:	465b      	mov	r3, fp
    83e2:	1909      	adds	r1, r1, r4
    83e4:	3b01      	subs	r3, #1
    83e6:	428c      	cmp	r4, r1
    83e8:	d900      	bls.n	83ec <__aeabi_ddiv+0x248>
    83ea:	e147      	b.n	867c <__aeabi_ddiv+0x4d8>
    83ec:	458a      	cmp	sl, r1
    83ee:	d800      	bhi.n	83f2 <__aeabi_ddiv+0x24e>
    83f0:	e144      	b.n	867c <__aeabi_ddiv+0x4d8>
    83f2:	2202      	movs	r2, #2
    83f4:	4252      	negs	r2, r2
    83f6:	4493      	add	fp, r2
    83f8:	1909      	adds	r1, r1, r4
    83fa:	4653      	mov	r3, sl
    83fc:	1acb      	subs	r3, r1, r3
    83fe:	1c18      	adds	r0, r3, #0
    8400:	1c29      	adds	r1, r5, #0
    8402:	4698      	mov	r8, r3
    8404:	f7ff fa7a 	bl	78fc <__aeabi_uidiv>
    8408:	1c07      	adds	r7, r0, #0
    840a:	9801      	ldr	r0, [sp, #4]
    840c:	1c29      	adds	r1, r5, #0
    840e:	4378      	muls	r0, r7
    8410:	4682      	mov	sl, r0
    8412:	4640      	mov	r0, r8
    8414:	f7ff fab6 	bl	7984 <__aeabi_uidivmod>
    8418:	0436      	lsls	r6, r6, #16
    841a:	040b      	lsls	r3, r1, #16
    841c:	0c36      	lsrs	r6, r6, #16
    841e:	4333      	orrs	r3, r6
    8420:	459a      	cmp	sl, r3
    8422:	d909      	bls.n	8438 <__aeabi_ddiv+0x294>
    8424:	191b      	adds	r3, r3, r4
    8426:	1e7a      	subs	r2, r7, #1
    8428:	429c      	cmp	r4, r3
    842a:	d900      	bls.n	842e <__aeabi_ddiv+0x28a>
    842c:	e124      	b.n	8678 <__aeabi_ddiv+0x4d4>
    842e:	459a      	cmp	sl, r3
    8430:	d800      	bhi.n	8434 <__aeabi_ddiv+0x290>
    8432:	e121      	b.n	8678 <__aeabi_ddiv+0x4d4>
    8434:	3f02      	subs	r7, #2
    8436:	191b      	adds	r3, r3, r4
    8438:	465e      	mov	r6, fp
    843a:	0432      	lsls	r2, r6, #16
    843c:	4317      	orrs	r7, r2
    843e:	0c38      	lsrs	r0, r7, #16
    8440:	46bb      	mov	fp, r7
    8442:	9e00      	ldr	r6, [sp, #0]
    8444:	9f00      	ldr	r7, [sp, #0]
    8446:	4651      	mov	r1, sl
    8448:	0c3f      	lsrs	r7, r7, #16
    844a:	0432      	lsls	r2, r6, #16
    844c:	1a5b      	subs	r3, r3, r1
    844e:	4659      	mov	r1, fp
    8450:	46ba      	mov	sl, r7
    8452:	0c12      	lsrs	r2, r2, #16
    8454:	040f      	lsls	r7, r1, #16
    8456:	0c3f      	lsrs	r7, r7, #16
    8458:	4690      	mov	r8, r2
    845a:	4651      	mov	r1, sl
    845c:	437a      	muls	r2, r7
    845e:	434f      	muls	r7, r1
    8460:	4641      	mov	r1, r8
    8462:	4341      	muls	r1, r0
    8464:	4656      	mov	r6, sl
    8466:	4370      	muls	r0, r6
    8468:	19cf      	adds	r7, r1, r7
    846a:	0c16      	lsrs	r6, r2, #16
    846c:	19be      	adds	r6, r7, r6
    846e:	42b1      	cmp	r1, r6
    8470:	d902      	bls.n	8478 <__aeabi_ddiv+0x2d4>
    8472:	2780      	movs	r7, #128	; 0x80
    8474:	027f      	lsls	r7, r7, #9
    8476:	19c0      	adds	r0, r0, r7
    8478:	0c31      	lsrs	r1, r6, #16
    847a:	0412      	lsls	r2, r2, #16
    847c:	0436      	lsls	r6, r6, #16
    847e:	0c12      	lsrs	r2, r2, #16
    8480:	1840      	adds	r0, r0, r1
    8482:	18b6      	adds	r6, r6, r2
    8484:	4283      	cmp	r3, r0
    8486:	d200      	bcs.n	848a <__aeabi_ddiv+0x2e6>
    8488:	e0c4      	b.n	8614 <__aeabi_ddiv+0x470>
    848a:	d100      	bne.n	848e <__aeabi_ddiv+0x2ea>
    848c:	e0be      	b.n	860c <__aeabi_ddiv+0x468>
    848e:	1a19      	subs	r1, r3, r0
    8490:	4648      	mov	r0, r9
    8492:	1b86      	subs	r6, r0, r6
    8494:	45b1      	cmp	r9, r6
    8496:	41bf      	sbcs	r7, r7
    8498:	427f      	negs	r7, r7
    849a:	1bcf      	subs	r7, r1, r7
    849c:	42a7      	cmp	r7, r4
    849e:	d100      	bne.n	84a2 <__aeabi_ddiv+0x2fe>
    84a0:	e113      	b.n	86ca <__aeabi_ddiv+0x526>
    84a2:	1c29      	adds	r1, r5, #0
    84a4:	1c38      	adds	r0, r7, #0
    84a6:	f7ff fa29 	bl	78fc <__aeabi_uidiv>
    84aa:	9901      	ldr	r1, [sp, #4]
    84ac:	9002      	str	r0, [sp, #8]
    84ae:	4341      	muls	r1, r0
    84b0:	1c38      	adds	r0, r7, #0
    84b2:	4689      	mov	r9, r1
    84b4:	1c29      	adds	r1, r5, #0
    84b6:	f7ff fa65 	bl	7984 <__aeabi_uidivmod>
    84ba:	0c33      	lsrs	r3, r6, #16
    84bc:	0409      	lsls	r1, r1, #16
    84be:	4319      	orrs	r1, r3
    84c0:	4589      	cmp	r9, r1
    84c2:	d90c      	bls.n	84de <__aeabi_ddiv+0x33a>
    84c4:	9b02      	ldr	r3, [sp, #8]
    84c6:	1909      	adds	r1, r1, r4
    84c8:	3b01      	subs	r3, #1
    84ca:	428c      	cmp	r4, r1
    84cc:	d900      	bls.n	84d0 <__aeabi_ddiv+0x32c>
    84ce:	e0ff      	b.n	86d0 <__aeabi_ddiv+0x52c>
    84d0:	4589      	cmp	r9, r1
    84d2:	d800      	bhi.n	84d6 <__aeabi_ddiv+0x332>
    84d4:	e0fc      	b.n	86d0 <__aeabi_ddiv+0x52c>
    84d6:	9f02      	ldr	r7, [sp, #8]
    84d8:	1909      	adds	r1, r1, r4
    84da:	3f02      	subs	r7, #2
    84dc:	9702      	str	r7, [sp, #8]
    84de:	464f      	mov	r7, r9
    84e0:	1bcf      	subs	r7, r1, r7
    84e2:	1c38      	adds	r0, r7, #0
    84e4:	1c29      	adds	r1, r5, #0
    84e6:	9705      	str	r7, [sp, #20]
    84e8:	f7ff fa08 	bl	78fc <__aeabi_uidiv>
    84ec:	1c07      	adds	r7, r0, #0
    84ee:	9801      	ldr	r0, [sp, #4]
    84f0:	1c29      	adds	r1, r5, #0
    84f2:	4378      	muls	r0, r7
    84f4:	4681      	mov	r9, r0
    84f6:	9805      	ldr	r0, [sp, #20]
    84f8:	f7ff fa44 	bl	7984 <__aeabi_uidivmod>
    84fc:	0436      	lsls	r6, r6, #16
    84fe:	0409      	lsls	r1, r1, #16
    8500:	0c36      	lsrs	r6, r6, #16
    8502:	430e      	orrs	r6, r1
    8504:	45b1      	cmp	r9, r6
    8506:	d909      	bls.n	851c <__aeabi_ddiv+0x378>
    8508:	1936      	adds	r6, r6, r4
    850a:	1e7b      	subs	r3, r7, #1
    850c:	42b4      	cmp	r4, r6
    850e:	d900      	bls.n	8512 <__aeabi_ddiv+0x36e>
    8510:	e0e0      	b.n	86d4 <__aeabi_ddiv+0x530>
    8512:	45b1      	cmp	r9, r6
    8514:	d800      	bhi.n	8518 <__aeabi_ddiv+0x374>
    8516:	e0dd      	b.n	86d4 <__aeabi_ddiv+0x530>
    8518:	3f02      	subs	r7, #2
    851a:	1936      	adds	r6, r6, r4
    851c:	9d02      	ldr	r5, [sp, #8]
    851e:	4649      	mov	r1, r9
    8520:	1a76      	subs	r6, r6, r1
    8522:	0429      	lsls	r1, r5, #16
    8524:	4339      	orrs	r1, r7
    8526:	040b      	lsls	r3, r1, #16
    8528:	4657      	mov	r7, sl
    852a:	0c0a      	lsrs	r2, r1, #16
    852c:	0c1b      	lsrs	r3, r3, #16
    852e:	4640      	mov	r0, r8
    8530:	4645      	mov	r5, r8
    8532:	4358      	muls	r0, r3
    8534:	4355      	muls	r5, r2
    8536:	437b      	muls	r3, r7
    8538:	437a      	muls	r2, r7
    853a:	18eb      	adds	r3, r5, r3
    853c:	0c07      	lsrs	r7, r0, #16
    853e:	19db      	adds	r3, r3, r7
    8540:	429d      	cmp	r5, r3
    8542:	d902      	bls.n	854a <__aeabi_ddiv+0x3a6>
    8544:	2580      	movs	r5, #128	; 0x80
    8546:	026d      	lsls	r5, r5, #9
    8548:	1952      	adds	r2, r2, r5
    854a:	0c1d      	lsrs	r5, r3, #16
    854c:	0400      	lsls	r0, r0, #16
    854e:	041b      	lsls	r3, r3, #16
    8550:	0c00      	lsrs	r0, r0, #16
    8552:	1952      	adds	r2, r2, r5
    8554:	181b      	adds	r3, r3, r0
    8556:	4296      	cmp	r6, r2
    8558:	d335      	bcc.n	85c6 <__aeabi_ddiv+0x422>
    855a:	d100      	bne.n	855e <__aeabi_ddiv+0x3ba>
    855c:	e0fc      	b.n	8758 <__aeabi_ddiv+0x5b4>
    855e:	2301      	movs	r3, #1
    8560:	4319      	orrs	r1, r3
    8562:	9e04      	ldr	r6, [sp, #16]
    8564:	4f99      	ldr	r7, [pc, #612]	; (87cc <__aeabi_ddiv+0x628>)
    8566:	19f5      	adds	r5, r6, r7
    8568:	2d00      	cmp	r5, #0
    856a:	dc00      	bgt.n	856e <__aeabi_ddiv+0x3ca>
    856c:	e0a1      	b.n	86b2 <__aeabi_ddiv+0x50e>
    856e:	0748      	lsls	r0, r1, #29
    8570:	d009      	beq.n	8586 <__aeabi_ddiv+0x3e2>
    8572:	230f      	movs	r3, #15
    8574:	400b      	ands	r3, r1
    8576:	2b04      	cmp	r3, #4
    8578:	d005      	beq.n	8586 <__aeabi_ddiv+0x3e2>
    857a:	1d0b      	adds	r3, r1, #4
    857c:	428b      	cmp	r3, r1
    857e:	4189      	sbcs	r1, r1
    8580:	4249      	negs	r1, r1
    8582:	448b      	add	fp, r1
    8584:	1c19      	adds	r1, r3, #0
    8586:	465a      	mov	r2, fp
    8588:	01d2      	lsls	r2, r2, #7
    858a:	d507      	bpl.n	859c <__aeabi_ddiv+0x3f8>
    858c:	4b90      	ldr	r3, [pc, #576]	; (87d0 <__aeabi_ddiv+0x62c>)
    858e:	465c      	mov	r4, fp
    8590:	9e04      	ldr	r6, [sp, #16]
    8592:	2780      	movs	r7, #128	; 0x80
    8594:	401c      	ands	r4, r3
    8596:	00ff      	lsls	r7, r7, #3
    8598:	46a3      	mov	fp, r4
    859a:	19f5      	adds	r5, r6, r7
    859c:	4b8d      	ldr	r3, [pc, #564]	; (87d4 <__aeabi_ddiv+0x630>)
    859e:	429d      	cmp	r5, r3
    85a0:	dd7a      	ble.n	8698 <__aeabi_ddiv+0x4f4>
    85a2:	9c03      	ldr	r4, [sp, #12]
    85a4:	2201      	movs	r2, #1
    85a6:	4022      	ands	r2, r4
    85a8:	2400      	movs	r4, #0
    85aa:	4d8b      	ldr	r5, [pc, #556]	; (87d8 <__aeabi_ddiv+0x634>)
    85ac:	46a1      	mov	r9, r4
    85ae:	e6c1      	b.n	8334 <__aeabi_ddiv+0x190>
    85b0:	2480      	movs	r4, #128	; 0x80
    85b2:	0324      	lsls	r4, r4, #12
    85b4:	4647      	mov	r7, r8
    85b6:	4227      	tst	r7, r4
    85b8:	d14c      	bne.n	8654 <__aeabi_ddiv+0x4b0>
    85ba:	433c      	orrs	r4, r7
    85bc:	0324      	lsls	r4, r4, #12
    85be:	0b24      	lsrs	r4, r4, #12
    85c0:	9a00      	ldr	r2, [sp, #0]
    85c2:	4d85      	ldr	r5, [pc, #532]	; (87d8 <__aeabi_ddiv+0x634>)
    85c4:	e6b6      	b.n	8334 <__aeabi_ddiv+0x190>
    85c6:	1936      	adds	r6, r6, r4
    85c8:	1e48      	subs	r0, r1, #1
    85ca:	42b4      	cmp	r4, r6
    85cc:	d95e      	bls.n	868c <__aeabi_ddiv+0x4e8>
    85ce:	1c01      	adds	r1, r0, #0
    85d0:	4296      	cmp	r6, r2
    85d2:	d1c4      	bne.n	855e <__aeabi_ddiv+0x3ba>
    85d4:	9e00      	ldr	r6, [sp, #0]
    85d6:	429e      	cmp	r6, r3
    85d8:	d1c1      	bne.n	855e <__aeabi_ddiv+0x3ba>
    85da:	e7c2      	b.n	8562 <__aeabi_ddiv+0x3be>
    85dc:	1c03      	adds	r3, r0, #0
    85de:	3b28      	subs	r3, #40	; 0x28
    85e0:	1c31      	adds	r1, r6, #0
    85e2:	4099      	lsls	r1, r3
    85e4:	468b      	mov	fp, r1
    85e6:	2100      	movs	r1, #0
    85e8:	e688      	b.n	82fc <__aeabi_ddiv+0x158>
    85ea:	1c30      	adds	r0, r6, #0
    85ec:	f001 f98c 	bl	9908 <__clzsi2>
    85f0:	3020      	adds	r0, #32
    85f2:	e672      	b.n	82da <__aeabi_ddiv+0x136>
    85f4:	3b28      	subs	r3, #40	; 0x28
    85f6:	1c21      	adds	r1, r4, #0
    85f8:	4099      	lsls	r1, r3
    85fa:	2200      	movs	r2, #0
    85fc:	4688      	mov	r8, r1
    85fe:	4691      	mov	r9, r2
    8600:	e651      	b.n	82a6 <__aeabi_ddiv+0x102>
    8602:	1c20      	adds	r0, r4, #0
    8604:	f001 f980 	bl	9908 <__clzsi2>
    8608:	3020      	adds	r0, #32
    860a:	e63b      	b.n	8284 <__aeabi_ddiv+0xe0>
    860c:	2100      	movs	r1, #0
    860e:	45b1      	cmp	r9, r6
    8610:	d300      	bcc.n	8614 <__aeabi_ddiv+0x470>
    8612:	e73d      	b.n	8490 <__aeabi_ddiv+0x2ec>
    8614:	9f00      	ldr	r7, [sp, #0]
    8616:	465a      	mov	r2, fp
    8618:	44b9      	add	r9, r7
    861a:	45b9      	cmp	r9, r7
    861c:	41bf      	sbcs	r7, r7
    861e:	427f      	negs	r7, r7
    8620:	193f      	adds	r7, r7, r4
    8622:	18fb      	adds	r3, r7, r3
    8624:	3a01      	subs	r2, #1
    8626:	429c      	cmp	r4, r3
    8628:	d21e      	bcs.n	8668 <__aeabi_ddiv+0x4c4>
    862a:	4298      	cmp	r0, r3
    862c:	d900      	bls.n	8630 <__aeabi_ddiv+0x48c>
    862e:	e07e      	b.n	872e <__aeabi_ddiv+0x58a>
    8630:	d100      	bne.n	8634 <__aeabi_ddiv+0x490>
    8632:	e0b5      	b.n	87a0 <__aeabi_ddiv+0x5fc>
    8634:	1a19      	subs	r1, r3, r0
    8636:	4693      	mov	fp, r2
    8638:	e72a      	b.n	8490 <__aeabi_ddiv+0x2ec>
    863a:	4589      	cmp	r9, r1
    863c:	d800      	bhi.n	8640 <__aeabi_ddiv+0x49c>
    863e:	e6ad      	b.n	839c <__aeabi_ddiv+0x1f8>
    8640:	4648      	mov	r0, r9
    8642:	4646      	mov	r6, r8
    8644:	4642      	mov	r2, r8
    8646:	0877      	lsrs	r7, r6, #1
    8648:	07d3      	lsls	r3, r2, #31
    864a:	0846      	lsrs	r6, r0, #1
    864c:	07c0      	lsls	r0, r0, #31
    864e:	431e      	orrs	r6, r3
    8650:	4681      	mov	r9, r0
    8652:	e6aa      	b.n	83aa <__aeabi_ddiv+0x206>
    8654:	4658      	mov	r0, fp
    8656:	4220      	tst	r0, r4
    8658:	d112      	bne.n	8680 <__aeabi_ddiv+0x4dc>
    865a:	4304      	orrs	r4, r0
    865c:	0324      	lsls	r4, r4, #12
    865e:	1c2a      	adds	r2, r5, #0
    8660:	0b24      	lsrs	r4, r4, #12
    8662:	4689      	mov	r9, r1
    8664:	4d5c      	ldr	r5, [pc, #368]	; (87d8 <__aeabi_ddiv+0x634>)
    8666:	e665      	b.n	8334 <__aeabi_ddiv+0x190>
    8668:	42a3      	cmp	r3, r4
    866a:	d1e3      	bne.n	8634 <__aeabi_ddiv+0x490>
    866c:	9f00      	ldr	r7, [sp, #0]
    866e:	454f      	cmp	r7, r9
    8670:	d9db      	bls.n	862a <__aeabi_ddiv+0x486>
    8672:	1a21      	subs	r1, r4, r0
    8674:	4693      	mov	fp, r2
    8676:	e70b      	b.n	8490 <__aeabi_ddiv+0x2ec>
    8678:	1c17      	adds	r7, r2, #0
    867a:	e6dd      	b.n	8438 <__aeabi_ddiv+0x294>
    867c:	469b      	mov	fp, r3
    867e:	e6bc      	b.n	83fa <__aeabi_ddiv+0x256>
    8680:	433c      	orrs	r4, r7
    8682:	0324      	lsls	r4, r4, #12
    8684:	0b24      	lsrs	r4, r4, #12
    8686:	9a00      	ldr	r2, [sp, #0]
    8688:	4d53      	ldr	r5, [pc, #332]	; (87d8 <__aeabi_ddiv+0x634>)
    868a:	e653      	b.n	8334 <__aeabi_ddiv+0x190>
    868c:	42b2      	cmp	r2, r6
    868e:	d859      	bhi.n	8744 <__aeabi_ddiv+0x5a0>
    8690:	d100      	bne.n	8694 <__aeabi_ddiv+0x4f0>
    8692:	e08a      	b.n	87aa <__aeabi_ddiv+0x606>
    8694:	1c01      	adds	r1, r0, #0
    8696:	e762      	b.n	855e <__aeabi_ddiv+0x3ba>
    8698:	465f      	mov	r7, fp
    869a:	08c9      	lsrs	r1, r1, #3
    869c:	077b      	lsls	r3, r7, #29
    869e:	9e03      	ldr	r6, [sp, #12]
    86a0:	430b      	orrs	r3, r1
    86a2:	027c      	lsls	r4, r7, #9
    86a4:	056d      	lsls	r5, r5, #21
    86a6:	2201      	movs	r2, #1
    86a8:	4699      	mov	r9, r3
    86aa:	0b24      	lsrs	r4, r4, #12
    86ac:	0d6d      	lsrs	r5, r5, #21
    86ae:	4032      	ands	r2, r6
    86b0:	e640      	b.n	8334 <__aeabi_ddiv+0x190>
    86b2:	4b4a      	ldr	r3, [pc, #296]	; (87dc <__aeabi_ddiv+0x638>)
    86b4:	9f04      	ldr	r7, [sp, #16]
    86b6:	1bdb      	subs	r3, r3, r7
    86b8:	2b38      	cmp	r3, #56	; 0x38
    86ba:	dd10      	ble.n	86de <__aeabi_ddiv+0x53a>
    86bc:	9c03      	ldr	r4, [sp, #12]
    86be:	2201      	movs	r2, #1
    86c0:	4022      	ands	r2, r4
    86c2:	2400      	movs	r4, #0
    86c4:	2500      	movs	r5, #0
    86c6:	46a1      	mov	r9, r4
    86c8:	e634      	b.n	8334 <__aeabi_ddiv+0x190>
    86ca:	2101      	movs	r1, #1
    86cc:	4249      	negs	r1, r1
    86ce:	e748      	b.n	8562 <__aeabi_ddiv+0x3be>
    86d0:	9302      	str	r3, [sp, #8]
    86d2:	e704      	b.n	84de <__aeabi_ddiv+0x33a>
    86d4:	1c1f      	adds	r7, r3, #0
    86d6:	e721      	b.n	851c <__aeabi_ddiv+0x378>
    86d8:	9c01      	ldr	r4, [sp, #4]
    86da:	9403      	str	r4, [sp, #12]
    86dc:	e741      	b.n	8562 <__aeabi_ddiv+0x3be>
    86de:	2b1f      	cmp	r3, #31
    86e0:	dc40      	bgt.n	8764 <__aeabi_ddiv+0x5c0>
    86e2:	483f      	ldr	r0, [pc, #252]	; (87e0 <__aeabi_ddiv+0x63c>)
    86e4:	9f04      	ldr	r7, [sp, #16]
    86e6:	1c0c      	adds	r4, r1, #0
    86e8:	183a      	adds	r2, r7, r0
    86ea:	4658      	mov	r0, fp
    86ec:	4091      	lsls	r1, r2
    86ee:	40dc      	lsrs	r4, r3
    86f0:	4090      	lsls	r0, r2
    86f2:	4320      	orrs	r0, r4
    86f4:	1c0a      	adds	r2, r1, #0
    86f6:	1e51      	subs	r1, r2, #1
    86f8:	418a      	sbcs	r2, r1
    86fa:	1c01      	adds	r1, r0, #0
    86fc:	4311      	orrs	r1, r2
    86fe:	465a      	mov	r2, fp
    8700:	40da      	lsrs	r2, r3
    8702:	1c13      	adds	r3, r2, #0
    8704:	0748      	lsls	r0, r1, #29
    8706:	d009      	beq.n	871c <__aeabi_ddiv+0x578>
    8708:	220f      	movs	r2, #15
    870a:	400a      	ands	r2, r1
    870c:	2a04      	cmp	r2, #4
    870e:	d005      	beq.n	871c <__aeabi_ddiv+0x578>
    8710:	1d0a      	adds	r2, r1, #4
    8712:	428a      	cmp	r2, r1
    8714:	4189      	sbcs	r1, r1
    8716:	4249      	negs	r1, r1
    8718:	185b      	adds	r3, r3, r1
    871a:	1c11      	adds	r1, r2, #0
    871c:	021a      	lsls	r2, r3, #8
    871e:	d534      	bpl.n	878a <__aeabi_ddiv+0x5e6>
    8720:	9c03      	ldr	r4, [sp, #12]
    8722:	2201      	movs	r2, #1
    8724:	4022      	ands	r2, r4
    8726:	2400      	movs	r4, #0
    8728:	2501      	movs	r5, #1
    872a:	46a1      	mov	r9, r4
    872c:	e602      	b.n	8334 <__aeabi_ddiv+0x190>
    872e:	9f00      	ldr	r7, [sp, #0]
    8730:	2102      	movs	r1, #2
    8732:	4249      	negs	r1, r1
    8734:	44b9      	add	r9, r7
    8736:	448b      	add	fp, r1
    8738:	45b9      	cmp	r9, r7
    873a:	4189      	sbcs	r1, r1
    873c:	4249      	negs	r1, r1
    873e:	1909      	adds	r1, r1, r4
    8740:	18cb      	adds	r3, r1, r3
    8742:	e6a4      	b.n	848e <__aeabi_ddiv+0x2ea>
    8744:	9d00      	ldr	r5, [sp, #0]
    8746:	1e88      	subs	r0, r1, #2
    8748:	0069      	lsls	r1, r5, #1
    874a:	42a9      	cmp	r1, r5
    874c:	41ad      	sbcs	r5, r5
    874e:	426d      	negs	r5, r5
    8750:	192c      	adds	r4, r5, r4
    8752:	1936      	adds	r6, r6, r4
    8754:	9100      	str	r1, [sp, #0]
    8756:	e73a      	b.n	85ce <__aeabi_ddiv+0x42a>
    8758:	2b00      	cmp	r3, #0
    875a:	d000      	beq.n	875e <__aeabi_ddiv+0x5ba>
    875c:	e733      	b.n	85c6 <__aeabi_ddiv+0x422>
    875e:	2400      	movs	r4, #0
    8760:	9400      	str	r4, [sp, #0]
    8762:	e737      	b.n	85d4 <__aeabi_ddiv+0x430>
    8764:	4a1f      	ldr	r2, [pc, #124]	; (87e4 <__aeabi_ddiv+0x640>)
    8766:	9c04      	ldr	r4, [sp, #16]
    8768:	465d      	mov	r5, fp
    876a:	1b12      	subs	r2, r2, r4
    876c:	40d5      	lsrs	r5, r2
    876e:	1c2a      	adds	r2, r5, #0
    8770:	2b20      	cmp	r3, #32
    8772:	d01f      	beq.n	87b4 <__aeabi_ddiv+0x610>
    8774:	4e1c      	ldr	r6, [pc, #112]	; (87e8 <__aeabi_ddiv+0x644>)
    8776:	465f      	mov	r7, fp
    8778:	19a3      	adds	r3, r4, r6
    877a:	409f      	lsls	r7, r3
    877c:	1c3b      	adds	r3, r7, #0
    877e:	4319      	orrs	r1, r3
    8780:	1e4b      	subs	r3, r1, #1
    8782:	4199      	sbcs	r1, r3
    8784:	4311      	orrs	r1, r2
    8786:	2300      	movs	r3, #0
    8788:	e7bc      	b.n	8704 <__aeabi_ddiv+0x560>
    878a:	075a      	lsls	r2, r3, #29
    878c:	08c9      	lsrs	r1, r1, #3
    878e:	430a      	orrs	r2, r1
    8790:	9f03      	ldr	r7, [sp, #12]
    8792:	4691      	mov	r9, r2
    8794:	025b      	lsls	r3, r3, #9
    8796:	2201      	movs	r2, #1
    8798:	0b1c      	lsrs	r4, r3, #12
    879a:	403a      	ands	r2, r7
    879c:	2500      	movs	r5, #0
    879e:	e5c9      	b.n	8334 <__aeabi_ddiv+0x190>
    87a0:	454e      	cmp	r6, r9
    87a2:	d8c4      	bhi.n	872e <__aeabi_ddiv+0x58a>
    87a4:	4693      	mov	fp, r2
    87a6:	2100      	movs	r1, #0
    87a8:	e672      	b.n	8490 <__aeabi_ddiv+0x2ec>
    87aa:	9f00      	ldr	r7, [sp, #0]
    87ac:	429f      	cmp	r7, r3
    87ae:	d3c9      	bcc.n	8744 <__aeabi_ddiv+0x5a0>
    87b0:	1c01      	adds	r1, r0, #0
    87b2:	e70f      	b.n	85d4 <__aeabi_ddiv+0x430>
    87b4:	2300      	movs	r3, #0
    87b6:	e7e2      	b.n	877e <__aeabi_ddiv+0x5da>
    87b8:	2480      	movs	r4, #128	; 0x80
    87ba:	0324      	lsls	r4, r4, #12
    87bc:	465f      	mov	r7, fp
    87be:	433c      	orrs	r4, r7
    87c0:	0324      	lsls	r4, r4, #12
    87c2:	0b24      	lsrs	r4, r4, #12
    87c4:	9a01      	ldr	r2, [sp, #4]
    87c6:	4689      	mov	r9, r1
    87c8:	4d03      	ldr	r5, [pc, #12]	; (87d8 <__aeabi_ddiv+0x634>)
    87ca:	e5b3      	b.n	8334 <__aeabi_ddiv+0x190>
    87cc:	000003ff 	.word	0x000003ff
    87d0:	feffffff 	.word	0xfeffffff
    87d4:	000007fe 	.word	0x000007fe
    87d8:	000007ff 	.word	0x000007ff
    87dc:	fffffc02 	.word	0xfffffc02
    87e0:	0000041e 	.word	0x0000041e
    87e4:	fffffbe2 	.word	0xfffffbe2
    87e8:	0000043e 	.word	0x0000043e

000087ec <__eqdf2>:
    87ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    87ee:	465f      	mov	r7, fp
    87f0:	4656      	mov	r6, sl
    87f2:	464d      	mov	r5, r9
    87f4:	4644      	mov	r4, r8
    87f6:	b4f0      	push	{r4, r5, r6, r7}
    87f8:	1c0d      	adds	r5, r1, #0
    87fa:	1c04      	adds	r4, r0, #0
    87fc:	4680      	mov	r8, r0
    87fe:	0fe8      	lsrs	r0, r5, #31
    8800:	4681      	mov	r9, r0
    8802:	0318      	lsls	r0, r3, #12
    8804:	030f      	lsls	r7, r1, #12
    8806:	0b00      	lsrs	r0, r0, #12
    8808:	0b3f      	lsrs	r7, r7, #12
    880a:	b083      	sub	sp, #12
    880c:	4684      	mov	ip, r0
    880e:	481b      	ldr	r0, [pc, #108]	; (887c <__eqdf2+0x90>)
    8810:	9700      	str	r7, [sp, #0]
    8812:	0049      	lsls	r1, r1, #1
    8814:	005e      	lsls	r6, r3, #1
    8816:	0fdf      	lsrs	r7, r3, #31
    8818:	0d49      	lsrs	r1, r1, #21
    881a:	4692      	mov	sl, r2
    881c:	0d76      	lsrs	r6, r6, #21
    881e:	46bb      	mov	fp, r7
    8820:	4281      	cmp	r1, r0
    8822:	d00c      	beq.n	883e <__eqdf2+0x52>
    8824:	4815      	ldr	r0, [pc, #84]	; (887c <__eqdf2+0x90>)
    8826:	4286      	cmp	r6, r0
    8828:	d010      	beq.n	884c <__eqdf2+0x60>
    882a:	2001      	movs	r0, #1
    882c:	42b1      	cmp	r1, r6
    882e:	d015      	beq.n	885c <__eqdf2+0x70>
    8830:	b003      	add	sp, #12
    8832:	bc3c      	pop	{r2, r3, r4, r5}
    8834:	4690      	mov	r8, r2
    8836:	4699      	mov	r9, r3
    8838:	46a2      	mov	sl, r4
    883a:	46ab      	mov	fp, r5
    883c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    883e:	9f00      	ldr	r7, [sp, #0]
    8840:	2001      	movs	r0, #1
    8842:	4327      	orrs	r7, r4
    8844:	d1f4      	bne.n	8830 <__eqdf2+0x44>
    8846:	480d      	ldr	r0, [pc, #52]	; (887c <__eqdf2+0x90>)
    8848:	4286      	cmp	r6, r0
    884a:	d1ee      	bne.n	882a <__eqdf2+0x3e>
    884c:	4660      	mov	r0, ip
    884e:	4302      	orrs	r2, r0
    8850:	2001      	movs	r0, #1
    8852:	2a00      	cmp	r2, #0
    8854:	d1ec      	bne.n	8830 <__eqdf2+0x44>
    8856:	2001      	movs	r0, #1
    8858:	42b1      	cmp	r1, r6
    885a:	d1e9      	bne.n	8830 <__eqdf2+0x44>
    885c:	9b00      	ldr	r3, [sp, #0]
    885e:	4563      	cmp	r3, ip
    8860:	d1e6      	bne.n	8830 <__eqdf2+0x44>
    8862:	45d0      	cmp	r8, sl
    8864:	d1e4      	bne.n	8830 <__eqdf2+0x44>
    8866:	45d9      	cmp	r9, fp
    8868:	d006      	beq.n	8878 <__eqdf2+0x8c>
    886a:	2900      	cmp	r1, #0
    886c:	d1e0      	bne.n	8830 <__eqdf2+0x44>
    886e:	431c      	orrs	r4, r3
    8870:	1c20      	adds	r0, r4, #0
    8872:	1e44      	subs	r4, r0, #1
    8874:	41a0      	sbcs	r0, r4
    8876:	e7db      	b.n	8830 <__eqdf2+0x44>
    8878:	2000      	movs	r0, #0
    887a:	e7d9      	b.n	8830 <__eqdf2+0x44>
    887c:	000007ff 	.word	0x000007ff

00008880 <__gedf2>:
    8880:	b5f0      	push	{r4, r5, r6, r7, lr}
    8882:	465f      	mov	r7, fp
    8884:	4656      	mov	r6, sl
    8886:	464d      	mov	r5, r9
    8888:	4644      	mov	r4, r8
    888a:	b4f0      	push	{r4, r5, r6, r7}
    888c:	0fcd      	lsrs	r5, r1, #31
    888e:	0fde      	lsrs	r6, r3, #31
    8890:	46ac      	mov	ip, r5
    8892:	031d      	lsls	r5, r3, #12
    8894:	0b2d      	lsrs	r5, r5, #12
    8896:	46b1      	mov	r9, r6
    8898:	4e37      	ldr	r6, [pc, #220]	; (8978 <__gedf2+0xf8>)
    889a:	030f      	lsls	r7, r1, #12
    889c:	004c      	lsls	r4, r1, #1
    889e:	46ab      	mov	fp, r5
    88a0:	005d      	lsls	r5, r3, #1
    88a2:	4680      	mov	r8, r0
    88a4:	0b3f      	lsrs	r7, r7, #12
    88a6:	0d64      	lsrs	r4, r4, #21
    88a8:	4692      	mov	sl, r2
    88aa:	0d6d      	lsrs	r5, r5, #21
    88ac:	42b4      	cmp	r4, r6
    88ae:	d032      	beq.n	8916 <__gedf2+0x96>
    88b0:	4e31      	ldr	r6, [pc, #196]	; (8978 <__gedf2+0xf8>)
    88b2:	42b5      	cmp	r5, r6
    88b4:	d035      	beq.n	8922 <__gedf2+0xa2>
    88b6:	2c00      	cmp	r4, #0
    88b8:	d10e      	bne.n	88d8 <__gedf2+0x58>
    88ba:	4338      	orrs	r0, r7
    88bc:	4241      	negs	r1, r0
    88be:	4141      	adcs	r1, r0
    88c0:	1c08      	adds	r0, r1, #0
    88c2:	2d00      	cmp	r5, #0
    88c4:	d00b      	beq.n	88de <__gedf2+0x5e>
    88c6:	2900      	cmp	r1, #0
    88c8:	d119      	bne.n	88fe <__gedf2+0x7e>
    88ca:	45cc      	cmp	ip, r9
    88cc:	d02d      	beq.n	892a <__gedf2+0xaa>
    88ce:	4665      	mov	r5, ip
    88d0:	4268      	negs	r0, r5
    88d2:	2301      	movs	r3, #1
    88d4:	4318      	orrs	r0, r3
    88d6:	e018      	b.n	890a <__gedf2+0x8a>
    88d8:	2d00      	cmp	r5, #0
    88da:	d1f6      	bne.n	88ca <__gedf2+0x4a>
    88dc:	1c28      	adds	r0, r5, #0
    88de:	4659      	mov	r1, fp
    88e0:	430a      	orrs	r2, r1
    88e2:	4253      	negs	r3, r2
    88e4:	4153      	adcs	r3, r2
    88e6:	2800      	cmp	r0, #0
    88e8:	d106      	bne.n	88f8 <__gedf2+0x78>
    88ea:	2b00      	cmp	r3, #0
    88ec:	d0ed      	beq.n	88ca <__gedf2+0x4a>
    88ee:	4663      	mov	r3, ip
    88f0:	4258      	negs	r0, r3
    88f2:	2301      	movs	r3, #1
    88f4:	4318      	orrs	r0, r3
    88f6:	e008      	b.n	890a <__gedf2+0x8a>
    88f8:	2000      	movs	r0, #0
    88fa:	2b00      	cmp	r3, #0
    88fc:	d105      	bne.n	890a <__gedf2+0x8a>
    88fe:	464a      	mov	r2, r9
    8900:	4250      	negs	r0, r2
    8902:	4150      	adcs	r0, r2
    8904:	4240      	negs	r0, r0
    8906:	2301      	movs	r3, #1
    8908:	4318      	orrs	r0, r3
    890a:	bc3c      	pop	{r2, r3, r4, r5}
    890c:	4690      	mov	r8, r2
    890e:	4699      	mov	r9, r3
    8910:	46a2      	mov	sl, r4
    8912:	46ab      	mov	fp, r5
    8914:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8916:	1c3e      	adds	r6, r7, #0
    8918:	4306      	orrs	r6, r0
    891a:	d0c9      	beq.n	88b0 <__gedf2+0x30>
    891c:	2002      	movs	r0, #2
    891e:	4240      	negs	r0, r0
    8920:	e7f3      	b.n	890a <__gedf2+0x8a>
    8922:	465e      	mov	r6, fp
    8924:	4316      	orrs	r6, r2
    8926:	d0c6      	beq.n	88b6 <__gedf2+0x36>
    8928:	e7f8      	b.n	891c <__gedf2+0x9c>
    892a:	42ac      	cmp	r4, r5
    892c:	dc07      	bgt.n	893e <__gedf2+0xbe>
    892e:	da0b      	bge.n	8948 <__gedf2+0xc8>
    8930:	4661      	mov	r1, ip
    8932:	4248      	negs	r0, r1
    8934:	4148      	adcs	r0, r1
    8936:	4240      	negs	r0, r0
    8938:	2301      	movs	r3, #1
    893a:	4318      	orrs	r0, r3
    893c:	e7e5      	b.n	890a <__gedf2+0x8a>
    893e:	4666      	mov	r6, ip
    8940:	4270      	negs	r0, r6
    8942:	2301      	movs	r3, #1
    8944:	4318      	orrs	r0, r3
    8946:	e7e0      	b.n	890a <__gedf2+0x8a>
    8948:	455f      	cmp	r7, fp
    894a:	d80a      	bhi.n	8962 <__gedf2+0xe2>
    894c:	d00e      	beq.n	896c <__gedf2+0xec>
    894e:	2000      	movs	r0, #0
    8950:	455f      	cmp	r7, fp
    8952:	d2da      	bcs.n	890a <__gedf2+0x8a>
    8954:	4665      	mov	r5, ip
    8956:	4268      	negs	r0, r5
    8958:	4168      	adcs	r0, r5
    895a:	4240      	negs	r0, r0
    895c:	2301      	movs	r3, #1
    895e:	4318      	orrs	r0, r3
    8960:	e7d3      	b.n	890a <__gedf2+0x8a>
    8962:	4662      	mov	r2, ip
    8964:	4250      	negs	r0, r2
    8966:	2301      	movs	r3, #1
    8968:	4318      	orrs	r0, r3
    896a:	e7ce      	b.n	890a <__gedf2+0x8a>
    896c:	45d0      	cmp	r8, sl
    896e:	d8f8      	bhi.n	8962 <__gedf2+0xe2>
    8970:	2000      	movs	r0, #0
    8972:	45d0      	cmp	r8, sl
    8974:	d3ee      	bcc.n	8954 <__gedf2+0xd4>
    8976:	e7c8      	b.n	890a <__gedf2+0x8a>
    8978:	000007ff 	.word	0x000007ff

0000897c <__ledf2>:
    897c:	b5f0      	push	{r4, r5, r6, r7, lr}
    897e:	4656      	mov	r6, sl
    8980:	464d      	mov	r5, r9
    8982:	4644      	mov	r4, r8
    8984:	465f      	mov	r7, fp
    8986:	b4f0      	push	{r4, r5, r6, r7}
    8988:	1c0d      	adds	r5, r1, #0
    898a:	b083      	sub	sp, #12
    898c:	1c04      	adds	r4, r0, #0
    898e:	9001      	str	r0, [sp, #4]
    8990:	0fe8      	lsrs	r0, r5, #31
    8992:	4681      	mov	r9, r0
    8994:	0318      	lsls	r0, r3, #12
    8996:	030f      	lsls	r7, r1, #12
    8998:	0b00      	lsrs	r0, r0, #12
    899a:	0b3f      	lsrs	r7, r7, #12
    899c:	4684      	mov	ip, r0
    899e:	4835      	ldr	r0, [pc, #212]	; (8a74 <__ledf2+0xf8>)
    89a0:	9700      	str	r7, [sp, #0]
    89a2:	0049      	lsls	r1, r1, #1
    89a4:	005e      	lsls	r6, r3, #1
    89a6:	0fdf      	lsrs	r7, r3, #31
    89a8:	0d49      	lsrs	r1, r1, #21
    89aa:	4692      	mov	sl, r2
    89ac:	0d76      	lsrs	r6, r6, #21
    89ae:	46b8      	mov	r8, r7
    89b0:	4281      	cmp	r1, r0
    89b2:	d034      	beq.n	8a1e <__ledf2+0xa2>
    89b4:	482f      	ldr	r0, [pc, #188]	; (8a74 <__ledf2+0xf8>)
    89b6:	4286      	cmp	r6, r0
    89b8:	d036      	beq.n	8a28 <__ledf2+0xac>
    89ba:	2900      	cmp	r1, #0
    89bc:	d018      	beq.n	89f0 <__ledf2+0x74>
    89be:	2e00      	cmp	r6, #0
    89c0:	d11f      	bne.n	8a02 <__ledf2+0x86>
    89c2:	1c34      	adds	r4, r6, #0
    89c4:	4667      	mov	r7, ip
    89c6:	433a      	orrs	r2, r7
    89c8:	4253      	negs	r3, r2
    89ca:	4153      	adcs	r3, r2
    89cc:	2c00      	cmp	r4, #0
    89ce:	d01f      	beq.n	8a10 <__ledf2+0x94>
    89d0:	2000      	movs	r0, #0
    89d2:	2b00      	cmp	r3, #0
    89d4:	d105      	bne.n	89e2 <__ledf2+0x66>
    89d6:	4642      	mov	r2, r8
    89d8:	4250      	negs	r0, r2
    89da:	4150      	adcs	r0, r2
    89dc:	4240      	negs	r0, r0
    89de:	2301      	movs	r3, #1
    89e0:	4318      	orrs	r0, r3
    89e2:	b003      	add	sp, #12
    89e4:	bc3c      	pop	{r2, r3, r4, r5}
    89e6:	4690      	mov	r8, r2
    89e8:	4699      	mov	r9, r3
    89ea:	46a2      	mov	sl, r4
    89ec:	46ab      	mov	fp, r5
    89ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89f0:	9800      	ldr	r0, [sp, #0]
    89f2:	4304      	orrs	r4, r0
    89f4:	4260      	negs	r0, r4
    89f6:	4160      	adcs	r0, r4
    89f8:	1c04      	adds	r4, r0, #0
    89fa:	2e00      	cmp	r6, #0
    89fc:	d0e2      	beq.n	89c4 <__ledf2+0x48>
    89fe:	2800      	cmp	r0, #0
    8a00:	d1e9      	bne.n	89d6 <__ledf2+0x5a>
    8a02:	45c1      	cmp	r9, r8
    8a04:	d015      	beq.n	8a32 <__ledf2+0xb6>
    8a06:	464f      	mov	r7, r9
    8a08:	4278      	negs	r0, r7
    8a0a:	2301      	movs	r3, #1
    8a0c:	4318      	orrs	r0, r3
    8a0e:	e7e8      	b.n	89e2 <__ledf2+0x66>
    8a10:	2b00      	cmp	r3, #0
    8a12:	d0f6      	beq.n	8a02 <__ledf2+0x86>
    8a14:	464b      	mov	r3, r9
    8a16:	4258      	negs	r0, r3
    8a18:	2301      	movs	r3, #1
    8a1a:	4318      	orrs	r0, r3
    8a1c:	e7e1      	b.n	89e2 <__ledf2+0x66>
    8a1e:	9f00      	ldr	r7, [sp, #0]
    8a20:	2002      	movs	r0, #2
    8a22:	4327      	orrs	r7, r4
    8a24:	d1dd      	bne.n	89e2 <__ledf2+0x66>
    8a26:	e7c5      	b.n	89b4 <__ledf2+0x38>
    8a28:	4667      	mov	r7, ip
    8a2a:	2002      	movs	r0, #2
    8a2c:	4317      	orrs	r7, r2
    8a2e:	d1d8      	bne.n	89e2 <__ledf2+0x66>
    8a30:	e7c3      	b.n	89ba <__ledf2+0x3e>
    8a32:	42b1      	cmp	r1, r6
    8a34:	dd04      	ble.n	8a40 <__ledf2+0xc4>
    8a36:	464a      	mov	r2, r9
    8a38:	4250      	negs	r0, r2
    8a3a:	2301      	movs	r3, #1
    8a3c:	4318      	orrs	r0, r3
    8a3e:	e7d0      	b.n	89e2 <__ledf2+0x66>
    8a40:	42b1      	cmp	r1, r6
    8a42:	db07      	blt.n	8a54 <__ledf2+0xd8>
    8a44:	9800      	ldr	r0, [sp, #0]
    8a46:	4560      	cmp	r0, ip
    8a48:	d8e4      	bhi.n	8a14 <__ledf2+0x98>
    8a4a:	d00a      	beq.n	8a62 <__ledf2+0xe6>
    8a4c:	9f00      	ldr	r7, [sp, #0]
    8a4e:	2000      	movs	r0, #0
    8a50:	4567      	cmp	r7, ip
    8a52:	d2c6      	bcs.n	89e2 <__ledf2+0x66>
    8a54:	464f      	mov	r7, r9
    8a56:	4278      	negs	r0, r7
    8a58:	4178      	adcs	r0, r7
    8a5a:	4240      	negs	r0, r0
    8a5c:	2301      	movs	r3, #1
    8a5e:	4318      	orrs	r0, r3
    8a60:	e7bf      	b.n	89e2 <__ledf2+0x66>
    8a62:	9a01      	ldr	r2, [sp, #4]
    8a64:	4552      	cmp	r2, sl
    8a66:	d8d5      	bhi.n	8a14 <__ledf2+0x98>
    8a68:	9a01      	ldr	r2, [sp, #4]
    8a6a:	2000      	movs	r0, #0
    8a6c:	4552      	cmp	r2, sl
    8a6e:	d3f1      	bcc.n	8a54 <__ledf2+0xd8>
    8a70:	e7b7      	b.n	89e2 <__ledf2+0x66>
    8a72:	46c0      	nop			; (mov r8, r8)
    8a74:	000007ff 	.word	0x000007ff

00008a78 <__aeabi_dmul>:
    8a78:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a7a:	4656      	mov	r6, sl
    8a7c:	4644      	mov	r4, r8
    8a7e:	465f      	mov	r7, fp
    8a80:	464d      	mov	r5, r9
    8a82:	b4f0      	push	{r4, r5, r6, r7}
    8a84:	1c1f      	adds	r7, r3, #0
    8a86:	030b      	lsls	r3, r1, #12
    8a88:	0b1b      	lsrs	r3, r3, #12
    8a8a:	469a      	mov	sl, r3
    8a8c:	004b      	lsls	r3, r1, #1
    8a8e:	b087      	sub	sp, #28
    8a90:	1c04      	adds	r4, r0, #0
    8a92:	4680      	mov	r8, r0
    8a94:	0d5b      	lsrs	r3, r3, #21
    8a96:	0fc8      	lsrs	r0, r1, #31
    8a98:	1c16      	adds	r6, r2, #0
    8a9a:	9302      	str	r3, [sp, #8]
    8a9c:	4681      	mov	r9, r0
    8a9e:	2b00      	cmp	r3, #0
    8aa0:	d068      	beq.n	8b74 <__aeabi_dmul+0xfc>
    8aa2:	4b69      	ldr	r3, [pc, #420]	; (8c48 <__aeabi_dmul+0x1d0>)
    8aa4:	9902      	ldr	r1, [sp, #8]
    8aa6:	4299      	cmp	r1, r3
    8aa8:	d032      	beq.n	8b10 <__aeabi_dmul+0x98>
    8aaa:	2280      	movs	r2, #128	; 0x80
    8aac:	4653      	mov	r3, sl
    8aae:	0352      	lsls	r2, r2, #13
    8ab0:	431a      	orrs	r2, r3
    8ab2:	00d2      	lsls	r2, r2, #3
    8ab4:	0f63      	lsrs	r3, r4, #29
    8ab6:	431a      	orrs	r2, r3
    8ab8:	4692      	mov	sl, r2
    8aba:	4a64      	ldr	r2, [pc, #400]	; (8c4c <__aeabi_dmul+0x1d4>)
    8abc:	00e0      	lsls	r0, r4, #3
    8abe:	1889      	adds	r1, r1, r2
    8ac0:	4680      	mov	r8, r0
    8ac2:	9102      	str	r1, [sp, #8]
    8ac4:	2400      	movs	r4, #0
    8ac6:	2500      	movs	r5, #0
    8ac8:	033b      	lsls	r3, r7, #12
    8aca:	0b1b      	lsrs	r3, r3, #12
    8acc:	469b      	mov	fp, r3
    8ace:	0078      	lsls	r0, r7, #1
    8ad0:	0ffb      	lsrs	r3, r7, #31
    8ad2:	1c32      	adds	r2, r6, #0
    8ad4:	0d40      	lsrs	r0, r0, #21
    8ad6:	9303      	str	r3, [sp, #12]
    8ad8:	d100      	bne.n	8adc <__aeabi_dmul+0x64>
    8ada:	e075      	b.n	8bc8 <__aeabi_dmul+0x150>
    8adc:	4b5a      	ldr	r3, [pc, #360]	; (8c48 <__aeabi_dmul+0x1d0>)
    8ade:	4298      	cmp	r0, r3
    8ae0:	d069      	beq.n	8bb6 <__aeabi_dmul+0x13e>
    8ae2:	2280      	movs	r2, #128	; 0x80
    8ae4:	4659      	mov	r1, fp
    8ae6:	0352      	lsls	r2, r2, #13
    8ae8:	430a      	orrs	r2, r1
    8aea:	0f73      	lsrs	r3, r6, #29
    8aec:	00d2      	lsls	r2, r2, #3
    8aee:	431a      	orrs	r2, r3
    8af0:	4b56      	ldr	r3, [pc, #344]	; (8c4c <__aeabi_dmul+0x1d4>)
    8af2:	4693      	mov	fp, r2
    8af4:	18c0      	adds	r0, r0, r3
    8af6:	00f2      	lsls	r2, r6, #3
    8af8:	2300      	movs	r3, #0
    8afa:	9903      	ldr	r1, [sp, #12]
    8afc:	464e      	mov	r6, r9
    8afe:	4071      	eors	r1, r6
    8b00:	431c      	orrs	r4, r3
    8b02:	2c0f      	cmp	r4, #15
    8b04:	d900      	bls.n	8b08 <__aeabi_dmul+0x90>
    8b06:	e0a9      	b.n	8c5c <__aeabi_dmul+0x1e4>
    8b08:	4e51      	ldr	r6, [pc, #324]	; (8c50 <__aeabi_dmul+0x1d8>)
    8b0a:	00a4      	lsls	r4, r4, #2
    8b0c:	5934      	ldr	r4, [r6, r4]
    8b0e:	46a7      	mov	pc, r4
    8b10:	4653      	mov	r3, sl
    8b12:	431c      	orrs	r4, r3
    8b14:	d000      	beq.n	8b18 <__aeabi_dmul+0xa0>
    8b16:	e087      	b.n	8c28 <__aeabi_dmul+0x1b0>
    8b18:	2500      	movs	r5, #0
    8b1a:	46aa      	mov	sl, r5
    8b1c:	46a8      	mov	r8, r5
    8b1e:	2408      	movs	r4, #8
    8b20:	2502      	movs	r5, #2
    8b22:	e7d1      	b.n	8ac8 <__aeabi_dmul+0x50>
    8b24:	4649      	mov	r1, r9
    8b26:	2d02      	cmp	r5, #2
    8b28:	d06c      	beq.n	8c04 <__aeabi_dmul+0x18c>
    8b2a:	2d03      	cmp	r5, #3
    8b2c:	d100      	bne.n	8b30 <__aeabi_dmul+0xb8>
    8b2e:	e217      	b.n	8f60 <__aeabi_dmul+0x4e8>
    8b30:	2d01      	cmp	r5, #1
    8b32:	d000      	beq.n	8b36 <__aeabi_dmul+0xbe>
    8b34:	e158      	b.n	8de8 <__aeabi_dmul+0x370>
    8b36:	400d      	ands	r5, r1
    8b38:	b2ed      	uxtb	r5, r5
    8b3a:	2400      	movs	r4, #0
    8b3c:	46a9      	mov	r9, r5
    8b3e:	2300      	movs	r3, #0
    8b40:	46a0      	mov	r8, r4
    8b42:	2000      	movs	r0, #0
    8b44:	2100      	movs	r1, #0
    8b46:	0325      	lsls	r5, r4, #12
    8b48:	0d0a      	lsrs	r2, r1, #20
    8b4a:	051c      	lsls	r4, r3, #20
    8b4c:	0b2d      	lsrs	r5, r5, #12
    8b4e:	0512      	lsls	r2, r2, #20
    8b50:	4b40      	ldr	r3, [pc, #256]	; (8c54 <__aeabi_dmul+0x1dc>)
    8b52:	432a      	orrs	r2, r5
    8b54:	4013      	ands	r3, r2
    8b56:	4323      	orrs	r3, r4
    8b58:	005b      	lsls	r3, r3, #1
    8b5a:	464c      	mov	r4, r9
    8b5c:	085b      	lsrs	r3, r3, #1
    8b5e:	07e2      	lsls	r2, r4, #31
    8b60:	1c19      	adds	r1, r3, #0
    8b62:	4640      	mov	r0, r8
    8b64:	4311      	orrs	r1, r2
    8b66:	b007      	add	sp, #28
    8b68:	bc3c      	pop	{r2, r3, r4, r5}
    8b6a:	4690      	mov	r8, r2
    8b6c:	4699      	mov	r9, r3
    8b6e:	46a2      	mov	sl, r4
    8b70:	46ab      	mov	fp, r5
    8b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b74:	4653      	mov	r3, sl
    8b76:	4323      	orrs	r3, r4
    8b78:	d050      	beq.n	8c1c <__aeabi_dmul+0x1a4>
    8b7a:	4653      	mov	r3, sl
    8b7c:	2b00      	cmp	r3, #0
    8b7e:	d100      	bne.n	8b82 <__aeabi_dmul+0x10a>
    8b80:	e184      	b.n	8e8c <__aeabi_dmul+0x414>
    8b82:	4650      	mov	r0, sl
    8b84:	f000 fec0 	bl	9908 <__clzsi2>
    8b88:	1e03      	subs	r3, r0, #0
    8b8a:	2b27      	cmp	r3, #39	; 0x27
    8b8c:	dd00      	ble.n	8b90 <__aeabi_dmul+0x118>
    8b8e:	e176      	b.n	8e7e <__aeabi_dmul+0x406>
    8b90:	2128      	movs	r1, #40	; 0x28
    8b92:	1a0d      	subs	r5, r1, r0
    8b94:	1c21      	adds	r1, r4, #0
    8b96:	3b08      	subs	r3, #8
    8b98:	4652      	mov	r2, sl
    8b9a:	40e9      	lsrs	r1, r5
    8b9c:	409a      	lsls	r2, r3
    8b9e:	1c0d      	adds	r5, r1, #0
    8ba0:	4315      	orrs	r5, r2
    8ba2:	1c22      	adds	r2, r4, #0
    8ba4:	409a      	lsls	r2, r3
    8ba6:	46aa      	mov	sl, r5
    8ba8:	4690      	mov	r8, r2
    8baa:	4b2b      	ldr	r3, [pc, #172]	; (8c58 <__aeabi_dmul+0x1e0>)
    8bac:	2400      	movs	r4, #0
    8bae:	1a1b      	subs	r3, r3, r0
    8bb0:	9302      	str	r3, [sp, #8]
    8bb2:	2500      	movs	r5, #0
    8bb4:	e788      	b.n	8ac8 <__aeabi_dmul+0x50>
    8bb6:	465b      	mov	r3, fp
    8bb8:	431e      	orrs	r6, r3
    8bba:	2303      	movs	r3, #3
    8bbc:	2e00      	cmp	r6, #0
    8bbe:	d19c      	bne.n	8afa <__aeabi_dmul+0x82>
    8bc0:	46b3      	mov	fp, r6
    8bc2:	2200      	movs	r2, #0
    8bc4:	2302      	movs	r3, #2
    8bc6:	e798      	b.n	8afa <__aeabi_dmul+0x82>
    8bc8:	465b      	mov	r3, fp
    8bca:	4333      	orrs	r3, r6
    8bcc:	d021      	beq.n	8c12 <__aeabi_dmul+0x19a>
    8bce:	4658      	mov	r0, fp
    8bd0:	2800      	cmp	r0, #0
    8bd2:	d100      	bne.n	8bd6 <__aeabi_dmul+0x15e>
    8bd4:	e14e      	b.n	8e74 <__aeabi_dmul+0x3fc>
    8bd6:	f000 fe97 	bl	9908 <__clzsi2>
    8bda:	2827      	cmp	r0, #39	; 0x27
    8bdc:	dd00      	ble.n	8be0 <__aeabi_dmul+0x168>
    8bde:	e142      	b.n	8e66 <__aeabi_dmul+0x3ee>
    8be0:	2128      	movs	r1, #40	; 0x28
    8be2:	1a0f      	subs	r7, r1, r0
    8be4:	1c02      	adds	r2, r0, #0
    8be6:	1c31      	adds	r1, r6, #0
    8be8:	3a08      	subs	r2, #8
    8bea:	465b      	mov	r3, fp
    8bec:	40f9      	lsrs	r1, r7
    8bee:	4093      	lsls	r3, r2
    8bf0:	1c0f      	adds	r7, r1, #0
    8bf2:	431f      	orrs	r7, r3
    8bf4:	1c33      	adds	r3, r6, #0
    8bf6:	4093      	lsls	r3, r2
    8bf8:	46bb      	mov	fp, r7
    8bfa:	1c1a      	adds	r2, r3, #0
    8bfc:	4b16      	ldr	r3, [pc, #88]	; (8c58 <__aeabi_dmul+0x1e0>)
    8bfe:	1a18      	subs	r0, r3, r0
    8c00:	2300      	movs	r3, #0
    8c02:	e77a      	b.n	8afa <__aeabi_dmul+0x82>
    8c04:	2301      	movs	r3, #1
    8c06:	400b      	ands	r3, r1
    8c08:	2400      	movs	r4, #0
    8c0a:	4699      	mov	r9, r3
    8c0c:	46a0      	mov	r8, r4
    8c0e:	4b0e      	ldr	r3, [pc, #56]	; (8c48 <__aeabi_dmul+0x1d0>)
    8c10:	e797      	b.n	8b42 <__aeabi_dmul+0xca>
    8c12:	2700      	movs	r7, #0
    8c14:	46bb      	mov	fp, r7
    8c16:	2200      	movs	r2, #0
    8c18:	2301      	movs	r3, #1
    8c1a:	e76e      	b.n	8afa <__aeabi_dmul+0x82>
    8c1c:	2100      	movs	r1, #0
    8c1e:	2404      	movs	r4, #4
    8c20:	468a      	mov	sl, r1
    8c22:	4688      	mov	r8, r1
    8c24:	2501      	movs	r5, #1
    8c26:	e74f      	b.n	8ac8 <__aeabi_dmul+0x50>
    8c28:	240c      	movs	r4, #12
    8c2a:	2503      	movs	r5, #3
    8c2c:	e74c      	b.n	8ac8 <__aeabi_dmul+0x50>
    8c2e:	2500      	movs	r5, #0
    8c30:	2480      	movs	r4, #128	; 0x80
    8c32:	46a9      	mov	r9, r5
    8c34:	0324      	lsls	r4, r4, #12
    8c36:	46a8      	mov	r8, r5
    8c38:	4b03      	ldr	r3, [pc, #12]	; (8c48 <__aeabi_dmul+0x1d0>)
    8c3a:	e782      	b.n	8b42 <__aeabi_dmul+0xca>
    8c3c:	46da      	mov	sl, fp
    8c3e:	4690      	mov	r8, r2
    8c40:	9903      	ldr	r1, [sp, #12]
    8c42:	1c1d      	adds	r5, r3, #0
    8c44:	e76f      	b.n	8b26 <__aeabi_dmul+0xae>
    8c46:	46c0      	nop			; (mov r8, r8)
    8c48:	000007ff 	.word	0x000007ff
    8c4c:	fffffc01 	.word	0xfffffc01
    8c50:	0000ac04 	.word	0x0000ac04
    8c54:	800fffff 	.word	0x800fffff
    8c58:	fffffc0d 	.word	0xfffffc0d
    8c5c:	9f02      	ldr	r7, [sp, #8]
    8c5e:	0c16      	lsrs	r6, r2, #16
    8c60:	1838      	adds	r0, r7, r0
    8c62:	9004      	str	r0, [sp, #16]
    8c64:	4640      	mov	r0, r8
    8c66:	0c07      	lsrs	r7, r0, #16
    8c68:	0400      	lsls	r0, r0, #16
    8c6a:	0c00      	lsrs	r0, r0, #16
    8c6c:	0412      	lsls	r2, r2, #16
    8c6e:	0c12      	lsrs	r2, r2, #16
    8c70:	1c03      	adds	r3, r0, #0
    8c72:	4353      	muls	r3, r2
    8c74:	1c04      	adds	r4, r0, #0
    8c76:	1c3d      	adds	r5, r7, #0
    8c78:	4374      	muls	r4, r6
    8c7a:	4355      	muls	r5, r2
    8c7c:	4698      	mov	r8, r3
    8c7e:	1c3b      	adds	r3, r7, #0
    8c80:	4373      	muls	r3, r6
    8c82:	1964      	adds	r4, r4, r5
    8c84:	46a4      	mov	ip, r4
    8c86:	4644      	mov	r4, r8
    8c88:	9302      	str	r3, [sp, #8]
    8c8a:	0c23      	lsrs	r3, r4, #16
    8c8c:	4463      	add	r3, ip
    8c8e:	429d      	cmp	r5, r3
    8c90:	d904      	bls.n	8c9c <__aeabi_dmul+0x224>
    8c92:	9d02      	ldr	r5, [sp, #8]
    8c94:	2480      	movs	r4, #128	; 0x80
    8c96:	0264      	lsls	r4, r4, #9
    8c98:	192d      	adds	r5, r5, r4
    8c9a:	9502      	str	r5, [sp, #8]
    8c9c:	0c1d      	lsrs	r5, r3, #16
    8c9e:	9503      	str	r5, [sp, #12]
    8ca0:	4645      	mov	r5, r8
    8ca2:	042c      	lsls	r4, r5, #16
    8ca4:	041b      	lsls	r3, r3, #16
    8ca6:	0c24      	lsrs	r4, r4, #16
    8ca8:	191c      	adds	r4, r3, r4
    8caa:	9405      	str	r4, [sp, #20]
    8cac:	465c      	mov	r4, fp
    8cae:	0c23      	lsrs	r3, r4, #16
    8cb0:	1c05      	adds	r5, r0, #0
    8cb2:	4358      	muls	r0, r3
    8cb4:	0424      	lsls	r4, r4, #16
    8cb6:	0c24      	lsrs	r4, r4, #16
    8cb8:	4684      	mov	ip, r0
    8cba:	1c38      	adds	r0, r7, #0
    8cbc:	4360      	muls	r0, r4
    8cbe:	4365      	muls	r5, r4
    8cc0:	435f      	muls	r7, r3
    8cc2:	4681      	mov	r9, r0
    8cc4:	44cc      	add	ip, r9
    8cc6:	0c28      	lsrs	r0, r5, #16
    8cc8:	4460      	add	r0, ip
    8cca:	46bb      	mov	fp, r7
    8ccc:	4581      	cmp	r9, r0
    8cce:	d902      	bls.n	8cd6 <__aeabi_dmul+0x25e>
    8cd0:	2780      	movs	r7, #128	; 0x80
    8cd2:	027f      	lsls	r7, r7, #9
    8cd4:	44bb      	add	fp, r7
    8cd6:	042d      	lsls	r5, r5, #16
    8cd8:	0c07      	lsrs	r7, r0, #16
    8cda:	0c2d      	lsrs	r5, r5, #16
    8cdc:	0400      	lsls	r0, r0, #16
    8cde:	1940      	adds	r0, r0, r5
    8ce0:	4655      	mov	r5, sl
    8ce2:	46bc      	mov	ip, r7
    8ce4:	042f      	lsls	r7, r5, #16
    8ce6:	44e3      	add	fp, ip
    8ce8:	4684      	mov	ip, r0
    8cea:	0c28      	lsrs	r0, r5, #16
    8cec:	0c3d      	lsrs	r5, r7, #16
    8cee:	1c2f      	adds	r7, r5, #0
    8cf0:	4357      	muls	r7, r2
    8cf2:	46b8      	mov	r8, r7
    8cf4:	1c2f      	adds	r7, r5, #0
    8cf6:	4377      	muls	r7, r6
    8cf8:	4342      	muls	r2, r0
    8cfa:	46b9      	mov	r9, r7
    8cfc:	4647      	mov	r7, r8
    8cfe:	0c3f      	lsrs	r7, r7, #16
    8d00:	4491      	add	r9, r2
    8d02:	46ba      	mov	sl, r7
    8d04:	44d1      	add	r9, sl
    8d06:	4346      	muls	r6, r0
    8d08:	454a      	cmp	r2, r9
    8d0a:	d902      	bls.n	8d12 <__aeabi_dmul+0x29a>
    8d0c:	2280      	movs	r2, #128	; 0x80
    8d0e:	0252      	lsls	r2, r2, #9
    8d10:	18b6      	adds	r6, r6, r2
    8d12:	464f      	mov	r7, r9
    8d14:	0c3a      	lsrs	r2, r7, #16
    8d16:	18b6      	adds	r6, r6, r2
    8d18:	043a      	lsls	r2, r7, #16
    8d1a:	4647      	mov	r7, r8
    8d1c:	043f      	lsls	r7, r7, #16
    8d1e:	0c3f      	lsrs	r7, r7, #16
    8d20:	46b8      	mov	r8, r7
    8d22:	1c2f      	adds	r7, r5, #0
    8d24:	4367      	muls	r7, r4
    8d26:	435d      	muls	r5, r3
    8d28:	4344      	muls	r4, r0
    8d2a:	4358      	muls	r0, r3
    8d2c:	1965      	adds	r5, r4, r5
    8d2e:	9001      	str	r0, [sp, #4]
    8d30:	0c38      	lsrs	r0, r7, #16
    8d32:	182d      	adds	r5, r5, r0
    8d34:	4442      	add	r2, r8
    8d36:	46b8      	mov	r8, r7
    8d38:	42ac      	cmp	r4, r5
    8d3a:	d904      	bls.n	8d46 <__aeabi_dmul+0x2ce>
    8d3c:	9801      	ldr	r0, [sp, #4]
    8d3e:	2380      	movs	r3, #128	; 0x80
    8d40:	025b      	lsls	r3, r3, #9
    8d42:	18c0      	adds	r0, r0, r3
    8d44:	9001      	str	r0, [sp, #4]
    8d46:	9c03      	ldr	r4, [sp, #12]
    8d48:	9f02      	ldr	r7, [sp, #8]
    8d4a:	1c20      	adds	r0, r4, #0
    8d4c:	4460      	add	r0, ip
    8d4e:	19c0      	adds	r0, r0, r7
    8d50:	4560      	cmp	r0, ip
    8d52:	41a4      	sbcs	r4, r4
    8d54:	4647      	mov	r7, r8
    8d56:	4264      	negs	r4, r4
    8d58:	46a4      	mov	ip, r4
    8d5a:	042b      	lsls	r3, r5, #16
    8d5c:	043c      	lsls	r4, r7, #16
    8d5e:	4699      	mov	r9, r3
    8d60:	0c24      	lsrs	r4, r4, #16
    8d62:	444c      	add	r4, r9
    8d64:	46a0      	mov	r8, r4
    8d66:	44d8      	add	r8, fp
    8d68:	1880      	adds	r0, r0, r2
    8d6a:	46c2      	mov	sl, r8
    8d6c:	44e2      	add	sl, ip
    8d6e:	4290      	cmp	r0, r2
    8d70:	4192      	sbcs	r2, r2
    8d72:	4657      	mov	r7, sl
    8d74:	4252      	negs	r2, r2
    8d76:	4691      	mov	r9, r2
    8d78:	19f2      	adds	r2, r6, r7
    8d7a:	45e2      	cmp	sl, ip
    8d7c:	41bf      	sbcs	r7, r7
    8d7e:	427f      	negs	r7, r7
    8d80:	464b      	mov	r3, r9
    8d82:	46bc      	mov	ip, r7
    8d84:	45d8      	cmp	r8, fp
    8d86:	41bf      	sbcs	r7, r7
    8d88:	18d4      	adds	r4, r2, r3
    8d8a:	427f      	negs	r7, r7
    8d8c:	4663      	mov	r3, ip
    8d8e:	431f      	orrs	r7, r3
    8d90:	0c2d      	lsrs	r5, r5, #16
    8d92:	197f      	adds	r7, r7, r5
    8d94:	42b2      	cmp	r2, r6
    8d96:	4192      	sbcs	r2, r2
    8d98:	454c      	cmp	r4, r9
    8d9a:	41ad      	sbcs	r5, r5
    8d9c:	4252      	negs	r2, r2
    8d9e:	426d      	negs	r5, r5
    8da0:	4315      	orrs	r5, r2
    8da2:	9e01      	ldr	r6, [sp, #4]
    8da4:	197d      	adds	r5, r7, r5
    8da6:	19ab      	adds	r3, r5, r6
    8da8:	0de2      	lsrs	r2, r4, #23
    8daa:	025b      	lsls	r3, r3, #9
    8dac:	9f05      	ldr	r7, [sp, #20]
    8dae:	4313      	orrs	r3, r2
    8db0:	0242      	lsls	r2, r0, #9
    8db2:	433a      	orrs	r2, r7
    8db4:	469a      	mov	sl, r3
    8db6:	1e53      	subs	r3, r2, #1
    8db8:	419a      	sbcs	r2, r3
    8dba:	0dc3      	lsrs	r3, r0, #23
    8dbc:	1c10      	adds	r0, r2, #0
    8dbe:	4318      	orrs	r0, r3
    8dc0:	0264      	lsls	r4, r4, #9
    8dc2:	4320      	orrs	r0, r4
    8dc4:	4680      	mov	r8, r0
    8dc6:	4650      	mov	r0, sl
    8dc8:	01c0      	lsls	r0, r0, #7
    8dca:	d50d      	bpl.n	8de8 <__aeabi_dmul+0x370>
    8dcc:	4645      	mov	r5, r8
    8dce:	2201      	movs	r2, #1
    8dd0:	4656      	mov	r6, sl
    8dd2:	9c04      	ldr	r4, [sp, #16]
    8dd4:	086b      	lsrs	r3, r5, #1
    8dd6:	402a      	ands	r2, r5
    8dd8:	431a      	orrs	r2, r3
    8dda:	07f3      	lsls	r3, r6, #31
    8ddc:	3401      	adds	r4, #1
    8dde:	431a      	orrs	r2, r3
    8de0:	0876      	lsrs	r6, r6, #1
    8de2:	9404      	str	r4, [sp, #16]
    8de4:	4690      	mov	r8, r2
    8de6:	46b2      	mov	sl, r6
    8de8:	9e04      	ldr	r6, [sp, #16]
    8dea:	4f63      	ldr	r7, [pc, #396]	; (8f78 <__aeabi_dmul+0x500>)
    8dec:	19f3      	adds	r3, r6, r7
    8dee:	2b00      	cmp	r3, #0
    8df0:	dd61      	ble.n	8eb6 <__aeabi_dmul+0x43e>
    8df2:	4640      	mov	r0, r8
    8df4:	0740      	lsls	r0, r0, #29
    8df6:	d00b      	beq.n	8e10 <__aeabi_dmul+0x398>
    8df8:	220f      	movs	r2, #15
    8dfa:	4644      	mov	r4, r8
    8dfc:	4022      	ands	r2, r4
    8dfe:	2a04      	cmp	r2, #4
    8e00:	d006      	beq.n	8e10 <__aeabi_dmul+0x398>
    8e02:	4642      	mov	r2, r8
    8e04:	3204      	adds	r2, #4
    8e06:	4542      	cmp	r2, r8
    8e08:	4180      	sbcs	r0, r0
    8e0a:	4240      	negs	r0, r0
    8e0c:	4482      	add	sl, r0
    8e0e:	4690      	mov	r8, r2
    8e10:	4655      	mov	r5, sl
    8e12:	01ed      	lsls	r5, r5, #7
    8e14:	d507      	bpl.n	8e26 <__aeabi_dmul+0x3ae>
    8e16:	4b59      	ldr	r3, [pc, #356]	; (8f7c <__aeabi_dmul+0x504>)
    8e18:	4656      	mov	r6, sl
    8e1a:	9f04      	ldr	r7, [sp, #16]
    8e1c:	2080      	movs	r0, #128	; 0x80
    8e1e:	401e      	ands	r6, r3
    8e20:	00c0      	lsls	r0, r0, #3
    8e22:	46b2      	mov	sl, r6
    8e24:	183b      	adds	r3, r7, r0
    8e26:	4a56      	ldr	r2, [pc, #344]	; (8f80 <__aeabi_dmul+0x508>)
    8e28:	4293      	cmp	r3, r2
    8e2a:	dd00      	ble.n	8e2e <__aeabi_dmul+0x3b6>
    8e2c:	e6ea      	b.n	8c04 <__aeabi_dmul+0x18c>
    8e2e:	4644      	mov	r4, r8
    8e30:	4655      	mov	r5, sl
    8e32:	08e2      	lsrs	r2, r4, #3
    8e34:	0768      	lsls	r0, r5, #29
    8e36:	4310      	orrs	r0, r2
    8e38:	2201      	movs	r2, #1
    8e3a:	026c      	lsls	r4, r5, #9
    8e3c:	055b      	lsls	r3, r3, #21
    8e3e:	400a      	ands	r2, r1
    8e40:	4680      	mov	r8, r0
    8e42:	0b24      	lsrs	r4, r4, #12
    8e44:	0d5b      	lsrs	r3, r3, #21
    8e46:	4691      	mov	r9, r2
    8e48:	e67b      	b.n	8b42 <__aeabi_dmul+0xca>
    8e4a:	46da      	mov	sl, fp
    8e4c:	4690      	mov	r8, r2
    8e4e:	1c1d      	adds	r5, r3, #0
    8e50:	e669      	b.n	8b26 <__aeabi_dmul+0xae>
    8e52:	2480      	movs	r4, #128	; 0x80
    8e54:	0324      	lsls	r4, r4, #12
    8e56:	4657      	mov	r7, sl
    8e58:	4227      	tst	r7, r4
    8e5a:	d11c      	bne.n	8e96 <__aeabi_dmul+0x41e>
    8e5c:	433c      	orrs	r4, r7
    8e5e:	0324      	lsls	r4, r4, #12
    8e60:	0b24      	lsrs	r4, r4, #12
    8e62:	4b48      	ldr	r3, [pc, #288]	; (8f84 <__aeabi_dmul+0x50c>)
    8e64:	e66d      	b.n	8b42 <__aeabi_dmul+0xca>
    8e66:	1c03      	adds	r3, r0, #0
    8e68:	3b28      	subs	r3, #40	; 0x28
    8e6a:	1c31      	adds	r1, r6, #0
    8e6c:	4099      	lsls	r1, r3
    8e6e:	468b      	mov	fp, r1
    8e70:	2200      	movs	r2, #0
    8e72:	e6c3      	b.n	8bfc <__aeabi_dmul+0x184>
    8e74:	1c30      	adds	r0, r6, #0
    8e76:	f000 fd47 	bl	9908 <__clzsi2>
    8e7a:	3020      	adds	r0, #32
    8e7c:	e6ad      	b.n	8bda <__aeabi_dmul+0x162>
    8e7e:	3b28      	subs	r3, #40	; 0x28
    8e80:	1c21      	adds	r1, r4, #0
    8e82:	4099      	lsls	r1, r3
    8e84:	2200      	movs	r2, #0
    8e86:	468a      	mov	sl, r1
    8e88:	4690      	mov	r8, r2
    8e8a:	e68e      	b.n	8baa <__aeabi_dmul+0x132>
    8e8c:	1c20      	adds	r0, r4, #0
    8e8e:	f000 fd3b 	bl	9908 <__clzsi2>
    8e92:	3020      	adds	r0, #32
    8e94:	e678      	b.n	8b88 <__aeabi_dmul+0x110>
    8e96:	4658      	mov	r0, fp
    8e98:	4220      	tst	r0, r4
    8e9a:	d107      	bne.n	8eac <__aeabi_dmul+0x434>
    8e9c:	4304      	orrs	r4, r0
    8e9e:	9903      	ldr	r1, [sp, #12]
    8ea0:	0324      	lsls	r4, r4, #12
    8ea2:	0b24      	lsrs	r4, r4, #12
    8ea4:	4689      	mov	r9, r1
    8ea6:	4690      	mov	r8, r2
    8ea8:	4b36      	ldr	r3, [pc, #216]	; (8f84 <__aeabi_dmul+0x50c>)
    8eaa:	e64a      	b.n	8b42 <__aeabi_dmul+0xca>
    8eac:	433c      	orrs	r4, r7
    8eae:	0324      	lsls	r4, r4, #12
    8eb0:	0b24      	lsrs	r4, r4, #12
    8eb2:	4b34      	ldr	r3, [pc, #208]	; (8f84 <__aeabi_dmul+0x50c>)
    8eb4:	e645      	b.n	8b42 <__aeabi_dmul+0xca>
    8eb6:	4b34      	ldr	r3, [pc, #208]	; (8f88 <__aeabi_dmul+0x510>)
    8eb8:	9e04      	ldr	r6, [sp, #16]
    8eba:	1b9b      	subs	r3, r3, r6
    8ebc:	2b38      	cmp	r3, #56	; 0x38
    8ebe:	dd06      	ble.n	8ece <__aeabi_dmul+0x456>
    8ec0:	2301      	movs	r3, #1
    8ec2:	400b      	ands	r3, r1
    8ec4:	2400      	movs	r4, #0
    8ec6:	4699      	mov	r9, r3
    8ec8:	46a0      	mov	r8, r4
    8eca:	2300      	movs	r3, #0
    8ecc:	e639      	b.n	8b42 <__aeabi_dmul+0xca>
    8ece:	2b1f      	cmp	r3, #31
    8ed0:	dc25      	bgt.n	8f1e <__aeabi_dmul+0x4a6>
    8ed2:	9c04      	ldr	r4, [sp, #16]
    8ed4:	4d2d      	ldr	r5, [pc, #180]	; (8f8c <__aeabi_dmul+0x514>)
    8ed6:	4646      	mov	r6, r8
    8ed8:	1960      	adds	r0, r4, r5
    8eda:	4652      	mov	r2, sl
    8edc:	4644      	mov	r4, r8
    8ede:	4086      	lsls	r6, r0
    8ee0:	40dc      	lsrs	r4, r3
    8ee2:	4082      	lsls	r2, r0
    8ee4:	4657      	mov	r7, sl
    8ee6:	1c30      	adds	r0, r6, #0
    8ee8:	4322      	orrs	r2, r4
    8eea:	40df      	lsrs	r7, r3
    8eec:	1e44      	subs	r4, r0, #1
    8eee:	41a0      	sbcs	r0, r4
    8ef0:	4302      	orrs	r2, r0
    8ef2:	1c3b      	adds	r3, r7, #0
    8ef4:	0754      	lsls	r4, r2, #29
    8ef6:	d009      	beq.n	8f0c <__aeabi_dmul+0x494>
    8ef8:	200f      	movs	r0, #15
    8efa:	4010      	ands	r0, r2
    8efc:	2804      	cmp	r0, #4
    8efe:	d005      	beq.n	8f0c <__aeabi_dmul+0x494>
    8f00:	1d10      	adds	r0, r2, #4
    8f02:	4290      	cmp	r0, r2
    8f04:	4192      	sbcs	r2, r2
    8f06:	4252      	negs	r2, r2
    8f08:	189b      	adds	r3, r3, r2
    8f0a:	1c02      	adds	r2, r0, #0
    8f0c:	021d      	lsls	r5, r3, #8
    8f0e:	d51a      	bpl.n	8f46 <__aeabi_dmul+0x4ce>
    8f10:	2301      	movs	r3, #1
    8f12:	400b      	ands	r3, r1
    8f14:	2400      	movs	r4, #0
    8f16:	4699      	mov	r9, r3
    8f18:	46a0      	mov	r8, r4
    8f1a:	2301      	movs	r3, #1
    8f1c:	e611      	b.n	8b42 <__aeabi_dmul+0xca>
    8f1e:	481c      	ldr	r0, [pc, #112]	; (8f90 <__aeabi_dmul+0x518>)
    8f20:	9c04      	ldr	r4, [sp, #16]
    8f22:	4655      	mov	r5, sl
    8f24:	1b00      	subs	r0, r0, r4
    8f26:	40c5      	lsrs	r5, r0
    8f28:	1c28      	adds	r0, r5, #0
    8f2a:	2b20      	cmp	r3, #32
    8f2c:	d016      	beq.n	8f5c <__aeabi_dmul+0x4e4>
    8f2e:	4e19      	ldr	r6, [pc, #100]	; (8f94 <__aeabi_dmul+0x51c>)
    8f30:	4657      	mov	r7, sl
    8f32:	19a2      	adds	r2, r4, r6
    8f34:	4097      	lsls	r7, r2
    8f36:	1c3a      	adds	r2, r7, #0
    8f38:	4643      	mov	r3, r8
    8f3a:	431a      	orrs	r2, r3
    8f3c:	1e53      	subs	r3, r2, #1
    8f3e:	419a      	sbcs	r2, r3
    8f40:	4302      	orrs	r2, r0
    8f42:	2300      	movs	r3, #0
    8f44:	e7d6      	b.n	8ef4 <__aeabi_dmul+0x47c>
    8f46:	0758      	lsls	r0, r3, #29
    8f48:	025b      	lsls	r3, r3, #9
    8f4a:	08d2      	lsrs	r2, r2, #3
    8f4c:	0b1c      	lsrs	r4, r3, #12
    8f4e:	2301      	movs	r3, #1
    8f50:	400b      	ands	r3, r1
    8f52:	4310      	orrs	r0, r2
    8f54:	4699      	mov	r9, r3
    8f56:	4680      	mov	r8, r0
    8f58:	2300      	movs	r3, #0
    8f5a:	e5f2      	b.n	8b42 <__aeabi_dmul+0xca>
    8f5c:	2200      	movs	r2, #0
    8f5e:	e7eb      	b.n	8f38 <__aeabi_dmul+0x4c0>
    8f60:	2480      	movs	r4, #128	; 0x80
    8f62:	0324      	lsls	r4, r4, #12
    8f64:	4650      	mov	r0, sl
    8f66:	2301      	movs	r3, #1
    8f68:	4304      	orrs	r4, r0
    8f6a:	4019      	ands	r1, r3
    8f6c:	0324      	lsls	r4, r4, #12
    8f6e:	0b24      	lsrs	r4, r4, #12
    8f70:	4689      	mov	r9, r1
    8f72:	4b04      	ldr	r3, [pc, #16]	; (8f84 <__aeabi_dmul+0x50c>)
    8f74:	e5e5      	b.n	8b42 <__aeabi_dmul+0xca>
    8f76:	46c0      	nop			; (mov r8, r8)
    8f78:	000003ff 	.word	0x000003ff
    8f7c:	feffffff 	.word	0xfeffffff
    8f80:	000007fe 	.word	0x000007fe
    8f84:	000007ff 	.word	0x000007ff
    8f88:	fffffc02 	.word	0xfffffc02
    8f8c:	0000041e 	.word	0x0000041e
    8f90:	fffffbe2 	.word	0xfffffbe2
    8f94:	0000043e 	.word	0x0000043e

00008f98 <__aeabi_dsub>:
    8f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f9a:	465f      	mov	r7, fp
    8f9c:	4656      	mov	r6, sl
    8f9e:	4644      	mov	r4, r8
    8fa0:	464d      	mov	r5, r9
    8fa2:	b4f0      	push	{r4, r5, r6, r7}
    8fa4:	030c      	lsls	r4, r1, #12
    8fa6:	004d      	lsls	r5, r1, #1
    8fa8:	0fcf      	lsrs	r7, r1, #31
    8faa:	0a61      	lsrs	r1, r4, #9
    8fac:	0f44      	lsrs	r4, r0, #29
    8fae:	4321      	orrs	r1, r4
    8fb0:	00c4      	lsls	r4, r0, #3
    8fb2:	0318      	lsls	r0, r3, #12
    8fb4:	0fde      	lsrs	r6, r3, #31
    8fb6:	4680      	mov	r8, r0
    8fb8:	46b4      	mov	ip, r6
    8fba:	4646      	mov	r6, r8
    8fbc:	0058      	lsls	r0, r3, #1
    8fbe:	0a76      	lsrs	r6, r6, #9
    8fc0:	0f53      	lsrs	r3, r2, #29
    8fc2:	4333      	orrs	r3, r6
    8fc4:	00d6      	lsls	r6, r2, #3
    8fc6:	4ad1      	ldr	r2, [pc, #836]	; (930c <__aeabi_dsub+0x374>)
    8fc8:	0d6d      	lsrs	r5, r5, #21
    8fca:	46ba      	mov	sl, r7
    8fcc:	0d40      	lsrs	r0, r0, #21
    8fce:	46b3      	mov	fp, r6
    8fd0:	4290      	cmp	r0, r2
    8fd2:	d100      	bne.n	8fd6 <__aeabi_dsub+0x3e>
    8fd4:	e0f5      	b.n	91c2 <__aeabi_dsub+0x22a>
    8fd6:	4662      	mov	r2, ip
    8fd8:	2601      	movs	r6, #1
    8fda:	4072      	eors	r2, r6
    8fdc:	4694      	mov	ip, r2
    8fde:	4567      	cmp	r7, ip
    8fe0:	d100      	bne.n	8fe4 <__aeabi_dsub+0x4c>
    8fe2:	e0ab      	b.n	913c <__aeabi_dsub+0x1a4>
    8fe4:	1a2f      	subs	r7, r5, r0
    8fe6:	2f00      	cmp	r7, #0
    8fe8:	dc00      	bgt.n	8fec <__aeabi_dsub+0x54>
    8fea:	e111      	b.n	9210 <__aeabi_dsub+0x278>
    8fec:	2800      	cmp	r0, #0
    8fee:	d13e      	bne.n	906e <__aeabi_dsub+0xd6>
    8ff0:	4658      	mov	r0, fp
    8ff2:	4318      	orrs	r0, r3
    8ff4:	d000      	beq.n	8ff8 <__aeabi_dsub+0x60>
    8ff6:	e0f1      	b.n	91dc <__aeabi_dsub+0x244>
    8ff8:	0760      	lsls	r0, r4, #29
    8ffa:	d100      	bne.n	8ffe <__aeabi_dsub+0x66>
    8ffc:	e097      	b.n	912e <__aeabi_dsub+0x196>
    8ffe:	230f      	movs	r3, #15
    9000:	4023      	ands	r3, r4
    9002:	2b04      	cmp	r3, #4
    9004:	d100      	bne.n	9008 <__aeabi_dsub+0x70>
    9006:	e122      	b.n	924e <__aeabi_dsub+0x2b6>
    9008:	1d22      	adds	r2, r4, #4
    900a:	42a2      	cmp	r2, r4
    900c:	41a4      	sbcs	r4, r4
    900e:	4264      	negs	r4, r4
    9010:	2380      	movs	r3, #128	; 0x80
    9012:	1909      	adds	r1, r1, r4
    9014:	041b      	lsls	r3, r3, #16
    9016:	2701      	movs	r7, #1
    9018:	4650      	mov	r0, sl
    901a:	400b      	ands	r3, r1
    901c:	4007      	ands	r7, r0
    901e:	1c14      	adds	r4, r2, #0
    9020:	2b00      	cmp	r3, #0
    9022:	d100      	bne.n	9026 <__aeabi_dsub+0x8e>
    9024:	e079      	b.n	911a <__aeabi_dsub+0x182>
    9026:	4bb9      	ldr	r3, [pc, #740]	; (930c <__aeabi_dsub+0x374>)
    9028:	3501      	adds	r5, #1
    902a:	429d      	cmp	r5, r3
    902c:	d100      	bne.n	9030 <__aeabi_dsub+0x98>
    902e:	e10b      	b.n	9248 <__aeabi_dsub+0x2b0>
    9030:	4bb7      	ldr	r3, [pc, #732]	; (9310 <__aeabi_dsub+0x378>)
    9032:	08e4      	lsrs	r4, r4, #3
    9034:	4019      	ands	r1, r3
    9036:	0748      	lsls	r0, r1, #29
    9038:	0249      	lsls	r1, r1, #9
    903a:	4304      	orrs	r4, r0
    903c:	0b0b      	lsrs	r3, r1, #12
    903e:	2000      	movs	r0, #0
    9040:	2100      	movs	r1, #0
    9042:	031b      	lsls	r3, r3, #12
    9044:	0b1a      	lsrs	r2, r3, #12
    9046:	0d0b      	lsrs	r3, r1, #20
    9048:	056d      	lsls	r5, r5, #21
    904a:	051b      	lsls	r3, r3, #20
    904c:	4313      	orrs	r3, r2
    904e:	086a      	lsrs	r2, r5, #1
    9050:	4db0      	ldr	r5, [pc, #704]	; (9314 <__aeabi_dsub+0x37c>)
    9052:	07ff      	lsls	r7, r7, #31
    9054:	401d      	ands	r5, r3
    9056:	4315      	orrs	r5, r2
    9058:	006d      	lsls	r5, r5, #1
    905a:	086d      	lsrs	r5, r5, #1
    905c:	1c29      	adds	r1, r5, #0
    905e:	4339      	orrs	r1, r7
    9060:	1c20      	adds	r0, r4, #0
    9062:	bc3c      	pop	{r2, r3, r4, r5}
    9064:	4690      	mov	r8, r2
    9066:	4699      	mov	r9, r3
    9068:	46a2      	mov	sl, r4
    906a:	46ab      	mov	fp, r5
    906c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    906e:	48a7      	ldr	r0, [pc, #668]	; (930c <__aeabi_dsub+0x374>)
    9070:	4285      	cmp	r5, r0
    9072:	d0c1      	beq.n	8ff8 <__aeabi_dsub+0x60>
    9074:	2080      	movs	r0, #128	; 0x80
    9076:	0400      	lsls	r0, r0, #16
    9078:	4303      	orrs	r3, r0
    907a:	2f38      	cmp	r7, #56	; 0x38
    907c:	dd00      	ble.n	9080 <__aeabi_dsub+0xe8>
    907e:	e0fd      	b.n	927c <__aeabi_dsub+0x2e4>
    9080:	2f1f      	cmp	r7, #31
    9082:	dd00      	ble.n	9086 <__aeabi_dsub+0xee>
    9084:	e131      	b.n	92ea <__aeabi_dsub+0x352>
    9086:	2020      	movs	r0, #32
    9088:	1bc0      	subs	r0, r0, r7
    908a:	1c1a      	adds	r2, r3, #0
    908c:	465e      	mov	r6, fp
    908e:	4082      	lsls	r2, r0
    9090:	40fe      	lsrs	r6, r7
    9092:	4332      	orrs	r2, r6
    9094:	4694      	mov	ip, r2
    9096:	465a      	mov	r2, fp
    9098:	4082      	lsls	r2, r0
    909a:	1c10      	adds	r0, r2, #0
    909c:	1e42      	subs	r2, r0, #1
    909e:	4190      	sbcs	r0, r2
    90a0:	40fb      	lsrs	r3, r7
    90a2:	4662      	mov	r2, ip
    90a4:	4302      	orrs	r2, r0
    90a6:	1c1f      	adds	r7, r3, #0
    90a8:	1aa2      	subs	r2, r4, r2
    90aa:	4294      	cmp	r4, r2
    90ac:	41a4      	sbcs	r4, r4
    90ae:	4264      	negs	r4, r4
    90b0:	1bc9      	subs	r1, r1, r7
    90b2:	1b09      	subs	r1, r1, r4
    90b4:	1c14      	adds	r4, r2, #0
    90b6:	020a      	lsls	r2, r1, #8
    90b8:	d59e      	bpl.n	8ff8 <__aeabi_dsub+0x60>
    90ba:	0249      	lsls	r1, r1, #9
    90bc:	0a4f      	lsrs	r7, r1, #9
    90be:	2f00      	cmp	r7, #0
    90c0:	d100      	bne.n	90c4 <__aeabi_dsub+0x12c>
    90c2:	e0d6      	b.n	9272 <__aeabi_dsub+0x2da>
    90c4:	1c38      	adds	r0, r7, #0
    90c6:	f000 fc1f 	bl	9908 <__clzsi2>
    90ca:	1c02      	adds	r2, r0, #0
    90cc:	3a08      	subs	r2, #8
    90ce:	2a1f      	cmp	r2, #31
    90d0:	dd00      	ble.n	90d4 <__aeabi_dsub+0x13c>
    90d2:	e0c3      	b.n	925c <__aeabi_dsub+0x2c4>
    90d4:	2128      	movs	r1, #40	; 0x28
    90d6:	1c23      	adds	r3, r4, #0
    90d8:	1a09      	subs	r1, r1, r0
    90da:	4097      	lsls	r7, r2
    90dc:	40cb      	lsrs	r3, r1
    90de:	431f      	orrs	r7, r3
    90e0:	4094      	lsls	r4, r2
    90e2:	4295      	cmp	r5, r2
    90e4:	dd00      	ble.n	90e8 <__aeabi_dsub+0x150>
    90e6:	e0c0      	b.n	926a <__aeabi_dsub+0x2d2>
    90e8:	1b55      	subs	r5, r2, r5
    90ea:	1c69      	adds	r1, r5, #1
    90ec:	291f      	cmp	r1, #31
    90ee:	dd00      	ble.n	90f2 <__aeabi_dsub+0x15a>
    90f0:	e0ea      	b.n	92c8 <__aeabi_dsub+0x330>
    90f2:	221f      	movs	r2, #31
    90f4:	1b55      	subs	r5, r2, r5
    90f6:	1c3b      	adds	r3, r7, #0
    90f8:	1c22      	adds	r2, r4, #0
    90fa:	40ab      	lsls	r3, r5
    90fc:	40ca      	lsrs	r2, r1
    90fe:	40ac      	lsls	r4, r5
    9100:	1e65      	subs	r5, r4, #1
    9102:	41ac      	sbcs	r4, r5
    9104:	4313      	orrs	r3, r2
    9106:	40cf      	lsrs	r7, r1
    9108:	431c      	orrs	r4, r3
    910a:	1c39      	adds	r1, r7, #0
    910c:	2500      	movs	r5, #0
    910e:	e773      	b.n	8ff8 <__aeabi_dsub+0x60>
    9110:	2180      	movs	r1, #128	; 0x80
    9112:	4d7e      	ldr	r5, [pc, #504]	; (930c <__aeabi_dsub+0x374>)
    9114:	2700      	movs	r7, #0
    9116:	03c9      	lsls	r1, r1, #15
    9118:	2400      	movs	r4, #0
    911a:	4b7c      	ldr	r3, [pc, #496]	; (930c <__aeabi_dsub+0x374>)
    911c:	0748      	lsls	r0, r1, #29
    911e:	08e4      	lsrs	r4, r4, #3
    9120:	4304      	orrs	r4, r0
    9122:	08c9      	lsrs	r1, r1, #3
    9124:	429d      	cmp	r5, r3
    9126:	d050      	beq.n	91ca <__aeabi_dsub+0x232>
    9128:	0309      	lsls	r1, r1, #12
    912a:	0b0b      	lsrs	r3, r1, #12
    912c:	e787      	b.n	903e <__aeabi_dsub+0xa6>
    912e:	2380      	movs	r3, #128	; 0x80
    9130:	041b      	lsls	r3, r3, #16
    9132:	2701      	movs	r7, #1
    9134:	4652      	mov	r2, sl
    9136:	400b      	ands	r3, r1
    9138:	4017      	ands	r7, r2
    913a:	e771      	b.n	9020 <__aeabi_dsub+0x88>
    913c:	1a2a      	subs	r2, r5, r0
    913e:	4694      	mov	ip, r2
    9140:	2a00      	cmp	r2, #0
    9142:	dc00      	bgt.n	9146 <__aeabi_dsub+0x1ae>
    9144:	e0a1      	b.n	928a <__aeabi_dsub+0x2f2>
    9146:	2800      	cmp	r0, #0
    9148:	d054      	beq.n	91f4 <__aeabi_dsub+0x25c>
    914a:	4870      	ldr	r0, [pc, #448]	; (930c <__aeabi_dsub+0x374>)
    914c:	4285      	cmp	r5, r0
    914e:	d100      	bne.n	9152 <__aeabi_dsub+0x1ba>
    9150:	e752      	b.n	8ff8 <__aeabi_dsub+0x60>
    9152:	2080      	movs	r0, #128	; 0x80
    9154:	0400      	lsls	r0, r0, #16
    9156:	4303      	orrs	r3, r0
    9158:	4660      	mov	r0, ip
    915a:	2838      	cmp	r0, #56	; 0x38
    915c:	dd00      	ble.n	9160 <__aeabi_dsub+0x1c8>
    915e:	e10e      	b.n	937e <__aeabi_dsub+0x3e6>
    9160:	281f      	cmp	r0, #31
    9162:	dd00      	ble.n	9166 <__aeabi_dsub+0x1ce>
    9164:	e157      	b.n	9416 <__aeabi_dsub+0x47e>
    9166:	4662      	mov	r2, ip
    9168:	2020      	movs	r0, #32
    916a:	1a80      	subs	r0, r0, r2
    916c:	1c1e      	adds	r6, r3, #0
    916e:	4086      	lsls	r6, r0
    9170:	46b1      	mov	r9, r6
    9172:	465e      	mov	r6, fp
    9174:	40d6      	lsrs	r6, r2
    9176:	464a      	mov	r2, r9
    9178:	4332      	orrs	r2, r6
    917a:	465e      	mov	r6, fp
    917c:	4086      	lsls	r6, r0
    917e:	4690      	mov	r8, r2
    9180:	1c30      	adds	r0, r6, #0
    9182:	1e42      	subs	r2, r0, #1
    9184:	4190      	sbcs	r0, r2
    9186:	4642      	mov	r2, r8
    9188:	4302      	orrs	r2, r0
    918a:	4660      	mov	r0, ip
    918c:	40c3      	lsrs	r3, r0
    918e:	1912      	adds	r2, r2, r4
    9190:	42a2      	cmp	r2, r4
    9192:	41a4      	sbcs	r4, r4
    9194:	4264      	negs	r4, r4
    9196:	1859      	adds	r1, r3, r1
    9198:	1909      	adds	r1, r1, r4
    919a:	1c14      	adds	r4, r2, #0
    919c:	0208      	lsls	r0, r1, #8
    919e:	d400      	bmi.n	91a2 <__aeabi_dsub+0x20a>
    91a0:	e72a      	b.n	8ff8 <__aeabi_dsub+0x60>
    91a2:	4b5a      	ldr	r3, [pc, #360]	; (930c <__aeabi_dsub+0x374>)
    91a4:	3501      	adds	r5, #1
    91a6:	429d      	cmp	r5, r3
    91a8:	d100      	bne.n	91ac <__aeabi_dsub+0x214>
    91aa:	e131      	b.n	9410 <__aeabi_dsub+0x478>
    91ac:	4b58      	ldr	r3, [pc, #352]	; (9310 <__aeabi_dsub+0x378>)
    91ae:	0860      	lsrs	r0, r4, #1
    91b0:	4019      	ands	r1, r3
    91b2:	2301      	movs	r3, #1
    91b4:	4023      	ands	r3, r4
    91b6:	1c1c      	adds	r4, r3, #0
    91b8:	4304      	orrs	r4, r0
    91ba:	07cb      	lsls	r3, r1, #31
    91bc:	431c      	orrs	r4, r3
    91be:	0849      	lsrs	r1, r1, #1
    91c0:	e71a      	b.n	8ff8 <__aeabi_dsub+0x60>
    91c2:	431e      	orrs	r6, r3
    91c4:	d000      	beq.n	91c8 <__aeabi_dsub+0x230>
    91c6:	e70a      	b.n	8fde <__aeabi_dsub+0x46>
    91c8:	e705      	b.n	8fd6 <__aeabi_dsub+0x3e>
    91ca:	1c23      	adds	r3, r4, #0
    91cc:	430b      	orrs	r3, r1
    91ce:	d03b      	beq.n	9248 <__aeabi_dsub+0x2b0>
    91d0:	2380      	movs	r3, #128	; 0x80
    91d2:	031b      	lsls	r3, r3, #12
    91d4:	430b      	orrs	r3, r1
    91d6:	031b      	lsls	r3, r3, #12
    91d8:	0b1b      	lsrs	r3, r3, #12
    91da:	e730      	b.n	903e <__aeabi_dsub+0xa6>
    91dc:	3f01      	subs	r7, #1
    91de:	2f00      	cmp	r7, #0
    91e0:	d16d      	bne.n	92be <__aeabi_dsub+0x326>
    91e2:	465e      	mov	r6, fp
    91e4:	1ba2      	subs	r2, r4, r6
    91e6:	4294      	cmp	r4, r2
    91e8:	41a4      	sbcs	r4, r4
    91ea:	4264      	negs	r4, r4
    91ec:	1ac9      	subs	r1, r1, r3
    91ee:	1b09      	subs	r1, r1, r4
    91f0:	1c14      	adds	r4, r2, #0
    91f2:	e760      	b.n	90b6 <__aeabi_dsub+0x11e>
    91f4:	4658      	mov	r0, fp
    91f6:	4318      	orrs	r0, r3
    91f8:	d100      	bne.n	91fc <__aeabi_dsub+0x264>
    91fa:	e6fd      	b.n	8ff8 <__aeabi_dsub+0x60>
    91fc:	2601      	movs	r6, #1
    91fe:	4276      	negs	r6, r6
    9200:	44b4      	add	ip, r6
    9202:	4660      	mov	r0, ip
    9204:	2800      	cmp	r0, #0
    9206:	d000      	beq.n	920a <__aeabi_dsub+0x272>
    9208:	e0d0      	b.n	93ac <__aeabi_dsub+0x414>
    920a:	465e      	mov	r6, fp
    920c:	1932      	adds	r2, r6, r4
    920e:	e7bf      	b.n	9190 <__aeabi_dsub+0x1f8>
    9210:	2f00      	cmp	r7, #0
    9212:	d000      	beq.n	9216 <__aeabi_dsub+0x27e>
    9214:	e080      	b.n	9318 <__aeabi_dsub+0x380>
    9216:	1c68      	adds	r0, r5, #1
    9218:	0540      	lsls	r0, r0, #21
    921a:	0d40      	lsrs	r0, r0, #21
    921c:	2801      	cmp	r0, #1
    921e:	dc00      	bgt.n	9222 <__aeabi_dsub+0x28a>
    9220:	e0e8      	b.n	93f4 <__aeabi_dsub+0x45c>
    9222:	465a      	mov	r2, fp
    9224:	1aa2      	subs	r2, r4, r2
    9226:	4294      	cmp	r4, r2
    9228:	41bf      	sbcs	r7, r7
    922a:	1ac8      	subs	r0, r1, r3
    922c:	427f      	negs	r7, r7
    922e:	1bc7      	subs	r7, r0, r7
    9230:	023e      	lsls	r6, r7, #8
    9232:	d400      	bmi.n	9236 <__aeabi_dsub+0x29e>
    9234:	e098      	b.n	9368 <__aeabi_dsub+0x3d0>
    9236:	4658      	mov	r0, fp
    9238:	1b04      	subs	r4, r0, r4
    923a:	45a3      	cmp	fp, r4
    923c:	4192      	sbcs	r2, r2
    923e:	1a59      	subs	r1, r3, r1
    9240:	4252      	negs	r2, r2
    9242:	1a8f      	subs	r7, r1, r2
    9244:	46e2      	mov	sl, ip
    9246:	e73a      	b.n	90be <__aeabi_dsub+0x126>
    9248:	2300      	movs	r3, #0
    924a:	2400      	movs	r4, #0
    924c:	e6f7      	b.n	903e <__aeabi_dsub+0xa6>
    924e:	2380      	movs	r3, #128	; 0x80
    9250:	041b      	lsls	r3, r3, #16
    9252:	2701      	movs	r7, #1
    9254:	4656      	mov	r6, sl
    9256:	400b      	ands	r3, r1
    9258:	4037      	ands	r7, r6
    925a:	e6e1      	b.n	9020 <__aeabi_dsub+0x88>
    925c:	1c27      	adds	r7, r4, #0
    925e:	3828      	subs	r0, #40	; 0x28
    9260:	4087      	lsls	r7, r0
    9262:	2400      	movs	r4, #0
    9264:	4295      	cmp	r5, r2
    9266:	dc00      	bgt.n	926a <__aeabi_dsub+0x2d2>
    9268:	e73e      	b.n	90e8 <__aeabi_dsub+0x150>
    926a:	4929      	ldr	r1, [pc, #164]	; (9310 <__aeabi_dsub+0x378>)
    926c:	1aad      	subs	r5, r5, r2
    926e:	4039      	ands	r1, r7
    9270:	e6c2      	b.n	8ff8 <__aeabi_dsub+0x60>
    9272:	1c20      	adds	r0, r4, #0
    9274:	f000 fb48 	bl	9908 <__clzsi2>
    9278:	3020      	adds	r0, #32
    927a:	e726      	b.n	90ca <__aeabi_dsub+0x132>
    927c:	465a      	mov	r2, fp
    927e:	431a      	orrs	r2, r3
    9280:	1e53      	subs	r3, r2, #1
    9282:	419a      	sbcs	r2, r3
    9284:	b2d2      	uxtb	r2, r2
    9286:	2700      	movs	r7, #0
    9288:	e70e      	b.n	90a8 <__aeabi_dsub+0x110>
    928a:	2a00      	cmp	r2, #0
    928c:	d000      	beq.n	9290 <__aeabi_dsub+0x2f8>
    928e:	e0de      	b.n	944e <__aeabi_dsub+0x4b6>
    9290:	1c68      	adds	r0, r5, #1
    9292:	0546      	lsls	r6, r0, #21
    9294:	0d76      	lsrs	r6, r6, #21
    9296:	2e01      	cmp	r6, #1
    9298:	dc00      	bgt.n	929c <__aeabi_dsub+0x304>
    929a:	e090      	b.n	93be <__aeabi_dsub+0x426>
    929c:	4d1b      	ldr	r5, [pc, #108]	; (930c <__aeabi_dsub+0x374>)
    929e:	42a8      	cmp	r0, r5
    92a0:	d100      	bne.n	92a4 <__aeabi_dsub+0x30c>
    92a2:	e0f5      	b.n	9490 <__aeabi_dsub+0x4f8>
    92a4:	465e      	mov	r6, fp
    92a6:	1932      	adds	r2, r6, r4
    92a8:	42a2      	cmp	r2, r4
    92aa:	41a4      	sbcs	r4, r4
    92ac:	4264      	negs	r4, r4
    92ae:	1859      	adds	r1, r3, r1
    92b0:	1909      	adds	r1, r1, r4
    92b2:	07cc      	lsls	r4, r1, #31
    92b4:	0852      	lsrs	r2, r2, #1
    92b6:	4314      	orrs	r4, r2
    92b8:	0849      	lsrs	r1, r1, #1
    92ba:	1c05      	adds	r5, r0, #0
    92bc:	e69c      	b.n	8ff8 <__aeabi_dsub+0x60>
    92be:	4813      	ldr	r0, [pc, #76]	; (930c <__aeabi_dsub+0x374>)
    92c0:	4285      	cmp	r5, r0
    92c2:	d000      	beq.n	92c6 <__aeabi_dsub+0x32e>
    92c4:	e6d9      	b.n	907a <__aeabi_dsub+0xe2>
    92c6:	e697      	b.n	8ff8 <__aeabi_dsub+0x60>
    92c8:	1c2b      	adds	r3, r5, #0
    92ca:	3b1f      	subs	r3, #31
    92cc:	1c3e      	adds	r6, r7, #0
    92ce:	40de      	lsrs	r6, r3
    92d0:	1c33      	adds	r3, r6, #0
    92d2:	2920      	cmp	r1, #32
    92d4:	d06f      	beq.n	93b6 <__aeabi_dsub+0x41e>
    92d6:	223f      	movs	r2, #63	; 0x3f
    92d8:	1b55      	subs	r5, r2, r5
    92da:	40af      	lsls	r7, r5
    92dc:	433c      	orrs	r4, r7
    92de:	1e60      	subs	r0, r4, #1
    92e0:	4184      	sbcs	r4, r0
    92e2:	431c      	orrs	r4, r3
    92e4:	2100      	movs	r1, #0
    92e6:	2500      	movs	r5, #0
    92e8:	e686      	b.n	8ff8 <__aeabi_dsub+0x60>
    92ea:	1c38      	adds	r0, r7, #0
    92ec:	3820      	subs	r0, #32
    92ee:	1c1e      	adds	r6, r3, #0
    92f0:	40c6      	lsrs	r6, r0
    92f2:	1c30      	adds	r0, r6, #0
    92f4:	2f20      	cmp	r7, #32
    92f6:	d060      	beq.n	93ba <__aeabi_dsub+0x422>
    92f8:	2240      	movs	r2, #64	; 0x40
    92fa:	1bd7      	subs	r7, r2, r7
    92fc:	40bb      	lsls	r3, r7
    92fe:	465a      	mov	r2, fp
    9300:	431a      	orrs	r2, r3
    9302:	1e53      	subs	r3, r2, #1
    9304:	419a      	sbcs	r2, r3
    9306:	4302      	orrs	r2, r0
    9308:	2700      	movs	r7, #0
    930a:	e6cd      	b.n	90a8 <__aeabi_dsub+0x110>
    930c:	000007ff 	.word	0x000007ff
    9310:	ff7fffff 	.word	0xff7fffff
    9314:	800fffff 	.word	0x800fffff
    9318:	2d00      	cmp	r5, #0
    931a:	d037      	beq.n	938c <__aeabi_dsub+0x3f4>
    931c:	4db6      	ldr	r5, [pc, #728]	; (95f8 <__aeabi_dsub+0x660>)
    931e:	42a8      	cmp	r0, r5
    9320:	d100      	bne.n	9324 <__aeabi_dsub+0x38c>
    9322:	e08f      	b.n	9444 <__aeabi_dsub+0x4ac>
    9324:	2580      	movs	r5, #128	; 0x80
    9326:	042d      	lsls	r5, r5, #16
    9328:	427f      	negs	r7, r7
    932a:	4329      	orrs	r1, r5
    932c:	2f38      	cmp	r7, #56	; 0x38
    932e:	dd00      	ble.n	9332 <__aeabi_dsub+0x39a>
    9330:	e0a8      	b.n	9484 <__aeabi_dsub+0x4ec>
    9332:	2f1f      	cmp	r7, #31
    9334:	dd00      	ble.n	9338 <__aeabi_dsub+0x3a0>
    9336:	e124      	b.n	9582 <__aeabi_dsub+0x5ea>
    9338:	2520      	movs	r5, #32
    933a:	1bed      	subs	r5, r5, r7
    933c:	1c0e      	adds	r6, r1, #0
    933e:	40ae      	lsls	r6, r5
    9340:	46b0      	mov	r8, r6
    9342:	1c26      	adds	r6, r4, #0
    9344:	40fe      	lsrs	r6, r7
    9346:	4642      	mov	r2, r8
    9348:	40ac      	lsls	r4, r5
    934a:	4316      	orrs	r6, r2
    934c:	1e65      	subs	r5, r4, #1
    934e:	41ac      	sbcs	r4, r5
    9350:	4334      	orrs	r4, r6
    9352:	40f9      	lsrs	r1, r7
    9354:	465a      	mov	r2, fp
    9356:	1b14      	subs	r4, r2, r4
    9358:	45a3      	cmp	fp, r4
    935a:	4192      	sbcs	r2, r2
    935c:	1a5b      	subs	r3, r3, r1
    935e:	4252      	negs	r2, r2
    9360:	1a99      	subs	r1, r3, r2
    9362:	1c05      	adds	r5, r0, #0
    9364:	46e2      	mov	sl, ip
    9366:	e6a6      	b.n	90b6 <__aeabi_dsub+0x11e>
    9368:	1c13      	adds	r3, r2, #0
    936a:	433b      	orrs	r3, r7
    936c:	1c14      	adds	r4, r2, #0
    936e:	2b00      	cmp	r3, #0
    9370:	d000      	beq.n	9374 <__aeabi_dsub+0x3dc>
    9372:	e6a4      	b.n	90be <__aeabi_dsub+0x126>
    9374:	2700      	movs	r7, #0
    9376:	2100      	movs	r1, #0
    9378:	2500      	movs	r5, #0
    937a:	2400      	movs	r4, #0
    937c:	e6cd      	b.n	911a <__aeabi_dsub+0x182>
    937e:	465a      	mov	r2, fp
    9380:	431a      	orrs	r2, r3
    9382:	1e53      	subs	r3, r2, #1
    9384:	419a      	sbcs	r2, r3
    9386:	b2d2      	uxtb	r2, r2
    9388:	2300      	movs	r3, #0
    938a:	e700      	b.n	918e <__aeabi_dsub+0x1f6>
    938c:	1c0d      	adds	r5, r1, #0
    938e:	4325      	orrs	r5, r4
    9390:	d058      	beq.n	9444 <__aeabi_dsub+0x4ac>
    9392:	43ff      	mvns	r7, r7
    9394:	2f00      	cmp	r7, #0
    9396:	d151      	bne.n	943c <__aeabi_dsub+0x4a4>
    9398:	465a      	mov	r2, fp
    939a:	1b14      	subs	r4, r2, r4
    939c:	45a3      	cmp	fp, r4
    939e:	4192      	sbcs	r2, r2
    93a0:	1a59      	subs	r1, r3, r1
    93a2:	4252      	negs	r2, r2
    93a4:	1a89      	subs	r1, r1, r2
    93a6:	1c05      	adds	r5, r0, #0
    93a8:	46e2      	mov	sl, ip
    93aa:	e684      	b.n	90b6 <__aeabi_dsub+0x11e>
    93ac:	4892      	ldr	r0, [pc, #584]	; (95f8 <__aeabi_dsub+0x660>)
    93ae:	4285      	cmp	r5, r0
    93b0:	d000      	beq.n	93b4 <__aeabi_dsub+0x41c>
    93b2:	e6d1      	b.n	9158 <__aeabi_dsub+0x1c0>
    93b4:	e620      	b.n	8ff8 <__aeabi_dsub+0x60>
    93b6:	2700      	movs	r7, #0
    93b8:	e790      	b.n	92dc <__aeabi_dsub+0x344>
    93ba:	2300      	movs	r3, #0
    93bc:	e79f      	b.n	92fe <__aeabi_dsub+0x366>
    93be:	1c08      	adds	r0, r1, #0
    93c0:	4320      	orrs	r0, r4
    93c2:	2d00      	cmp	r5, #0
    93c4:	d000      	beq.n	93c8 <__aeabi_dsub+0x430>
    93c6:	e0c2      	b.n	954e <__aeabi_dsub+0x5b6>
    93c8:	2800      	cmp	r0, #0
    93ca:	d100      	bne.n	93ce <__aeabi_dsub+0x436>
    93cc:	e0ef      	b.n	95ae <__aeabi_dsub+0x616>
    93ce:	4658      	mov	r0, fp
    93d0:	4318      	orrs	r0, r3
    93d2:	d100      	bne.n	93d6 <__aeabi_dsub+0x43e>
    93d4:	e610      	b.n	8ff8 <__aeabi_dsub+0x60>
    93d6:	4658      	mov	r0, fp
    93d8:	1902      	adds	r2, r0, r4
    93da:	42a2      	cmp	r2, r4
    93dc:	41a4      	sbcs	r4, r4
    93de:	4264      	negs	r4, r4
    93e0:	1859      	adds	r1, r3, r1
    93e2:	1909      	adds	r1, r1, r4
    93e4:	1c14      	adds	r4, r2, #0
    93e6:	020a      	lsls	r2, r1, #8
    93e8:	d400      	bmi.n	93ec <__aeabi_dsub+0x454>
    93ea:	e605      	b.n	8ff8 <__aeabi_dsub+0x60>
    93ec:	4b83      	ldr	r3, [pc, #524]	; (95fc <__aeabi_dsub+0x664>)
    93ee:	2501      	movs	r5, #1
    93f0:	4019      	ands	r1, r3
    93f2:	e601      	b.n	8ff8 <__aeabi_dsub+0x60>
    93f4:	1c08      	adds	r0, r1, #0
    93f6:	4320      	orrs	r0, r4
    93f8:	2d00      	cmp	r5, #0
    93fa:	d138      	bne.n	946e <__aeabi_dsub+0x4d6>
    93fc:	2800      	cmp	r0, #0
    93fe:	d16f      	bne.n	94e0 <__aeabi_dsub+0x548>
    9400:	4659      	mov	r1, fp
    9402:	4319      	orrs	r1, r3
    9404:	d003      	beq.n	940e <__aeabi_dsub+0x476>
    9406:	1c19      	adds	r1, r3, #0
    9408:	465c      	mov	r4, fp
    940a:	46e2      	mov	sl, ip
    940c:	e5f4      	b.n	8ff8 <__aeabi_dsub+0x60>
    940e:	2700      	movs	r7, #0
    9410:	2100      	movs	r1, #0
    9412:	2400      	movs	r4, #0
    9414:	e681      	b.n	911a <__aeabi_dsub+0x182>
    9416:	4660      	mov	r0, ip
    9418:	3820      	subs	r0, #32
    941a:	1c1a      	adds	r2, r3, #0
    941c:	40c2      	lsrs	r2, r0
    941e:	4666      	mov	r6, ip
    9420:	1c10      	adds	r0, r2, #0
    9422:	2e20      	cmp	r6, #32
    9424:	d100      	bne.n	9428 <__aeabi_dsub+0x490>
    9426:	e0aa      	b.n	957e <__aeabi_dsub+0x5e6>
    9428:	2240      	movs	r2, #64	; 0x40
    942a:	1b92      	subs	r2, r2, r6
    942c:	4093      	lsls	r3, r2
    942e:	465a      	mov	r2, fp
    9430:	431a      	orrs	r2, r3
    9432:	1e53      	subs	r3, r2, #1
    9434:	419a      	sbcs	r2, r3
    9436:	4302      	orrs	r2, r0
    9438:	2300      	movs	r3, #0
    943a:	e6a8      	b.n	918e <__aeabi_dsub+0x1f6>
    943c:	4d6e      	ldr	r5, [pc, #440]	; (95f8 <__aeabi_dsub+0x660>)
    943e:	42a8      	cmp	r0, r5
    9440:	d000      	beq.n	9444 <__aeabi_dsub+0x4ac>
    9442:	e773      	b.n	932c <__aeabi_dsub+0x394>
    9444:	1c19      	adds	r1, r3, #0
    9446:	465c      	mov	r4, fp
    9448:	1c05      	adds	r5, r0, #0
    944a:	46e2      	mov	sl, ip
    944c:	e5d4      	b.n	8ff8 <__aeabi_dsub+0x60>
    944e:	2d00      	cmp	r5, #0
    9450:	d122      	bne.n	9498 <__aeabi_dsub+0x500>
    9452:	1c0d      	adds	r5, r1, #0
    9454:	4325      	orrs	r5, r4
    9456:	d076      	beq.n	9546 <__aeabi_dsub+0x5ae>
    9458:	43d5      	mvns	r5, r2
    945a:	2d00      	cmp	r5, #0
    945c:	d170      	bne.n	9540 <__aeabi_dsub+0x5a8>
    945e:	445c      	add	r4, fp
    9460:	455c      	cmp	r4, fp
    9462:	4192      	sbcs	r2, r2
    9464:	1859      	adds	r1, r3, r1
    9466:	4252      	negs	r2, r2
    9468:	1889      	adds	r1, r1, r2
    946a:	1c05      	adds	r5, r0, #0
    946c:	e696      	b.n	919c <__aeabi_dsub+0x204>
    946e:	2800      	cmp	r0, #0
    9470:	d14c      	bne.n	950c <__aeabi_dsub+0x574>
    9472:	4659      	mov	r1, fp
    9474:	4319      	orrs	r1, r3
    9476:	d100      	bne.n	947a <__aeabi_dsub+0x4e2>
    9478:	e64a      	b.n	9110 <__aeabi_dsub+0x178>
    947a:	1c19      	adds	r1, r3, #0
    947c:	465c      	mov	r4, fp
    947e:	46e2      	mov	sl, ip
    9480:	4d5d      	ldr	r5, [pc, #372]	; (95f8 <__aeabi_dsub+0x660>)
    9482:	e5b9      	b.n	8ff8 <__aeabi_dsub+0x60>
    9484:	430c      	orrs	r4, r1
    9486:	1e61      	subs	r1, r4, #1
    9488:	418c      	sbcs	r4, r1
    948a:	b2e4      	uxtb	r4, r4
    948c:	2100      	movs	r1, #0
    948e:	e761      	b.n	9354 <__aeabi_dsub+0x3bc>
    9490:	1c05      	adds	r5, r0, #0
    9492:	2100      	movs	r1, #0
    9494:	2400      	movs	r4, #0
    9496:	e640      	b.n	911a <__aeabi_dsub+0x182>
    9498:	4d57      	ldr	r5, [pc, #348]	; (95f8 <__aeabi_dsub+0x660>)
    949a:	42a8      	cmp	r0, r5
    949c:	d053      	beq.n	9546 <__aeabi_dsub+0x5ae>
    949e:	4255      	negs	r5, r2
    94a0:	2280      	movs	r2, #128	; 0x80
    94a2:	0416      	lsls	r6, r2, #16
    94a4:	4331      	orrs	r1, r6
    94a6:	2d38      	cmp	r5, #56	; 0x38
    94a8:	dc7b      	bgt.n	95a2 <__aeabi_dsub+0x60a>
    94aa:	2d1f      	cmp	r5, #31
    94ac:	dd00      	ble.n	94b0 <__aeabi_dsub+0x518>
    94ae:	e08c      	b.n	95ca <__aeabi_dsub+0x632>
    94b0:	2220      	movs	r2, #32
    94b2:	1b56      	subs	r6, r2, r5
    94b4:	1c0a      	adds	r2, r1, #0
    94b6:	46b4      	mov	ip, r6
    94b8:	40b2      	lsls	r2, r6
    94ba:	1c26      	adds	r6, r4, #0
    94bc:	40ee      	lsrs	r6, r5
    94be:	4332      	orrs	r2, r6
    94c0:	4690      	mov	r8, r2
    94c2:	4662      	mov	r2, ip
    94c4:	4094      	lsls	r4, r2
    94c6:	1e66      	subs	r6, r4, #1
    94c8:	41b4      	sbcs	r4, r6
    94ca:	4642      	mov	r2, r8
    94cc:	4314      	orrs	r4, r2
    94ce:	40e9      	lsrs	r1, r5
    94d0:	445c      	add	r4, fp
    94d2:	455c      	cmp	r4, fp
    94d4:	4192      	sbcs	r2, r2
    94d6:	18cb      	adds	r3, r1, r3
    94d8:	4252      	negs	r2, r2
    94da:	1899      	adds	r1, r3, r2
    94dc:	1c05      	adds	r5, r0, #0
    94de:	e65d      	b.n	919c <__aeabi_dsub+0x204>
    94e0:	4658      	mov	r0, fp
    94e2:	4318      	orrs	r0, r3
    94e4:	d100      	bne.n	94e8 <__aeabi_dsub+0x550>
    94e6:	e587      	b.n	8ff8 <__aeabi_dsub+0x60>
    94e8:	465e      	mov	r6, fp
    94ea:	1ba7      	subs	r7, r4, r6
    94ec:	42bc      	cmp	r4, r7
    94ee:	4192      	sbcs	r2, r2
    94f0:	1ac8      	subs	r0, r1, r3
    94f2:	4252      	negs	r2, r2
    94f4:	1a80      	subs	r0, r0, r2
    94f6:	0206      	lsls	r6, r0, #8
    94f8:	d560      	bpl.n	95bc <__aeabi_dsub+0x624>
    94fa:	4658      	mov	r0, fp
    94fc:	1b04      	subs	r4, r0, r4
    94fe:	45a3      	cmp	fp, r4
    9500:	4192      	sbcs	r2, r2
    9502:	1a59      	subs	r1, r3, r1
    9504:	4252      	negs	r2, r2
    9506:	1a89      	subs	r1, r1, r2
    9508:	46e2      	mov	sl, ip
    950a:	e575      	b.n	8ff8 <__aeabi_dsub+0x60>
    950c:	4658      	mov	r0, fp
    950e:	4318      	orrs	r0, r3
    9510:	d033      	beq.n	957a <__aeabi_dsub+0x5e2>
    9512:	0748      	lsls	r0, r1, #29
    9514:	08e4      	lsrs	r4, r4, #3
    9516:	4304      	orrs	r4, r0
    9518:	2080      	movs	r0, #128	; 0x80
    951a:	08c9      	lsrs	r1, r1, #3
    951c:	0300      	lsls	r0, r0, #12
    951e:	4201      	tst	r1, r0
    9520:	d008      	beq.n	9534 <__aeabi_dsub+0x59c>
    9522:	08dd      	lsrs	r5, r3, #3
    9524:	4205      	tst	r5, r0
    9526:	d105      	bne.n	9534 <__aeabi_dsub+0x59c>
    9528:	4659      	mov	r1, fp
    952a:	08ca      	lsrs	r2, r1, #3
    952c:	075c      	lsls	r4, r3, #29
    952e:	4314      	orrs	r4, r2
    9530:	1c29      	adds	r1, r5, #0
    9532:	46e2      	mov	sl, ip
    9534:	0f63      	lsrs	r3, r4, #29
    9536:	00c9      	lsls	r1, r1, #3
    9538:	4319      	orrs	r1, r3
    953a:	00e4      	lsls	r4, r4, #3
    953c:	4d2e      	ldr	r5, [pc, #184]	; (95f8 <__aeabi_dsub+0x660>)
    953e:	e55b      	b.n	8ff8 <__aeabi_dsub+0x60>
    9540:	4a2d      	ldr	r2, [pc, #180]	; (95f8 <__aeabi_dsub+0x660>)
    9542:	4290      	cmp	r0, r2
    9544:	d1af      	bne.n	94a6 <__aeabi_dsub+0x50e>
    9546:	1c19      	adds	r1, r3, #0
    9548:	465c      	mov	r4, fp
    954a:	1c05      	adds	r5, r0, #0
    954c:	e554      	b.n	8ff8 <__aeabi_dsub+0x60>
    954e:	2800      	cmp	r0, #0
    9550:	d030      	beq.n	95b4 <__aeabi_dsub+0x61c>
    9552:	4658      	mov	r0, fp
    9554:	4318      	orrs	r0, r3
    9556:	d010      	beq.n	957a <__aeabi_dsub+0x5e2>
    9558:	2580      	movs	r5, #128	; 0x80
    955a:	0748      	lsls	r0, r1, #29
    955c:	08e4      	lsrs	r4, r4, #3
    955e:	08c9      	lsrs	r1, r1, #3
    9560:	032d      	lsls	r5, r5, #12
    9562:	4304      	orrs	r4, r0
    9564:	4229      	tst	r1, r5
    9566:	d0e5      	beq.n	9534 <__aeabi_dsub+0x59c>
    9568:	08d8      	lsrs	r0, r3, #3
    956a:	4228      	tst	r0, r5
    956c:	d1e2      	bne.n	9534 <__aeabi_dsub+0x59c>
    956e:	465d      	mov	r5, fp
    9570:	08ea      	lsrs	r2, r5, #3
    9572:	075c      	lsls	r4, r3, #29
    9574:	4314      	orrs	r4, r2
    9576:	1c01      	adds	r1, r0, #0
    9578:	e7dc      	b.n	9534 <__aeabi_dsub+0x59c>
    957a:	4d1f      	ldr	r5, [pc, #124]	; (95f8 <__aeabi_dsub+0x660>)
    957c:	e53c      	b.n	8ff8 <__aeabi_dsub+0x60>
    957e:	2300      	movs	r3, #0
    9580:	e755      	b.n	942e <__aeabi_dsub+0x496>
    9582:	1c3d      	adds	r5, r7, #0
    9584:	3d20      	subs	r5, #32
    9586:	1c0e      	adds	r6, r1, #0
    9588:	40ee      	lsrs	r6, r5
    958a:	1c35      	adds	r5, r6, #0
    958c:	2f20      	cmp	r7, #32
    958e:	d02e      	beq.n	95ee <__aeabi_dsub+0x656>
    9590:	2640      	movs	r6, #64	; 0x40
    9592:	1bf7      	subs	r7, r6, r7
    9594:	40b9      	lsls	r1, r7
    9596:	430c      	orrs	r4, r1
    9598:	1e61      	subs	r1, r4, #1
    959a:	418c      	sbcs	r4, r1
    959c:	432c      	orrs	r4, r5
    959e:	2100      	movs	r1, #0
    95a0:	e6d8      	b.n	9354 <__aeabi_dsub+0x3bc>
    95a2:	430c      	orrs	r4, r1
    95a4:	1e61      	subs	r1, r4, #1
    95a6:	418c      	sbcs	r4, r1
    95a8:	b2e4      	uxtb	r4, r4
    95aa:	2100      	movs	r1, #0
    95ac:	e790      	b.n	94d0 <__aeabi_dsub+0x538>
    95ae:	1c19      	adds	r1, r3, #0
    95b0:	465c      	mov	r4, fp
    95b2:	e521      	b.n	8ff8 <__aeabi_dsub+0x60>
    95b4:	1c19      	adds	r1, r3, #0
    95b6:	465c      	mov	r4, fp
    95b8:	4d0f      	ldr	r5, [pc, #60]	; (95f8 <__aeabi_dsub+0x660>)
    95ba:	e51d      	b.n	8ff8 <__aeabi_dsub+0x60>
    95bc:	1c03      	adds	r3, r0, #0
    95be:	433b      	orrs	r3, r7
    95c0:	d100      	bne.n	95c4 <__aeabi_dsub+0x62c>
    95c2:	e724      	b.n	940e <__aeabi_dsub+0x476>
    95c4:	1c01      	adds	r1, r0, #0
    95c6:	1c3c      	adds	r4, r7, #0
    95c8:	e516      	b.n	8ff8 <__aeabi_dsub+0x60>
    95ca:	2620      	movs	r6, #32
    95cc:	4276      	negs	r6, r6
    95ce:	1976      	adds	r6, r6, r5
    95d0:	1c0a      	adds	r2, r1, #0
    95d2:	40f2      	lsrs	r2, r6
    95d4:	4690      	mov	r8, r2
    95d6:	2d20      	cmp	r5, #32
    95d8:	d00b      	beq.n	95f2 <__aeabi_dsub+0x65a>
    95da:	2640      	movs	r6, #64	; 0x40
    95dc:	1b75      	subs	r5, r6, r5
    95de:	40a9      	lsls	r1, r5
    95e0:	430c      	orrs	r4, r1
    95e2:	1e61      	subs	r1, r4, #1
    95e4:	418c      	sbcs	r4, r1
    95e6:	4645      	mov	r5, r8
    95e8:	432c      	orrs	r4, r5
    95ea:	2100      	movs	r1, #0
    95ec:	e770      	b.n	94d0 <__aeabi_dsub+0x538>
    95ee:	2100      	movs	r1, #0
    95f0:	e7d1      	b.n	9596 <__aeabi_dsub+0x5fe>
    95f2:	2100      	movs	r1, #0
    95f4:	e7f4      	b.n	95e0 <__aeabi_dsub+0x648>
    95f6:	46c0      	nop			; (mov r8, r8)
    95f8:	000007ff 	.word	0x000007ff
    95fc:	ff7fffff 	.word	0xff7fffff

00009600 <__aeabi_d2iz>:
    9600:	b570      	push	{r4, r5, r6, lr}
    9602:	1c0b      	adds	r3, r1, #0
    9604:	4c12      	ldr	r4, [pc, #72]	; (9650 <__aeabi_d2iz+0x50>)
    9606:	0309      	lsls	r1, r1, #12
    9608:	0b0e      	lsrs	r6, r1, #12
    960a:	0059      	lsls	r1, r3, #1
    960c:	1c02      	adds	r2, r0, #0
    960e:	0d49      	lsrs	r1, r1, #21
    9610:	0fdd      	lsrs	r5, r3, #31
    9612:	2000      	movs	r0, #0
    9614:	42a1      	cmp	r1, r4
    9616:	dd11      	ble.n	963c <__aeabi_d2iz+0x3c>
    9618:	480e      	ldr	r0, [pc, #56]	; (9654 <__aeabi_d2iz+0x54>)
    961a:	4281      	cmp	r1, r0
    961c:	dc0f      	bgt.n	963e <__aeabi_d2iz+0x3e>
    961e:	2080      	movs	r0, #128	; 0x80
    9620:	0340      	lsls	r0, r0, #13
    9622:	4306      	orrs	r6, r0
    9624:	480c      	ldr	r0, [pc, #48]	; (9658 <__aeabi_d2iz+0x58>)
    9626:	1a40      	subs	r0, r0, r1
    9628:	281f      	cmp	r0, #31
    962a:	dd0b      	ble.n	9644 <__aeabi_d2iz+0x44>
    962c:	4a0b      	ldr	r2, [pc, #44]	; (965c <__aeabi_d2iz+0x5c>)
    962e:	1a52      	subs	r2, r2, r1
    9630:	40d6      	lsrs	r6, r2
    9632:	1c32      	adds	r2, r6, #0
    9634:	4250      	negs	r0, r2
    9636:	2d00      	cmp	r5, #0
    9638:	d100      	bne.n	963c <__aeabi_d2iz+0x3c>
    963a:	1c10      	adds	r0, r2, #0
    963c:	bd70      	pop	{r4, r5, r6, pc}
    963e:	4b08      	ldr	r3, [pc, #32]	; (9660 <__aeabi_d2iz+0x60>)
    9640:	18e8      	adds	r0, r5, r3
    9642:	e7fb      	b.n	963c <__aeabi_d2iz+0x3c>
    9644:	4b07      	ldr	r3, [pc, #28]	; (9664 <__aeabi_d2iz+0x64>)
    9646:	40c2      	lsrs	r2, r0
    9648:	18c9      	adds	r1, r1, r3
    964a:	408e      	lsls	r6, r1
    964c:	4332      	orrs	r2, r6
    964e:	e7f1      	b.n	9634 <__aeabi_d2iz+0x34>
    9650:	000003fe 	.word	0x000003fe
    9654:	0000041d 	.word	0x0000041d
    9658:	00000433 	.word	0x00000433
    965c:	00000413 	.word	0x00000413
    9660:	7fffffff 	.word	0x7fffffff
    9664:	fffffbed 	.word	0xfffffbed

00009668 <__aeabi_i2d>:
    9668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    966a:	1e04      	subs	r4, r0, #0
    966c:	d031      	beq.n	96d2 <__aeabi_i2d+0x6a>
    966e:	0fc7      	lsrs	r7, r0, #31
    9670:	d000      	beq.n	9674 <__aeabi_i2d+0xc>
    9672:	4244      	negs	r4, r0
    9674:	1c20      	adds	r0, r4, #0
    9676:	f000 f947 	bl	9908 <__clzsi2>
    967a:	4d18      	ldr	r5, [pc, #96]	; (96dc <__aeabi_i2d+0x74>)
    967c:	1a2d      	subs	r5, r5, r0
    967e:	280a      	cmp	r0, #10
    9680:	dd19      	ble.n	96b6 <__aeabi_i2d+0x4e>
    9682:	380b      	subs	r0, #11
    9684:	4084      	lsls	r4, r0
    9686:	0324      	lsls	r4, r4, #12
    9688:	056d      	lsls	r5, r5, #21
    968a:	0b24      	lsrs	r4, r4, #12
    968c:	0d6d      	lsrs	r5, r5, #21
    968e:	1c3a      	adds	r2, r7, #0
    9690:	2600      	movs	r6, #0
    9692:	2000      	movs	r0, #0
    9694:	2100      	movs	r1, #0
    9696:	0d0b      	lsrs	r3, r1, #20
    9698:	0324      	lsls	r4, r4, #12
    969a:	0b24      	lsrs	r4, r4, #12
    969c:	051b      	lsls	r3, r3, #20
    969e:	4323      	orrs	r3, r4
    96a0:	4c0f      	ldr	r4, [pc, #60]	; (96e0 <__aeabi_i2d+0x78>)
    96a2:	052d      	lsls	r5, r5, #20
    96a4:	401c      	ands	r4, r3
    96a6:	432c      	orrs	r4, r5
    96a8:	0064      	lsls	r4, r4, #1
    96aa:	0864      	lsrs	r4, r4, #1
    96ac:	07d3      	lsls	r3, r2, #31
    96ae:	1c21      	adds	r1, r4, #0
    96b0:	1c30      	adds	r0, r6, #0
    96b2:	4319      	orrs	r1, r3
    96b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    96b6:	1c06      	adds	r6, r0, #0
    96b8:	3615      	adds	r6, #21
    96ba:	1c23      	adds	r3, r4, #0
    96bc:	40b3      	lsls	r3, r6
    96be:	1c1e      	adds	r6, r3, #0
    96c0:	230b      	movs	r3, #11
    96c2:	1a18      	subs	r0, r3, r0
    96c4:	40c4      	lsrs	r4, r0
    96c6:	0324      	lsls	r4, r4, #12
    96c8:	056d      	lsls	r5, r5, #21
    96ca:	0b24      	lsrs	r4, r4, #12
    96cc:	0d6d      	lsrs	r5, r5, #21
    96ce:	1c3a      	adds	r2, r7, #0
    96d0:	e7df      	b.n	9692 <__aeabi_i2d+0x2a>
    96d2:	2200      	movs	r2, #0
    96d4:	2500      	movs	r5, #0
    96d6:	2400      	movs	r4, #0
    96d8:	2600      	movs	r6, #0
    96da:	e7da      	b.n	9692 <__aeabi_i2d+0x2a>
    96dc:	0000041e 	.word	0x0000041e
    96e0:	800fffff 	.word	0x800fffff

000096e4 <__aeabi_ui2d>:
    96e4:	b510      	push	{r4, lr}
    96e6:	1e04      	subs	r4, r0, #0
    96e8:	d028      	beq.n	973c <__aeabi_ui2d+0x58>
    96ea:	f000 f90d 	bl	9908 <__clzsi2>
    96ee:	4a15      	ldr	r2, [pc, #84]	; (9744 <__aeabi_ui2d+0x60>)
    96f0:	1a12      	subs	r2, r2, r0
    96f2:	280a      	cmp	r0, #10
    96f4:	dd15      	ble.n	9722 <__aeabi_ui2d+0x3e>
    96f6:	380b      	subs	r0, #11
    96f8:	4084      	lsls	r4, r0
    96fa:	0324      	lsls	r4, r4, #12
    96fc:	0552      	lsls	r2, r2, #21
    96fe:	0b24      	lsrs	r4, r4, #12
    9700:	0d52      	lsrs	r2, r2, #21
    9702:	2300      	movs	r3, #0
    9704:	2000      	movs	r0, #0
    9706:	2100      	movs	r1, #0
    9708:	0324      	lsls	r4, r4, #12
    970a:	1c18      	adds	r0, r3, #0
    970c:	0d0b      	lsrs	r3, r1, #20
    970e:	0b24      	lsrs	r4, r4, #12
    9710:	051b      	lsls	r3, r3, #20
    9712:	4323      	orrs	r3, r4
    9714:	4c0c      	ldr	r4, [pc, #48]	; (9748 <__aeabi_ui2d+0x64>)
    9716:	0512      	lsls	r2, r2, #20
    9718:	401c      	ands	r4, r3
    971a:	4314      	orrs	r4, r2
    971c:	0064      	lsls	r4, r4, #1
    971e:	0861      	lsrs	r1, r4, #1
    9720:	bd10      	pop	{r4, pc}
    9722:	1c03      	adds	r3, r0, #0
    9724:	3315      	adds	r3, #21
    9726:	1c21      	adds	r1, r4, #0
    9728:	4099      	lsls	r1, r3
    972a:	1c0b      	adds	r3, r1, #0
    972c:	210b      	movs	r1, #11
    972e:	1a08      	subs	r0, r1, r0
    9730:	40c4      	lsrs	r4, r0
    9732:	0324      	lsls	r4, r4, #12
    9734:	0552      	lsls	r2, r2, #21
    9736:	0b24      	lsrs	r4, r4, #12
    9738:	0d52      	lsrs	r2, r2, #21
    973a:	e7e3      	b.n	9704 <__aeabi_ui2d+0x20>
    973c:	2200      	movs	r2, #0
    973e:	2400      	movs	r4, #0
    9740:	2300      	movs	r3, #0
    9742:	e7df      	b.n	9704 <__aeabi_ui2d+0x20>
    9744:	0000041e 	.word	0x0000041e
    9748:	800fffff 	.word	0x800fffff

0000974c <__aeabi_f2d>:
    974c:	0043      	lsls	r3, r0, #1
    974e:	0e1b      	lsrs	r3, r3, #24
    9750:	1c5a      	adds	r2, r3, #1
    9752:	0241      	lsls	r1, r0, #9
    9754:	b2d2      	uxtb	r2, r2
    9756:	b570      	push	{r4, r5, r6, lr}
    9758:	0a4c      	lsrs	r4, r1, #9
    975a:	0fc5      	lsrs	r5, r0, #31
    975c:	2a01      	cmp	r2, #1
    975e:	dd17      	ble.n	9790 <__aeabi_f2d+0x44>
    9760:	22e0      	movs	r2, #224	; 0xe0
    9762:	0092      	lsls	r2, r2, #2
    9764:	0764      	lsls	r4, r4, #29
    9766:	0b09      	lsrs	r1, r1, #12
    9768:	1898      	adds	r0, r3, r2
    976a:	2200      	movs	r2, #0
    976c:	2300      	movs	r3, #0
    976e:	0d1e      	lsrs	r6, r3, #20
    9770:	1c22      	adds	r2, r4, #0
    9772:	0534      	lsls	r4, r6, #20
    9774:	430c      	orrs	r4, r1
    9776:	491b      	ldr	r1, [pc, #108]	; (97e4 <__aeabi_f2d+0x98>)
    9778:	0540      	lsls	r0, r0, #21
    977a:	0840      	lsrs	r0, r0, #1
    977c:	4021      	ands	r1, r4
    977e:	4301      	orrs	r1, r0
    9780:	0049      	lsls	r1, r1, #1
    9782:	0849      	lsrs	r1, r1, #1
    9784:	07ed      	lsls	r5, r5, #31
    9786:	1c0b      	adds	r3, r1, #0
    9788:	432b      	orrs	r3, r5
    978a:	1c10      	adds	r0, r2, #0
    978c:	1c19      	adds	r1, r3, #0
    978e:	bd70      	pop	{r4, r5, r6, pc}
    9790:	2b00      	cmp	r3, #0
    9792:	d115      	bne.n	97c0 <__aeabi_f2d+0x74>
    9794:	2c00      	cmp	r4, #0
    9796:	d01c      	beq.n	97d2 <__aeabi_f2d+0x86>
    9798:	1c20      	adds	r0, r4, #0
    979a:	f000 f8b5 	bl	9908 <__clzsi2>
    979e:	280a      	cmp	r0, #10
    97a0:	dc1a      	bgt.n	97d8 <__aeabi_f2d+0x8c>
    97a2:	210b      	movs	r1, #11
    97a4:	1a09      	subs	r1, r1, r0
    97a6:	1c23      	adds	r3, r4, #0
    97a8:	40cb      	lsrs	r3, r1
    97aa:	1c19      	adds	r1, r3, #0
    97ac:	1c03      	adds	r3, r0, #0
    97ae:	3315      	adds	r3, #21
    97b0:	409c      	lsls	r4, r3
    97b2:	4b0d      	ldr	r3, [pc, #52]	; (97e8 <__aeabi_f2d+0x9c>)
    97b4:	0309      	lsls	r1, r1, #12
    97b6:	1a18      	subs	r0, r3, r0
    97b8:	0540      	lsls	r0, r0, #21
    97ba:	0b09      	lsrs	r1, r1, #12
    97bc:	0d40      	lsrs	r0, r0, #21
    97be:	e7d4      	b.n	976a <__aeabi_f2d+0x1e>
    97c0:	2c00      	cmp	r4, #0
    97c2:	d003      	beq.n	97cc <__aeabi_f2d+0x80>
    97c4:	0764      	lsls	r4, r4, #29
    97c6:	0b09      	lsrs	r1, r1, #12
    97c8:	4808      	ldr	r0, [pc, #32]	; (97ec <__aeabi_f2d+0xa0>)
    97ca:	e7ce      	b.n	976a <__aeabi_f2d+0x1e>
    97cc:	4807      	ldr	r0, [pc, #28]	; (97ec <__aeabi_f2d+0xa0>)
    97ce:	2100      	movs	r1, #0
    97d0:	e7cb      	b.n	976a <__aeabi_f2d+0x1e>
    97d2:	2000      	movs	r0, #0
    97d4:	2100      	movs	r1, #0
    97d6:	e7c8      	b.n	976a <__aeabi_f2d+0x1e>
    97d8:	1c01      	adds	r1, r0, #0
    97da:	390b      	subs	r1, #11
    97dc:	408c      	lsls	r4, r1
    97de:	1c21      	adds	r1, r4, #0
    97e0:	2400      	movs	r4, #0
    97e2:	e7e6      	b.n	97b2 <__aeabi_f2d+0x66>
    97e4:	800fffff 	.word	0x800fffff
    97e8:	00000389 	.word	0x00000389
    97ec:	000007ff 	.word	0x000007ff

000097f0 <__aeabi_d2f>:
    97f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    97f2:	004b      	lsls	r3, r1, #1
    97f4:	030d      	lsls	r5, r1, #12
    97f6:	0f42      	lsrs	r2, r0, #29
    97f8:	0d5b      	lsrs	r3, r3, #21
    97fa:	0a6d      	lsrs	r5, r5, #9
    97fc:	4315      	orrs	r5, r2
    97fe:	1c5a      	adds	r2, r3, #1
    9800:	0552      	lsls	r2, r2, #21
    9802:	0fcc      	lsrs	r4, r1, #31
    9804:	00c6      	lsls	r6, r0, #3
    9806:	0d52      	lsrs	r2, r2, #21
    9808:	2a01      	cmp	r2, #1
    980a:	dd27      	ble.n	985c <__aeabi_d2f+0x6c>
    980c:	4f39      	ldr	r7, [pc, #228]	; (98f4 <__aeabi_d2f+0x104>)
    980e:	19da      	adds	r2, r3, r7
    9810:	2afe      	cmp	r2, #254	; 0xfe
    9812:	dc1a      	bgt.n	984a <__aeabi_d2f+0x5a>
    9814:	2a00      	cmp	r2, #0
    9816:	dd35      	ble.n	9884 <__aeabi_d2f+0x94>
    9818:	0180      	lsls	r0, r0, #6
    981a:	00ed      	lsls	r5, r5, #3
    981c:	1e43      	subs	r3, r0, #1
    981e:	4198      	sbcs	r0, r3
    9820:	4328      	orrs	r0, r5
    9822:	0f76      	lsrs	r6, r6, #29
    9824:	4330      	orrs	r0, r6
    9826:	0743      	lsls	r3, r0, #29
    9828:	d004      	beq.n	9834 <__aeabi_d2f+0x44>
    982a:	230f      	movs	r3, #15
    982c:	4003      	ands	r3, r0
    982e:	2b04      	cmp	r3, #4
    9830:	d000      	beq.n	9834 <__aeabi_d2f+0x44>
    9832:	3004      	adds	r0, #4
    9834:	2180      	movs	r1, #128	; 0x80
    9836:	04c9      	lsls	r1, r1, #19
    9838:	4001      	ands	r1, r0
    983a:	d027      	beq.n	988c <__aeabi_d2f+0x9c>
    983c:	3201      	adds	r2, #1
    983e:	2aff      	cmp	r2, #255	; 0xff
    9840:	d01d      	beq.n	987e <__aeabi_d2f+0x8e>
    9842:	0183      	lsls	r3, r0, #6
    9844:	0a5b      	lsrs	r3, r3, #9
    9846:	b2d1      	uxtb	r1, r2
    9848:	e001      	b.n	984e <__aeabi_d2f+0x5e>
    984a:	21ff      	movs	r1, #255	; 0xff
    984c:	2300      	movs	r3, #0
    984e:	0258      	lsls	r0, r3, #9
    9850:	05c9      	lsls	r1, r1, #23
    9852:	0a40      	lsrs	r0, r0, #9
    9854:	07e4      	lsls	r4, r4, #31
    9856:	4308      	orrs	r0, r1
    9858:	4320      	orrs	r0, r4
    985a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    985c:	2b00      	cmp	r3, #0
    985e:	d106      	bne.n	986e <__aeabi_d2f+0x7e>
    9860:	4335      	orrs	r5, r6
    9862:	d111      	bne.n	9888 <__aeabi_d2f+0x98>
    9864:	2100      	movs	r1, #0
    9866:	2000      	movs	r0, #0
    9868:	0243      	lsls	r3, r0, #9
    986a:	0a5b      	lsrs	r3, r3, #9
    986c:	e7ef      	b.n	984e <__aeabi_d2f+0x5e>
    986e:	432e      	orrs	r6, r5
    9870:	d0eb      	beq.n	984a <__aeabi_d2f+0x5a>
    9872:	2080      	movs	r0, #128	; 0x80
    9874:	00ed      	lsls	r5, r5, #3
    9876:	0480      	lsls	r0, r0, #18
    9878:	4328      	orrs	r0, r5
    987a:	22ff      	movs	r2, #255	; 0xff
    987c:	e7d3      	b.n	9826 <__aeabi_d2f+0x36>
    987e:	21ff      	movs	r1, #255	; 0xff
    9880:	2300      	movs	r3, #0
    9882:	e7e4      	b.n	984e <__aeabi_d2f+0x5e>
    9884:	3217      	adds	r2, #23
    9886:	da0d      	bge.n	98a4 <__aeabi_d2f+0xb4>
    9888:	2005      	movs	r0, #5
    988a:	2200      	movs	r2, #0
    988c:	08c0      	lsrs	r0, r0, #3
    988e:	b2d1      	uxtb	r1, r2
    9890:	2aff      	cmp	r2, #255	; 0xff
    9892:	d1e9      	bne.n	9868 <__aeabi_d2f+0x78>
    9894:	2800      	cmp	r0, #0
    9896:	d0d9      	beq.n	984c <__aeabi_d2f+0x5c>
    9898:	2380      	movs	r3, #128	; 0x80
    989a:	03db      	lsls	r3, r3, #15
    989c:	4303      	orrs	r3, r0
    989e:	025b      	lsls	r3, r3, #9
    98a0:	0a5b      	lsrs	r3, r3, #9
    98a2:	e7d4      	b.n	984e <__aeabi_d2f+0x5e>
    98a4:	2280      	movs	r2, #128	; 0x80
    98a6:	4914      	ldr	r1, [pc, #80]	; (98f8 <__aeabi_d2f+0x108>)
    98a8:	0412      	lsls	r2, r2, #16
    98aa:	4315      	orrs	r5, r2
    98ac:	1ac9      	subs	r1, r1, r3
    98ae:	291f      	cmp	r1, #31
    98b0:	dc0d      	bgt.n	98ce <__aeabi_d2f+0xde>
    98b2:	4a12      	ldr	r2, [pc, #72]	; (98fc <__aeabi_d2f+0x10c>)
    98b4:	1c37      	adds	r7, r6, #0
    98b6:	189b      	adds	r3, r3, r2
    98b8:	1c28      	adds	r0, r5, #0
    98ba:	409f      	lsls	r7, r3
    98bc:	4098      	lsls	r0, r3
    98be:	1c3b      	adds	r3, r7, #0
    98c0:	1e5a      	subs	r2, r3, #1
    98c2:	4193      	sbcs	r3, r2
    98c4:	4318      	orrs	r0, r3
    98c6:	40ce      	lsrs	r6, r1
    98c8:	4330      	orrs	r0, r6
    98ca:	2200      	movs	r2, #0
    98cc:	e7ab      	b.n	9826 <__aeabi_d2f+0x36>
    98ce:	4f0c      	ldr	r7, [pc, #48]	; (9900 <__aeabi_d2f+0x110>)
    98d0:	1c2a      	adds	r2, r5, #0
    98d2:	1aff      	subs	r7, r7, r3
    98d4:	40fa      	lsrs	r2, r7
    98d6:	1c17      	adds	r7, r2, #0
    98d8:	2920      	cmp	r1, #32
    98da:	d009      	beq.n	98f0 <__aeabi_d2f+0x100>
    98dc:	4a09      	ldr	r2, [pc, #36]	; (9904 <__aeabi_d2f+0x114>)
    98de:	1898      	adds	r0, r3, r2
    98e0:	4085      	lsls	r5, r0
    98e2:	1c28      	adds	r0, r5, #0
    98e4:	4330      	orrs	r0, r6
    98e6:	1e46      	subs	r6, r0, #1
    98e8:	41b0      	sbcs	r0, r6
    98ea:	4338      	orrs	r0, r7
    98ec:	2200      	movs	r2, #0
    98ee:	e79a      	b.n	9826 <__aeabi_d2f+0x36>
    98f0:	2000      	movs	r0, #0
    98f2:	e7f7      	b.n	98e4 <__aeabi_d2f+0xf4>
    98f4:	fffffc80 	.word	0xfffffc80
    98f8:	0000039e 	.word	0x0000039e
    98fc:	fffffc82 	.word	0xfffffc82
    9900:	0000037e 	.word	0x0000037e
    9904:	fffffca2 	.word	0xfffffca2

00009908 <__clzsi2>:
    9908:	211c      	movs	r1, #28
    990a:	2301      	movs	r3, #1
    990c:	041b      	lsls	r3, r3, #16
    990e:	4298      	cmp	r0, r3
    9910:	d301      	bcc.n	9916 <__clzsi2+0xe>
    9912:	0c00      	lsrs	r0, r0, #16
    9914:	3910      	subs	r1, #16
    9916:	0a1b      	lsrs	r3, r3, #8
    9918:	4298      	cmp	r0, r3
    991a:	d301      	bcc.n	9920 <__clzsi2+0x18>
    991c:	0a00      	lsrs	r0, r0, #8
    991e:	3908      	subs	r1, #8
    9920:	091b      	lsrs	r3, r3, #4
    9922:	4298      	cmp	r0, r3
    9924:	d301      	bcc.n	992a <__clzsi2+0x22>
    9926:	0900      	lsrs	r0, r0, #4
    9928:	3904      	subs	r1, #4
    992a:	a202      	add	r2, pc, #8	; (adr r2, 9934 <__clzsi2+0x2c>)
    992c:	5c10      	ldrb	r0, [r2, r0]
    992e:	1840      	adds	r0, r0, r1
    9930:	4770      	bx	lr
    9932:	46c0      	nop			; (mov r8, r8)
    9934:	02020304 	.word	0x02020304
    9938:	01010101 	.word	0x01010101
	...
    9944:	0000002c 	.word	0x0000002c
    9948:	22732522 	.word	0x22732522
    994c:	0000003a 	.word	0x0000003a
    9950:	0000007b 	.word	0x0000007b
    9954:	00006425 	.word	0x00006425
    9958:	69766544 	.word	0x69766544
    995c:	00006563 	.word	0x00006563
    9960:	72746e45 	.word	0x72746e45
    9964:	00736569 	.word	0x00736569
    9968:	0000005b 	.word	0x0000005b
    996c:	00000074 	.word	0x00000074
    9970:	66352e25 	.word	0x66352e25
    9974:	00000000 	.word	0x00000000
    9978:	0000616c 	.word	0x0000616c
    997c:	00006e6c 	.word	0x00006e6c
    9980:	66312e25 	.word	0x66312e25
    9984:	00000000 	.word	0x00000000
    9988:	00000073 	.word	0x00000073
    998c:	00000069 	.word	0x00000069
    9990:	00000067 	.word	0x00000067
    9994:	0000007d 	.word	0x0000007d
    9998:	0000005d 	.word	0x0000005d
    999c:	482b5441 	.word	0x482b5441
    99a0:	44505454 	.word	0x44505454
    99a4:	3d415441 	.word	0x3d415441
    99a8:	312c6425 	.word	0x312c6425
    99ac:	30303030 	.word	0x30303030
    99b0:	00000000 	.word	0x00000000
    99b4:	4e574f44 	.word	0x4e574f44
    99b8:	44414f4c 	.word	0x44414f4c
    99bc:	00000000 	.word	0x00000000
    99c0:	00001050 	.word	0x00001050
    99c4:	00000fb8 	.word	0x00000fb8
    99c8:	00000fc4 	.word	0x00000fc4
    99cc:	00000fce 	.word	0x00000fce
    99d0:	00000fea 	.word	0x00000fea
    99d4:	00000ff4 	.word	0x00000ff4
    99d8:	00001010 	.word	0x00001010
    99dc:	0000101a 	.word	0x0000101a
    99e0:	0000102a 	.word	0x0000102a
    99e4:	0000103a 	.word	0x0000103a
    99e8:	00001050 	.word	0x00001050
    99ec:	00001046 	.word	0x00001046
    99f0:	00004b4f 	.word	0x00004b4f
    99f4:	5454482b 	.word	0x5454482b
    99f8:	54434150 	.word	0x54434150
    99fc:	004e4f49 	.word	0x004e4f49
    9a00:	0a0d7325 	.word	0x0a0d7325
    9a04:	00000000 	.word	0x00000000
    9a08:	482b5441 	.word	0x482b5441
    9a0c:	49505454 	.word	0x49505454
    9a10:	0054494e 	.word	0x0054494e
    9a14:	482b5441 	.word	0x482b5441
    9a18:	50505454 	.word	0x50505454
    9a1c:	3d415241 	.word	0x3d415241
    9a20:	44494322 	.word	0x44494322
    9a24:	00312c22 	.word	0x00312c22
    9a28:	482b5441 	.word	0x482b5441
    9a2c:	50505454 	.word	0x50505454
    9a30:	3d415241 	.word	0x3d415241
    9a34:	22415522 	.word	0x22415522
    9a38:	4f46222c 	.word	0x4f46222c
    9a3c:	0022414e 	.word	0x0022414e
    9a40:	482b5441 	.word	0x482b5441
    9a44:	50505454 	.word	0x50505454
    9a48:	3d415241 	.word	0x3d415241
    9a4c:	4c525522 	.word	0x4c525522
    9a50:	68222c22 	.word	0x68222c22
    9a54:	3a707474 	.word	0x3a707474
    9a58:	72742f2f 	.word	0x72742f2f
    9a5c:	6f637069 	.word	0x6f637069
    9a60:	7475706d 	.word	0x7475706d
    9a64:	612e7265 	.word	0x612e7265
    9a68:	6572757a 	.word	0x6572757a
    9a6c:	73626577 	.word	0x73626577
    9a70:	73657469 	.word	0x73657469
    9a74:	74656e2e 	.word	0x74656e2e
    9a78:	6970612f 	.word	0x6970612f
    9a7c:	7365742f 	.word	0x7365742f
    9a80:	22312f74 	.word	0x22312f74
    9a84:	00000000 	.word	0x00000000
    9a88:	482b5441 	.word	0x482b5441
    9a8c:	50505454 	.word	0x50505454
    9a90:	3d415241 	.word	0x3d415241
    9a94:	4d495422 	.word	0x4d495422
    9a98:	54554f45 	.word	0x54554f45
    9a9c:	30332c22 	.word	0x30332c22
    9aa0:	00000000 	.word	0x00000000
    9aa4:	532b5441 	.word	0x532b5441
    9aa8:	52425041 	.word	0x52425041
    9aac:	312c333d 	.word	0x312c333d
    9ab0:	4f43222c 	.word	0x4f43222c
    9ab4:	5059544e 	.word	0x5059544e
    9ab8:	222c2245 	.word	0x222c2245
    9abc:	53525047 	.word	0x53525047
    9ac0:	00000022 	.word	0x00000022
    9ac4:	532b5441 	.word	0x532b5441
    9ac8:	52425041 	.word	0x52425041
    9acc:	312c333d 	.word	0x312c333d
    9ad0:	5041222c 	.word	0x5041222c
    9ad4:	222c224e 	.word	0x222c224e
    9ad8:	696c6e6f 	.word	0x696c6e6f
    9adc:	742e656e 	.word	0x742e656e
    9ae0:	61696c65 	.word	0x61696c65
    9ae4:	2265732e 	.word	0x2265732e
    9ae8:	00000000 	.word	0x00000000
    9aec:	532b5441 	.word	0x532b5441
    9af0:	52425041 	.word	0x52425041
    9af4:	312c303d 	.word	0x312c303d
    9af8:	00000000 	.word	0x00000000
    9afc:	532b5441 	.word	0x532b5441
    9b00:	52425041 	.word	0x52425041
    9b04:	312c313d 	.word	0x312c313d
    9b08:	00000000 	.word	0x00000000
    9b0c:	42002c00 	.word	0x42002c00
    9b10:	42003000 	.word	0x42003000
    9b14:	42003400 	.word	0x42003400
    9b18:	001c1c1b 	.word	0x001c1c1b
    9b1c:	10000800 	.word	0x10000800
    9b20:	00002000 	.word	0x00002000

00009b24 <tc_interrupt_vectors.13120>:
    9b24:	00141312                                ....

00009b28 <arrow_right_data>:
    9b28:	80c0e0f0 070f0000 00000103              ............

00009b34 <sysfont_glyphs>:
	...
    9b58:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    9b68:	00300000 00000030 00000000 00000000     ..0.0...........
    9b78:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    9b9c:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    9bac:	00000048 00000000 00000000 00100000     H...............
    9bbc:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    9bcc:	00000010 00000000 00000000 00000000     ................
    9bdc:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    9bec:	00000044 00000000 00000000 00700000     D.............p.
    9bfc:	00880088 00700088 008a0088 008c008a     ......p.........
    9c0c:	00000070 00000000 00000000 00100000     p...............
    9c1c:	00100010 00000000 00000000 00000000     ................
	...
    9c38:	00100008 00200010 00200020 00200020     ...... . . . . .
    9c48:	00100020 00080010 00000000 00000000      ...............
    9c58:	00100020 00080010 00080008 00080008      ...............
    9c68:	00100008 00200010 00000000 00000000     ...... .........
    9c78:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    9ca0:	00100010 00fe0010 00100010 00000010     ................
	...
    9cc8:	00180000 00300018 00000020 00000000     ......0. .......
	...
    9ce4:	00fe0000 00000000 00000000 00000000     ................
	...
    9d08:	00180000 00000018 00000000 00000000     ................
    9d18:	00000000 00080004 00100008 00200010     .............. .
    9d28:	00400020 00000040 00000000 00000000      .@.@...........
    9d38:	00780000 00840084 0094008c 00c400a4     ..x.............
    9d48:	00840084 00000078 00000000 00000000     ....x...........
    9d58:	00100000 00500030 00100010 00100010     ....0.P.........
    9d68:	00100010 0000007c 00000000 00000000     ....|...........
    9d78:	00700000 00080088 00100008 00200010     ..p........... .
    9d88:	00400020 000000fc 00000000 00000000      .@.............
    9d98:	00700000 00080088 00300008 00080008     ..p.......0.....
    9da8:	00880008 00000070 00000000 00000000     ....p...........
    9db8:	00080000 00280018 00480028 00880088     ......(.(.H.....
    9dc8:	000800fc 00000008 00000000 00000000     ................
    9dd8:	007c0000 00800080 00c400b8 00040004     ..|.............
    9de8:	00840004 00000078 00000000 00000000     ....x...........
    9df8:	00380000 00800040 00b00080 008400c8     ..8.@...........
    9e08:	00480084 00000030 00000000 00000000     ..H.0...........
    9e18:	00fc0000 00040004 00080008 00100010     ................
    9e28:	00200020 00000040 00000000 00000000      . .@...........
    9e38:	00780000 00840084 00780084 00840084     ..x.......x.....
    9e48:	00840084 00000078 00000000 00000000     ....x...........
    9e58:	00780000 00840084 008c0084 00040074     ..x.........t...
    9e68:	00100008 000000e0 00000000 00000000     ................
	...
    9e80:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    9ea0:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    9eb0:	00000080 00000000 00000000 00000000     ................
    9ec0:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    9ee0:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    9f00:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    9f18:	00700000 00080088 00100008 00200020     ..p......... . .
    9f28:	00200000 00000020 00000000 00000000     .. . ...........
    9f38:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    9f48:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    9f58:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    9f68:	00820044 00000082 00000000 00000000     D...............
    9f78:	00f00000 00880088 00f00088 00880088     ................
    9f88:	00880088 000000f0 00000000 00000000     ................
    9f98:	00380000 00800044 00800080 00800080     ..8.D...........
    9fa8:	00440080 00000038 00000000 00000000     ..D.8...........
    9fb8:	00f00000 00840088 00840084 00840084     ................
    9fc8:	00880084 000000f0 00000000 00000000     ................
    9fd8:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    9fe8:	00400040 0000007c 00000000 00000000     @.@.|...........
    9ff8:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    a008:	00400040 00000040 00000000 00000000     @.@.@...........
    a018:	00380000 00800044 00800080 0084009c     ..8.D...........
    a028:	00440084 0000003c 00000000 00000000     ..D.<...........
    a038:	00840000 00840084 00fc0084 00840084     ................
    a048:	00840084 00000084 00000000 00000000     ................
    a058:	007c0000 00100010 00100010 00100010     ..|.............
    a068:	00100010 0000007c 00000000 00000000     ....|...........
    a078:	00f80000 00080008 00080008 00080008     ................
    a088:	00100008 000000e0 00000000 00000000     ................
    a098:	00840000 00880084 00a00090 008800d0     ................
    a0a8:	00840088 00000084 00000000 00000000     ................
    a0b8:	00800000 00800080 00800080 00800080     ................
    a0c8:	00800080 000000fc 00000000 00000000     ................
    a0d8:	00840000 00cc0084 00b400cc 008400b4     ................
    a0e8:	00840084 00000084 00000000 00000000     ................
    a0f8:	00840000 00c400c4 00a400a4 00940094     ................
    a108:	008c008c 00000084 00000000 00000000     ................
    a118:	00300000 00840048 00840084 00840084     ..0.H...........
    a128:	00480084 00000030 00000000 00000000     ..H.0...........
    a138:	00f00000 00840088 00840084 00f00088     ................
    a148:	00800080 00000080 00000000 00000000     ................
    a158:	00300000 00840048 00840084 00840084     ..0.H...........
    a168:	00480084 00200030 0000001c 00000000     ..H.0. .........
    a178:	00f00000 00840088 00880084 009000f0     ................
    a188:	00840088 00000084 00000000 00000000     ................
    a198:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    a1a8:	00840004 00000078 00000000 00000000     ....x...........
    a1b8:	00fe0000 00100010 00100010 00100010     ................
    a1c8:	00100010 00000010 00000000 00000000     ................
    a1d8:	00840000 00840084 00840084 00840084     ................
    a1e8:	00840084 00000078 00000000 00000000     ....x...........
    a1f8:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    a208:	00280028 00000010 00000000 00000000     (.(.............
    a218:	00840000 00840084 00b40084 00b400b4     ................
    a228:	00480078 00000048 00000000 00000000     x.H.H...........
    a238:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    a248:	00440044 00000082 00000000 00000000     D.D.............
    a258:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    a268:	00100010 00000010 00000000 00000000     ................
    a278:	00fc0000 00080004 00100008 00200010     .............. .
    a288:	00400040 000000fe 00000000 00000000     @.@.............
    a298:	008000e0 00800080 00800080 00800080     ................
    a2a8:	00800080 00e00080 00000000 00000000     ................
    a2b8:	00400000 00200040 00100020 00080010     ..@.@. . .......
    a2c8:	00040008 00000004 00000000 00000000     ................
    a2d8:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    a2e8:	00200020 00e00020 00000000 00000000      . . ...........
    a2f8:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    a32c:	0000007c 00000000 00000000 00200000     |............. .
    a33c:	00080010 00000000 00000000 00000000     ................
	...
    a360:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    a378:	00800080 00800080 00c400b8 00840084     ................
    a388:	00880084 000000f0 00000000 00000000     ................
	...
    a3a0:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    a3b8:	00020002 00020002 0042003e 00820082     ........>.B.....
    a3c8:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    a3e0:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    a3f8:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    a408:	00200020 000000fc 00000000 00000000      . .............
	...
    a420:	0084007c 00840084 008c0084 00040074     |...........t...
    a430:	00380044 00000000 00800080 00800080     D.8.............
    a440:	00c400b8 00840084 00840084 00000084     ................
	...
    a458:	00100000 00000000 00100070 00100010     ........p.......
    a468:	00100010 0000007c 00000000 00000000     ....|...........
    a478:	00080000 00000000 00080078 00080008     ........x.......
    a488:	00080008 00080008 00e00010 00000000     ................
    a498:	00800080 00800080 00900088 00e000a0     ................
    a4a8:	00880090 00000084 00000000 00000000     ................
    a4b8:	00f00000 00100010 00100010 00100010     ................
    a4c8:	00100010 000000fe 00000000 00000000     ................
	...
    a4e0:	00d400ac 00940094 00940094 00000094     ................
	...
    a500:	00c400b8 00840084 00840084 00000084     ................
	...
    a520:	00840078 00840084 00840084 00000078     x...........x...
	...
    a540:	00c400b8 00840084 00840084 008000f8     ................
    a550:	00800080 00000000 00000000 00000000     ................
    a560:	0084007c 00840084 00840084 0004007c     |...........|...
    a570:	00040004 00000000 00000000 00000000     ................
    a580:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    a5a0:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    a5bc:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    a5cc:	0000001c 00000000 00000000 00000000     ................
    a5dc:	00000000 00880088 00880088 00880088     ................
    a5ec:	00000074 00000000 00000000 00000000     t...............
    a5fc:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    a60c:	00000010 00000000 00000000 00000000     ................
    a61c:	00000000 00840084 00b400b4 00480048     ............H.H.
    a62c:	00000048 00000000 00000000 00000000     H...............
    a63c:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    a64c:	00000044 00000000 00000000 00000000     D...............
    a65c:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    a66c:	00100010 00200020 00000000 00000000     .... . .........
    a67c:	00000000 000400fc 00100008 00400020     ............ .@.
    a68c:	000000fc 00000000 00000000 00100008     ................
    a69c:	00080010 00100008 00080010 00100008     ................
    a6ac:	00080010 00000000 00000000 00100010     ................
    a6bc:	00100010 00000010 00100000 00100010     ................
    a6cc:	00100010 00000000 00000000 00100020     ............ ...
    a6dc:	00200010 00100020 00200010 00100020     .. . ..... . ...
    a6ec:	00200010 00000000 42000800 42000c00     .. ........B...B
    a6fc:	42001000 42001400 0c0b0a09 00002c30     ...B...B....0,..
    a70c:	00002c8c 00002c8c 00002c2a 00002c2a     .,...,..*,..*,..
    a71c:	00002c46 00002c36 00002c4c 00002c7a     F,..6,..L,..z,..
    a72c:	00002e38 00002e98 00002e98 00002e18     8...............
    a73c:	00002e2a 00002e46 00002e1c 00002e54     *...F.......T...
    a74c:	00002e88 305a5441 00000000 30455441     ....ATZ0....ATE0
    a75c:	00000000 432b5441 50535047 313d5257     ....AT+CGPSPWR=1
    a76c:	00000000 432b5441 50535047 303d5257     ....AT+CGPSPWR=0
    a77c:	00000000 432b5441 49535047 333d464e     ....AT+CGPSINF=3
    a78c:	00000032 5047432b 464e4953 00000000     2...+CGPSINF....
    a79c:	432b5441 53535047 55544154 00003f53     AT+CGPSSTATUS?..
    a7ac:	61636f4c 6e6f6974 00443320 482b5441     Location 3D.AT+H
    a7bc:	41505454 4f495443 00303d4e 62616e45     TTPACTION=0.Enab
    a7cc:	676e696c 00000000 53525047 00000000     ling....GPRS....
    a7dc:	74696157 20676e69 00726f66 20535047     Waiting for.GPS 
    a7ec:	00786966 74746553 73676e69 00000000     fix.Settings....
    a7fc:	004d5347 204d5347 75646f4d 0000656c     GSM.GSM Module..
    a80c:	67676f4c 20676e69 71657266 0000002e     Logging freq....
    a81c:	656c6449 646f4d20 00000065 70736944     Idle Mode...Disp
    a82c:	0079616c 65656c53 6f6d2070 00006564     lay.Sleep mode..
    a83c:	65776f50 00000072 6b636142 00000000     Power...Back....
    a84c:	73203031 00006365 73203033 00006365     10 sec..30 sec..
    a85c:	696d2031 0000006e 696d2035 0000006e     1 min...5 min...
    a86c:	6d203031 00006e69 6d203033 00006e69     10 min..30 min..
    a87c:	6f682031 00007275 6e727554 66666f20     1 hour..Turn off
    a88c:	00000000 656c6449 646f6d20 00000065     ....Idle mode...
    a89c:	67676f4c 00676e69 74697845 00000000     Logging.Exit....
    a8ac:	00000043                                C...

0000a8b0 <_global_impure_ptr>:
    a8b0:	20000108 00000000                       ... ....

0000a8b8 <tinytens>:
    a8b8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    a8c8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    a8d8:	64ac6f43 11680628                       Co.d(.h.

0000a8e0 <fpi.5246>:
    a8e0:	00000035 fffffbce 000003cb 00000001     5...............
    a8f0:	00000000                                ....

0000a8f4 <fpinan.5282>:
    a8f4:	00000034 fffffbce 000003cb 00000001     4...............
    a904:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    a914:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    a924:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    a934:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    a944:	62613938 66656463 20200000                       89abcdef.

0000a94d <_ctype_>:
    a94d:	20202000 20202020 28282020 20282828     .         ((((( 
    a95d:	20202020 20202020 20202020 20202020                     
    a96d:	10108820 10101010 10101010 10101010      ...............
    a97d:	04040410 04040404 10040404 10101010     ................
    a98d:	41411010 41414141 01010101 01010101     ..AAAAAA........
    a99d:	01010101 01010101 01010101 10101010     ................
    a9ad:	42421010 42424242 02020202 02020202     ..BBBBBB........
    a9bd:	02020202 02020202 02020202 10101010     ................
    a9cd:	00000020 00000000 00000000 00000000      ...............
	...
    aa4d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000aa5c <__sf_fake_stdin>:
	...

0000aa7c <__sf_fake_stdout>:
	...

0000aa9c <__sf_fake_stderr>:
	...
    aabc:	49534f50 002e0058 00000000              POSIX.......

0000aac8 <__mprec_tens>:
    aac8:	00000000 3ff00000 00000000 40240000     .......?......$@
    aad8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    aae8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    aaf8:	00000000 412e8480 00000000 416312d0     .......A......cA
    ab08:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ab18:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ab28:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ab38:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ab48:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ab58:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ab68:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ab78:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ab88:	79d99db4 44ea7843                       ...yCx.D

0000ab90 <__mprec_bigtens>:
    ab90:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aba0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    abb0:	7f73bf3c 75154fdd                       <.s..O.u

0000abb8 <p05.5281>:
    abb8:	00000005 00000019 0000007d 0000838c     ........}.......
    abc8:	00008328 00008370 00008256 00008370     (...p...V...p...
    abd8:	00008364 00008370 00008256 00008328     d...p...V...(...
    abe8:	00008328 00008364 00008256 0000824c     (...d...V...L...
    abf8:	0000824c 0000824c 000085b0 00008c5c     L...L.......\...
    ac08:	00008e4a 00008e4a 00008c3c 00008b26     J...J...<...&...
    ac18:	00008b26 00008c2e 00008c3c 00008b26     &.......<...&...
    ac28:	00008c2e 00008b26 00008c3c 00008b24     ....&...<...$...
    ac38:	00008b24 00008b24 00008e52              $...$...R...

0000ac44 <_init>:
    ac44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac46:	46c0      	nop			; (mov r8, r8)
    ac48:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ac4a:	bc08      	pop	{r3}
    ac4c:	469e      	mov	lr, r3
    ac4e:	4770      	bx	lr

0000ac50 <__init_array_start>:
    ac50:	000000d9 	.word	0x000000d9

0000ac54 <_fini>:
    ac54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac56:	46c0      	nop			; (mov r8, r8)
    ac58:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ac5a:	bc08      	pop	{r3}
    ac5c:	469e      	mov	lr, r3
    ac5e:	4770      	bx	lr

0000ac60 <__fini_array_start>:
    ac60:	000000b1 	.word	0x000000b1
