<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3259" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3259{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3259{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3259{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3259{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t5_3259{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3259{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3259{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t8_3259{left:70px;bottom:1013px;letter-spacing:-0.12px;word-spacing:-0.97px;}
#t9_3259{left:127px;bottom:1013px;letter-spacing:-0.16px;}
#ta_3259{left:185px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tb_3259{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tc_3259{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#td_3259{left:70px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#te_3259{left:70px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_3259{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3259{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#th_3259{left:70px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3259{left:70px;bottom:855px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#tj_3259{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tk_3259{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3259{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3259{left:70px;bottom:781px;letter-spacing:-0.29px;word-spacing:-0.43px;}
#tn_3259{left:70px;bottom:764px;letter-spacing:-0.24px;word-spacing:-0.73px;}
#to_3259{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tp_3259{left:70px;bottom:730px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tq_3259{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tr_3259{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#ts_3259{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tt_3259{left:70px;bottom:655px;letter-spacing:-0.13px;}
#tu_3259{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tv_3259{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3259{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tx_3259{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3259{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tz_3259{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3259{left:70px;bottom:471px;letter-spacing:0.15px;}
#t11_3259{left:151px;bottom:471px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t12_3259{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3259{left:70px;bottom:420px;}
#t14_3259{left:96px;bottom:423px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#t15_3259{left:70px;bottom:397px;}
#t16_3259{left:96px;bottom:400px;letter-spacing:-0.35px;word-spacing:-0.29px;}
#t17_3259{left:70px;bottom:374px;}
#t18_3259{left:96px;bottom:377px;letter-spacing:-0.3px;word-spacing:-0.35px;}
#t19_3259{left:70px;bottom:351px;}
#t1a_3259{left:96px;bottom:354px;letter-spacing:-0.42px;word-spacing:-0.22px;}
#t1b_3259{left:70px;bottom:328px;}
#t1c_3259{left:96px;bottom:331px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t1d_3259{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3259{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_3259{left:70px;bottom:232px;letter-spacing:0.12px;}
#t1g_3259{left:152px;bottom:232px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1h_3259{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3259{left:70px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_3259{left:70px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3259{left:70px;bottom:150px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1l_3259{left:70px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.46px;}

.s1_3259{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3259{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3259{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3259{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3259{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3259{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3259{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3259" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3259Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3259" style="-webkit-user-select: none;"><object width="935" height="1210" data="3259/3259.svg" type="image/svg+xml" id="pdf3259" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3259" class="t s1_3259">Vol. 3A </span><span id="t2_3259" class="t s1_3259">8-3 </span>
<span id="t3_3259" class="t s2_3259">TASK MANAGEMENT </span>
<span id="t4_3259" class="t s3_3259">to handle an interrupt or exception, the IDT entry for the interrupt or exception must contain a task gate that holds </span>
<span id="t5_3259" class="t s3_3259">the selector for the interrupt- or exception-handler TSS. </span>
<span id="t6_3259" class="t s3_3259">When a task is dispatched for execution, a task switch occurs between the currently running task and the </span>
<span id="t7_3259" class="t s3_3259">dispatched task. During a task switch, the execution environment of the currently executing task (called the task’s </span>
<span id="t8_3259" class="t s3_3259">state or </span><span id="t9_3259" class="t s4_3259">context</span><span id="ta_3259" class="t s3_3259">) is saved in its TSS and execution of the task is suspended. The context for the dispatched task is </span>
<span id="tb_3259" class="t s3_3259">then loaded into the processor and execution of that task begins with the instruction pointed to by the newly loaded </span>
<span id="tc_3259" class="t s3_3259">EIP register. If the task has not been run since the system was last initialized, the EIP will point to the first instruc- </span>
<span id="td_3259" class="t s3_3259">tion of the task’s code; otherwise, it will point to the next instruction after the last instruction that the task </span>
<span id="te_3259" class="t s3_3259">executed when it was last active. </span>
<span id="tf_3259" class="t s3_3259">If the currently executing task (the calling task) called the task being dispatched (the called task), the TSS </span>
<span id="tg_3259" class="t s3_3259">segment selector for the calling task is stored in the TSS of the called task to provide a link back to the calling task. </span>
<span id="th_3259" class="t s3_3259">For all IA-32 processors, tasks are not recursive. A task cannot call or jump to itself. </span>
<span id="ti_3259" class="t s3_3259">Interrupts and exceptions can be handled with a task switch to a handler task. Here, the processor performs a task </span>
<span id="tj_3259" class="t s3_3259">switch to handle the interrupt or exception and automatically switches back to the interrupted task upon returning </span>
<span id="tk_3259" class="t s3_3259">from the interrupt-handler task or exception-handler task. This mechanism can also handle interrupts that occur </span>
<span id="tl_3259" class="t s3_3259">during interrupt tasks. </span>
<span id="tm_3259" class="t s3_3259">As part of a task switch, the processor can also switch to another LDT, allowing each task to have a different logical- </span>
<span id="tn_3259" class="t s3_3259">to-physical address mapping for LDT-based segments. The page-directory base register (CR3) also is reloaded on a </span>
<span id="to_3259" class="t s3_3259">task switch, allowing each task to have its own set of page tables. These protection facilities help isolate tasks and </span>
<span id="tp_3259" class="t s3_3259">prevent them from interfering with one another. </span>
<span id="tq_3259" class="t s3_3259">If protection mechanisms are not used, the processor provides no protection between tasks. This is true even with </span>
<span id="tr_3259" class="t s3_3259">operating systems that use multiple privilege levels for protection. A task running at privilege level 3 that uses the </span>
<span id="ts_3259" class="t s3_3259">same LDT and page tables as other privilege-level-3 tasks can access code and corrupt data and the stack of other </span>
<span id="tt_3259" class="t s3_3259">tasks. </span>
<span id="tu_3259" class="t s3_3259">Use of task management facilities for handling multitasking applications is optional. Multitasking can be handled in </span>
<span id="tv_3259" class="t s3_3259">software, with each software defined task executed in the context of a single IA-32 architecture task. </span>
<span id="tw_3259" class="t s3_3259">If shadow stack is enabled, then the SSP of the task is located at the 4 bytes at offset 104 in the 32-bit TSS and is </span>
<span id="tx_3259" class="t s3_3259">used by the processor to establish the SSP when a task switch occurs from a task associated with this TSS. Note </span>
<span id="ty_3259" class="t s3_3259">that the processor does not write the SSP of the task initiating the task switch to the TSS of that task, and instead </span>
<span id="tz_3259" class="t s3_3259">the SSP of the previous task is pushed onto the shadow stack of the new task. </span>
<span id="t10_3259" class="t s5_3259">8.2 </span><span id="t11_3259" class="t s5_3259">TASK MANAGEMENT DATA STRUCTURES </span>
<span id="t12_3259" class="t s3_3259">The processor defines five data structures for handling task-related activities: </span>
<span id="t13_3259" class="t s6_3259">• </span><span id="t14_3259" class="t s3_3259">Task-state segment (TSS). </span>
<span id="t15_3259" class="t s6_3259">• </span><span id="t16_3259" class="t s3_3259">Task-gate descriptor. </span>
<span id="t17_3259" class="t s6_3259">• </span><span id="t18_3259" class="t s3_3259">TSS descriptor. </span>
<span id="t19_3259" class="t s6_3259">• </span><span id="t1a_3259" class="t s3_3259">Task register. </span>
<span id="t1b_3259" class="t s6_3259">• </span><span id="t1c_3259" class="t s3_3259">NT flag in the EFLAGS register. </span>
<span id="t1d_3259" class="t s3_3259">When operating in protected mode, a TSS and TSS descriptor must be created for at least one task, and the </span>
<span id="t1e_3259" class="t s3_3259">segment selector for the TSS must be loaded into the task register (using the LTR instruction). </span>
<span id="t1f_3259" class="t s7_3259">8.2.1 </span><span id="t1g_3259" class="t s7_3259">Task-State Segment (TSS) </span>
<span id="t1h_3259" class="t s3_3259">The processor state information needed to restore a task is saved in a system segment called the task-state </span>
<span id="t1i_3259" class="t s3_3259">segment (TSS). Figure 8-2 shows the format of a TSS for tasks designed for 32-bit CPUs. The fields of a TSS are </span>
<span id="t1j_3259" class="t s3_3259">divided into two main categories: dynamic fields and static fields. </span>
<span id="t1k_3259" class="t s3_3259">For information about 16-bit Intel 286 processor task structures, see Section 8.6, “16-Bit Task-State Segment </span>
<span id="t1l_3259" class="t s3_3259">(TSS).” For information about 64-bit mode task structures, see Section 8.7, “Task Management in 64-bit Mode.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
