Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:12 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
0
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:15 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Tue May  2 16:16:31 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:16:32 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_in),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_addr_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_in),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _257136_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .433 seconds to compile + .357 seconds to elab + .245 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:16 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 10000000000, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 10000000000, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 10000000000, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 11000000000, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 11000000000, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 11000000000, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 11100000000, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 11100000000, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 11100000000, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 11110000000, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 11110000000, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 11110000000, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 01111000000, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 01111000000, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 01111000001, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 01111000001, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 10111100000, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 10111100000, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 10111100000, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 11011110000, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 11011110000, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 11011110000, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 11101111000, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 11101111000, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 11101111000, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 01110111100, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 01110111100, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 01110111100, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 11101111001, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 11101111001, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 11101111001, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Tue May  2 16:17:34 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:17:35 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_in),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_addr_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_in),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...
10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _258534_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .436 seconds to compile + .353 seconds to elab + .230 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:17 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:24:00 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:24:01 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_out),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_addr_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (tape_addr_out),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _260515_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .442 seconds to compile + .356 seconds to elab + .232 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:24 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:24:47 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:24:48 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 32-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: 'h00000013
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _261478_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .426 seconds to compile + .364 seconds to elab + .227 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:24 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Tue May  2 16:26:05 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:26:05 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _556_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .426 seconds to compile + .355 seconds to elab + .232 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:26 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = x0011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = x0011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = x0011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = x0011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:26:23 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:26:24 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (1'b0),  .Q (tape_init_addr),  .clock (clock));"
  The following 1-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: 1'b0
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D (1'b0),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _1255_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .425 seconds to compile + .362 seconds to elab + .234 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:26 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Tue May  2 16:26:39 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:26:40 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 32-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: 'h00000013
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _2609_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .443 seconds to compile + .358 seconds to elab + .240 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:26 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 10011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 10011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 10011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 10011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:27:18 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:27:19 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 32-bit expression is connected to 4-bit port "D" of module 
  "Register", instance "tape_addr_init".
  Expression: 'h00000013
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 58
"Register #(dw) tape_addr_init( .en (Init),  .clear (1'b0),  .D ('h00000013),  .Q (tape_init_addr),  .clock (clock));"
  The following 6-bit expression is connected to 4-bit port "Q" of module 
  "Register", instance "tape_addr_init".
  Expression: tape_init_addr
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _3373_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .432 seconds to compile + .352 seconds to elab + .231 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:27 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:27:49 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:27:50 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _4160_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .429 seconds to compile + .357 seconds to elab + .236 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:27 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 459.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:28:27 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:28:27 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _4914_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .430 seconds to compile + .358 seconds to elab + .232 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:28 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 463.
$finish at simulation time                 2846
Simulation complete, time is 2846.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2846
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:28:50 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:28:51 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _5655_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .433 seconds to compile + .355 seconds to elab + .239 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:28 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 472.
$finish at simulation time                 2936
Simulation complete, time is 2936.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2936
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:29:22 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:29:23 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _6364_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .427 seconds to compile + .354 seconds to elab + .242 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:29 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

                2845 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2865 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

                2925 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2935 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2945 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                3005 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                3025 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

$finish called from file "TuringMachine_test.sv", line 488.
$finish at simulation time                 3036
Simulation complete, time is 3036.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:50 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Tue May  2 16:50:58 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue May  2 16:50:59 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       ShiftRegister_SIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 46
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 4-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 65
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 73
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 79
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 115
  Use +lint=PCWM for more details.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _11999_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .432 seconds to compile + .353 seconds to elab + .233 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:51 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = 0

                   5 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  35 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  55 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                  75 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 245 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 265 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 315 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 455 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 475 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 595 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 615 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 665 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 685 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 735 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 755 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 875 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 895 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1015 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1035 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1085 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1105 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1225 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1245 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1295 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1315 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1365 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1385 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1435 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1455 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1505 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1525 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1575 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1735 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1805 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1875 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2045 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 0

                2065 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 0

error

                2095 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

                2125 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 0

                2145 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 0

error

                2175 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

                2205 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 0

error

                2255 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 0

error

                2335 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 0

                2365 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 0

                2375 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 0

                2385 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 0

error

                2415 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

                2445 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 0

                2465 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 0

error

                2495 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

                2525 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 0

error

                2575 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2605 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2625 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

error

                2655 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

                2685 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 0

                2705 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 0

error

                2735 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 0

                2765 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 0

                2775 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

error

                2845 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2865 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

                2925 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                2945 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

                3005 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 0

                3025 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 0

$finish called from file "TuringMachine_test.sv", line 488.
$finish at simulation time                 3036
Simulation complete, time is 3036.
