// Seed: 122964348
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge (1)) (id_1))
  else $display(.id_4(1));
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input  wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wire  id_0,
    input logic id_1,
    input tri1  id_2,
    input uwire id_3
);
  wire id_5;
  reg  id_6;
  assign id_5 = 1;
  always @(id_3 == 1 or negedge id_6) begin : LABEL_0
    id_6 <= id_1;
  end
  reg id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  reg
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33 = 1'b0 == 1 - id_29,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42;
  wire id_43 = 1;
  initial begin : LABEL_0
    id_37 <= id_22++;
    fork
      begin : LABEL_0
        id_10 <= id_10 << 1;
        id_17 = 1;
      end
    join_any
    assume (id_20);
  end
  module_0 modCall_1 (
      id_43,
      id_43
  );
endmodule
