
AVRASM ver. 2.1.30  C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm Tue Jun 29 19:11:11 2021

C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1090): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32A
                 ;Program type           : Application
                 ;Clock frequency        : 11.059200 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32A
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _ds1820_devices=R5
                 	.DEF _rx_wr_index=R4
                 	.DEF _rx_rd_index=R7
                 	.DEF _rx_counter=R6
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0055 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0081 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 __glcd_mask:
00002a 0100
00002b 0703
00002c 1f0f
00002d 7f3f      	.DB  0x0,0x1,0x3,0x7,0xF,0x1F,0x3F,0x7F
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1123): warning: .cseg .db misalignment - padding zero byte
00002e 00ff      	.DB  0xFF
                 _st7920_init_4bit_G102:
00002f 3030
000030 0020
000031 0020      	.DB  0x30,0x30,0x20,0x0,0x20,0x0
                 _st7920_base_y_G102:
000032 9080
000033 9888      	.DB  0x80,0x90,0x88,0x98
                 _tbl10_G104:
000034 2710
000035 03e8
000036 0064
000037 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000038 0001      	.DB  0x1,0x0
                 _tbl16_G104:
000039 1000
00003a 0100
00003b 0010
00003c 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00003d 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00003e 0000
00003f 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
000040 4948
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1143): warning: .cseg .db misalignment - padding zero byte
000041 0000      	.DB  0x48,0x49,0x0
                 _0x2140060:
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1145): warning: .cseg .db misalignment - padding zero byte
000042 0001      	.DB  0x1
                 _0x2140000:
000043 4e2d
000044 4e41
000045 4900
000046 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Users\Barouei\Desktop\Bms\sazman\Debug\List\panel.asm(1148): warning: .cseg .db misalignment - padding zero byte
000047 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000048 0001      	.DW  0x01
000049 0002      	.DW  0x02
00004a 007a      	.DW  __REG_BIT_VARS*2
                 
00004b 0004      	.DW  0x04
00004c 0004      	.DW  0x04
00004d 007c      	.DW  __REG_VARS*2
                 
00004e 0003      	.DW  0x03
00004f 0260      	.DW  _0xD
000050 0080      	.DW  _0x0*2
                 
000051 0001      	.DW  0x01
000052 02ed      	.DW  __seed_G10A
000053 0084      	.DW  _0x2140060*2
                 
                 _0xFFFFFFFF:
000054 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000055 94f8      	CLI
000056 27ee      	CLR  R30
000057 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000058 e0f1      	LDI  R31,1
000059 bff5      	OUT  MCUCR,R31
00005a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00005b e08d      	LDI  R24,(14-2)+1
00005c e0a2      	LDI  R26,2
00005d 27bb      	CLR  R27
                 __CLEAR_REG:
00005e 93ed      	ST   X+,R30
00005f 958a      	DEC  R24
000060 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000061 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000062 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000063 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000064 93ed      	ST   X+,R30
000065 9701      	SBIW R24,1
000066 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000067 e9e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000068 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000069 9185      	LPM  R24,Z+
00006a 9195      	LPM  R25,Z+
00006b 9700      	SBIW R24,0
00006c f061      	BREQ __GLOBAL_INI_END
00006d 91a5      	LPM  R26,Z+
00006e 91b5      	LPM  R27,Z+
00006f 9005      	LPM  R0,Z+
000070 9015      	LPM  R1,Z+
000071 01bf      	MOVW R22,R30
000072 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000073 9005      	LPM  R0,Z+
000074 920d      	ST   X+,R0
000075 9701      	SBIW R24,1
000076 f7e1      	BRNE __GLOBAL_INI_LOOP
000077 01fb      	MOVW R30,R22
000078 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000079 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007a bfed      	OUT  SPL,R30
00007b e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00007c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00007d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00007e e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00007f 940c 00a4 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/29/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// I2C Bus functions
                 ;#include <i2c.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// 1 Wire Bus interface functions
                 ;#include <1wire.h>
                 ;
                 ;// DS1820 Temperature Sensor functions
                 ;#include <ds1820.h>
                 ;
                 ;// maximum number of DS1820 devices
                 ;// connected to the 1 Wire bus
                 ;#define MAX_DS1820 8
                 ;// number of DS1820 devices
                 ;// connected to the 1 Wire bus
                 ;unsigned char ds1820_devices;
                 ;// DS1820 devices ROM code storage area,
                 ;// 9 bytes are used for each device
                 ;// (see the w1_search function description in the help)
                 ;unsigned char ds1820_rom_codes[MAX_DS1820][9];
                 ;
                 ;// Graphic Display functions
                 ;#include <glcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 24
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0051 {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000081 93ea      	ST   -Y,R30
000082 93fa      	ST   -Y,R31
000083 b7ef      	IN   R30,SREG
000084 93ea      	ST   -Y,R30
                 ; 0000 0052 char status,data;
                 ; 0000 0053 status=UCSRA;
000085 931a      	ST   -Y,R17
000086 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000087 b11b      	IN   R17,11
                 ; 0000 0054 data=UDR;
000088 b10c      	IN   R16,12
                 ; 0000 0055 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000089 2fe1      	MOV  R30,R17
00008a 71ec      	ANDI R30,LOW(0x1C)
00008b f489      	BRNE _0x3
                 ; 0000 0056    {
                 ; 0000 0057    rx_buffer[rx_wr_index++]=data;
00008c 2de4      	MOV  R30,R4
00008d 9443      	INC  R4
00008e e0f0      	LDI  R31,0
00008f 52ef      	SUBI R30,LOW(-_rx_buffer)
000090 4ffd      	SBCI R31,HIGH(-_rx_buffer)
000091 8300      	ST   Z,R16
                 ; 0000 0058 #if RX_BUFFER_SIZE == 256
                 ; 0000 0059    // special case for receiver buffer size=256
                 ; 0000 005A    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 005B #else
                 ; 0000 005C    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000092 e1e8      	LDI  R30,LOW(24)
000093 15e4      	CP   R30,R4
000094 f409      	BRNE _0x4
000095 2444      	CLR  R4
                 ; 0000 005D    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000096 9463      	INC  R6
000097 e1e8      	LDI  R30,LOW(24)
000098 15e6      	CP   R30,R6
000099 f419      	BRNE _0x5
                 ; 0000 005E       {
                 ; 0000 005F       rx_counter=0;
00009a 2466      	CLR  R6
                 ; 0000 0060       rx_buffer_overflow=1;
00009b 9468      	SET
00009c f820      	BLD  R2,0
                 ; 0000 0061       }
                 ; 0000 0062 #endif
                 ; 0000 0063    }
                 _0x5:
                 ; 0000 0064 }
                 _0x3:
00009d 9109      	LD   R16,Y+
00009e 9119      	LD   R17,Y+
00009f 91e9      	LD   R30,Y+
0000a0 bfef      	OUT  SREG,R30
0000a1 91f9      	LD   R31,Y+
0000a2 91e9      	LD   R30,Y+
0000a3 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 006B {
                 ; 0000 006C char data;
                 ; 0000 006D while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 006E data=rx_buffer[rx_rd_index++];
                 ; 0000 006F #if RX_BUFFER_SIZE != 256
                 ; 0000 0070 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0071 #endif
                 ; 0000 0072 #asm("cli")
                 ; 0000 0073 --rx_counter;
                 ; 0000 0074 #asm("sei")
                 ; 0000 0075 return data;
                 ; 0000 0076 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;void main(void)
                 ; 0000 007F {
                 _main:
                 ; .FSTART _main
                 ; 0000 0080 // Declare your local variables here
                 ; 0000 0081 // Variable used to store graphic display
                 ; 0000 0082 // controller initialization data
                 ; 0000 0083 GLCDINIT_t glcd_init_data;
                 ; 0000 0084 
                 ; 0000 0085 // Input/Output Ports initialization
                 ; 0000 0086 // Port A initialization
                 ; 0000 0087 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0088 DDRA=(1<<DDA7) | (1<<DDA6) | (1<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
0000a4 9726      	SBIW R28,6
                 ;	glcd_init_data -> Y+0
0000a5 efef      	LDI  R30,LOW(255)
0000a6 bbea      	OUT  0x1A,R30
                 ; 0000 0089 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 008A PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000a7 e0e0      	LDI  R30,LOW(0)
0000a8 bbeb      	OUT  0x1B,R30
                 ; 0000 008B 
                 ; 0000 008C // Port B initialization
                 ; 0000 008D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 008E DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000a9 bbe7      	OUT  0x17,R30
                 ; 0000 008F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0090 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000aa bbe8      	OUT  0x18,R30
                 ; 0000 0091 
                 ; 0000 0092 // Port C initialization
                 ; 0000 0093 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0094 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000ab efef      	LDI  R30,LOW(255)
0000ac bbe4      	OUT  0x14,R30
                 ; 0000 0095 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0096 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ad e0e0      	LDI  R30,LOW(0)
0000ae bbe5      	OUT  0x15,R30
                 ; 0000 0097 
                 ; 0000 0098 // Port D initialization
                 ; 0000 0099 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 009A DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000af bbe1      	OUT  0x11,R30
                 ; 0000 009B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 009C PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000b0 bbe2      	OUT  0x12,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer/Counter 0 initialization
                 ; 0000 009F // Clock source: System Clock
                 ; 0000 00A0 // Clock value: Timer 0 Stopped
                 ; 0000 00A1 // Mode: Normal top=0xFF
                 ; 0000 00A2 // OC0 output: Disconnected
                 ; 0000 00A3 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000b1 bfe3      	OUT  0x33,R30
                 ; 0000 00A4 TCNT0=0x00;
0000b2 bfe2      	OUT  0x32,R30
                 ; 0000 00A5 OCR0=0x00;
0000b3 bfec      	OUT  0x3C,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // Timer/Counter 1 initialization
                 ; 0000 00A8 // Clock source: System Clock
                 ; 0000 00A9 // Clock value: Timer1 Stopped
                 ; 0000 00AA // Mode: Normal top=0xFFFF
                 ; 0000 00AB // OC1A output: Disconnected
                 ; 0000 00AC // OC1B output: Disconnected
                 ; 0000 00AD // Noise Canceler: Off
                 ; 0000 00AE // Input Capture on Falling Edge
                 ; 0000 00AF // Timer1 Overflow Interrupt: Off
                 ; 0000 00B0 // Input Capture Interrupt: Off
                 ; 0000 00B1 // Compare A Match Interrupt: Off
                 ; 0000 00B2 // Compare B Match Interrupt: Off
                 ; 0000 00B3 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000b4 bdef      	OUT  0x2F,R30
                 ; 0000 00B4 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000b5 bdee      	OUT  0x2E,R30
                 ; 0000 00B5 TCNT1H=0x00;
0000b6 bded      	OUT  0x2D,R30
                 ; 0000 00B6 TCNT1L=0x00;
0000b7 bdec      	OUT  0x2C,R30
                 ; 0000 00B7 ICR1H=0x00;
0000b8 bde7      	OUT  0x27,R30
                 ; 0000 00B8 ICR1L=0x00;
0000b9 bde6      	OUT  0x26,R30
                 ; 0000 00B9 OCR1AH=0x00;
0000ba bdeb      	OUT  0x2B,R30
                 ; 0000 00BA OCR1AL=0x00;
0000bb bdea      	OUT  0x2A,R30
                 ; 0000 00BB OCR1BH=0x00;
0000bc bde9      	OUT  0x29,R30
                 ; 0000 00BC OCR1BL=0x00;
0000bd bde8      	OUT  0x28,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Timer/Counter 2 initialization
                 ; 0000 00BF // Clock source: System Clock
                 ; 0000 00C0 // Clock value: Timer2 Stopped
                 ; 0000 00C1 // Mode: Normal top=0xFF
                 ; 0000 00C2 // OC2 output: Disconnected
                 ; 0000 00C3 ASSR=0<<AS2;
0000be bde2      	OUT  0x22,R30
                 ; 0000 00C4 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000bf bde5      	OUT  0x25,R30
                 ; 0000 00C5 TCNT2=0x00;
0000c0 bde4      	OUT  0x24,R30
                 ; 0000 00C6 OCR2=0x00;
0000c1 bde3      	OUT  0x23,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C9 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000c2 bfe9      	OUT  0x39,R30
                 ; 0000 00CA 
                 ; 0000 00CB // External Interrupt(s) initialization
                 ; 0000 00CC // INT0: Off
                 ; 0000 00CD // INT1: Off
                 ; 0000 00CE // INT2: Off
                 ; 0000 00CF MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000c3 bfe5      	OUT  0x35,R30
                 ; 0000 00D0 MCUCSR=(0<<ISC2);
0000c4 bfe4      	OUT  0x34,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // USART initialization
                 ; 0000 00D3 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00D4 // USART Receiver: On
                 ; 0000 00D5 // USART Transmitter: On
                 ; 0000 00D6 // USART Mode: Asynchronous
                 ; 0000 00D7 // USART Baud Rate: 9600
                 ; 0000 00D8 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000c5 b9eb      	OUT  0xB,R30
                 ; 0000 00D9 UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000c6 e9e8      	LDI  R30,LOW(152)
0000c7 b9ea      	OUT  0xA,R30
                 ; 0000 00DA UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000c8 e8e6      	LDI  R30,LOW(134)
0000c9 bde0      	OUT  0x20,R30
                 ; 0000 00DB UBRRH=0x00;
0000ca e0e0      	LDI  R30,LOW(0)
0000cb bde0      	OUT  0x20,R30
                 ; 0000 00DC UBRRL=0x47;
0000cc e4e7      	LDI  R30,LOW(71)
0000cd b9e9      	OUT  0x9,R30
                 ; 0000 00DD 
                 ; 0000 00DE // Analog Comparator initialization
                 ; 0000 00DF // Analog Comparator: Off
                 ; 0000 00E0 // The Analog Comparator's positive input is
                 ; 0000 00E1 // connected to the AIN0 pin
                 ; 0000 00E2 // The Analog Comparator's negative input is
                 ; 0000 00E3 // connected to the AIN1 pin
                 ; 0000 00E4 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000ce e8e0      	LDI  R30,LOW(128)
0000cf b9e8      	OUT  0x8,R30
                 ; 0000 00E5 SFIOR=(0<<ACME);
0000d0 e0e0      	LDI  R30,LOW(0)
0000d1 bfe0      	OUT  0x30,R30
                 ; 0000 00E6 
                 ; 0000 00E7 // ADC initialization
                 ; 0000 00E8 // ADC disabled
                 ; 0000 00E9 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000d2 b9e6      	OUT  0x6,R30
                 ; 0000 00EA 
                 ; 0000 00EB // SPI initialization
                 ; 0000 00EC // SPI disabled
                 ; 0000 00ED SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000d3 b9ed      	OUT  0xD,R30
                 ; 0000 00EE 
                 ; 0000 00EF // TWI initialization
                 ; 0000 00F0 // TWI disabled
                 ; 0000 00F1 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000d4 bfe6      	OUT  0x36,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // Bit-Banged I2C Bus initialization
                 ; 0000 00F4 // I2C Port: PORTC
                 ; 0000 00F5 // I2C SDA bit: 1
                 ; 0000 00F6 // I2C SCL bit: 0
                 ; 0000 00F7 // Bit Rate: 100 kHz
                 ; 0000 00F8 // Note: I2C settings are specified in the
                 ; 0000 00F9 // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00FA i2c_init();
0000d5 940e 035e 	CALL _i2c_init
                 ; 0000 00FB 
                 ; 0000 00FC // DS1307 Real Time Clock initialization
                 ; 0000 00FD // Square wave output on pin SQW/OUT: Off
                 ; 0000 00FE // SQW/OUT pin state: 0
                 ; 0000 00FF rtc_init(0,0,0);
0000d7 e0e0      	LDI  R30,LOW(0)
0000d8 93ea      	ST   -Y,R30
0000d9 93ea      	ST   -Y,R30
0000da e0a0      	LDI  R26,LOW(0)
0000db d02e      	RCALL _rtc_init
                 ; 0000 0100 
                 ; 0000 0101 // 1 Wire Bus initialization
                 ; 0000 0102 // 1 Wire Data port: PORTB
                 ; 0000 0103 // 1 Wire Data bit: 0
                 ; 0000 0104 // Note: 1 Wire port settings are specified in the
                 ; 0000 0105 // Project|Configure|C Compiler|Libraries|1 Wire menu.
                 ; 0000 0106 w1_init();
0000dc 940e 03b9 	CALL _w1_init
                 ; 0000 0107 
                 ; 0000 0108 // Determine the number of DS1820 devices
                 ; 0000 0109 // connected to the 1 Wire bus
                 ; 0000 010A ds1820_devices=w1_search(0xf0,ds1820_rom_codes);
0000de efe0      	LDI  R30,LOW(240)
0000df 93ea      	ST   -Y,R30
0000e0 e6ac      	LDI  R26,LOW(_ds1820_rom_codes)
0000e1 e0b2      	LDI  R27,HIGH(_ds1820_rom_codes)
0000e2 940e 0407 	CALL _w1_search
0000e4 2e5e      	MOV  R5,R30
                 ; 0000 010B 
                 ; 0000 010C // Graphic Display Controller initialization
                 ; 0000 010D // The ST7920 connections are specified in the
                 ; 0000 010E // Project|Configure|C Compiler|Libraries|Graphic Display menu:
                 ; 0000 010F // E - PORTA Bit 0
                 ; 0000 0110 // R /W - PORTA Bit 1
                 ; 0000 0111 // RS - PORTA Bit 2
                 ; 0000 0112 // /RST - PORTA Bit 3
                 ; 0000 0113 // DB4 - PORTA Bit 4
                 ; 0000 0114 // DB5 - PORTA Bit 5
                 ; 0000 0115 // DB6 - PORTA Bit 6
                 ; 0000 0116 // DB7 - PORTA Bit 7
                 ; 0000 0117 
                 ; 0000 0118 // Use the internal character generator
                 ; 0000 0119 // for displaying text
                 ; 0000 011A glcd_init_data.font=NULL;
0000e5 e0e0      	LDI  R30,LOW(0)
0000e6 83e8      	STD  Y+0,R30
0000e7 83e9      	STD  Y+0+1,R30
                 ; 0000 011B // No function is used for reading
                 ; 0000 011C // image data from external memory
                 ; 0000 011D glcd_init_data.readxmem=NULL;
0000e8 83ea      	STD  Y+2,R30
0000e9 83eb      	STD  Y+2+1,R30
                 ; 0000 011E // No function is used for writing
                 ; 0000 011F // image data to external memory
                 ; 0000 0120 glcd_init_data.writexmem=NULL;
0000ea 83ec      	STD  Y+4,R30
0000eb 83ed      	STD  Y+4+1,R30
                 ; 0000 0121 
                 ; 0000 0122 glcd_init(&glcd_init_data);
0000ec 01de      	MOVW R26,R28
0000ed d0f5      	RCALL _glcd_init
                 ; 0000 0123 
                 ; 0000 0124 // Global enable interrupts
                 ; 0000 0125 #asm("sei")
0000ee 9478      	sei
                 ; 0000 0126 
                 ; 0000 0127 while (1)
                 _0xA:
                 ; 0000 0128       {
                 ; 0000 0129       // Place your code here
                 ; 0000 012A         delay_ms(500);
0000ef efa4      	LDI  R26,LOW(500)
0000f0 e0b1      	LDI  R27,HIGH(500)
0000f1 940e 03af 	CALL _delay_ms
                 ; 0000 012B         lcd_clear();
0000f3 d0bc      	RCALL _glcd_cleartext
                 ; 0000 012C          delay_ms(500);
0000f4 efa4      	LDI  R26,LOW(500)
0000f5 e0b1      	LDI  R27,HIGH(500)
0000f6 940e 03af 	CALL _delay_ms
                 ; 0000 012D         lcd_gotoxy(1,1);
0000f8 e0e1      	LDI  R30,LOW(1)
0000f9 93ea      	ST   -Y,R30
0000fa e0a1      	LDI  R26,LOW(1)
0000fb d181      	RCALL _lcd_gotoxy
                 ; 0000 012E         lcd_puts("HI");
                +
0000fc e6a0     +LDI R26 , LOW ( _0xD + ( 0 ) )
0000fd e0b2     +LDI R27 , HIGH ( _0xD + ( 0 ) )
                 	__POINTW2MN _0xD,0
0000fe 940e 02f4 	CALL _lcd_puts
                 ; 0000 012F         delay_ms(1000);
000100 eea8      	LDI  R26,LOW(1000)
000101 e0b3      	LDI  R27,HIGH(1000)
000102 940e 03af 	CALL _delay_ms
                 ; 0000 0130         delay_ms(1000);
000104 eea8      	LDI  R26,LOW(1000)
000105 e0b3      	LDI  R27,HIGH(1000)
000106 940e 03af 	CALL _delay_ms
                 ; 0000 0131       }
000108 cfe6      	RJMP _0xA
                 ; 0000 0132 }
                 _0xE:
000109 cfff      	RJMP _0xE
                 ; .FEND
                 
                 	.DSEG
                 _0xD:
000260           	.BYTE 0x3
                 
                 	.CSEG
                 _rtc_init:
                 ; .FSTART _rtc_init
00010a 93aa      	ST   -Y,R26
00010b 81ea      	LDD  R30,Y+2
00010c 70e3      	ANDI R30,LOW(0x3)
00010d 83ea      	STD  Y+2,R30
00010e 81e9      	LDD  R30,Y+1
00010f 30e0      	CPI  R30,0
000110 f019      	BREQ _0x2000003
000111 81ea      	LDD  R30,Y+2
000112 61e0      	ORI  R30,0x10
000113 83ea      	STD  Y+2,R30
                 _0x2000003:
000114 81e8      	LD   R30,Y
000115 30e0      	CPI  R30,0
000116 f019      	BREQ _0x2000004
000117 81ea      	LDD  R30,Y+2
000118 68e0      	ORI  R30,0x80
000119 83ea      	STD  Y+2,R30
                 _0x2000004:
00011a 940e 0363 	CALL _i2c_start
00011c eda0      	LDI  R26,LOW(208)
00011d 940e 0397 	CALL _i2c_write
00011f e0a7      	LDI  R26,LOW(7)
000120 940e 0397 	CALL _i2c_write
000122 81aa      	LDD  R26,Y+2
000123 940e 0397 	CALL _i2c_write
000125 940e 0372 	CALL _i2c_stop
000127 940c 0303 	JMP  _0x2160004
                 ; .FEND
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _st7920_delay_G102:
                 ; .FSTART _st7920_delay_G102
000129 0000          nop
00012a 0000          nop
00012b 0000          nop
00012c 9508      	RET
                 ; .FEND
                 _st7920_wrbus_G102:
                 ; .FSTART _st7920_wrbus_G102
00012d 93aa      	ST   -Y,R26
00012e 98d9      	CBI  0x1B,1
00012f 9ad8      	SBI  0x1B,0
000130 b3ea      	IN   R30,0x1A
000131 6fe0      	ORI  R30,LOW(0xF0)
000132 bbea      	OUT  0x1A,R30
000133 b3eb      	IN   R30,0x1B
000134 70ef      	ANDI R30,LOW(0xF)
000135 2fae      	MOV  R26,R30
000136 81e8      	LD   R30,Y
000137 7fe0      	ANDI R30,LOW(0xF0)
000138 2bea      	OR   R30,R26
000139 bbeb      	OUT  0x1B,R30
00013a dfee      	RCALL _st7920_delay_G102
00013b 98d8      	CBI  0x1B,0
00013c b3eb      	IN   R30,0x1B
00013d 70ef      	ANDI R30,LOW(0xF)
00013e 2fae      	MOV  R26,R30
00013f 81e8      	LD   R30,Y
000140 95e2      	SWAP R30
000141 7fe0      	ANDI R30,0xF0
000142 2bea      	OR   R30,R26
000143 bbeb      	OUT  0x1B,R30
000144 940e 0346 	CALL SUBOPT_0x0
000146 98d8      	CBI  0x1B,0
000147 c1aa      	RJMP _0x2160005
                 ; .FEND
                 _st7920_rdbus_G102:
                 ; .FSTART _st7920_rdbus_G102
000148 931a      	ST   -Y,R17
000149 9ad9      	SBI  0x1B,1
00014a b3ea      	IN   R30,0x1A
00014b 70ef      	ANDI R30,LOW(0xF)
00014c bbea      	OUT  0x1A,R30
00014d 9ad8      	SBI  0x1B,0
00014e dfda      	RCALL _st7920_delay_G102
00014f b3e9      	IN   R30,0x19
000150 7fe0      	ANDI R30,LOW(0xF0)
000151 2f1e      	MOV  R17,R30
000152 98d8      	CBI  0x1B,0
000153 940e 0346 	CALL SUBOPT_0x0
000155 b3e9      	IN   R30,0x19
000156 95e2      	SWAP R30
000157 70ef      	ANDI R30,0xF
000158 2b1e      	OR   R17,R30
000159 98d8      	CBI  0x1B,0
00015a 2fe1      	MOV  R30,R17
00015b c018      	RJMP _0x2160006
                 ; .FEND
                 _st7920_busy_G102:
                 ; .FSTART _st7920_busy_G102
00015c 931a      	ST   -Y,R17
00015d 98da      	CBI  0x1B,2
00015e 9ad9      	SBI  0x1B,1
00015f b3ea      	IN   R30,0x1A
000160 70ef      	ANDI R30,LOW(0xF)
000161 bbea      	OUT  0x1A,R30
                 _0x2040004:
000162 9ad8      	SBI  0x1B,0
000163 dfc5      	RCALL _st7920_delay_G102
000164 b3e9      	IN   R30,0x19
000165 78e0      	ANDI R30,LOW(0x80)
000166 e0a0      	LDI  R26,LOW(0)
000167 940e 0476 	CALL __NEB12
000169 2f1e      	MOV  R17,R30
00016a 98d8      	CBI  0x1B,0
00016b 940e 0346 	CALL SUBOPT_0x0
00016d 98d8      	CBI  0x1B,0
00016e dfba      	RCALL _st7920_delay_G102
00016f 3010      	CPI  R17,0
000170 f789      	BRNE _0x2040004
                +
000171 e084     +LDI R24 , LOW ( 4 )
                +__DELAY_USB_LOOP :
000172 958a     +DEC R24
000173 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 4
                 _0x2160006:
000174 9119      	LD   R17,Y+
000175 9508      	RET
                 ; .FEND
                 _st7920_wrdata:
                 ; .FSTART _st7920_wrdata
000176 93aa      	ST   -Y,R26
000177 dfe4      	RCALL _st7920_busy_G102
000178 9ada      	SBI  0x1B,2
000179 81a8      	LD   R26,Y
00017a dfb2      	RCALL _st7920_wrbus_G102
00017b c176      	RJMP _0x2160005
                 ; .FEND
                 _st7920_rddata:
                 ; .FSTART _st7920_rddata
00017c dfdf      	RCALL _st7920_busy_G102
00017d 9ada      	SBI  0x1B,2
00017e dfc9      	RCALL _st7920_rdbus_G102
00017f 9508      	RET
                 ; .FEND
                 _st7920_wrcmd:
                 ; .FSTART _st7920_wrcmd
000180 93aa      	ST   -Y,R26
000181 dfda      	RCALL _st7920_busy_G102
000182 81a8      	LD   R26,Y
000183 dfa9      	RCALL _st7920_wrbus_G102
000184 c16d      	RJMP _0x2160005
                 ; .FEND
                 _st7920_setxy_G102:
                 ; .FSTART _st7920_setxy_G102
000185 93aa      	ST   -Y,R26
000186 81e8      	LD   R30,Y
000187 71ef      	ANDI R30,LOW(0x1F)
000188 68e0      	ORI  R30,0x80
000189 2fae      	MOV  R26,R30
00018a dff5      	RCALL _st7920_wrcmd
00018b 81a8      	LD   R26,Y
00018c 32a0      	CPI  R26,LOW(0x20)
00018d f018      	BRLO _0x2040006
00018e 81e9      	LDD  R30,Y+1
00018f 68e0      	ORI  R30,0x80
000190 83e9      	STD  Y+1,R30
                 _0x2040006:
000191 81e9      	LDD  R30,Y+1
000192 95e2      	SWAP R30
000193 70ef      	ANDI R30,0xF
000194 68e0      	ORI  R30,0x80
000195 2fae      	MOV  R26,R30
000196 dfe9      	RCALL _st7920_wrcmd
000197 c19c      	RJMP _0x2160002
                 ; .FEND
                 _glcd_display:
                 ; .FSTART _glcd_display
000198 93aa      	ST   -Y,R26
000199 940e 034b 	CALL SUBOPT_0x1
00019b 81e8      	LD   R30,Y
00019c 30e0      	CPI  R30,0
00019d f011      	BREQ _0x2040007
00019e e0ec      	LDI  R30,LOW(12)
00019f c001      	RJMP _0x2040008
                 _0x2040007:
0001a0 e0e8      	LDI  R30,LOW(8)
                 _0x2040008:
0001a1 2fae      	MOV  R26,R30
0001a2 dfdd      	RCALL _st7920_wrcmd
0001a3 81e8      	LD   R30,Y
0001a4 30e0      	CPI  R30,0
0001a5 f011      	BREQ _0x204000A
0001a6 e0e2      	LDI  R30,LOW(2)
0001a7 c001      	RJMP _0x204000B
                 _0x204000A:
0001a8 e0e0      	LDI  R30,LOW(0)
                 _0x204000B:
0001a9 93e0 02e9 	STS  _st7920_graphics_on_G102,R30
0001ab 940e 034b 	CALL SUBOPT_0x1
0001ad 940e 0351 	CALL SUBOPT_0x2
0001af c142      	RJMP _0x2160005
                 ; .FEND
                 _glcd_cleartext:
                 ; .FSTART _glcd_cleartext
0001b0 940e 034b 	CALL SUBOPT_0x1
0001b2 e0a1      	LDI  R26,LOW(1)
0001b3 dfcc      	RCALL _st7920_wrcmd
0001b4 e0e0      	LDI  R30,LOW(0)
0001b5 93e0 02ec 	STS  _yt_G102,R30
0001b7 93e0 02eb 	STS  _xt_G102,R30
0001b9 93ea      	ST   -Y,R30
0001ba e0a0      	LDI  R26,LOW(0)
0001bb d16d      	RCALL _glcd_moveto
0001bc 9508      	RET
                 ; .FEND
                 _glcd_cleargraphics:
                 ; .FSTART _glcd_cleargraphics
0001bd 940e 0483 	CALL __SAVELOCR4
0001bf e030      	LDI  R19,0
                +
0001c0 91e0 02b5+LDS R30 , _glcd_state + ( 1 )
                 	__GETB1MN _glcd_state,1
0001c2 30e0      	CPI  R30,0
0001c3 f009      	BREQ _0x204000D
0001c4 ef3f      	LDI  R19,LOW(255)
                 _0x204000D:
0001c5 940e 0351 	CALL SUBOPT_0x2
0001c7 e000      	LDI  R16,LOW(0)
                 _0x204000E:
0001c8 3400      	CPI  R16,64
0001c9 f488      	BRSH _0x2040010
0001ca e0e0      	LDI  R30,LOW(0)
0001cb 93ea      	ST   -Y,R30
0001cc 2fa0      	MOV  R26,R16
0001cd 5f0f      	SUBI R16,-1
0001ce dfb6      	RCALL _st7920_setxy_G102
0001cf e110      	LDI  R17,LOW(16)
                 _0x2040011:
0001d0 2fe1      	MOV  R30,R17
0001d1 5011      	SUBI R17,1
0001d2 30e0      	CPI  R30,0
0001d3 f031      	BREQ _0x2040013
0001d4 2fa3      	MOV  R26,R19
0001d5 dfa0      	RCALL _st7920_wrdata
                +
0001d6 e084     +LDI R24 , LOW ( 4 )
                +__DELAY_USB_LOOP :
0001d7 958a     +DEC R24
0001d8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 4
0001d9 cff6      	RJMP _0x2040011
                 _0x2040013:
0001da cfed      	RJMP _0x204000E
                 _0x2040010:
0001db e0e0      	LDI  R30,LOW(0)
0001dc 93ea      	ST   -Y,R30
0001dd e0a0      	LDI  R26,LOW(0)
0001de d14a      	RCALL _glcd_moveto
0001df 940e 0488 	CALL __LOADLOCR4
0001e1 9624      	ADIW R28,4
0001e2 9508      	RET
                 ; .FEND
                 _glcd_init:
                 ; .FSTART _glcd_init
0001e3 93ba      	ST   -Y,R27
0001e4 93aa      	ST   -Y,R26
0001e5 931a      	ST   -Y,R17
0001e6 9ad0      	SBI  0x1A,0
0001e7 98d8      	CBI  0x1B,0
0001e8 9ad1      	SBI  0x1A,1
0001e9 9ad9      	SBI  0x1B,1
0001ea 9ad2      	SBI  0x1A,2
0001eb 98da      	CBI  0x1B,2
0001ec 9ad3      	SBI  0x1A,3
0001ed e3a2      	LDI  R26,LOW(50)
0001ee e0b0      	LDI  R27,0
0001ef 940e 03af 	CALL _delay_ms
0001f1 98db      	CBI  0x1B,3
0001f2 e0a1      	LDI  R26,LOW(1)
0001f3 e0b0      	LDI  R27,0
0001f4 940e 03af 	CALL _delay_ms
0001f6 9adb      	SBI  0x1B,3
0001f7 e0a1      	LDI  R26,LOW(1)
0001f8 e0b0      	LDI  R27,0
0001f9 940e 03af 	CALL _delay_ms
0001fb 98d9      	CBI  0x1B,1
0001fc b3ea      	IN   R30,0x1A
0001fd 6fe0      	ORI  R30,LOW(0xF0)
0001fe bbea      	OUT  0x1A,R30
0001ff e010      	LDI  R17,LOW(0)
                 _0x2040015:
000200 3016      	CPI  R17,6
000201 f4a8      	BRSH _0x2040016
000202 9ad8      	SBI  0x1B,0
000203 b3eb      	IN   R30,0x1B
000204 70ef      	ANDI R30,LOW(0xF)
000205 2fae      	MOV  R26,R30
000206 2fe1      	MOV  R30,R17
000207 e0f0      	LDI  R31,0
000208 5ae2      	SUBI R30,LOW(-_st7920_init_4bit_G102*2)
000209 4fff      	SBCI R31,HIGH(-_st7920_init_4bit_G102*2)
00020a 91e4      	LPM  R30,Z
00020b 2bea      	OR   R30,R26
00020c bbeb      	OUT  0x1B,R30
                +
00020d e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
00020e 958a     +DEC R24
00020f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
000210 98d8      	CBI  0x1B,0
                +
000211 e289     +LDI R24 , LOW ( 553 )
000212 e092     +LDI R25 , HIGH ( 553 )
                +__DELAY_USW_LOOP :
000213 9701     +SBIW R24 , 1
000214 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 553
000215 5f1f      	SUBI R17,-1
000216 cfe9      	RJMP _0x2040015
                 _0x2040016:
000217 e0a8      	LDI  R26,LOW(8)
000218 df14      	RCALL _st7920_wrbus_G102
                +
000219 e289     +LDI R24 , LOW ( 553 )
00021a e092     +LDI R25 , HIGH ( 553 )
                +__DELAY_USW_LOOP :
00021b 9701     +SBIW R24 , 1
00021c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 553
00021d e0a1      	LDI  R26,LOW(1)
00021e df61      	RCALL _st7920_wrcmd
00021f e0af      	LDI  R26,LOW(15)
000220 e0b0      	LDI  R27,0
000221 940e 03af 	CALL _delay_ms
000223 e0e0      	LDI  R30,LOW(0)
000224 93e0 02ec 	STS  _yt_G102,R30
000226 93e0 02eb 	STS  _xt_G102,R30
000228 e0a6      	LDI  R26,LOW(6)
000229 df56      	RCALL _st7920_wrcmd
00022a e2a4      	LDI  R26,LOW(36)
00022b df54      	RCALL _st7920_wrcmd
00022c e4a0      	LDI  R26,LOW(64)
00022d df52      	RCALL _st7920_wrcmd
00022e e0a2      	LDI  R26,LOW(2)
00022f df50      	RCALL _st7920_wrcmd
000230 e0e0      	LDI  R30,LOW(0)
000231 93e0 02e9 	STS  _st7920_graphics_on_G102,R30
000233 df89      	RCALL _glcd_cleargraphics
000234 e0a1      	LDI  R26,LOW(1)
000235 df62      	RCALL _glcd_display
000236 e0e1      	LDI  R30,LOW(1)
000237 93e0 02b4 	STS  _glcd_state,R30
000239 e0e0      	LDI  R30,LOW(0)
                +
00023a 93e0 02b5+STS _glcd_state + ( 1 ) , R30
                 	__PUTB1MN _glcd_state,1
00023c e0e1      	LDI  R30,LOW(1)
                +
00023d 93e0 02ba+STS _glcd_state + ( 6 ) , R30
                 	__PUTB1MN _glcd_state,6
                +
00023f 93e0 02bb+STS _glcd_state + ( 7 ) , R30
                 	__PUTB1MN _glcd_state,7
000241 81e9      	LDD  R30,Y+1
000242 81fa      	LDD  R31,Y+1+1
000243 9730      	SBIW R30,0
000244 f0a9      	BREQ _0x2040017
000245 81a9      	LDD  R26,Y+1
000246 81ba      	LDD  R27,Y+1+1
000247 940e 047b 	CALL __GETW1P
                +
000249 93e0 02b8+STS _glcd_state + ( 4 ) , R30
00024b 93f0 02b9+STS _glcd_state + ( 4 ) + 1 , R31
                 	__PUTW1MN _glcd_state,4
00024d 9612      	ADIW R26,2
00024e 940e 047b 	CALL __GETW1P
                +
000250 93e0 02cd+STS _glcd_state + ( 25 ) , R30
000252 93f0 02ce+STS _glcd_state + ( 25 ) + 1 , R31
                 	__PUTW1MN _glcd_state,25
000254 81a9      	LDD  R26,Y+1
000255 81ba      	LDD  R27,Y+1+1
000256 9614      	ADIW R26,4
000257 940e 047b 	CALL __GETW1P
000259 c00a      	RJMP _0x20400A6
                 _0x2040017:
00025a e0e0      	LDI  R30,LOW(0)
00025b e0f0      	LDI  R31,HIGH(0)
                +
00025c 93e0 02b8+STS _glcd_state + ( 4 ) , R30
00025e 93f0 02b9+STS _glcd_state + ( 4 ) + 1 , R31
                 	__PUTW1MN _glcd_state,4
                +
000260 93e0 02cd+STS _glcd_state + ( 25 ) , R30
000262 93f0 02ce+STS _glcd_state + ( 25 ) + 1 , R31
                 	__PUTW1MN _glcd_state,25
                 _0x20400A6:
                +
000264 93e0 02cf+STS _glcd_state + ( 27 ) , R30
000266 93f0 02d0+STS _glcd_state + ( 27 ) + 1 , R31
                 	__PUTW1MN _glcd_state,27
000268 e0e1      	LDI  R30,LOW(1)
                +
000269 93e0 02bc+STS _glcd_state + ( 8 ) , R30
                 	__PUTB1MN _glcd_state,8
00026b efef      	LDI  R30,LOW(255)
                +
00026c 93e0 02bd+STS _glcd_state + ( 9 ) , R30
                 	__PUTB1MN _glcd_state,9
00026e e0e1      	LDI  R30,LOW(1)
                +
00026f 93e0 02c4+STS _glcd_state + ( 16 ) , R30
                 	__PUTB1MN _glcd_state,16
                +
000271 ece5     +LDI R30 , LOW ( _glcd_state + ( 17 ) )
000272 e0f2     +LDI R31 , HIGH ( _glcd_state + ( 17 ) )
                 	__POINTW1MN _glcd_state,17
000273 93fa      	ST   -Y,R31
000274 93ea      	ST   -Y,R30
000275 efef      	LDI  R30,LOW(255)
000276 93ea      	ST   -Y,R30
000277 e0a8      	LDI  R26,LOW(8)
000278 e0b0      	LDI  R27,0
000279 940e 0336 	CALL _memset
00027b e0e1      	LDI  R30,LOW(1)
00027c c085      	RJMP _0x2160003
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00027d 93aa      	ST   -Y,R26
00027e 81a9      	LDD  R26,Y+1
00027f 31a0      	CPI  R26,LOW(0x10)
000280 f010      	BRLO _0x204008E
000281 e0ef      	LDI  R30,LOW(15)
000282 83e9      	STD  Y+1,R30
                 _0x204008E:
000283 81a8      	LD   R26,Y
000284 30a4      	CPI  R26,LOW(0x4)
000285 f010      	BRLO _0x204008F
000286 e0e3      	LDI  R30,LOW(3)
000287 83e8      	ST   Y,R30
                 _0x204008F:
000288 940e 034b 	CALL SUBOPT_0x1
00028a 81e8      	LD   R30,Y
00028b e0f0      	LDI  R31,0
00028c 59ec      	SUBI R30,LOW(-_st7920_base_y_G102*2)
00028d 4fff      	SBCI R31,HIGH(-_st7920_base_y_G102*2)
00028e 91a4      	LPM  R26,Z
00028f 81e9      	LDD  R30,Y+1
000290 95e6      	LSR  R30
000291 2bea      	OR   R30,R26
000292 2fae      	MOV  R26,R30
000293 deec      	RCALL _st7920_wrcmd
000294 81e9      	LDD  R30,Y+1
000295 93e0 02eb 	STS  _xt_G102,R30
000297 81e8      	LD   R30,Y
000298 93e0 02ec 	STS  _yt_G102,R30
00029a c099      	RJMP _0x2160002
                 ; .FEND
                 _glcd_putcharcg:
                 ; .FSTART _glcd_putcharcg
00029b 93aa      	ST   -Y,R26
00029c 931a      	ST   -Y,R17
00029d 930a      	ST   -Y,R16
00029e 81ac      	LDD  R26,Y+4
00029f 31a0      	CPI  R26,LOW(0x10)
0002a0 f010      	BRLO _0x2040090
0002a1 e0ef      	LDI  R30,LOW(15)
0002a2 83ec      	STD  Y+4,R30
                 _0x2040090:
0002a3 81ab      	LDD  R26,Y+3
0002a4 30a4      	CPI  R26,LOW(0x4)
0002a5 f010      	BRLO _0x2040091
0002a6 e0e3      	LDI  R30,LOW(3)
0002a7 83eb      	STD  Y+3,R30
                 _0x2040091:
0002a8 81eb      	LDD  R30,Y+3
0002a9 e0f0      	LDI  R31,0
0002aa 59ec      	SUBI R30,LOW(-_st7920_base_y_G102*2)
0002ab 4fff      	SBCI R31,HIGH(-_st7920_base_y_G102*2)
0002ac 91a4      	LPM  R26,Z
0002ad 81ec      	LDD  R30,Y+4
0002ae 95e6      	LSR  R30
0002af 2bea      	OR   R30,R26
0002b0 2f1e      	MOV  R17,R30
0002b1 940e 034b 	CALL SUBOPT_0x1
0002b3 2fa1      	MOV  R26,R17
0002b4 decb      	RCALL _st7920_wrcmd
0002b5 dec6      	RCALL _st7920_rddata
0002b6 81ec      	LDD  R30,Y+4
0002b7 70e1      	ANDI R30,LOW(0x1)
0002b8 f011      	BREQ _0x2040092
0002b9 dec2      	RCALL _st7920_rddata
0002ba 2f0e      	MOV  R16,R30
                 _0x2040092:
0002bb 2fa1      	MOV  R26,R17
0002bc dec3      	RCALL _st7920_wrcmd
0002bd 81ec      	LDD  R30,Y+4
0002be 70e1      	ANDI R30,LOW(0x1)
0002bf f011      	BREQ _0x2040093
0002c0 2fa0      	MOV  R26,R16
0002c1 deb4      	RCALL _st7920_wrdata
                 _0x2040093:
0002c2 81aa      	LDD  R26,Y+2
0002c3 deb2      	RCALL _st7920_wrdata
0002c4 8119      	LDD  R17,Y+1
0002c5 8108      	LDD  R16,Y+0
0002c6 940c 0344 	JMP  _0x2160001
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0002c8 93aa      	ST   -Y,R26
0002c9 81a8      	LD   R26,Y
0002ca 30aa      	CPI  R26,LOW(0xA)
0002cb f021      	BREQ _0x2040098
0002cc 91a0 02eb 	LDS  R26,_xt_G102
0002ce 31a0      	CPI  R26,LOW(0x10)
0002cf f060      	BRLO _0x2040097
                 _0x2040098:
0002d0 e0e0      	LDI  R30,LOW(0)
0002d1 93e0 02eb 	STS  _xt_G102,R30
0002d3 91a0 02ec 	LDS  R26,_yt_G102
0002d5 5faf      	SUBI R26,-LOW(1)
0002d6 93a0 02ec 	STS  _yt_G102,R26
0002d8 30a4      	CPI  R26,LOW(0x4)
0002d9 f010      	BRLO _0x204009A
0002da 93e0 02ec 	STS  _yt_G102,R30
                 _0x204009A:
                 _0x2040097:
0002dc 81a8      	LD   R26,Y
0002dd 30aa      	CPI  R26,LOW(0xA)
0002de f439      	BRNE _0x204009B
0002df 91e0 02eb 	LDS  R30,_xt_G102
0002e1 93ea      	ST   -Y,R30
0002e2 91a0 02ec 	LDS  R26,_yt_G102
0002e4 df98      	RCALL _lcd_gotoxy
0002e5 c00c      	RJMP _0x204009C
                 _0x204009B:
0002e6 91e0 02eb 	LDS  R30,_xt_G102
0002e8 5fef      	SUBI R30,-LOW(1)
0002e9 93e0 02eb 	STS  _xt_G102,R30
0002eb 50e1      	SUBI R30,LOW(1)
0002ec 93ea      	ST   -Y,R30
0002ed 91e0 02ec 	LDS  R30,_yt_G102
0002ef 93ea      	ST   -Y,R30
0002f0 81aa      	LDD  R26,Y+2
0002f1 dfa9      	RCALL _glcd_putcharcg
                 _0x204009C:
                 _0x2160005:
0002f2 9621      	ADIW R28,1
0002f3 9508      	RET
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0002f4 93ba      	ST   -Y,R27
0002f5 93aa      	ST   -Y,R26
0002f6 931a      	ST   -Y,R17
                 _0x204009D:
0002f7 81a9      	LDD  R26,Y+1
0002f8 81ba      	LDD  R27,Y+1+1
0002f9 91ed      	LD   R30,X+
0002fa 83a9      	STD  Y+1,R26
0002fb 83ba      	STD  Y+1+1,R27
0002fc 2f1e      	MOV  R17,R30
0002fd 30e0      	CPI  R30,0
0002fe f019      	BREQ _0x204009F
0002ff 2fa1      	MOV  R26,R17
000300 dfc7      	RCALL _lcd_putchar
000301 cff5      	RJMP _0x204009D
                 _0x204009F:
                 _0x2160003:
000302 8118      	LDD  R17,Y+0
                 _0x2160004:
000303 9623      	ADIW R28,3
000304 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _glcd_clipx:
                 ; .FSTART _glcd_clipx
000305 940e 0357 	CALL SUBOPT_0x3
000307 f01c      	BRLT _0x2060003
000308 e0e0      	LDI  R30,LOW(0)
000309 e0f0      	LDI  R31,HIGH(0)
00030a c029      	RJMP _0x2160002
                 _0x2060003:
00030b 81a8      	LD   R26,Y
00030c 81b9      	LDD  R27,Y+1
00030d 38a0      	CPI  R26,LOW(0x80)
00030e e0e0      	LDI  R30,HIGH(0x80)
00030f 07be      	CPC  R27,R30
000310 f01c      	BRLT _0x2060004
000311 e7ef      	LDI  R30,LOW(127)
000312 e0f0      	LDI  R31,HIGH(127)
000313 c020      	RJMP _0x2160002
                 _0x2060004:
000314 81e8      	LD   R30,Y
000315 81f9      	LDD  R31,Y+1
000316 c01d      	RJMP _0x2160002
                 ; .FEND
                 _glcd_clipy:
                 ; .FSTART _glcd_clipy
000317 940e 0357 	CALL SUBOPT_0x3
000319 f01c      	BRLT _0x2060005
00031a e0e0      	LDI  R30,LOW(0)
00031b e0f0      	LDI  R31,HIGH(0)
00031c c017      	RJMP _0x2160002
                 _0x2060005:
00031d 81a8      	LD   R26,Y
00031e 81b9      	LDD  R27,Y+1
00031f 34a0      	CPI  R26,LOW(0x40)
000320 e0e0      	LDI  R30,HIGH(0x40)
000321 07be      	CPC  R27,R30
000322 f01c      	BRLT _0x2060006
000323 e3ef      	LDI  R30,LOW(63)
000324 e0f0      	LDI  R31,HIGH(63)
000325 c00e      	RJMP _0x2160002
                 _0x2060006:
000326 81e8      	LD   R30,Y
000327 81f9      	LDD  R31,Y+1
000328 c00b      	RJMP _0x2160002
                 ; .FEND
                 _glcd_moveto:
                 ; .FSTART _glcd_moveto
000329 93aa      	ST   -Y,R26
00032a 81a9      	LDD  R26,Y+1
00032b 27bb      	CLR  R27
00032c dfd8      	RCALL _glcd_clipx
                +
00032d 93e0 02b6+STS _glcd_state + ( 2 ) , R30
                 	__PUTB1MN _glcd_state,2
00032f 81a8      	LD   R26,Y
000330 27bb      	CLR  R27
000331 dfe5      	RCALL _glcd_clipy
                +
000332 93e0 02b7+STS _glcd_state + ( 3 ) , R30
                 	__PUTB1MN _glcd_state,3
                 _0x2160002:
000334 9622      	ADIW R28,2
000335 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _memset:
                 ; .FSTART _memset
000336 93ba      	ST   -Y,R27
000337 93aa      	ST   -Y,R26
000338 81b9          ldd  r27,y+1
000339 81a8          ld   r26,y
00033a 9610          adiw r26,0
00033b f031          breq memset1
00033c 81fc          ldd  r31,y+4
00033d 81eb          ldd  r30,y+3
00033e 816a          ldd  r22,y+2
                 memset0:
00033f 9361          st   z+,r22
000340 9711          sbiw r26,1
000341 f7e9          brne memset0
                 memset1:
000342 81eb          ldd  r30,y+3
000343 81fc          ldd  r31,y+4
                 _0x2160001:
000344 9625      	ADIW R28,5
000345 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 ___ds1820_scratch_pad:
000263           	.BYTE 0x9
                 _ds1820_rom_codes:
00026c           	.BYTE 0x48
                 _glcd_state:
0002b4           	.BYTE 0x1D
                 _rx_buffer:
0002d1           	.BYTE 0x18
                 _st7920_graphics_on_G102:
0002e9           	.BYTE 0x1
                 _st7920_bits8_15_G102:
0002ea           	.BYTE 0x1
                 _xt_G102:
0002eb           	.BYTE 0x1
                 _yt_G102:
0002ec           	.BYTE 0x1
                 __seed_G10A:
0002ed           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000346 940e 0129 	CALL _st7920_delay_G102
000348 9ad8      	SBI  0x1B,0
000349 940c 0129 	JMP  _st7920_delay_G102
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
00034b 91e0 02e9 	LDS  R30,_st7920_graphics_on_G102
00034d 62e0      	ORI  R30,0x20
00034e 2fae      	MOV  R26,R30
00034f 940c 0180 	JMP  _st7920_wrcmd
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000351 91e0 02e9 	LDS  R30,_st7920_graphics_on_G102
000353 62e4      	ORI  R30,LOW(0x24)
000354 2fae      	MOV  R26,R30
000355 940c 0180 	JMP  _st7920_wrcmd
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
000357 93ba      	ST   -Y,R27
000358 93aa      	ST   -Y,R26
000359 81a8      	LD   R26,Y
00035a 81b9      	LDD  R27,Y+1
00035b 940e 047f 	CALL __CPW02
00035d 9508      	RET
                 
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x15 ;PORTC
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
00035e 98a8      	cbi  __i2c_port,__scl_bit
00035f 98a9      	cbi  __i2c_port,__sda_bit
000360 9aa0      	sbi  __i2c_dir,__scl_bit
000361 98a1      	cbi  __i2c_dir,__sda_bit
000362 c015      	rjmp __i2c_delay2
                 _i2c_start:
000363 98a1      	cbi  __i2c_dir,__sda_bit
000364 98a0      	cbi  __i2c_dir,__scl_bit
000365 27ee      	clr  r30
000366 0000      	nop
000367 9b99      	sbis __i2c_pin,__sda_bit
000368 9508      	ret
000369 9b98      	sbis __i2c_pin,__scl_bit
00036a 9508      	ret
00036b d004      	rcall __i2c_delay1
00036c 9aa1      	sbi  __i2c_dir,__sda_bit
00036d d002      	rcall __i2c_delay1
00036e 9aa0      	sbi  __i2c_dir,__scl_bit
00036f e0e1      	ldi  r30,1
                 __i2c_delay1:
000370 e162      	ldi  r22,18
000371 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000372 9aa1      	sbi  __i2c_dir,__sda_bit
000373 9aa0      	sbi  __i2c_dir,__scl_bit
000374 d003      	rcall __i2c_delay2
000375 98a0      	cbi  __i2c_dir,__scl_bit
000376 dff9      	rcall __i2c_delay1
000377 98a1      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000378 e265      	ldi  r22,37
                 __i2c_delay2l:
000379 956a      	dec  r22
00037a f7f1      	brne __i2c_delay2l
00037b 9508      	ret
                 _i2c_read:
00037c e078      	ldi  r23,8
                 __i2c_read0:
00037d 98a0      	cbi  __i2c_dir,__scl_bit
00037e dff1      	rcall __i2c_delay1
                 __i2c_read3:
00037f 9b98      	sbis __i2c_pin,__scl_bit
000380 cffe      	rjmp __i2c_read3
000381 dfee      	rcall __i2c_delay1
000382 9488      	clc
000383 9999      	sbic __i2c_pin,__sda_bit
000384 9408      	sec
000385 9aa0      	sbi  __i2c_dir,__scl_bit
000386 dff1      	rcall __i2c_delay2
000387 1fee      	rol  r30
000388 957a      	dec  r23
000389 f799      	brne __i2c_read0
00038a 2f7a      	mov  r23,r26
00038b 2377      	tst  r23
00038c f411      	brne __i2c_read1
00038d 98a1      	cbi  __i2c_dir,__sda_bit
00038e c001      	rjmp __i2c_read2
                 __i2c_read1:
00038f 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000390 dfdf      	rcall __i2c_delay1
000391 98a0      	cbi  __i2c_dir,__scl_bit
000392 dfe5      	rcall __i2c_delay2
000393 9aa0      	sbi  __i2c_dir,__scl_bit
000394 dfdb      	rcall __i2c_delay1
000395 98a1      	cbi  __i2c_dir,__sda_bit
000396 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000397 e078      	ldi  r23,8
                 __i2c_write0:
000398 0faa      	lsl  r26
000399 f410      	brcc __i2c_write1
00039a 98a1      	cbi  __i2c_dir,__sda_bit
00039b c001      	rjmp __i2c_write2
                 __i2c_write1:
00039c 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00039d dfda      	rcall __i2c_delay2
00039e 98a0      	cbi  __i2c_dir,__scl_bit
00039f dfd0      	rcall __i2c_delay1
                 __i2c_write3:
0003a0 9b98      	sbis __i2c_pin,__scl_bit
0003a1 cffe      	rjmp __i2c_write3
0003a2 dfcd      	rcall __i2c_delay1
0003a3 9aa0      	sbi  __i2c_dir,__scl_bit
0003a4 957a      	dec  r23
0003a5 f791      	brne __i2c_write0
0003a6 98a1      	cbi  __i2c_dir,__sda_bit
0003a7 dfc8      	rcall __i2c_delay1
0003a8 98a0      	cbi  __i2c_dir,__scl_bit
0003a9 dfce      	rcall __i2c_delay2
0003aa e0e1      	ldi  r30,1
0003ab 9999      	sbic __i2c_pin,__sda_bit
0003ac 27ee      	clr  r30
0003ad 9aa0      	sbi  __i2c_dir,__scl_bit
0003ae cfc1      	rjmp __i2c_delay1
                 
                 _delay_ms:
0003af 9610      	adiw r26,0
0003b0 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003b1 ec8d     +LDI R24 , LOW ( 0xACD )
0003b2 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
0003b3 9701     +SBIW R24 , 1
0003b4 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
0003b5 95a8      	wdr
0003b6 9711      	sbiw r26,1
0003b7 f7c9      	brne __delay_ms0
                 __delay_ms1:
0003b8 9508      	ret
                 
                 	.equ __w1_port=0x18
                 	.equ __w1_bit=0x00
                 
                 _w1_init:
0003b9 27ee      	clr  r30
0003ba 98c0      	cbi  __w1_port,__w1_bit
0003bb 9ab8      	sbi  __w1_port-1,__w1_bit
                +
0003bc e28f     +LDI R24 , LOW ( 0x52F )
0003bd e095     +LDI R25 , HIGH ( 0x52F )
                +__DELAY_USW_LOOP :
0003be 9701     +SBIW R24 , 1
0003bf f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x52F
0003c0 98b8      	cbi  __w1_port-1,__w1_bit
                +
0003c1 e384     +LDI R24 , LOW ( 0x34 )
                +__DELAY_USB_LOOP :
0003c2 958a     +DEC R24
0003c3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x34
0003c4 9bb0      	sbis __w1_port-2,__w1_bit
0003c5 9508      	ret
                +
0003c6 ed82     +LDI R24 , LOW ( 0xD2 )
0003c7 e090     +LDI R25 , HIGH ( 0xD2 )
                +__DELAY_USW_LOOP :
0003c8 9701     +SBIW R24 , 1
0003c9 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xD2
0003ca 9bb0      	sbis __w1_port-2,__w1_bit
0003cb e0e1      	ldi  r30,1
                +
0003cc e386     +LDI R24 , LOW ( 0x436 )
0003cd e094     +LDI R25 , HIGH ( 0x436 )
                +__DELAY_USW_LOOP :
0003ce 9701     +SBIW R24 , 1
0003cf f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x436
0003d0 9508      	ret
                 
                 __w1_read_bit:
0003d1 9ab8      	sbi  __w1_port-1,__w1_bit
                +
0003d2 e087     +LDI R24 , LOW ( 0x7 )
                +__DELAY_USB_LOOP :
0003d3 958a     +DEC R24
0003d4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x7
0003d5 98b8      	cbi  __w1_port-1,__w1_bit
                +
0003d6 e289     +LDI R24 , LOW ( 0x29 )
                +__DELAY_USB_LOOP :
0003d7 958a     +DEC R24
0003d8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x29
0003d9 9488      	clc
0003da 99b0      	sbic __w1_port-2,__w1_bit
0003db 9408      	sec
0003dc 95e7      	ror  r30
                +
0003dd ed8d     +LDI R24 , LOW ( 0xDD )
0003de e090     +LDI R25 , HIGH ( 0xDD )
                +__DELAY_USW_LOOP :
0003df 9701     +SBIW R24 , 1
0003e0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xDD
0003e1 9508      	ret
                 
                 __w1_write_bit:
0003e2 94e8      	clt
0003e3 9ab8      	sbi  __w1_port-1,__w1_bit
                +
0003e4 e087     +LDI R24 , LOW ( 0x7 )
                +__DELAY_USB_LOOP :
0003e5 958a     +DEC R24
0003e6 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x7
0003e7 fd70      	sbrc r23,0
0003e8 98b8      	cbi  __w1_port-1,__w1_bit
                +
0003e9 e380     +LDI R24 , LOW ( 0x30 )
                +__DELAY_USB_LOOP :
0003ea 958a     +DEC R24
0003eb f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x30
0003ec 99b0      	sbic __w1_port-2,__w1_bit
0003ed c003      	rjmp __w1_write_bit0
0003ee ff70      	sbrs r23,0
0003ef c003      	rjmp __w1_write_bit1
0003f0 9508      	ret
                 __w1_write_bit0:
0003f1 ff70      	sbrs r23,0
0003f2 9508      	ret
                 __w1_write_bit1:
                +
0003f3 ec8f     +LDI R24 , LOW ( 0xCF )
0003f4 e090     +LDI R25 , HIGH ( 0xCF )
                +__DELAY_USW_LOOP :
0003f5 9701     +SBIW R24 , 1
0003f6 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xCF
0003f7 98b8      	cbi  __w1_port-1,__w1_bit
                +
0003f8 e182     +LDI R24 , LOW ( 0x12 )
                +__DELAY_USB_LOOP :
0003f9 958a     +DEC R24
0003fa f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x12
0003fb 9468      	set
0003fc 9508      	ret
                 
                 _w1_write:
0003fd 2f7a      	mov  r23,r26
0003fe e068      	ldi  r22,8
0003ff 27ee      	clr  r30
                 __w1_write0:
000400 dfe1      	rcall __w1_write_bit
000401 f426      	brtc __w1_write1
000402 9577      	ror  r23
000403 956a      	dec  r22
000404 f7d9      	brne __w1_write0
000405 95e3      	inc  r30
                 __w1_write1:
000406 9508      	ret
                 
                 _w1_search:
000407 934f      	push r20
000408 935f      	push r21
000409 2411      	clr  r1
00040a 2744      	clr  r20
                 __w1_search0:
00040b 2c01      	mov  r0,r1
00040c 2411      	clr  r1
00040d dfab      	rcall _w1_init
00040e 23ee      	tst  r30
00040f f101      	breq __w1_search7
000410 93af      	push r26
000411 81a8      	ld   r26,y
000412 dfea      	rcall _w1_write
000413 91af      	pop  r26
000414 e051      	ldi  r21,1
                 __w1_search1:
000415 1550      	cp   r21,r0
000416 f498      	brsh __w1_search6
000417 dfb9      	rcall __w1_read_bit
000418 fde7      	sbrc r30,7
000419 c008      	rjmp __w1_search2
00041a dfb6      	rcall __w1_read_bit
00041b fde7      	sbrc r30,7
00041c c006      	rjmp __w1_search3
00041d d03f      	rcall __sel_bit
00041e 2389      	and  r24,r25
00041f f419      	brne __w1_search3
000420 2e15      	mov  r1,r21
000421 c001      	rjmp __w1_search3
                 __w1_search2:
000422 dfae      	rcall __w1_read_bit
                 __w1_search3:
000423 d039      	rcall __sel_bit
000424 2389      	and  r24,r25
000425 e070      	ldi  r23,0
000426 f009      	breq __w1_search5
                 __w1_search4:
000427 e071      	ldi  r23,1
                 __w1_search5:
000428 dfb9      	rcall __w1_write_bit
000429 c01e      	rjmp __w1_search13
                 __w1_search6:
00042a dfa6      	rcall __w1_read_bit
00042b ffe7      	sbrs r30,7
00042c c00b      	rjmp __w1_search9
00042d dfa3      	rcall __w1_read_bit
00042e ffe7      	sbrs r30,7
00042f c005      	rjmp __w1_search8
                 __w1_search7:
000430 2fe4      	mov  r30,r20
000431 915f      	pop  r21
000432 914f      	pop  r20
000433 9621      	adiw r28,1
000434 9508      	ret
                 __w1_search8:
000435 9468      	set
000436 d037      	rcall __set_bit
000437 cfef      	rjmp __w1_search4
                 __w1_search9:
000438 df98      	rcall __w1_read_bit
000439 ffe7      	sbrs r30,7
00043a c001      	rjmp __w1_search10
00043b c003      	rjmp __w1_search11
                 __w1_search10:
00043c 1550      	cp   r21,r0
00043d f031      	breq __w1_search12
00043e 2e15      	mov  r1,r21
                 __w1_search11:
00043f 94e8      	clt
000440 d02d      	rcall __set_bit
000441 2777      	clr  r23
000442 df9f      	rcall __w1_write_bit
000443 c004      	rjmp __w1_search13
                 __w1_search12:
000444 9468      	set
000445 d028      	rcall __set_bit
000446 e071      	ldi  r23,1
000447 df9a      	rcall __w1_write_bit
                 __w1_search13:
000448 9553      	inc  r21
000449 3451      	cpi  r21,65
00044a f254      	brlt __w1_search1
00044b df85      	rcall __w1_read_bit
00044c 1fee      	rol  r30
00044d 1fee      	rol  r30
00044e 70e1      	andi r30,1
00044f 9618      	adiw r26,8
000450 93ec      	st   x,r30
000451 9718      	sbiw r26,8
000452 9543      	inc  r20
000453 2011      	tst  r1
000454 f2d9      	breq __w1_search7
000455 e059      	ldi  r21,9
                 __w1_search14:
000456 91ec      	ld   r30,x
000457 9619      	adiw r26,9
000458 93ec      	st   x,r30
000459 9718      	sbiw r26,8
00045a 955a      	dec  r21
00045b f7d1      	brne __w1_search14
00045c cfae      	rjmp __w1_search0
                 
                 __sel_bit:
00045d 2fe5      	mov  r30,r21
00045e 95ea      	dec  r30
00045f 2f6e      	mov  r22,r30
000460 95e6      	lsr  r30
000461 95e6      	lsr  r30
000462 95e6      	lsr  r30
000463 27ff      	clr  r31
000464 0fea      	add  r30,r26
000465 1ffb      	adc  r31,r27
000466 8180      	ld   r24,z
000467 e091      	ldi  r25,1
000468 7067      	andi r22,7
                 __sel_bit0:
000469 f019      	breq __sel_bit1
00046a 0f99      	lsl  r25
00046b 956a      	dec  r22
00046c cffc      	rjmp __sel_bit0
                 __sel_bit1:
00046d 9508      	ret
                 
                 __set_bit:
00046e dfee      	rcall __sel_bit
00046f f01e      	brts __set_bit2
000470 9590      	com  r25
000471 2389      	and  r24,r25
000472 c001      	rjmp __set_bit3
                 __set_bit2:
000473 2b89      	or   r24,r25
                 __set_bit3:
000474 8380      	st   z,r24
000475 9508      	ret
                 
                 __NEB12:
000476 17ea      	CP   R30,R26
000477 e0e1      	LDI  R30,1
000478 f409      	BRNE __NEB12T
000479 27ee      	CLR  R30
                 __NEB12T:
00047a 9508      	RET
                 
                 __GETW1P:
00047b 91ed      	LD   R30,X+
00047c 91fc      	LD   R31,X
00047d 9711      	SBIW R26,1
00047e 9508      	RET
                 
                 __CPW02:
00047f 2400      	CLR  R0
000480 160a      	CP   R0,R26
000481 060b      	CPC  R0,R27
000482 9508      	RET
                 
                 __SAVELOCR4:
000483 933a      	ST   -Y,R19
                 __SAVELOCR3:
000484 932a      	ST   -Y,R18
                 __SAVELOCR2:
000485 931a      	ST   -Y,R17
000486 930a      	ST   -Y,R16
000487 9508      	RET
                 
                 __LOADLOCR4:
000488 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000489 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00048a 8119      	LDD  R17,Y+1
00048b 8108      	LD   R16,Y
00048c 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32A register use summary:
r0 :  10 r1 :   7 r2 :   1 r3 :   0 r4 :   4 r5 :   1 r6 :   3 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  14 r17:  31 r18:   2 r19:   5 r20:   5 r21:  12 r22:  12 r23:  15 
r24:  47 r25:  17 r26: 124 r27:  31 r28:   9 r29:   1 r30: 312 r31:  33 
x  :   9 y  : 135 z  :  14 
Registers used: 25 out of 35 (71.4%)

ATmega32A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :  12 and   :   3 andi  :  18 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  19 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   5 brmi  :   0 brne  :  35 brpl  :   0 brsh  :   3 brtc  :   1 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  38 
cbi   :  33 cbr   :   0 clc   :   2 clh   :   0 cli   :   1 cln   :   0 
clr   :  17 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   1 
cp    :   6 cpc   :   3 cpi   :  22 cpse  :   0 dec   :  17 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  13 inc   :   5 jmp   :  27 ld    :  34 ldd   :  44 ldi   : 150 
lds   :   9 lpm   :  13 lsl   :   2 lsr   :   5 mov   :  34 movw  :   4 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   4 or    :   7 
ori   :   9 out   :  51 pop   :   3 push  :   3 rcall :  76 ret   :  29 
reti  :   1 rjmp  :  48 rol   :   3 ror   :   2 sbc   :   0 sbci  :   4 
sbi   :  29 sbic  :   4 sbis  :   6 sbiw  :  18 sbr   :   0 sbrc  :   3 
sbrs  :   5 sec   :   2 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   4 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  55 std   :  15 sts   :  31 sub   :   0 subi  :  10 swap  :   3 
tst   :   3 wdr   :   1 
Instructions used: 66 out of 116 (56.9%)

ATmega32A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00091a   2244     86   2330   32768   7.1%
[.dseg] 0x000060 0x0002f1      0    145    145    2048   7.1%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 8 warnings
