// Seed: 2455848418
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3
);
  assign #(0) id_2 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13
);
  tri  id_15 = id_8 <= 1'd0;
  wire id_16;
  genvar id_17;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_2,
      id_12
  );
  assign id_0  = 1;
  assign id_15 = 1'b0;
endmodule
