set_property SRC_FILE_INFO {cfile:d:/GitHub_FPGA/AD7606/Parallel/Read_AD7606_Parallel_XC7A15T/Read_AD7606_Parallel_XC7A15T.gen/sources_1/bd/Module_top/ip/Module_top_clk_wiz_0_0/Module_top_clk_wiz_0_0.xdc rfile:../../../Read_AD7606_Parallel_XC7A15T.gen/sources_1/bd/Module_top/ip/Module_top_clk_wiz_0_0/Module_top_clk_wiz_0_0.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.200
