// Seed: 1761188959
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1 * 1;
  assign id_4 = id_2;
  logic id_4 = id_4;
  logic id_5;
  assign id_4 = id_2;
endmodule
