<!DOCTYPE html>
<html lang="en">

<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<link rel="stylesheet" type="text/css" href="table.css">
</head>

<body>

<h1>Metrics Overview</h1>
<pre>
Number of designs that failed parsing: 1
    asap7 register_file_latch base
</pre>
<pre>
Number of designs failing metrics checks: 0
</pre>
<pre>
Number of designs with more improvements: 0
</pre>
<pre>
Number of designs with more degradations: 0
</pre>
<pre>
Number of designs with same number of degradations and improvements: 0
</pre>
<pre>
Number of designs with no change: 1
    asap7 register_file_latch base
</pre>

<table class="summary-table">
  <tr>
    <th>Summary</th>
    <th>asap7 register_file_latch base</th>
    <th>Total</th>
  </tr>
  <tr>
    <td bgcolor="brown">Parsing Errors</td>
    <td title="Parsing Errors">4</td>
    <td>4</td>
  </tr>
  <tr>
    <td bgcolor="red">Failed Metrics</td>
    <td title="Failed Metrics">0</td>
    <td>0</td>
  </tr>
  <tr>
    <td bgcolor="orange">Degradation</td>
    <td title="Degradation">0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>No Change</td>
    <td title="No Change">0</td>
    <td>0</td>
  </tr>
  <tr>
    <td bgcolor="green">Improvement</td>
    <td title="Improvement">0</td>
    <td>0</td>
  </tr>
</table>

<h1>Metrics Comparison Per Design</h1>
<table class="main-table">
  <tr>
    <th>Metric</th>
    <th colspan="3">asap7 register_file_latch base</th>
  </tr>
  <tr>
    <td>Name</td>
    <td>Gold</td>
    <td>Current</td>
    <td>Diff (%)</td>
  </tr>
</table>

<h1>Flow Finish State and Log Summary</h1>
<pre>
      [WARNING STA-0337] port 'clk' not found.
      [WARNING STA-0337] port 'clk' not found.
      [WARNING STA-0337] port 'clk' not found.
      [WARNING STA-0337] port 'clk' not found.
      [WARNING STA-0337] port 'clk' not found.
      [WARNING PDN-1024] -verbose has been deprecated.
      [WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
      [WARNING CTS-0083] No clock nets have been found.
      [WARNING CTS-0082] No valid clock nets in the design.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING ANT-0011] -report_violating_nets is deprecated.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING DRT-0140] SpacingRange unsupported.
      [WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
      [WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
      [WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
      [WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
      [WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
      [WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
      [WARNING STA-0357] virtual clock clk can not be propagated.
      [WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
      [WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
      [WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
      [WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 25.920 or core height of 25.650. Changing bump location to the center of the die at (15.012, 14.985).
      [WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
      [WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
      [WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
      [WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
      [WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 25.920 or core height of 25.650. Changing bump location to the center of the die at (15.012, 14.985).
      [WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
  Generated report file: reports/asap7/register_file_latch/base/report.log


</pre>
</body>
</html>
