-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    conv1_input_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    conv1_input_TVALID : IN STD_LOGIC;
    conv1_input_TREADY : OUT STD_LOGIC;
    layer17_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    layer17_out_full_n : IN STD_LOGIC;
    layer17_out_write : OUT STD_LOGIC );
end;


architecture behav of myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_idle : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_ready : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_write : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_conv1_input_TREADY : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_idle : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_ready : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_write : STD_LOGIC;
    signal grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal regslice_both_conv1_input_U_apdone_blk : STD_LOGIC;
    signal conv1_input_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal conv1_input_TVALID_int_regslice : STD_LOGIC;
    signal conv1_input_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_conv1_input_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer17_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_full_n : IN STD_LOGIC;
        layer17_out_write : OUT STD_LOGIC;
        conv1_input_TVALID : IN STD_LOGIC;
        conv1_input_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        conv1_input_TREADY : OUT STD_LOGIC );
    end component;


    component myproject_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer17_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_full_n : IN STD_LOGIC;
        layer17_out_write : OUT STD_LOGIC );
    end component;


    component myproject_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26 : component myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start,
        ap_done => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done,
        ap_idle => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_idle,
        ap_ready => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_ready,
        layer17_out_din => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_din,
        layer17_out_num_data_valid => ap_const_lv12_0,
        layer17_out_fifo_cap => ap_const_lv12_0,
        layer17_out_full_n => layer17_out_full_n,
        layer17_out_write => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_write,
        conv1_input_TVALID => conv1_input_TVALID_int_regslice,
        conv1_input_TDATA => conv1_input_TDATA_int_regslice,
        conv1_input_TREADY => grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_conv1_input_TREADY);

    grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34 : component myproject_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start,
        ap_done => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done,
        ap_idle => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_idle,
        ap_ready => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_ready,
        layer17_out_din => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_din,
        layer17_out_num_data_valid => ap_const_lv12_0,
        layer17_out_fifo_cap => ap_const_lv12_0,
        layer17_out_full_n => layer17_out_full_n,
        layer17_out_write => grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_write);

    regslice_both_conv1_input_U : component myproject_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => conv1_input_TDATA,
        vld_in => conv1_input_TVALID,
        ack_in => regslice_both_conv1_input_U_ack_in,
        data_out => conv1_input_TDATA_int_regslice,
        vld_out => conv1_input_TVALID_int_regslice,
        ack_out => conv1_input_TREADY_int_regslice,
        apdone_blk => regslice_both_conv1_input_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_ready = ap_const_logic_1)) then 
                    grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_ready = ap_const_logic_1)) then 
                    grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done, grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done)
    begin
        if ((grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done)
    begin
        if ((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    conv1_input_TREADY <= regslice_both_conv1_input_U_ack_in;

    conv1_input_TREADY_int_regslice_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_conv1_input_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv1_input_TREADY_int_regslice <= grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_conv1_input_TREADY;
        else 
            conv1_input_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start <= grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg;
    grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start <= grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer17_out_din_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_din, grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_din, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            layer17_out_din <= grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer17_out_din <= grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_din;
        else 
            layer17_out_din <= grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_din;
        end if; 
    end process;


    layer17_out_write_assign_proc : process(grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_write, grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_write, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            layer17_out_write <= grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_layer17_out_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer17_out_write <= grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_layer17_out_write;
        else 
            layer17_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
