Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Apr 18 09:27:20 2023
| Host         : pc3401b running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dmx_leds_timing_summary_routed.rpt -pb dmx_leds_timing_summary_routed.pb -rpx dmx_leds_timing_summary_routed.rpx -warn_on_violation
| Design       : dmx_leds
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                  108        0.143        0.000                      0                  108        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.248        0.000                      0                  108        0.143        0.000                      0                  108        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.311ns (48.148%)  route 2.489ns (51.852%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634     5.155    chenillard/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 f  chenillard/ctr_tempo_reg[16]/Q
                         net (fo=2, routed)           0.811     6.485    chenillard/ctr_tempo_reg[16]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     6.609 r  chenillard/ctr_L[1]_i_7/O
                         net (fo=3, routed)           0.820     7.429    chenillard/ctr_L[1]_i_7_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.410    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.534    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.047 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.398 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  chenillard/ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    chenillard/ctr_tempo_reg[20]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.955 r  chenillard/ctr_tempo_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.955    chenillard/ctr_tempo_reg[24]_i_1_n_6
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.515    14.856    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[25]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.109    15.203    chenillard/ctr_tempo_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.227ns (47.224%)  route 2.489ns (52.776%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634     5.155    chenillard/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 f  chenillard/ctr_tempo_reg[16]/Q
                         net (fo=2, routed)           0.811     6.485    chenillard/ctr_tempo_reg[16]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     6.609 r  chenillard/ctr_L[1]_i_7/O
                         net (fo=3, routed)           0.820     7.429    chenillard/ctr_L[1]_i_7_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.410    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.534    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.047 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.398 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  chenillard/ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    chenillard/ctr_tempo_reg[20]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.871 r  chenillard/ctr_tempo_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.871    chenillard/ctr_tempo_reg[24]_i_1_n_5
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.515    14.856    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.109    15.203    chenillard/ctr_tempo_reg[26]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 2.207ns (46.999%)  route 2.489ns (53.001%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634     5.155    chenillard/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 f  chenillard/ctr_tempo_reg[16]/Q
                         net (fo=2, routed)           0.811     6.485    chenillard/ctr_tempo_reg[16]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     6.609 r  chenillard/ctr_L[1]_i_7/O
                         net (fo=3, routed)           0.820     7.429    chenillard/ctr_L[1]_i_7_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.410    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.534    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.047 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.398 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  chenillard/ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    chenillard/ctr_tempo_reg[20]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  chenillard/ctr_tempo_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.851    chenillard/ctr_tempo_reg[24]_i_1_n_7
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.515    14.856    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[24]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.109    15.203    chenillard/ctr_tempo_reg[24]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.194ns (46.715%)  route 2.503ns (53.285%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.528    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.851 r  chenillard/ctr_tempo_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.851    chenillard/ctr_tempo_reg[20]_i_1_n_6
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[21]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.186ns (46.625%)  route 2.503ns (53.375%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.528    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.843 r  chenillard/ctr_tempo_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.843    chenillard/ctr_tempo_reg[20]_i_1_n_4
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[23]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[23]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 2.110ns (45.745%)  route 2.503ns (54.255%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.528    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.767 r  chenillard/ctr_tempo_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.767    chenillard/ctr_tempo_reg[20]_i_1_n_5
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[22]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[22]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.090ns (45.509%)  route 2.503ns (54.491%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  chenillard/ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.528    chenillard/ctr_tempo_reg[16]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.747 r  chenillard/ctr_tempo_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.747    chenillard/ctr_tempo_reg[20]_i_1_n_7
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  chenillard/ctr_tempo_reg[20]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[20]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.077ns (45.354%)  route 2.503ns (54.646%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.734 r  chenillard/ctr_tempo_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.734    chenillard/ctr_tempo_reg[16]_i_1_n_6
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[17]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 chenillard/ctr_tempo_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chenillard/ctr_tempo_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.069ns (45.258%)  route 2.503ns (54.742%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.154    chenillard/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  chenillard/ctr_tempo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.672 f  chenillard/ctr_tempo_reg[26]/Q
                         net (fo=33, routed)          1.084     6.757    chenillard/ctr_tempo_reg[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.881 r  chenillard/ctr_L[1]_i_8/O
                         net (fo=3, routed)           0.561     7.441    chenillard/ctr_L[1]_i_8_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.565 f  chenillard/ctr_L[1]_i_2/O
                         net (fo=30, routed)          0.858     8.423    chenillard/ctr_L[1]_i_2_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.124     8.547 r  chenillard/ctr_tempo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.547    chenillard/ctr_tempo[0]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.060 r  chenillard/ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    chenillard/ctr_tempo_reg[0]_i_1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  chenillard/ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    chenillard/ctr_tempo_reg[4]_i_1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  chenillard/ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.294    chenillard/ctr_tempo_reg[8]_i_1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  chenillard/ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    chenillard/ctr_tempo_reg[12]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.726 r  chenillard/ctr_tempo_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.726    chenillard/ctr_tempo_reg[16]_i_1_n_4
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    chenillard/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  chenillard/ctr_tempo_reg[19]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.109    15.204    chenillard/ctr_tempo_reg[19]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.058ns (24.923%)  route 3.187ns (75.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  ctr_tempo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  ctr_tempo_reg[11]/Q
                         net (fo=3, routed)           0.679     6.294    ctr_tempo_reg[11]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.152     6.446 r  FSM_onehot_current_state[6]_i_6/O
                         net (fo=1, routed)           0.941     7.387    FSM_onehot_current_state[6]_i_6_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.326     7.713 r  FSM_onehot_current_state[6]_i_2/O
                         net (fo=16, routed)          0.961     8.674    uart_tx/FSM_onehot_current_state_reg[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.124     8.798 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.607     9.404    uart_tx_n_1
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDCE (Setup_fdce_C_CE)      -0.169    14.930    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_tx/reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    uart_tx/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  uart_tx/reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx/reg_reg[5]/Q
                         net (fo=1, routed)           0.091     1.710    uart_tx/reg_reg_n_0_[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  uart_tx/reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    uart_tx/p_1_in[4]
    SLICE_X2Y6           FDCE                                         r  uart_tx/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    uart_tx/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  uart_tx/reg_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.121     1.612    uart_tx/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.164ns (64.229%)  route 0.091ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.091     1.733    FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.060     1.538    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_tx/tempo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tempo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.624%)  route 0.148ns (44.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.565     1.448    uart_tx/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  uart_tx/tempo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_tx/tempo_reg[0]/Q
                         net (fo=7, routed)           0.148     1.738    uart_tx/tempo_reg[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  uart_tx/tempo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart_tx/p_0_in[4]
    SLICE_X8Y7           FDCE                                         r  uart_tx/tempo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.835     1.962    uart_tx/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  uart_tx/tempo_reg[4]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.121     1.585    uart_tx/tempo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.060%)  route 0.186ns (49.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  FSM_onehot_current_state_reg[6]/Q
                         net (fo=13, routed)          0.186     1.805    uart_tx/Q[6]
    SLICE_X2Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  uart_tx/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    uart_tx_n_3
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120     1.611    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx/tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tempo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.692%)  route 0.167ns (47.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    uart_tx/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  uart_tx/tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_tx/tempo_reg[7]/Q
                         net (fo=5, routed)           0.167     1.784    uart_tx/tempo_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  uart_tx/tempo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart_tx/p_0_in[7]
    SLICE_X7Y6           FDCE                                         r  uart_tx/tempo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.991    uart_tx/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  uart_tx/tempo_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.092     1.568    uart_tx/tempo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 srt_ctr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            srt_ctr_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.757%)  route 0.215ns (53.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  srt_ctr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  srt_ctr_addr_reg[0]/Q
                         net (fo=9, routed)           0.215     1.834    srt_ctr_addr_reg[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.048     1.882 r  srt_ctr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    plusOp[2]
    SLICE_X4Y5           FDCE                                         r  srt_ctr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  srt_ctr_addr_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.107     1.620    srt_ctr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 srt_ctr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            srt_ctr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.728%)  route 0.186ns (50.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  srt_ctr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  srt_ctr_addr_reg[1]/Q
                         net (fo=8, routed)           0.186     1.803    srt_ctr_addr_reg[1]
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.043     1.846 r  srt_ctr_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    srt_ctr_addr[4]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  srt_ctr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  srt_ctr_addr_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.107     1.583    srt_ctr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx/tempo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tempo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.565     1.448    uart_tx/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  uart_tx/tempo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 f  uart_tx/tempo_reg[0]/Q
                         net (fo=7, routed)           0.168     1.757    uart_tx/tempo_reg[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  uart_tx/tempo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_tx/p_0_in[0]
    SLICE_X9Y8           FDCE                                         r  uart_tx/tempo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.835     1.962    uart_tx/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  uart_tx/tempo_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091     1.539    uart_tx/tempo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 srt_ctr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            srt_ctr_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  srt_ctr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  srt_ctr_addr_reg[0]/Q
                         net (fo=9, routed)           0.168     1.787    srt_ctr_addr_reg[0]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  srt_ctr_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    plusOp[0]
    SLICE_X1Y5           FDCE                                         r  srt_ctr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  srt_ctr_addr_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.091     1.569    srt_ctr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    uart_tx/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  uart_tx/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_tx/ctr_reg[1]/Q
                         net (fo=3, routed)           0.168     1.785    uart_tx/ctr[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  uart_tx/ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart_tx/ctr[1]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  uart_tx/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.991    uart_tx/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  uart_tx/ctr_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.091     1.567    uart_tx/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     ctr_tempo_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     ctr_tempo_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 4.207ns (37.036%)  route 7.152ns (62.964%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          0.535     6.150    uart_tx/Q[5]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  uart_tx/tx_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.055     7.328    uart_tx/tx_OBUF_inst_i_2_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.452 r  uart_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.563    13.016    tx_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    16.519 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.519    tx
    A15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.099ns (68.991%)  route 1.842ns (31.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           1.842     7.421    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.100 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    11.100    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.388ns (77.486%)  route 0.403ns (22.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_fdpe_C_Q)         0.128     1.606 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.403     2.009    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.260     3.269 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.269    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.390ns (39.612%)  route 2.119ns (60.388%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    uart_tx/clk_IBUF_BUFG
    SLICE_X5Y7           FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.253     1.869    uart_tx/tx_uart
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  uart_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     3.780    tx_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.985 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.985    tx
    A15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.826ns (35.402%)  route 3.331ns (64.598%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.607     5.157    uart_tx_n_1
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.826ns (35.402%)  route 3.331ns (64.598%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.607     5.157    uart_tx_n_1
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.826ns (35.402%)  route 3.331ns (64.598%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.607     5.157    uart_tx_n_1
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.826ns (35.402%)  route 3.331ns (64.598%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.607     5.157    uart_tx_n_1
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 1.826ns (38.514%)  route 2.915ns (61.486%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.190     4.740    uart_tx_n_1
    SLICE_X3Y4           FDPE                                         r  FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 1.826ns (38.514%)  route 2.915ns (61.486%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.190     4.740    uart_tx_n_1
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            FSM_onehot_current_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 1.826ns (38.514%)  route 2.915ns (61.486%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.918    btnu_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  FSM_onehot_current_state[6]_i_12/O
                         net (fo=1, routed)           1.099     4.141    uart_tx/FSM_onehot_current_state_reg[0]_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.265 r  uart_tx/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.162     4.427    uart_tx/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.551 r  uart_tx/FSM_onehot_current_state[6]_i_1/O
                         net (fo=7, routed)           0.190     4.740    uart_tx_n_1
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 1.441ns (35.636%)  route 2.603ns (64.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          2.603     4.045    uart_tx/btnc_IBUF
    SLICE_X8Y7           FDCE                                         f  uart_tx/tempo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.449     4.790    uart_tx/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  uart_tx/tempo_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 1.441ns (35.636%)  route 2.603ns (64.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          2.603     4.045    uart_tx/btnc_IBUF
    SLICE_X8Y7           FDCE                                         f  uart_tx/tempo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.449     4.790    uart_tx/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  uart_tx/tempo_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 1.441ns (35.636%)  route 2.603ns (64.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          2.603     4.045    uart_tx/btnc_IBUF
    SLICE_X8Y7           FDCE                                         f  uart_tx/tempo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.449     4.790    uart_tx/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  uart_tx/tempo_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            srt_ctr_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.982%)  route 0.539ns (72.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.539     0.749    btnc_IBUF
    SLICE_X1Y5           FDCE                                         f  srt_ctr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  srt_ctr_addr_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X3Y4           FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X3Y4           FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            FSM_onehot_current_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.428%)  route 0.554ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.554     0.764    btnc_IBUF
    SLICE_X3Y4           FDCE                                         f  FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.570%)  route 0.579ns (73.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.579     0.789    btnc_IBUF
    SLICE_X0Y4           FDCE                                         f  ctr_tempo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  ctr_tempo_reg[12]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.570%)  route 0.579ns (73.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=85, routed)          0.579     0.789    btnc_IBUF
    SLICE_X0Y4           FDCE                                         f  ctr_tempo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  ctr_tempo_reg[13]/C





