[**TXB0108**](https://www.ti.com/product/TXB0108)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.001.png)

[SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024

**TXB0108 8-Bit Bidirectional Voltage-Level Translator with Auto-Direction Sensing and ±15kV ESD Protection![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.002.png)**

<a name="_page0_x0.00_y124.00"></a><a name="_page0_x0.00_y121.00"></a>**1 Features 3 Description**

- 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port (VCCA ≤ VCCB)
- VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to VCCA
- Low Power Consumption, 4μA Max ICC
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

  – A Port

  - 2000V Human-Body Model (A114-B)
  - 1000V Charged-Device Model (C101)
- B Port
  - ±15kV Human-Body Model (A114-B)
  - ±8kV Human-Body Model (A114-B) (YZP Package Only)
  - 1000V Charged-Device Model (C101)

This 8-bit noninverting translator uses two separate configurable  power-supply  rails.  The  A  port  is designed  to  track  VCCA.  VCCA  accepts  any  supply voltage  from  1.2V  to  3.6V.  The  B  port  is  designed to track VCCB. VCCB accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V voltage nodes. VCCA should not exceed VCCB.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by VCCA.

This  device  is  fully  specified  for  partial-power-down applications  using  Ioff.  The  Ioff  circuitry  disables the  outputs,  preventing  damaging  current  backflow through the device when it is powered down.

<a name="_page0_x0.00_y370.90"></a>**2 Applications** To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a 

- Handset pulldown resistor; the minimum value of the resistor 
- Smartphone is determined by the current-sourcing capability of the 
- Tablet driver.
- Desktop PC

**Device Information**

|**PART NUMBER**|**PACKAGE [(1)](#_page0_x0.00_y579.28)**|**BODY SIZE (NOM)**|
| - | - | - |
|TXB0108DQS|SON (20)|2\.00mm x 4.00mm|
|TXB0108ZXY|BGA MICROSTAR JUNIOR (20)|2\.50mm x 3.00mm|
|TXB0108PW|TSSOP (20)|6\.50mm x 4.40mm|
|TXB0108RGY|VQFN (20)|4\.50mm x 3.50mm|
|TXB0108YZP|DSGBA (20)|1\.90mm x 2.40mm|
|TXB0108NME|nFBGA (20)|2\.50mm x 3.00mm|
|TXB0108RUK|WQFN (20)|3\.00mm x 3.00mm|

<a name="_page0_x0.00_y579.28"></a>(1) For all available packages, see the orderable addendum at 

the end of the datasheet.

VCCA VCCB

Processor Peripheral![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.003.png)

**Typical Application Block Diagram for TXB0108**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.004.png)

**Table of Contents**

[**1 Features**............................................................................1 ](#_page0_x0.00_y124.00)[**2 Applications**.....................................................................1 ](#_page0_x0.00_y370.90)[**3 Description**.......................................................................1 ](#_page0_x0.00_y124.00)[**4 Pin Configuration and Functions**...................................3 ](#_page2_x0.00_y75.00)[**5 Specifications**..................................................................5](#_page4_x0.00_y75.00)

1. [Absolute Maximum Ratings........................................5](#_page4_x0.00_y92.40)
1. [Handling Ratings.........................................................5](#_page4_x0.00_y362.43)
1. [Recommended Operating Conditions.........................5](#_page4_x0.00_y543.03)
1. [Thermal Information....................................................6](#_page5_x0.00_y167.38)
1. [Electrical Characteristics.............................................6](#_page5_x0.00_y363.43)
1. [Timing Requirements: VCCA = 1.2 V........................... 7](#_page6_x0.00_y265.93)
1. [Timing Requirements: VCCA = 1.5 V ± 0.1 V...............7](#_page6_x0.00_y363.90)
1. [Timing Requirements: VCCA = 1.8 V ± 0.15 V.............7](#_page6_x0.00_y471.48)

**ADVANCE** [5.9 Timing Requirements: VCCA = 2.5 V ± 0.2 V...............7](#_page6_x0.00_y579.05)

10. [Timing Requirements: VCCA = 3.3 V ± 0.3 V.............8](#_page7_x0.00_y75.00)
10. [Switching Characteristics: VCCA = 1.2 V................... 8](#_page7_x0.00_y182.58)
10. [Switching Characteristics: VCCA = 1.5 V ± 0.1 V.......8](#_page7_x0.00_y392.15)
10. [Switching Characteristics: VCCA = 1.8 V ± 0.15 V.....9](#_page8_x0.00_y75.00)
10. [Switching Characteristics: VCCA = 2.5 V ± 0.2 V.......9](#_page8_x0.00_y294.18)
10. [Switching Characteristics: VCCA = 3.3 V ± 0.3 V.......9](#_page8_x0.00_y513.35)
10. [Operating Characteristics....................................... 10](#_page9_x0.00_y75.00)

**INFORMATION** [5.17 Typical Characteristics............................................10 ](#_page9_x0.00_y317.73)[**6 Parameter Measurement Information**.......................... 11](#_page10_x0.00_y75.00)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.005.png)

[**7 Detailed Description**......................................................12](#_page11_x0.00_y75.00)

1. [Overview...................................................................12](#_page11_x0.00_y92.40)
1. [Functional Block Diagram.........................................12](#_page11_x0.00_y177.60)
1. [Feature Description...................................................13](#_page12_x0.00_y75.00)
1. [Device Functional Modes..........................................14](#_page13_x0.00_y399.00)

[**8 Application and Implementation**..................................15](#_page14_x0.00_y75.00)

1. [Application Information............................................. 15](#_page14_x0.00_y180.60)
1. [Typical Application....................................................15](#_page14_x0.00_y253.80)

[**9 Power Supply Recommendations**................................17 ](#_page16_x0.00_y75.00)[**10 Layout**...........................................................................17](#_page16_x0.00_y203.40)

1. [Layout Guidelines...................................................17](#_page16_x0.00_y220.80)
1. [Layout Example......................................................17](#_page16_x0.00_y336.00)

[**11 Device and Documentation Support**..........................18](#_page17_x0.00_y75.00)

1. [Receiving Notification of Documentation Updates..18](#_page17_x0.00_y92.40)
1. [Support Resources................................................. 18](#_page17_x0.00_y153.60)
1. [Trademarks.............................................................18](#_page17_x0.00_y232.80)
1. [Electrostatic Discharge Caution..............................18](#_page17_x0.00_y274.00)
1. [Glossary..................................................................18](#_page17_x0.00_y356.20)

[**12 Revision History**..........................................................19 ](#_page18_x0.00_y72.00)[**13 Mechanical, Packaging, and Orderable**](#_page18_x0.00_y558.90)** 

[**Information**....................................................................19 ](#_page18_x0.00_y558.90)[13.1 Package Addendum................................................20](#_page19_x0.00_y75.00)


![ref1] **[**TXB0108** ](https://www.ti.com/product/TXB0108)![ref2][**www.ti.com**](https://www.ti.com)** [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

<a name="_page2_x0.00_y75.00"></a><a name="_page2_x0.00_y72.00"></a>**4 Pin Configuration and Functions**

RGY/RUK![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.009.jpeg)

1. For the RGY/RUK package, the exposed center thermal pad must be connected to ground.
1. Pullup resistors are not required on both sides for Logic I/O.
1. If pullup or pulldown resistors are needed, the resistor value must be over 50kΩ.
1. 50 kΩ is a safe recommended value, if the customer can accept higher VOL or lower VOH, smaller pullup or pulldown resistor is allowed, the draft estimation is VOL = VCCOUT × 4.5 k/(4.5 k + RPU) and VOH = VCCOUT × RDW/(4.5 k + RDW).
1. If pullup resistors are needed, please refer to the TXS0108 or contact TI.
1. For detailed information, please refer [A Guide to Voltage Translation With TXB-Type Translators](https://www.ti.com/lit/pdf/SCEA043).

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*3](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

YZPR2 PACKAGE(1) (BALL SIDE VIEW)

E **B6 B8 A8 A6![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.010.png)**

D **GND B7 A7 OE**

C **VCCB B5 A5 VCCA**

B **B4 B3 A3 A4**

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.011.png) PinA1- area ![ref4]![ref5]![ref5]![ref5]![ref6]![ref6]![ref7]![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.016.png)![ref8]![ref9]![ref9]![ref10]![ref10]![ref11]![ref11]![ref11]![ref12]![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.021.png)![ref12]![ref11]![ref11]![ref11]![ref10]![ref10]![ref9]![ref9]![ref8]![ref8]![ref7]![ref6]![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.011.png)![ref6]![ref5]![ref5]![ref5]![ref4]![ref4]![ref4]![ref13]![ref13]![ref13]![ref14]![ref14]![ref14]![ref15]![ref15]![ref15]![ref16]![ref16]![ref16]![ref16]![ref17]![ref17]A **B2 B1 A1 A2** indicator![ref17]![ref17]![ref16]![ref16]![ref16]![ref16]![ref15]![ref15]![ref15]![ref14]![ref14]![ref14]![ref13]![ref13]![ref13]![ref4]![ref4]

**1 2 3 4 5**

**D ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.027.png)C** 

**B A** 

**Figure 4-1. NME/GXY/ZXY PACKAGE (BOTTOM VIEW)** 

Copyright ©  Texas Instruments Incorporated *[*Submit Document Feedback*3](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

1         2        3        4

(1)

See orderable addendum at the end of the data sheet![ref18]![ref19]

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*3](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

**Table 4-1. Pin Functions**

|**PIN**||||||
| - | :- | :- | :- | :- | :- |
|**SIGNAL NAME**|**PW, RGY NO.**|**DQS NO.**|**YZP GRID LOCATOR**|**I/O[(1)](#_page3_x0.00_y401.73)**|**FUNCTION**|
|A1|1|1|A3|I/O|Input/output 1. Referenced to VCCA.|
|VCCA|2|5|C4|S|A-port supply voltage. 1.1 V ≤ VCCA ≤ 3.6 V, VCCA ≤ VCCB.|
|A2|3|2|A4|I/O|Input/output 2. Referenced to VCCA.|
|A3|4|3|B3|I/O|Input/output 3. Referenced to VCCA.|
|A4|5|4|B4|I/O|Input/output 4. Referenced to VCCA.|
|A5|6|7|C3|I/O|Input/output 5. Referenced to VCCA.|
|A6|7|8|E4|I/O|Input/output 6. Referenced to VCCA.|
|A7|8|9|D3|I/O|Input/output 7. Referenced to VCCA.|
|A8|9|10|E3|I/O|Input/output 8. Referenced to VCCA.|
|OE|10|6|D4|I|Output enable. Pull OE low to place all outputs in 3-state mode. Referenced to VCCA.|
|GND|11|15|D1|S|Ground|
|B8|12|11|E2|I/O|Input/output 8. Referenced to VCCB.|
|B7|13|12|D2|I/O|Input/output 7. Referenced to VCCB.|
|B6|14|13|E1|I/O|Input/output 6. Referenced to VCCB.|
|B5|15|14|C2|I/O|Input/output 5. Referenced to VCCB.|
|B4|16|17|B1|I/O|Input/output 4. Referenced to VCCB.|
|B3|17|18|B2|I/O|Input/output 3. Referenced to VCCB.|
|B2|18|19|A1|I/O|Input/output 2. Referenced to VCCB.|
|VCCB|19|16|C1|S|B-port supply voltage. 1.65 V ≤ VCCB  ≤ 5.5 V.|
|B1|20|20|A2|I/O|Input/output 1. Referenced to VCCB.|
|Thermal Pad|—|—|For the RGY/RUK package, the exposed center thermal pad must be connected to ground.|||

**ADVANCE**

**INFORMATION**

<a name="_page3_x0.00_y401.73"></a>(1) I = input, O = output, I/O = input and output, S = power supply

**Table 4-2. Pin Assignments (20-Ball NME/GXY/ZXY Package)![ref20]![ref21]**

||**1**|**2**|**3**|**4**|**5**|
| :- | - | - | - | - | - |
|**D**|VCCB|B2|B4|B6|B8|
|**C**|B1|B3|B5|B7|GND|
|**B**|A1|A3|A5|A7|OE|
|**A**|VCCA|A2|A4|A6|A8|


![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.032.png) **[**TXB0108** ](https://www.ti.com/product/TXB0108)![ref2][**www.ti.com**](https://www.ti.com)** [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref22]

<a name="_page4_x0.00_y75.00"></a>**5 Specifications**

1. **Absolute<a name="_page4_x0.00_y92.40"></a><a name="_page4_x0.00_y89.40"></a> Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

||[(1)](#_page4_x0.00_y311.43)|**MIN**|**MAX**|**UNIT**||
| :- | - | - | - | - | :- |
|VCCA|Supply voltage range|–0.5|4\.6|V||
|VCCB|Supply voltage range|–0.5|6\.5|V||
|VI|Input voltage range[(2)](#_page4_x0.00_y340.23)|–0.5|6\.5|V||
|VO|Voltage range applied to any output in the high-impedance or power-off state[(2)](#_page4_x0.00_y340.23)|–0.5|6\.5|V||
|VO|Voltage range applied to any output in the high or low state[(2)](#_page4_x0.00_y340.23) [(3)](#_page4_x0.00_y349.83)|A inputs|–0.5|VCCA + 0.5|V|
|||B inputs|–0.5|VCCB + 0.5||
|IIK|Input clamp current|VI < 0||–50|mA|
|IOK|Output clamp current|VO < 0||–50|mA|
|IO|Continuous output current||±50|mA||
||Continuous current through VCCA, VCCB, or GND||±100|mA||
|Tstg|Storage temperature range|–65|150|°C||
|TJ|Junction temperature||150|°C||



1) Stresses<a name="_page4_x0.00_y311.43"></a> beyond those listed under [*Absolute Maximum Ratings*](#_page4_x0.00_y89.40) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [*Recommended Operating*](#_page4_x0.00_y540.03) *[*Conditions*](#_page4_x0.00_y540.03)* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
1) The<a name="_page4_x0.00_y340.23"></a> input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
1) The<a name="_page4_x0.00_y349.83"></a> value of VCCA and VCCB are provided in the recommended operating conditions table.
2. **Handling<a name="_page4_x0.00_y362.43"></a> Ratings**



||**MIN**|**MAX**|**UNIT**|||
| :- | - | - | - | :- | :- |
|||Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[(1)](#_page4_x0.00_y520.83), A Port||2||
|||Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[(1)](#_page4_x0.00_y520.83), B Port|–15|15||
|V(ESD)|Electrostatic discharge|Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[(2)](#_page4_x0.00_y530.43), A Port||1|kV|
|||Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[(2)](#_page4_x0.00_y530.43), A Port (YZP Package only)|–8|8||
|||Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[(2)](#_page4_x0.00_y530.43), B Port||1||


1) JEDEC<a name="_page4_x0.00_y520.83"></a> document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
1) JEDEC<a name="_page4_x0.00_y530.43"></a> document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

   3. **Recommended<a name="_page4_x0.00_y543.03"></a><a name="_page4_x0.00_y540.03"></a> Operating Conditions**

over operating free-air temperature range (unless otherwise noted)[(1)](#_page5_x0.00_y135.58) [(2)](#_page5_x0.00_y145.18)![ref18]![ref19]

|||**VCCA**|**VCCB**|**MIN**|**MAX**|**UNIT**||
| :- | :- | - | - | - | - | - | :- |
|VCCA|Supply voltage|||1\.2|3\.6|V||
|VCCB||||1\.65|5\.5|||
|VIH|High-level input voltage|Data inputs|1\.2 V to 3.6 V|1\.65 V to 5.5 V|<p>V x 0.65[(3)](#_page5_x0.00_y154.78)</p><p>CCI</p>|VCCI|V|
|||OE|||VCCA x 0.65|5\.5||
|VIL|Low-level input voltage|Data inputs|1\.2 V to 5.5 V|1\.65 V to 5.5 V|0|VCCI x 0.35[(3)](#_page5_x0.00_y154.78)|V|
|||OE|1\.2 V to 3.6 V||0|VCCA x 0.35||
|Δt/Δv|Input transition rise or fall rate|A-port inputs|1\.2 V to 3.6 V|1\.65 V to 5.5 V||40|ns/V|
|||B-port inputs|1\.2 V to 3.6 V|1\.65 V to 3.6 V||40||
|||||4\.5 V to 5.5 V||30||

Copyright © 2025 Texas Instruments Incorporated *[*Submit Document Feedback*5](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

3. **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)[(1)](#_page5_x0.00_y135.58) [(2)](#_page5_x0.00_y145.18)

||**VCCA**|**VCCB**|**MIN MAX**|**UNIT**|
| :- | - | - | - | - |
|TA Operating free-air temperature|||–40 85|°C|



1) The<a name="_page5_x0.00_y145.18"></a><a name="_page5_x0.00_y135.58"></a> A and B sides of an unused data I/O pair must be held in the same state, i.e., both at VCCI or both at GND.
1) VCCA<a name="_page5_x0.00_y154.78"></a> must be less than or equal to VCCB and must not exceed 3.6 V.
1) VCCI<a name="_page5_x0.00_y164.38"></a> is the supply voltage associated with the input port.

   4. **Thermal<a name="_page5_x0.00_y167.38"></a> Information**



||**TXB0108**||||||||||
| :- | - | :- | :- | :- | :- | :- | :- | :- | :- | :- |
|**THERMAL METRIC[(1)](#_page5_x0.00_y350.83)**|**PW**|**RGY**|**DQS**|**YZP**|**GXY**|**ZXY**|**NME**|**RUK**|**UNIT**||
||**20 PINS**||||||||||
|RθJA|Junction-to-ambient thermal resistance|101\.8|35\.3|108\.5|66\.2|156\.7|156\.7|131\.4|TBD|°C/W|
|Rθ JC(top)|Junction-to-case (top) thermal resistance|35\.5|42\.1|32\.3|0\.4|39\.9|39\.9|56\.5|TBD|°C/W|
|RθJB|Junction-to-board thermal resistance|52\.8|11\.1|42\.4|52\.0|85\.9|85\.9|83\.2|TBD|°C/W|
|ψJT|Junction-to-top characterization parameter|2\.2|0\.7|0\.7|1\.5|1\.1|1\.1|1\.5|TBD|°C/W|
|ψJB|Junction-to-board characterization parameter|52\.2|11\.2|42|51\.9|85\.4|85\.4|82\.6|TBD|°C/W|
|Rθ JC(bot)|Junction-to-case (bottom) thermal resistance|–|3\.8|–|–|–|–|–|TBD|°C/W|

**ADVANCE**

**INFORMATION**

<a name="_page5_x0.00_y350.83"></a>(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](https://www.ti.com/lit/pdf/spra953).

5. **Electrical<a name="_page5_x0.00_y363.43"></a><a name="_page5_x0.00_y360.43"></a> Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)[(1)](#_page6_x0.00_y243.73) [(2)](#_page6_x0.00_y253.33)![ref20]![ref21]

|**PARAMETER**|**TEST CONDITIONS**|**VCCA**|**VCCB**|**TA = 25°C**|**–40°C to 85°C**|**UNIT**||
| - | :- | - | - | - | - | - | :- |
|||||**MIN TYP MAX**|**MIN MAX**|||
|VOHA|IOH = –20 μA|1\.2 V||1\.1||V||
|||1\.4 V to 3.6 V|||VCCA – 0.4|||
|VOLA|IOL = 20 μA|1\.2 V||0\.3||V||
|||1\.4 V to 3.6 V|||0\.4|||
|VOHB|IOH = –20 μA||1\.65 V to 5.5 V||VCCB – 0.4|V||
|VOLB|IOL = 20 μA||1\.65 V to 5.5 V||0\.4|V||
|II|OE||1\.2 V to 3.6 V|1\.65 V to 5.5 V|±1|±2|μA|
|Ioff|A port||0 V|0 V to 5.5 V|±1|±2|μA|
||B port||0 V to 3.6 V|0 V|±1|±2||
|IOZ|A or B port|OE = GND|1\.2 V to 3.6 V|1\.65 V to 5.5 V|±1|±2|μA|
|ICCA|VI = VCCI or GND, IO = 0|1\.2 V|1\.65 V to 5.5 V|0\.06||μA||
|||1\.4 V to 3.6 V|||5|||
|||3\.6 V|0 V||2|||
|||0 V|5\.5 V||–2|||
|ICCB|VI = VCCI or GND, IO = 0|1\.2 V|1\.65 V to 5.5 V|3\.4||μA||
|||1\.4 V to 3.6 V|||5|||
|||3\.6 V|0 V||–2|||
|||0 V|5\.5 V||2|||
|ICCA + ICCB|VI = VCCI or GND, IO = 0|1\.2 V|1\.65 V to 5.5 V|3\.5||μA||
|||1\.4 V to 3.6 V|||10|||


![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.034.png) **[**TXB0108** ](https://www.ti.com/product/TXB0108)![ref2][**www.ti.com**](https://www.ti.com)** [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

5. **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)[(1)](#_page6_x0.00_y243.73) [(2)](#_page6_x0.00_y253.33)

|**PARAMETER**|**TEST CONDITIONS**|**VCCA**|**VCCB**|**TA = 25°C**|**–40°C to 85°C**|**UNIT**||
| - | :- | - | - | - | - | - | :- |
|||||**MIN TYP MAX**|**MIN MAX**|||
|ICCZA|<p>VI = VCCI or GND, IO = 0,</p><p>OE = GND</p>|1\.2 V|1\.65 V to 5.5 V|0\.05||μA||
|||1\.4 V to 3.6 V|||5|||
|ICCZB|<p>VI = VCCI or GND, IO = 0,</p><p>OE = GND</p>|1\.2 V|1\.65 V to 5.5 V|3\.3||μA||
|||1\.4 V to 3.6 V|||5|||
|CI|OE||1\.2 V to 3.6 V|1\.65 V to 5.5 V|5|5\.5|pF|
|Cio|A port||1\.2 V to 3.6 V|1\.65 V to 5.5 V|5|6\.5|pF|
||B port||||8|10||


1) VCCI<a name="_page6_x0.00_y253.33"></a><a name="_page6_x0.00_y243.73"></a> is the supply voltage associated with the input port.
1) VCCO is the supply voltage associated with the output port.
6. **Timing<a name="_page6_x0.00_y265.93"></a> Requirements: VCCA = 1.2 V**

TA = 25°C, VCCA = 1.2 V

||**VCCB = 1.8 V**|**VCCB = 2.5 V**|**VCCB = 3.3 V**|**VCCB = 5 V**|**UNIT**||
| :- | - | - | - | - | - | :- |
||**TYP**|**TYP**|**TYP**|**TYP**|||
|Data rate|20|20|20|20|Mbps||
|tw Pulse duration|Data inputs|50|50|50|50|ns|

7. **Timing<a name="_page6_x0.00_y363.90"></a> Requirements: VCCA = 1.5 V ± 0.1 V**

over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted)

||<p>**VCCB = 1.8 V**</p><p>**± 0.15 V**</p>|<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**||
| :- | - | - | - | - | - | :- |
||**MIN MAX**|**MIN MAX**|**MIN MAX**|**MIN MAX**|||
|Data rate|50|50|50|50|Mbps||
|tw Pulse duration|Data inputs|20|20|20|20|ns|

8. **Timing<a name="_page6_x0.00_y471.48"></a> Requirements: VCCA = 1.8 V ± 0.15 V**

over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted)

||<p>**VCCB = 1.8 V**</p><p>**± 0.15 V**</p>|<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**||
| :- | - | - | - | - | - | :- |
||**MIN MAX**|**MIN MAX**|**MIN MAX**|**MIN MAX**|||
|Data rate|52|60|60|60|Mbps||
|tw Pulse duration|Data inputs|19|17|17|17|ns|

9. **Timing<a name="_page6_x0.00_y579.05"></a> Requirements: VCCA = 2.5 V ± 0.2 V**

over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted)![ref18]![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.035.png)

||<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**||
| :- | - | - | - | - | :- |
||**MIN MAX**|**MIN MAX**|**MIN MAX**|||
|Data rate|70|100|100|Mbps||
|tw Pulse duration|Data inputs|14|10|10|ns|

Copyright © 2025 Texas Instruments Incorporated *[*Submit Document Feedback*7](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

10. **Timing<a name="_page7_x0.00_y75.00"></a> Requirements: VCCA = 3.3 V ± 0.3 V**

over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted)

||<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**||
| :- | - | - | - | :- |
||**MIN MAX**|**MIN MAX**|||
|Data rate|100|100|Mbps||
|tw Pulse duration|Data inputs|10|10|ns|

11. **Switching<a name="_page7_x0.00_y182.58"></a> Characteristics: VCCA = 1.2 V**

TA = 25°C, VCCA = 1.2 V

|**PARAMETER**|**FROM (INPUT)**|**TO (OUTPUT)**|**VCCB = 1.8 V**|**VCCB = 2.5 V**|**VCCB = 3.3 V**|**VCCB = 5 V**|**UNIT**|
| - | - | :- | - | - | - | - | - |
||||**TYP**|**TYP**|**TYP**|**TYP**||
|tpd|A|B|9\.5|7\.9|7\.6|8\.5|ns|
||B|A|9\.2|8\.8|8\.4|8||
|ten|OE|A|1|1|1|1|μs|
|||B|1|1|1|1||
|tdis|OE|A|20|17|17|18|ns|
|||B|20|16|15|15||
|trA, tfA|A-port rise and fall times|4\.1|4\.4|4\.1|3\.9|ns||
|trB, tfB|B-port rise and fall times|5|5|5\.1|5\.1|ns||
|tSK(O)|Channel-to-channel skew|2\.4|1\.7|1\.9|7|ns||
|Max data rate|||20|20|20|20|Mbps|

**ADVANCE**

**INFORMATION**

12. **Switching<a name="_page7_x0.00_y392.15"></a> Characteristics: VCCA = 1.5 V ± 0.1 V**

over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.036.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.037.png)

|**PARAMETER**|**FROM (INPUT)**|**TO (OUTPUT)**|<p>**VCCB = 1.8 V**</p><p>**± 0.15 V**</p>|<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**|
| - | - | :- | - | - | - | - | - |
||||**MIN MAX**|**MIN MAX**|**MIN MAX**|**MIN MAX**||
|tpd|A|B|1\.4 12.9|1\.2 10.1|1\.1 10|0\.8 9.9|ns|
||B|A|0\.9 14.2|0\.7 12|0\.4 11.7|0\.3 13.7||
|ten|OE|A|1|1|1|1|μs|
|||B|1|1|1|1||
|tdis|OE|A|6\.6 33|6\.4 25.3|6\.1 23.1|5\.9 24.6|ns|
|||B|6\.6 35.6|5\.8 25.6|5\.5 22.1|5\.6 20.6||
|trA, tfA|A-port rise and fall times|0\.8 6.5|0\.8 6.3|0\.8 6.3|0\.8 6.3|ns||
|trB, tfB|B-port rise and fall times|1 7.3|0\.7 4.9|0\.7 4.6|0\.6 4.6|ns||
|tSK(O)|Channel-to-channel skew|2\.6|1\.9|1\.6|1\.3|ns||
|Max data rate|||50|50|50|50|Mbps|


![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.038.png) **[**TXB0108** ](https://www.ti.com/product/TXB0108)![ref2][**www.ti.com**](https://www.ti.com)** [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

13. **Switching<a name="_page8_x0.00_y75.00"></a> Characteristics: VCCA = 1.8 V ± 0.15 V**

over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted)

|**PARAMETER**|**FROM (INPUT)**|**TO (OUTPUT)**|<p>**VCCB = 1.8 V**</p><p>**± 0.15 V**</p>|<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**|
| - | - | :- | - | - | - | - | - |
||||**MIN MAX**|**MIN MAX**|**MIN MAX**|**MIN MAX**||
|tpd|A|B|1\.6 11|1\.4 7.7|1\.3 6.8|1\.2 6.5|ns|
||B|A|1\.5 12|1\.2 8.4|0\.8 7.6|0\.5 7.1||
|ten|OE|A|1|1|1|1|μs|
|||B|1|1|1|1||
|tdis|OE|A|5\.9 26.7|5\.6 21.6|5\.4 18.9|4\.8 18.7|ns|
|||B|6\.1 33.9|5\.2 23.7|5 19.9|5 17.6||
|trA, tfA|A-port rise and fall times|0\.7 5.1|0\.7 5|1 5|0\.7 5|ns||
|trB, tfB|B-port rise and fall times|1 7.3|0\.7 5|0\.7 3.9|0\.6 3.8|ns||
|tSK(O)|Channel-to-channel skew|0\.8|0\.7|0\.6|0\.6|ns||
|Max data rate|||52|60|60|60|Mbps|

14. **Switching<a name="_page8_x0.00_y294.18"></a> Characteristics: VCCA = 2.5 V ± 0.2 V**

over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted)

|**PARAMETER**|**FROM (INPUT)**|**TO (OUTPUT)**|<p>**VCCB = 2.5 V**</p><p>**± 0.2 V**</p>|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>|**UNIT**|
| - | - | :- | - | - | - | - |
||||**MIN MAX**|**MIN MAX**|**MIN MAX**||
|tpd|A|B|1\.1 6.4|1 5.3|0\.9 4.7|ns|
||B|A|1 7|0\.6 5.6|0\.3 4.4||
|ten|OE|A|1|1|1|μs|
|||B|1|1|1||
|tdis|OE|A|5 16.9|4\.9 15|4\.5 13.8|ns|
|||B|4\.8 21.8|4\.5 17.9|4\.4 15.2||
|trA, tfA|A-port rise and fall times|0\.8 3.6|0\.6 3.6|0\.5 3.5|ns||
|trB, tfB|B-port rise and fall times|0\.6 4.9|0\.7 3.9|0\.6 3.2|ns||
|tSK(O)|Channel-to-channel skew|0\.4|0\.3|0\.3|ns||
|Max data rate|||70|100|100|Mbps|

15. **Switching<a name="_page8_x0.00_y513.35"></a> Characteristics: VCCA = 3.3 V ± 0.3 V**

over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted)![ref18]![ref19]

|**PARAMETER**|**FROM (INPUT)**|**TO (OUTPUT)**|<p>**VCCB = 3.3 V**</p><p>**± 0.3 V**</p>|<p>**VCCB = 5 V**</p><p>**± 0.5 V**</p>||**UNIT**|
| - | - | :- | - | - | :- | - |
||||**MIN MAX**|**MIN**|**MAX**||
|tpd|A|B|0\.9 4.9|0\.8|4|ns|
||B|A|0\.5 5.4|0\.2|4||
|ten|OE|A|1||1|μs|
|||B|1||1||
|tdis|OE|A|4\.5 13.9|4\.1|12\.4|ns|
|||B|4\.1 17.3|4|14\.4||
|trA, tfA|A-port rise and fall times|0\.5 3|0\.5|3|ns||
|trB, tfB|B-port rise and fall times|0\.7 3.9|0\.6|3\.2|ns||
|tSK(O)|Channel-to-channel skew|0\.4||0\.3|ns||
|Max data rate|||100|100||Mbps|

Copyright © 2025 Texas Instruments Incorporated *[*Submit Document Feedback*9](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

16. **Operating<a name="_page9_x0.00_y75.00"></a> Characteristics**

TA = 25°C

|||**VCCA**|||||||||
| :- | :- | - | :- | :- | :- | :- | :- | :- | :- | :- |
|**PARAMETER**|**TEST CONDITIONS**|**1.2 V**|**1.2 V**|**1.5 V**|**1.8 V**|**2.5 V**|**2.5 V**|**3.3 V**|**UNIT**||
|||**VCCB**|||||||||
|||**5 V**|**1.8 V**|**1.8 V**|**1.8 V**|**2.5 V**|**5 V**|<p>**3.3 V to**</p><p>**5 V**</p>|||
|||**TYP**|**TYP**|**TYP**|**TYP**|**TYP**|**TYP**|**TYP**|||
|CpdA|A-port input, B-port output|<p>CL = 0, f = 10 MHz, tr = tf = 1 ns,</p><p>OE = VCCA (outputs enabled)</p>|9|8|7|7|7|7|8|pF|
||B-port input, A-port output||12|11|11|11|11|11|11||
|CpdB|A-port input, B-port output||35|26|27|27|27|27|28||
||B-port input, A-port output||26|19|18|18|18|20|21||
|CpdA|A-port input, B-port output|<p>CL = 0, f = 10 MHz, tr = tf = 1 ns,</p><p>OE = GND (outputs disabled)</p>|0\.01|0\.01|0\.01|0\.01|0\.01|0\.01|0\.01|pF|
||B-port input, A-port output||0\.01|0\.01|0\.01|0\.01|0\.01|0\.01|0\.01||
|CpdB|A-port input, B-port output||0\.01|0\.01|0\.01|0\.01|0\.01|0\.01|0\.03||
||B-port input, A-port output||0\.01|0\.01|0\.01|0\.01|0\.01|0\.01|0\.03||
**ADVANCE**

17. **Typical<a name="_page9_x0.00_y317.73"></a> Characteristics**

**INFORMATION**



|<p>![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.039.png)</p><p>VCCB = 3.3 V</p><p>**Figure 5-1. Input Capacitance for OE Pin (CI) vs Power Supply (VCCA)**</p>|<p>![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.040.png)</p><p>VCCB = 3.3 V</p><p>**Figure 5-2. Capacitance for A Port I/O Pins (CIO) vs Power Supply (VCCA)**</p>|
| - | - |
|<p>![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.041.png)</p><p>VCCA = 1.8 V</p><p>**Figure 5-3. Capacitance fpr B Port I/O Pins (CIO) vs Power Supply (VCCB)**</p>||

![ref20]![ref21]

![ref23] **[**TXB0108**](https://www.ti.com/product/TXB0108)![ref2]**

[**www.ti.com**](https://www.ti.com) [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

<a name="_page10_x0.00_y75.00"></a>**6 Parameter Measurement Information**

**2** × **VCCO![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.043.png)**

**50 k**  **S1 Open From Output From Output![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.044.png)**

` `**Under Test**  **Under Test**

**15 pF 1 M**  **15 pF 50 k** 



|**TEST**|**S1**|
| - | - |
|**tPZL/tPLZ tPHZ/tPZH**|**2** × **VCCO Open**|

**LOAD CIRCUIT FOR MAX DATA RATE, LOAD CIRCUIT FOR PULSE DURATION PROPAGATION ENABLE/DISABLE DELAY OUTPUT RISE AND FALL TIME TIME MEASUREMENT**

**MEASUREMENT**

**VCCI ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.045.png)Input VCCI/2 VCCI/2**

**0 V**

**tPLH ~~t~~PHL ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.046.png)**

**~~t~~w**

**0.9**   **V VOH**

**Output V /2 CCO VCCO/2 VCCI**

**CCO 0.1**   **VCCO VOL Input VCCI/2 VCCI/2**

**tr tf**

**0 V**

**VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES PULSE DURATION**

1. CL includes probe and jig capacitance.
1. All input pulses are supplied by generators having the following characteristics: PRR  10 MHz, Z O = 50 Ω, dv/dt ≥ 1 V/ns.
1. The outputs are measured one at a time, with one transition per measurement.
1. tPLH and t PHL are the same as t pd.
1. VCCI is the V CC associated with the input port.
1. VCCO is the V CC associated with the output port.
1. All parameters and waveforms are not applicable to all devices.

**Figure 6-1. Load Circuits and Voltage Waveforms![ref18]![ref19]**

Copyright © 2025 Texas Instruments Incorporated *[*Submit Document Feedback*11](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

<a name="_page11_x0.00_y75.00"></a>**7 Detailed Description**

1. **Overview**

<a name="_page11_x0.00_y92.40"></a>The TXB0108 device is an 8-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI [TXS](http://www.ti.com/logic-circuit/voltage-level-translation/auto-bidirectional-voltage-translation/products.html#p1512=TXS) products.

2. **Functional<a name="_page11_x0.00_y177.60"></a> Block Diagram**

**ADVANCE ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.047.jpeg)**

**INFORMATION** 

![ref20]![ref21]

![ref23] **[**TXB0108**](https://www.ti.com/product/TXB0108)![ref2]**

[**www.ti.com**](https://www.ti.com) [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

3. **Feature<a name="_page12_x0.00_y75.00"></a> Description**
1. ***Architecture***

The TXB0108 architecture (see [Figure 7-1](#_page12_x0.00_y211.20)) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0108 can maintain a high or low, but are designed to be weak so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction. The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at VCCO = 1.2 V to 1.8 V, 50 Ω at VCCO = 1.8 V to 3.3 V and 40 Ω at VCCO = 3.3 V to 5 V.

**VCCA VCCB![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.048.png)**

**One T1 Shot**

**4k**

**One**

**T2**

**Shot**

**A B**

**T3 One Shot**

**4k**

**T4 One Shot**

<a name="_page12_x0.00_y211.20"></a>**Figure 7-1. Architecture of TXB0108 I/O Cell**

2. ***Input Driver Requirements***

Typical IIN vs VIN characteristics of the TXB0108 are shown in [Figure 7-2](#_page12_x0.00_y512.62). For proper operation, the device driving the data I/Os of the TXB0108 must have drive strength of at least ±2 mA.

**IIN ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.049.png)VT/4 k** 

**VIN**

**–(VD – VT)/4 k** 

1. VT is the input threshold voltage of the TXB0108 (typically V CCI/2).
1. VD is the supply voltage of the external driver .

   <a name="_page12_x0.00_y512.62"></a>**Figure 7-2. Typical IIN vs VIN Curve![ref18]![ref19]**

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*13](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

3. ***Output Load Considerations***

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0108 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

4. ***Enable and Disable***

**ADVANCE**

The TXB0108 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (tdis) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE is high.

5. ***Pullup or Pulldown Resistors on I/O Lines***

The TXB0108 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0108 have low **INFORMATION** dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be 

kept higher than 50 kΩ to ensure that they do not contend with the output drivers of the TXB0108. For the same 

reason, the TXB0108 should not be used in applications such as I2C or 1-Wire where an open-drain driver is 

connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level 

translators.

4. **Device<a name="_page13_x0.00_y399.00"></a> Functional Modes**

The TXB0108 device has two functional modes, enabled and disabled. To disable the device, set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.![ref20]![ref21]


![ref1] **[**TXB0108** ](https://www.ti.com/product/TXB0108)![ref2][**www.ti.com**](https://www.ti.com)** [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

<a name="_page14_x0.00_y75.00"></a>**8 Application and Implementation![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.050.png)**

**Note**

Information  in  the  following  applications  sections  is  not  part  of  the  TI  component  specification, and  TI  does  not  warrant  its  accuracy  or  completeness.  TI’s  customers  are  responsible  for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.051.png)

1. **Application<a name="_page14_x0.00_y180.60"></a> Information**

The  TXB0108  can  be  used  in  level-translation  applications  for  interfacing  devices  or  systems  operating  at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open- drain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended to be larger than 50kΩ.

2. **Typical<a name="_page14_x0.00_y253.80"></a> Application**

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.052.png)

**Figure 8-1. Typical Operating Circuit**

1. ***Design Requirements***

For this design example, use the parameters listed in [Table 8-1](#_page14_x0.00_y535.83). Make sure the VCCA ≤VCCB.

<a name="_page14_x0.00_y535.83"></a>**Table 8-1. Design Parameters**

|**DESIGN PARAMETER**|**EXAMPLE VALUE**|
| - | - |
|Input voltage range|1\.2 V to 3.6 V|
|Output voltage range|1\.65 V to 5.5 V|

2. ***Detailed Design Procedure***

To begin the design process, determine the following:

- Input voltage range
- Use the supply voltage of the device that is driving the TXB0108 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low, the value must be less than the VIL of the input port.
- Output voltage range![ref18]![ref19]

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*15](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

- Use the supply voltage of the device that the TXB0108 device is driving to determine the output voltage range.
- Do not recommend having the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than 50 kΩ.
- An external pulldown or pullup resistor decreases the output VOH and VOL. Use the below equations to draft estimate the VOH and VOL as a result of an external pulldown and pullup resistor.

  VOH = VCCx × RPD / (RPD + 4.5 kΩ)

  VOL = VCCx × 4.5kΩ / (RPU + 4.5 kΩ)

  Where:

- VCCx is the output port supply voltage on either VCCA or VCCB
- RPD is the value of the external pull down resistor

**ADVANCE**

- RPU is the value of the external pull up resistor
- 4.5 kΩ is the counting the variation of the serial resistor 4 kΩ in the I/O line. Refer to the [Effects of external](http://www.ti.com/lit/an/scea054a/scea054a.pdf) [pullup and pulldown resistors on TXB](http://www.ti.com/lit/an/scea054a/scea054a.pdf) application note
3. ***Application Curves***

**INFORMATION![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.053.jpeg)**

**Figure 8-2. Level-Translation of a 2.5-MHz Signal![ref20]![ref21]**

![ref23] **[**TXB0108**](https://www.ti.com/product/TXB0108)![ref2]**

[**www.ti.com**](https://www.ti.com) [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

<a name="_page16_x0.00_y75.00"></a>**9 Power Supply Recommendations**

During operation, ensure that VCCA ≤ VCCB at all times. During power-up sequencing, VCCA ≥ VCCB does not damage the device, so any power supply can be ramped up first. The TXB0108-Q1 has circuitry that disables all output ports when either VCC is switched off (VCCA/B = 0 V).

The output-enable (OE) input circuit is designed so that it is supplied by VCCA and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until VCCA and VCCB are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

<a name="_page16_x0.00_y203.40"></a>**10 Layout**

1. **Layout<a name="_page16_x0.00_y220.80"></a> Guidelines**

To ensure reliability of the device, the following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the VCCA, VCCB pin and GND pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver.
2. **Layout<a name="_page16_x0.00_y336.00"></a> Example![ref18]![ref19]**

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.054.jpeg)

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*17](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

<a name="_page17_x0.00_y75.00"></a>**11 Device and Documentation Support**

1. **Receiving<a name="_page17_x0.00_y92.40"></a> Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

2. **Support<a name="_page17_x0.00_y153.60"></a> Resources**

[TI E2E™ support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](https://www.ti.com/corp/docs/legal/termsofuse.shtml).

3. **Trademarks**

<a name="_page17_x0.00_y232.80"></a>**ADVANCE**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

4. **Electrostatic<a name="_page17_x0.00_y274.00"></a> Discharge Caution**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.055.png)

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published 

**INFORMATION** specifications.

5. **Glossary**

<a name="_page17_x0.00_y356.20"></a>[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022)  This glossary lists and explains terms, acronyms, and definitions.![ref20]![ref21]

![ref1] **[**TXB0108**](https://www.ti.com/product/TXB0108)![ref2]**

[**www.ti.com**](https://www.ti.com) [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

<a name="_page18_x0.00_y72.00"></a>**12 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**Changes from Revision H (August 2020) to Revision I (December 2024) Page**

- Added RUK package option to *Device Information* table................................................................................... [1](#_page0_x0.00_y121.00)![ref24]

**Changes from Revision G (December 2018) to Revision H (August 2020) Page**

- Updated the numbering format for tables, figures and cross-references throughout the document.................. [1](#_page0_x0.00_y121.00)
- Added NME package option to *Device Information* table...................................................................................[1](#_page0_x0.00_y121.00)
- Added NME package to *Pin Assignments* table.................................................................................................[3](#_page2_x0.00_y72.00)
- Added NME package to *Thermal Information* table............................................................................................[6](#_page5_x0.00_y164.38)![ref25]

**Changes from Revision F (November 2014) to Revision G (December 2018) Page**

- Added pinout image for the ZYPR2 package option .........................................................................................[3](#_page2_x0.00_y72.00)
- Added text string 'GRID LOCATOR' to Pin Functions table YZP column to clarify pin location from 'Signal Name' ................................................................................................................................................................ [3](#_page2_x0.00_y72.00)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.058.png)

**Changes from Revision E (April 2012) to Revision F (October 2014) Page**

- Added *Pin Configuration and Functions* section, *Handling Rating* table, *Feature Description* section, *Device* 

  *Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* 

  section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ...............................................................................................................................................................[1](#_page0_x0.00_y121.00)

- Changed VOLA value 0.9 to 0.3 ......................................................................................................................... [6](#_page5_x0.00_y360.43)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.059.png)

**Changes from Revision D (September 2011) to Revision E (April 2012) Page**

- Added notes to pin out graphics.........................................................................................................................[3](#_page2_x0.00_y72.00)![ref24]

**Changes from Revision C (August 2011) to Revision D (September 2011) Page**

- Added ±8-kV Human-Body Model (A114-B) (YZP Package Only) to Features..................................................[1](#_page0_x0.00_y121.00)![ref25]

<a name="_page18_x0.00_y558.90"></a>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.![ref18]![ref19]

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*19](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)

<a name="_page19_x0.00_y75.00"></a>**13.1 Package Addendum**

***13.1.1 Tape and Reel Information***

**REEL DIMENSIONS TAPE DIMENSIONS**

K0 P1![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.060.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.061.png)

B0 W

Reel

Diameter

Cavity A0



|A0|Dimension designed to accommodate the component width|
| - | - |
|B0|Dimension designed to accommodate the component length|
|K0|Dimension designed to accommodate the component thickness|
|W|Overall width of the carrier tape|
|P1|Pitch between successive cavity centers|

**ADVANCE**

Reel Width (W1)

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

Sprocket Holes![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.062.png)

**INFORMATION** Q1 Q2 Q1 Q2 ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.063.png)

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

\*All dimensions are nominal![ref20]![ref21]



|**Device**|**Package Type**|**Package Drawing**|**Pins**|**SPQ**|**Reel Diameter (mm)**|**Reel Width W1 (mm)**|**A0 (mm)**|**B0 (mm)**|**K0 (mm)**|**P1 (mm)**|**W (mm)**|**Pin1 Quadrant**|
| - | :-: | - | - | - | :-: | :-: | :- | :- | :- | :- | :- | :- |
|TXB0108DQSR|USON|DQS|20|3000|177\.8|12\.4|2\.21|4\.22|0\.81|4\.0|12\.0|Q1|
|TXB0108RGYR|VQFN|RGY|20|3000|330\.0|12\.4|3\.8|4\.8|1\.6|8\.0|12\.0|Q1|
|TXB0108YZPR|DSBGA|YZP|20|3000|180\.0|8\.4|1\.99|2\.49|0\.56|4\.0|8\.0|Q1|
|TXB0108YZPR2|DSBGA|YZP|20|3000|180\.0|8\.4|1\.99|2\.49|0\.56|4\.0|8\.0|Q2|
|TXB0108ZXYR|BGA MICROSTAR JUNIOR|ZXY|20|2500|330\.0|12\.4|2\.8|4\.22|3\.3|1\.0|12\.0|Q2|

![ref1] **[**TXB0108**](https://www.ti.com/product/TXB0108)![ref2]**

[**www.ti.com**](https://www.ti.com) [SCES643I](https://www.ti.com/lit/pdf/SCES643) – NOVEMBER 2006 – REVISED DECEMBER 2024![ref3]

**TAPE AND REEL BOX DIMENSIONS![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.064.png)**

H

L![ref18]![ref19]



|**Device**|**Package Type**|**Package Drawing**|**Pins**|**SPQ**|**Length (mm)**|**Width (mm)**|**Height (mm)**|
| - | - | - | - | - | - | - | - |
|TXB0108DQSR|USON|DQS|20|3000|202\.0|201\.0|28\.0|
|TXB0108RGYR|VQFN|RGY|20|3000|355\.0|350\.0|50\.0|
|TXB0108YZPR|DSBGA|YZP|20|3000|182\.0|182\.0|20\.0|
|TXB0108YZPR2|DSBGA|YZP|20|3000|182\.0|182\.0|20\.0|
|TXB0108ZXYR|BGA MICROSTAR JUNIOR|ZXY|20|2500|336\.6|336\.6|28\.6|

Copyright © 2024 Texas Instruments Incorporated *[*Submit Document Feedback*21](https://www.ti.com/feedbackform/techdocfeedback?litnum=SCES643I&partnum=TXB0108)*

Product Folder Links: [*TXB0108*](https://www.ti.com/product/txb0108?qgpn=txb0108)
**PACKAGE OPTION ADDENDUM![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.065.png)**

www.ti.com 28-Oct-2024![ref26]

**PACKAGING INFORMATION**



|**Orderable Device**||<p>**Status**</p><p>(1)</p>|**Package Type**|**Package Drawing**|**Pins**|**Package Qty**|<p>**Eco Plan**</p><p>(2)</p>|**Lead finish/ Ball material**|<p>**MSL Peak Temp**</p><p>(3)</p>|**Op Temp ( C)**|<p>**Device Marking**</p><p>(4/5)</p>|**Samples**|
| - | :- | - | - | - | - | :-: | - | :- | - | - | - | - |
|||||||||(6)|||||
|TXB0108DQSR||ACTIVE|USON|DQS|20|3000|RoHS & Green|NIPDAUAG|Level-1-260C-UNLIM|-40 to 85|5MR 5MH|Samples![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.067.png)|
|TXB0108NMER||ACTIVE|NFBGA|NME|20|2500|RoHS & Green|SNAGCU|Level-2-260C-1 YEAR|-40 to 85|29WW|Samples|
|TXB0108PWR||ACTIVE|TSSOP|PW|20|2000|RoHS & Green|NIPDAU|Level-1-260C-UNLIM|-40 to 85|YE08|Samples|
|TXB0108PWRG4||ACTIVE|TSSOP|PW|20|2000|RoHS & Green|NIPDAU|Level-1-260C-UNLIM|-40 to 85|YE08|Samples|
|TXB0108RGYR||ACTIVE|VQFN|RGY|20|3000|RoHS & Green|NIPDAU|Level-2-260C-1 YEAR|-40 to 85|YE08|Samples|
|TXB0108YZPR||ACTIVE|DSBGA|YZP|20|3000|RoHS & Green|SNAGCU|Level-1-260C-UNLIM|-40 to 85|5M|Samples|
|TXB0108YZPR2||ACTIVE|DSBGA|YZP|20|3000|RoHS & Green|SNAGCU|Level-1-260C-UNLIM|-40 to 85|EK|Samples|
|TXB0108ZXYR||OBSOLETE|BGA|ZXY|20||TBD|Call TI|Call TI|-40 to 85|||
||||MICROSTAR||||||||||
||||JUNIOR||||||||||
1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that  the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

2) **RoHS:**  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes.  TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
3) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.![ref27]

www.ti.com 28-Oct-2024![ref26]

5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
5) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

   **Important Information and Disclaimer:** The information provided on this page represents TI’s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable  steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

   In no event shall TI’s liability arising out of such information exceed  the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.![ref27]

Addendum-Page  2
**PACKAGE MATERIALS INFORMATION![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.069.png)**

www.ti.com 28-Oct-2024![ref28]

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS TAPE DIMENSIONS**

K0 P1![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.071.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.072.png)

B0 W

Reel

Diameter

Cavity A0



|A0|Dimension designed to accommodate the component width|
| - | - |
|B0|Dimension designed to accommodate the component length|
|K0|Dimension designed to accommodate the component thickness|
|W|Overall width of the carrier tape|
|P1|Pitch between successive cavity centers|

Reel Width (W1)

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

Sprocket Holes![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.073.png)

Q1 Q2 Q1 Q2![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.074.png)

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

\*All dimensions are nominal![ref29]

|**Device**|**Package Type**|**Package Drawing**|**Pins**|**SPQ**|**Reel Diameter (mm)**|**Reel Width W1 (mm)**|**A0 (mm)**|**B0 (mm)**|**K0 (mm)**|**P1 (mm)**|**W (mm)**|**Pin1 Quadrant**|
| - | :-: | - | - | - | :-: | :-: | :- | :- | :- | :- | :- | :- |
|TXB0108DQSR|USON|DQS|20|3000|177\.8|12\.4|2\.21|4\.22|0\.81|4\.0|12\.0|Q1|
|TXB0108NMER|NFBGA|NME|20|2500|330\.0|12\.4|2\.85|3\.4|1\.34|4\.0|12\.0|Q2|
|TXB0108PWR|TSSOP|PW|20|2000|330\.0|16\.4|6\.95|7\.0|1\.4|8\.0|16\.0|Q1|
|TXB0108RGYR|VQFN|RGY|20|3000|330\.0|12\.4|3\.8|4\.8|1\.6|8\.0|12\.0|Q1|
|TXB0108YZPR|DSBGA|YZP|20|3000|180\.0|8\.4|1\.99|2\.49|0\.56|4\.0|8\.0|Q1|
|TXB0108YZPR2|DSBGA|YZP|20|3000|180\.0|8\.4|1\.99|2\.49|0\.56|4\.0|8\.0|Q2|

www.ti.com 28-Oct-2024![ref28]

**TAPE AND REEL BOX DIMENSIONS![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.076.png)**

***Width (mm)***

H

L

\*All dimensions are nominal![ref29]

|**Device**|**Package Type**|**Package Drawing**|**Pins**|**SPQ**|**Length (mm)**|**Width (mm)**|**Height (mm)**|
| - | - | - | - | - | - | - | - |
|TXB0108DQSR|USON|DQS|20|3000|202\.0|201\.0|28\.0|
|TXB0108NMER|NFBGA|NME|20|2500|336\.6|336\.6|31\.8|
|TXB0108PWR|TSSOP|PW|20|2000|356\.0|356\.0|35\.0|
|TXB0108RGYR|VQFN|RGY|20|3000|356\.0|356\.0|35\.0|
|TXB0108YZPR|DSBGA|YZP|20|3000|182\.0|182\.0|20\.0|
|TXB0108YZPR2|DSBGA|YZP|20|3000|182\.0|182\.0|20\.0|

Pack Materials-Page  2

**ZXY0020A VFBGA - 0.61 mm max height**

SCALE  4.800![ref30]

PLASTIC BALL GRID ARRAY

3\.1![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.078.png)

B 2.9 A

BALL A1 CORNER

2\.6 2.4

C

0\.61 MAX

SEATING PLANE 0.250.15 TYP BALL TYP 0.08 C

2  TYP

SYMM

(0.5) TYP

D

(0.5) TYP

1\.5 C SYMM TYP

B

0\.35 A 20X  0.25

||0\.15|C|B|A|
| :- | - | - | - | - |
||0\.05|C|||

0\.5  TYP

1 2 3 4 5

PIN 1 ID

(WITHOUT SOLDER) 0.5  TYP

4222996/A   12/2016

NOTES: 

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M. 
1. This drawing is subject to change without notice. ![ref31]

**EXAMPLE BOARD LAYOUT**

**ZXY0020A VFBGA - 0.61 mm max height![ref30]**

PLASTIC BALL GRID ARRAY

(0.5) TYP![ref32]

20X ( 0.25)

1 2 3 4 5

A

(0.5) TYP

B SYMM C

D

SYMM

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN

SCALE:25X

( 0.25) 0.05 MAX 0.05 MIN METAL UNDER METAL SOLDER MASK

EXPOSED METAL

SOLDER MASK EXPOSED METAL ( 0.25) OPENING SOLDER MASK

OPENING NON-SOLDER MASK SOLDER MASK

DEFINED DEFINED

(PREFERRED)

SOLDER MASK DETAILS NOT TO SCALE

4222996/A   12/2016

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.     For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).![ref31]

**EXAMPLE STENCIL DESIGN**

**ZXY0020A VFBGA - 0.61 mm max height![ref30]**

PLASTIC BALL GRID ARRAY

(0.5) TYP![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.081.png)

20X ( 0.25)

1 2 3 4 5

A

(0.5) TYP

B SYMM C

(R0.05) TYP

D

SYMM

SOLDER PASTE EXAMPLE\
BASED ON 0.1 mm THICK STENCIL SCALE: 25X

4222996/A   12/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.![ref31]

**PW0020A TSSOP - 1.2 mm max height**

SCALE  2.500![ref30]

SMALL OUTLINE PACKAGE

SEATING![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.082.png)

6\.6 C PLANE

A 6.2 TYP

0\.1 C

PIN 1 INDEX AREA

18X  0.65

20

1

2X

6\.6 5.85 6.4

NOTE 3

10

11

0\.30

4\.5 20X 0.19 1.2 MAX

B 4.3

|||0\.1|C|A|B|
| :- | :- | - | - | - | - |

NOTE 4

(0.15) TYP

SEE DETAIL  A

0\.25

GAGE PLANE 0.15 0.05

0\.75

0\.50

0 -8 DETAIL AA  20

TYPICAL

4220206/A   02/2017

NOTES: 

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M. 
1. This drawing is subject to change without notice. 
1. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

   `    `exceed 0.15 mm per side. 

4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
4. Reference JEDEC registration MO-153.![ref31]

**EXAMPLE BOARD LAYOUT**

**PW0020A TSSOP - 1.2 mm max height![ref30]**

SMALL OUTLINE PACKAGE

20X (1.5) SYMM![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.083.png)

(R0.05) TYP

1

20X (0.45) 20

SYMM

18X (0.65)

10 11

(5.8)

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN

SCALE: 10X

SOLDER MASK METAL UNDER SOLDER MASK OPENING METAL SOLDER MASK OPENING

EXPOSED METAL EXPOSED METAL

0\.05 MAX 0.05 MIN ALL AROUND ALL AROUND

NON-SOLDER MASK SOLDER MASK DEFINED DEFINED (PREFERRED) SOLDER MASK DETAILS15.000

4220206/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs. 
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.![ref31]

![ref33]

www.ti.com

**EXAMPLE STENCIL DESIGN**

**PW0020A TSSOP - 1.2 mm max height![ref30]**

SMALL OUTLINE PACKAGE

20X (1.5) SYMM![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.085.png)

1 (R0.05) TYP

20X (0.45) 20

SYMM

18X (0.65)

10 11

(5.8)

SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE: 10X

4220206/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations.   
8. Board assembly site may have different recommendations for stencil design.![ref31]

![ref33]

www.ti.com

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.086.png)



||||||
| :- | :- | :- | :- | :- |
||||||
![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.087.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.088.png)


![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.089.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.090.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.091.png) ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.092.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.093.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.094.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.095.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.096.png)

` `![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.097.png)    ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.098.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.099.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.100.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.101.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.102.png)



||||||||
| :- | :- | :- | :- | :- | :- | :- |
D: Max = 2.418 mm, Min = 2.358 mm E: Max = 1.918 mm, Min = 1.858 mm![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.103.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.104.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.105.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.106.png)

` `![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.107.png) ![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.108.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.109.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.110.png)

**PACKAGE OUTLINE![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.111.png)**

**NME0020A NFBGA - 1 mm max height**

SCALE  4.800![ref30]

PLASTIC BALL GRID ARRAY

B 3.1![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.112.png)

2\.9 A

BALL A1 CORNER

2\.6 2.4

1 MAX C

SEATING PLANE

0\.25 TYP 0.08 C 0.15

2  TYP

SYMM

(0.5) TYP

D

(0.5) TYP

1\.5 C SYMM TYP

B

0\.35 A 20X  0.25

||0\.15|C|B|A|
| :- | - | - | - | - |
||0\.05|C|||

0\.5  TYP

1 2 3 4 5

0\.5  TYP

4224888/C   05/2023

NOTES: 

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M. 
1. This drawing is subject to change without notice. ![ref31]

![ref33]

www.ti.com

**EXAMPLE BOARD LAYOUT**

**NME0020A NFBGA - 1 mm max height![ref30]**

PLASTIC BALL GRID ARRAY

(0.5) TYP![ref32]

20X ( 0.25)

1 2 3 4 5

A

(0.5) TYP

B SYMM C

D

SYMM

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN

SCALE:25X

( 0.25) 0.05 MAX 0.05 MIN METAL UNDER METAL SOLDER MASK

EXPOSED METAL

SOLDER MASK EXPOSED METAL ( 0.25) OPENING SOLDER MASK

OPENING NON-SOLDER MASK SOLDER MASK

DEFINED DEFINED

(PREFERRED)

SOLDER MASK DETAILS NOT TO SCALE

4224888/C   05/2023

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.     For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).![ref31]

![ref33]

www.ti.com

**EXAMPLE STENCIL DESIGN**

**NME0020A NFBGA - 1 mm max height![ref30]**

PLASTIC BALL GRID ARRAY

(0.5) TYP![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.113.png)

20X ( 0.25)

1 2 3 4 5

A

(0.5) TYP

B SYMM C

(R0.05) TYP

D

SYMM

SOLDER PASTE EXAMPLE\
BASED ON 0.1 mm THICK STENCIL SCALE: 25X

4224888/C   05/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.![ref31]

![ref33]

www.ti.com

**GENERIC PACKAGE VIEW**

**RGY 20 VQFN - 1 mm max height![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.114.png)**

**3.5 x 4.5, 0.5 mm pitch** PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.115.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.116.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.117.png)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.118.png)

4225264/A![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.119.png)

![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.120.png)

**RGY0020A VQFN - 1 mm max height** SCALE  3.000![ref30]

PLASTIC QUAD FLATPACK - NO LEAD

3\.65 B![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.121.png)

A 3.35

PIN 1 INDEX AREA

4\.65 4.35

1\.0 0.8

C

SEATING PLANE

0\.05

0. 2.05 0.1 0.08 C

   2X  1.5

(0.2) TYP

10 11 EXPOSED THERMAL PAD

9

12

14X  0.5

2X SYMM 21

3\.5 3.05 0.1

2

19

PIN 1 ID 1 SYMM 20 20X 0.300.18

1. C A B

20X 0.50.3 0.05

4225320/A   09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M. 
1. This drawing is subject to change without notice. 
1. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.![ref31]

![ref34]

**EXAMPLE BOARD LAYOUT**

**RGY0020A VQFN - 1 mm max height![ref30]**

PLASTIC QUAD FLATPACK - NO LEAD

(2.05)![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.123.png)

SYMM

1 20

20X (0.6)

2

19

20X (0.24)

(1.275)

(4.3)

SYMM 21

(3.05)

14X (0.5)

9 (0.775) 12

(R0.05) TYP

( 0.2) TYP

VIA 10 11

(0.75) TYP

(3.3)

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN

SCALE:18X

0\.07 MAX 0.07 MIN ALL AROUND ALL AROUND

SOLDER MASK METAL OPENING

EXPOSED SOLDER MASK EXPOSED METAL UNDER METAL OPENING METAL SOLDER MASK

NON SOLDER MASK

DEFINED SOLDER MASK (PREFERRED) DEFINED

SOLDER MASK DETAILS

4225320/A   09/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

`    `number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown     on this view. It is recommended that vias under paste be filled, plugged or tented.![ref31]

![ref34]

www.ti.com

**EXAMPLE STENCIL DESIGN**

**RGY0020A VQFN - 1 mm max height![ref30]**

PLASTIC QUAD FLATPACK - NO LEAD

SYMM![](Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.124.png)

4X (0.92)

1 20 (R0.05) TYP

20X (0.6)

2

19

20X (0.24)

4X (1.33)

SYMM 21

(4.3)

(0.77)

14X (0.5)

9 (0.56) 12

METAL TYP

10 11

(0.75) TYP

(3.3)

SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 21

78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE SCALE:20X

4225320/A   09/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. ![ref31]

![ref34]

www.ti.com

**IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to [TI’s  Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either [on ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed. 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

[ref1]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.006.png
[ref2]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.007.png
[ref3]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.008.png
[ref4]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.012.png
[ref5]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.013.png
[ref6]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.014.png
[ref7]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.015.png
[ref8]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.016.png
[ref9]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.017.png
[ref10]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.018.png
[ref11]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.019.png
[ref12]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.020.png
[ref13]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.022.png
[ref14]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.023.png
[ref15]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.024.png
[ref16]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.025.png
[ref17]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.026.png
[ref18]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.028.png
[ref19]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.029.png
[ref20]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.030.png
[ref21]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.031.png
[ref22]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.033.png
[ref23]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.042.png
[ref24]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.056.png
[ref25]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.057.png
[ref26]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.066.png
[ref27]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.068.png
[ref28]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.070.png
[ref29]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.075.png
[ref30]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.077.png
[ref31]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.079.png
[ref32]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.080.png
[ref33]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.084.png
[ref34]: Aspose.Words.1e92e543-8c21-4c96-bc52-826a03b06216.122.png
