Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Use New Parser                     : yes
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/i2c_mem.vhd" into library work
Parsing entity <i2c_mem>.
Parsing architecture <i2c_mem_a> of entity <i2c_mem>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_float_types_c.vhdl" into library ieee_proposed
Parsing package <fixed_float_types>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_package1_constants.vhd" into library work
Parsing package <p_package1_constants>.
Parsing package body <p_package1_constants>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_single.vhd" into library work
Parsing entity <mem_ramb16_16bit_address_single>.
Parsing architecture <Behavioral> of entity <mem_ramb16_16bit_address_single>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" into library work
Parsing entity <mem_ramb16_16bit_address_dual>.
Parsing architecture <Behavioral> of entity <mem_ramb16_16bit_address_dual>.
WARNING:HDLCompiler:946 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 385: Actual for formal port enb is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 504: Actual for formal port enb is neither a static name nor a globally static expression
Parsing VHDL file "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" into library ieee_proposed
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_kvptat_ktptat.vhd" into library work
Parsing entity <mem_kvptat_ktptat>.
Parsing architecture <Behavioral> of entity <mem_kvptat_ktptat>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" into library work
Parsing entity <mem_kvdd_vdd25>.
Parsing architecture <Behavioral> of entity <mem_kvdd_vdd25>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" into library work
Parsing entity <i2c_r>.
Parsing architecture <Behavioral> of entity <i2c_r>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fpupack.vhd" into library work
Parsing package <fpupack>.
Parsing package body <fpupack>.
Parsing VHDL file "/home/user/workspace/fphdl/float_pkg_c.vhdl" into library ieee_proposed
Parsing package <float_pkg>.
Parsing package body <float_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1470: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1471: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1472: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1022: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1023: Range is empty (null range)

Elaborating entity <top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 193: Assignment to signal_i2c_mem_data_available ignored, since the identifier is never used
WARNING:HDLCompiler:314 - "/build/xfndry10/P.20131013/rtf/vhdl/xst/src/std_1164.vhd" Line 1037: Choice with meta-value 'U' is ignored for synthesis
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 206: Assignment to vptat25 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 393. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 492. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 403: Assignment to mem_kvdd_vdd25_flag ignored, since the identifier is never used

Elaborating entity <i2c_r> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 179. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 257. Case statement is complete. others clause is never selected

Elaborating entity <i2c_mem> (architecture <i2c_mem_a>) from library <work>.

Elaborating entity <mem_kvdd_vdd25> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" Line 44: <ramb16> remains a black-box since it has no binding entity.

Elaborating entity <mem_kvptat_ktptat> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_ramb16_16bit_address_dual> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 258: Assignment to clkb_lo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 259: Assignment to clkb_hi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 266: Assignment to regcea_lo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 267: Assignment to regcea_hi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 270: Assignment to ssrb_lo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 271: Assignment to ssrb_hi ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" Line 49: <ramb16> remains a black-box since it has no binding entity.

Elaborating entity <mem_ramb16_16bit_address_single> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_single.vhd" Line 49: <ramb16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 72: Net <i2c_mem_clkb> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 73: Net <i2c_mem_web[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 74: Net <i2c_mem_addrb[10]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 75: Net <i2c_mem_dinb[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/user/workspace/melexis_mlx90641/top.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_i2c_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_i2c_address_rw> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_i2c_address_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_i2c_data_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_done_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 520: Output port <o_sta> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 538: Output port <doutb> of the instance <inst_i2c_mem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 561: Output port <o_data_kvptat> of the instance <inst_mem_kvptat_ktptat> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 561: Output port <o_data_ktptat> of the instance <inst_mem_kvptat_ktptat> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_mem_web> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_addrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_dinb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_clkb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <p3.v_wait1>.
    Found 1-bit register for signal <i2c_mem_vptat25_flag>.
    Found 11-bit register for signal <i2c_mem_vptat25_address>.
    Found 4-bit register for signal <p2.state>.
    Found 1-bit register for signal <p2.v_wait1>.
    Found 1-bit register for signal <i2c_mem_kvptat_ktptat_flag>.
    Found 16-bit register for signal <kvptat_ktptat>.
    Found 11-bit register for signal <i2c_mem_kvptat_ktptat_address>.
    Found 16-bit register for signal <mem_kvptat_ktptat_address>.
    Found 4-bit register for signal <p1.state>.
    Found 16-bit register for signal <kvdd_vdd25>.
    Found 1-bit register for signal <p1.v_wait1>.
    Found 1-bit register for signal <done_kvdd_vdd25>.
    Found 1-bit register for signal <i2c_mem_kvdd_vdd25_flag>.
    Found 11-bit register for signal <i2c_mem_kvdd_vdd25_address>.
    Found 8-bit register for signal <mem_kvdd_vdd25_address>.
    Found 32-bit register for signal <f32_data_kvdd>.
    Found 32-bit register for signal <f32_data_vdd25>.
    Found 11-bit register for signal <p0.variable_i2c_mem_addra_index>.
    Found 1-bit register for signal <i2c_r_done_data_prev>.
    Found 11-bit register for signal <signal_i2c_mem_addra_index>.
    Found 4-bit register for signal <p3.state>.
    Found finite state machine <FSM_0> for signal <p2.state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <p1.state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State j is never reached in FSM <p3.state>.
INFO:Xst:1799 - State k is never reached in FSM <p3.state>.
INFO:Xst:1799 - State l is never reached in FSM <p3.state>.
INFO:Xst:1799 - State m is never reached in FSM <p3.state>.
    Found finite state machine <FSM_2> for signal <p3.state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n2226> created at line 1957.
    Found 10-bit subtractor for signal <n2227> created at line 1965.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_284_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_285_OUT> created at line 1598.
    Found 10-bit subtractor for signal <X_14_o_unary_minus_291_OUT> created at line 1608.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_499_OUT> created at line 2394.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_531_OUT> created at line 2401.
    Found 30-bit subtractor for signal <n2385> created at line 2170.
    Found 30-bit subtractor for signal <n2388> created at line 2170.
    Found 30-bit subtractor for signal <n2389> created at line 2170.
    Found 30-bit subtractor for signal <n2390> created at line 2170.
    Found 30-bit subtractor for signal <n2391> created at line 2170.
    Found 30-bit subtractor for signal <n2392> created at line 2170.
    Found 30-bit subtractor for signal <n2393> created at line 2170.
    Found 30-bit subtractor for signal <n2394> created at line 2170.
    Found 30-bit subtractor for signal <n2395> created at line 2170.
    Found 30-bit subtractor for signal <n2396> created at line 2170.
    Found 30-bit subtractor for signal <n2397> created at line 2170.
    Found 30-bit subtractor for signal <n2398> created at line 2170.
    Found 30-bit subtractor for signal <n2399> created at line 2170.
    Found 30-bit subtractor for signal <n2400> created at line 2170.
    Found 30-bit subtractor for signal <n2401> created at line 2170.
    Found 30-bit subtractor for signal <n2402> created at line 2170.
    Found 30-bit subtractor for signal <n2403> created at line 2170.
    Found 30-bit subtractor for signal <n2404> created at line 2170.
    Found 30-bit subtractor for signal <n2405> created at line 2170.
    Found 30-bit subtractor for signal <n2406> created at line 2170.
    Found 30-bit subtractor for signal <n2407> created at line 2170.
    Found 30-bit subtractor for signal <n2408> created at line 2170.
    Found 30-bit subtractor for signal <n2409> created at line 2170.
    Found 30-bit subtractor for signal <n2410> created at line 2170.
    Found 30-bit subtractor for signal <n2411> created at line 2170.
    Found 30-bit subtractor for signal <n2412> created at line 2170.
    Found 30-bit subtractor for signal <n2413> created at line 2170.
    Found 30-bit subtractor for signal <n2414> created at line 2170.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_595_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_596_OUT> created at line 1598.
    Found 11-bit subtractor for signal <GND_14_o_unary_minus_602_OUT> created at line 1608.
    Found 10-bit subtractor for signal <n2476> created at line 1965.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_846_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_847_OUT> created at line 1598.
    Found 10-bit subtractor for signal <X_14_o_unary_minus_853_OUT> created at line 1608.
    Found 10-bit subtractor for signal <n2767> created at line 1622.
    Found 11-bit subtractor for signal <n2771> created at line 1622.
    Found 10-bit subtractor for signal <n2775> created at line 1622.
    Found 1-bit adder for signal <p3.v_wait1[0]_PWR_14_o_add_10_OUT<0>> created at line 255.
    Found 1-bit adder for signal <p2.v_wait1[0]_PWR_14_o_add_75_OUT<0>> created at line 377.
    Found 1-bit adder for signal <p1.v_wait1[0]_PWR_14_o_add_109_OUT<0>> created at line 475.
    Found 28-bit adder for signal <X_14_o_X_14_o_add_252_OUT> created at line 2001.
    Found 10-bit adder for signal <X_14_o_PWR_14_o_add_285_OUT> created at line 1253.
    Found 9-bit adder for signal <X_14_o_GND_14_o_add_289_OUT> created at line 1608.
    Found 10-bit adder for signal <X_14_o_GND_14_o_add_330_OUT> created at line 1253.
    Found 23-bit adder for signal <GND_14_o_GND_14_o_add_331_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_500_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_PWR_14_o_add_596_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_600_OUT> created at line 1608.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_641_OUT> created at line 1253.
    Found 23-bit adder for signal <PWR_14_o_GND_14_o_add_642_OUT> created at line 1241.
    Found 28-bit adder for signal <X_14_o_X_14_o_add_814_OUT> created at line 2001.
    Found 10-bit adder for signal <X_14_o_PWR_14_o_add_847_OUT> created at line 1253.
    Found 9-bit adder for signal <X_14_o_GND_14_o_add_851_OUT> created at line 1608.
    Found 10-bit adder for signal <X_14_o_GND_14_o_add_892_OUT> created at line 1253.
    Found 23-bit adder for signal <GND_14_o_GND_14_o_add_893_OUT> created at line 1241.
    Found 11-bit adder for signal <p0.variable_i2c_mem_addra_index[10]_GND_14_o_add_969_OUT> created at line 513.
    Found 28-bit subtractor for signal <GND_14_o_GND_14_o_sub_254_OUT<27:0>> created at line 2004.
    Found 10-bit subtractor for signal <PWR_14_o_GND_14_o_sub_301_OUT<9:0>> created at line 1625.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_471_OUT<9:0>> created at line 2389.
    Found 10-bit subtractor for signal <n2797> created at line 0.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_533_OUT<9:0>> created at line 1320.
    Found 28-bit subtractor for signal <GND_14_o_GND_14_o_sub_816_OUT<27:0>> created at line 2004.
    Found 10-bit subtractor for signal <PWR_14_o_GND_14_o_sub_863_OUT<9:0>> created at line 1625.
    Found 28-bit shifter logical right for signal <GND_14_o_PWR_14_o_shift_right_169_OUT> created at line 2964
    Found 28-bit shifter logical right for signal <X_14_o_GND_14_o_mux_245_OUT> created at line 1958
    Found 28-bit shifter logical right for signal <n2769> created at line 1622
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_499_OUT> created at line 2955
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_531_OUT> created at line 2955
    Found 28-bit shifter logical right for signal <n2773> created at line 1622
    Found 28-bit shifter logical right for signal <GND_14_o_GND_14_o_shift_right_731_OUT> created at line 2964
    Found 28-bit shifter logical right for signal <X_14_o_GND_14_o_mux_807_OUT> created at line 1958
    Found 28-bit shifter logical right for signal <n2777> created at line 1622
    Found 28-bit shifter logical left for signal <n2768> created at line 1622
    Found 28-bit shifter logical left for signal <n2772> created at line 1622
    Found 28-bit shifter logical left for signal <n2776> created at line 1622
    Found 1-bit 27-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_206_o> created at line 1538.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_301_o> created at line 1538.
    Found 1-bit 27-to-1 multiplexer for signal <GND_14_o_X_14_o_Mux_732_o> created at line 1538.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_863_o> created at line 1538.
    Found 9-bit comparator greater for signal <PWR_14_o_PWR_14_o_LessThan_167_o> created at line 1958
    Found 9-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_168_o> created at line 1964
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_181_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_182_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_185_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_186_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_189_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_190_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_194_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_196_o> created at line 1540
    Found 27-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_201_o> created at line 1975
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_204_o> created at line 1984
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_205_o> created at line 1990
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_209_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_210_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_211_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_212_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_213_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_214_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_215_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_216_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_217_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_218_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_219_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_220_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_221_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_222_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_223_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_224_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_225_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_226_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_227_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_228_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_229_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_230_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_231_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_232_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n0413> created at line 1603
    Found 10-bit comparator greater for signal <X_14_o_INV_101_o> created at line 1605
    Found 10-bit comparator greater for signal <X_14_o_GND_14_o_LessThan_294_o> created at line 1612
    Found 10-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_300_o> created at line 1623
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_303_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_304_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_305_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_306_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_307_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_308_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_309_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_310_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_311_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_312_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_313_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_314_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_315_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_316_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_317_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_318_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_319_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_320_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_321_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_322_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_323_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_324_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_325_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_326_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_327_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_328_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_329_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n1634> created at line 1603
    Found 10-bit comparator greater for signal <GND_14_o_INV_208_o> created at line 1605
    Found 10-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_605_o> created at line 1612
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_729_o> created at line 1958
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_730_o> created at line 1964
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_735_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_736_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_737_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_738_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_739_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_740_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_741_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_742_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_743_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_744_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_745_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_746_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_747_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_748_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_749_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_750_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_751_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_752_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_753_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_754_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_755_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_756_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_757_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_758_o> created at line 1540
    Found 27-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_763_o> created at line 1975
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_766_o> created at line 1984
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_767_o> created at line 1990
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_771_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_772_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_774_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_777_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_778_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_781_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_782_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_785_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_786_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_789_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_790_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_793_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_794_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n1992> created at line 1603
    Found 10-bit comparator greater for signal <X_14_o_INV_244_o> created at line 1605
    Found 10-bit comparator greater for signal <X_14_o_GND_14_o_LessThan_856_o> created at line 1612
    Found 10-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_862_o> created at line 1623
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_865_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_866_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_867_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_868_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_869_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_870_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_871_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_872_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_873_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_874_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_875_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_876_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_877_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_878_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_879_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_880_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_881_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_882_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_883_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_884_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_885_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_886_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_887_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_888_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_889_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_890_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_891_o> created at line 1540
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred 183 D-type flip-flop(s).
	inferred 144 Comparator(s).
	inferred 1184 Multiplexer(s).
	inferred  12 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <i2c_r>.
    Related source file is "/home/user/workspace/melexis_mlx90641/i2c_r.vhd".
        g_board_frequency = 100000000
        g_i2c_frequency = 400000
        zero = 0
    Found 1-bit register for signal <scl_ping>.
    Found 1-bit register for signal <psda1>.
    Found 1-bit register for signal <pscl1>.
    Found 4-bit register for signal <s_sda_data_index>.
    Found 1-bit register for signal <s_state_p4_c>.
    Found 1-bit register for signal <counter_enable>.
    Found 9-bit register for signal <s_sda_data_register>.
    Found 1-bit register for signal <s_state_p6_c>.
    Found 1-bit register for signal <s_sda_data_first_flag>.
    Found 1-bit register for signal <done_address>.
    Found 1-bit register for signal <done_data>.
    Found 7-bit register for signal <o_i2c_address>.
    Found 1-bit register for signal <o_i2c_address_rw>.
    Found 1-bit register for signal <o_i2c_address_ack>.
    Found 8-bit register for signal <o_i2c_data>.
    Found 1-bit register for signal <o_i2c_data_ack>.
    Found 7-bit register for signal <p1.i2c_half_period_index>.
    Found 7-bit adder for signal <p1.i2c_half_period_index[6]_GND_20_o_add_1_OUT> created at line 101.
    Found 4-bit adder for signal <s_sda_data_index[3]_GND_20_o_add_6_OUT> created at line 131.
    Found 9-bit 9-to-1 multiplexer for signal <s_sda_data_index[3]_X_15_o_wide_mux_13_OUT> created at line 191.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <i2c_r> synthesized.

Synthesizing Unit <mem_kvdd_vdd25>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
    Found 14-bit adder for signal <n0016[13:0]> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <mem_kvdd_vdd25> synthesized.

Synthesizing Unit <mem_kvptat_ktptat>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_kvptat_ktptat.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvptat_ktptat.vhd" line 144: Output port <O_DOP> of the instance <inst_mem_ktptat> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvptat_ktptat.vhd" line 158: Output port <O_DOP> of the instance <inst_mem_kvptat> is unconnected or connected to loadless signal.
    Found 16-bit comparator greater for signal <p1.vktptat<15>> created at line 131
    Summary:
	inferred   1 Comparator(s).
Unit <mem_kvptat_ktptat> synthesized.

Synthesizing Unit <mem_ramb16_16bit_address_dual>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd".
WARNING:Xst:647 - Input <I_REGCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 275: Output port <DOB> of the instance <inst_ramb16_hi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 275: Output port <DOPB> of the instance <inst_ramb16_hi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 275: Output port <CASCADEOUTA> of the instance <inst_ramb16_hi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 275: Output port <CASCADEOUTB> of the instance <inst_ramb16_hi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 394: Output port <DOB> of the instance <inst_ramb16_lo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 394: Output port <DOPB> of the instance <inst_ramb16_lo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 394: Output port <CASCADEOUTA> of the instance <inst_ramb16_lo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_dual.vhd" line 394: Output port <CASCADEOUTB> of the instance <inst_ramb16_lo> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <mem_ramb16_16bit_address_dual> synthesized.

Synthesizing Unit <mem_ramb16_16bit_address_single>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_single.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_single.vhd" line 271: Output port <CASCADEOUTA> of the instance <inst_ramb16_single> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_ramb16_16bit_address_single.vhd" line 271: Output port <CASCADEOUTB> of the instance <inst_ramb16_single> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <mem_ramb16_16bit_address_single> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 72
 1-bit adder                                           : 3
 10-bit adder                                          : 8
 10-bit subtractor                                     : 12
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 3
 28-bit addsub                                         : 2
 30-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 5
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
# Registers                                            : 36
 1-bit register                                        : 20
 11-bit register                                       : 5
 16-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 145
 10-bit comparator greater                             : 62
 10-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 1
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 69
 9-bit comparator greater                              : 8
# Multiplexers                                         : 1208
 1-bit 2-to-1 multiplexer                              : 922
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 23
 11-bit 2-to-1 multiplexer                             : 9
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 3
 23-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 31
 32-bit 2-to-1 multiplexer                             : 40
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 122
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 12
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 3
 28-bit shifter logical right                          : 7
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/i2c_mem.ngc>.
Loading core <i2c_mem> for timing and area information for instance <inst_i2c_mem>.
WARNING:Xst:1710 - FF/Latch <f32_data_vdd25_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <f32_data_kvdd<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <f32_data_vdd25<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <i2c_mem_kvptat_ktptat_address<10:7>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <i2c_mem_kvdd_vdd25_address<10:7>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <i2c_mem_vptat25_address<10:6>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <i2c_r>.
The following registers are absorbed into counter <p1.i2c_half_period_index>: 1 register on signal <p1.i2c_half_period_index>.
Unit <i2c_r> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 68
 1-bit adder                                           : 3
 10-bit adder                                          : 8
 10-bit subtractor                                     : 9
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 3
 28-bit addsub                                         : 2
 29-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 178
 Flip-Flops                                            : 178
# Comparators                                          : 145
 10-bit comparator greater                             : 62
 10-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 1
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 69
 9-bit comparator greater                              : 8
# Multiplexers                                         : 1217
 1-bit 2-to-1 multiplexer                              : 933
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 23
 11-bit 2-to-1 multiplexer                             : 8
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 3
 23-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 31
 32-bit 2-to-1 multiplexer                             : 40
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 122
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 12
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 3
 28-bit shifter logical right                          : 7
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i2c_mem_vptat25_address_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_10> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_0> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_1> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_2> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_3> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_4> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_5> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_6> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_7> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_8> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_9> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p2.state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 0000
 b     | 0001
 c     | 0010
 d     | 0011
 e     | 0100
 f     | 0101
 g     | 0110
 h     | 0111
 i     | 1000
 j     | 1001
 k     | 1010
 l     | 1011
 m     | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <p3.state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 0000
 b     | 0001
 c     | 0010
 d     | 0011
 e     | 0100
 f     | 0101
 g     | 0110
 h     | 0111
 i     | 1000
 j     | unreached
 k     | unreached
 l     | unreached
 m     | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <p1.state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 0000
 b     | 0001
 c     | 0010
 d     | 0011
 e     | 0100
 f     | 0101
 g     | 0110
 h     | 0111
 i     | 1000
 j     | 1001
 k     | 1010
 l     | 1011
 m     | 1100
-------------------
WARNING:Xst:1710 - FF/Latch <i2c_mem_vptat25_address_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_vptat25_address_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_6> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvptat_ktptat_address_6> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_kvptat_ktptat_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_kvptat_ktptat_address_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_kvptat_ktptat_address_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_kvptat_ktptat_address_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_kvptat_ktptat_address_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_kvptat_ktptat_address_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <i2c_r> ...

Optimizing unit <mem_ramb16_16bit_address_dual> ...

Optimizing unit <mem_ramb16_16bit_address_single> ...
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_data_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_rw> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/s_sda_data_register_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/done_address> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 15.
FlipFlop done_kvdd_vdd25 has been replicated 1 time(s)
FlipFlop p1.state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop p1.state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop p1.state_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5887
#      GND                         : 2
#      INV                         : 17
#      LUT1                        : 8
#      LUT2                        : 687
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 1307
#      LUT3_D                      : 5
#      LUT3_L                      : 12
#      LUT4                        : 1763
#      LUT4_D                      : 1
#      LUT4_L                      : 17
#      MULT_AND                    : 10
#      MUXCY                       : 900
#      MUXF5                       : 313
#      MUXF6                       : 8
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 830
# FlipFlops/Latches                : 157
#      FD                          : 11
#      FDE                         : 53
#      FDR                         : 49
#      FDRE                        : 40
#      FDRS                        : 1
#      FDRSE                       : 1
#      FDS                         : 2
# RAMS                             : 5
#      RAMB16                      : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 3
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                     2298  out of  15360    14%  
 Number of Slice Flip Flops:            157  out of  30720     0%  
 Number of 4 input LUTs:               3820  out of  30720    12%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    448     8%  
 Number of FIFO16/RAMB16s:                5  out of    192     2%  
    Number used as RAMB16s:               5
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                                                                                                                      | Load  |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                                | BUFGP                                                                                                                                      | 148   |
inst_i2c_r/scl_ping                    | NONE(inst_i2c_r/s_sda_data_register_7)                                                                                                     | 14    |
GND_14_o_GND_14_o_mux_538_OUT<29>_mand1| NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 1     |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                    | Buffer(FF name)                                                                                                                            | Load  |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
GND_14_o_GND_14_o_mux_538_OUT<29>_mand1(XST_GND:G)| NONE(inst_mem_kvptat_ktptat/inst_mem_ktptat/inst_ramb16_hi)                                                                                | 8     |
inst_i2c_mem/N1(inst_i2c_mem/XST_GND:G)           | NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 4     |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 2.854ns (Maximum Frequency: 350.416MHz)
   Minimum input arrival time before clock: 4.181ns
   Maximum output required time after clock: 220.286ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 2.854ns (frequency: 350.416MHz)
  Total number of paths / destination ports: 1126 / 320
-------------------------------------------------------------------------
Delay:               2.854ns (Levels of Logic = 2)
  Source:            inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Destination:       kvdd_vdd25_0 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP to kvdd_vdd25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA0     4   2.100   0.537  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (douta<0>)
     end scope: 'inst_i2c_mem:douta<0>'
     LUT4:I3->O            1   0.195   0.000  Mmux__n3167151 (_n3167<8>)
     FDRE:D                    0.022          kvptat_ktptat_8
    ----------------------------------------
    Total                      2.854ns (2.317ns logic, 0.537ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_i2c_r/scl_ping'
  Clock period: 1.878ns (frequency: 532.439MHz)
  Total number of paths / destination ports: 62 / 14
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 2)
  Source:            inst_i2c_r/s_sda_data_index_1 (FF)
  Destination:       inst_i2c_r/s_state_p6_c (FF)
  Source Clock:      inst_i2c_r/scl_ping rising
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: inst_i2c_r/s_sda_data_index_1 to inst_i2c_r/s_state_p6_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.360   0.881  inst_i2c_r/s_sda_data_index_1 (inst_i2c_r/s_sda_data_index_1)
     LUT3_D:I0->LO         1   0.195   0.225  inst_i2c_r/Mmux_GND_20_o_s_sda_data_index[3]_mux_14_OUT141 (N1538)
     LUT4:I2->O            1   0.195   0.000  inst_i2c_r/s_state_p6_c_rstpot (inst_i2c_r/s_state_p6_c_rstpot)
     FDR:D                     0.022          inst_i2c_r/s_state_p6_c
    ----------------------------------------
    Total                      1.878ns (0.772ns logic, 1.106ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 187 / 159
-------------------------------------------------------------------------
Offset:              4.181ns (Levels of Logic = 3)
  Source:            i_sda (PAD)
  Destination:       inst_i2c_r/s_state_p4_c (FF)
  Destination Clock: i_clock rising

  Data Path: i_sda to inst_i2c_r/s_state_p4_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.965   0.663  i_sda_IBUF (i_sda_IBUF)
     LUT2:I1->O            1   0.195   0.741  inst_i2c_r/_n0123_SW0 (N90)
     LUT4:I0->O            1   0.195   0.360  inst_i2c_r/_n0123 (inst_i2c_r/_n0123)
     FDRSE:S                   1.062          inst_i2c_r/s_state_p4_c
    ----------------------------------------
    Total                      4.181ns (2.417ns logic, 1.764ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_i2c_r/scl_ping'
  Total number of paths / destination ports: 24 / 23
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            i_reset (PAD)
  Destination:       inst_i2c_r/s_sda_data_register_7 (FF)
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: i_reset to inst_i2c_r/s_sda_data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           111   0.965   1.237  i_reset_IBUF (i_reset_IBUF)
     FDR:R                     1.062          inst_i2c_r/s_sda_data_first_flag
    ----------------------------------------
    Total                      3.264ns (2.027ns logic, 1.237ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 73193816051760066110832197216672818305780507559428548552344592729361568454194233344 / 32
-------------------------------------------------------------------------
Offset:              220.286ns (Levels of Logic = 869)
  Source:            f32_data_vdd25_12 (FF)
  Destination:       o_data<7> (PAD)
  Source Clock:      i_clock rising

  Data Path: f32_data_vdd25_12 to o_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.360   0.703  f32_data_vdd25_12 (f32_data_vdd25_12)
     LUT3:I0->O            1   0.195   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_lut<2> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_lut<2>)
     MUXCY:S->O            1   0.366   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<2> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<3> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<4> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<5> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<6> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<7> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<7>)
     MUXCY:CI->O          15   0.370   0.816  Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<8> (Mcompar_GND_14_o_GND_14_o_LessThan_201_o_cy<8>)
     LUT2:I0->O            1   0.195   0.688  Mmux_n2785111 (n2785<3>)
     LUT3:I0->O            1   0.195   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_lut<3> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_lut<3>)
     MUXCY:S->O            1   0.366   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<3> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<4> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<5> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<6> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<7> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<8> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<9> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<10> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<11> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<12> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<13> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<14> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<15> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<16> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<17> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<18> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<19> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<20> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<21> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<22> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<23> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<24> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<25> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<25>)
     MUXCY:CI->O           0   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<26> (Maddsub_GND_14_o_X_14_o_mux_254_OUT_cy<26>)
     XORCY:CI->O          11   0.360   0.881  Maddsub_GND_14_o_X_14_o_mux_254_OUT_xor<27> (GND_14_o_X_14_o_mux_254_OUT<27>)
     LUT4:I0->O            3   0.195   0.756  GND_14_o_GND_14_o_OR_267_o1 (GND_14_o_GND_14_o_OR_270_o_mmx_out)
     LUT4:I0->O            3   0.195   0.703  GND_14_o_GND_14_o_OR_273_o (GND_14_o_GND_14_o_OR_273_o)
     LUT3:I0->O            5   0.195   0.764  GND_14_o_GND_14_o_OR_275_o1 (GND_14_o_GND_14_o_OR_275_o)
     LUT4:I0->O           20   0.195   0.809  GND_14_o_GND_14_o_OR_287_o31 (GND_14_o_GND_14_o_OR_287_o31)
     LUT4:I3->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_282_OUT1203_F (N1433)
     MUXF5:I0->O          75   0.382   1.096  Mmux_PWR_14_o_GND_14_o_mux_282_OUT1203 (Mmux_PWR_14_o_GND_14_o_mux_282_OUT1203)
     INV:I->O              1   0.358   0.000  Madd_X_14_o_PWR_14_o_add_285_OUT_lut<0>1_INV_0 (Madd_X_14_o_PWR_14_o_add_285_OUT_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Madd_X_14_o_PWR_14_o_add_285_OUT_cy<0> (Madd_X_14_o_PWR_14_o_add_285_OUT_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  Madd_X_14_o_PWR_14_o_add_285_OUT_cy<1> (Madd_X_14_o_PWR_14_o_add_285_OUT_cy<1>)
     XORCY:CI->O           3   0.360   0.703  Madd_X_14_o_PWR_14_o_add_285_OUT_xor<2> (X_14_o_PWR_14_o_add_285_OUT<2>)
     LUT3:I0->O            2   0.195   0.602  PWR_14_o_X_14_o_LessThan_287_o31 (PWR_14_o_X_14_o_LessThan_287_o3)
     LUT4:I2->O            1   0.195   0.523  X_14_o_INV_101_o217_SW0 (N741)
     LUT4:I3->O            3   0.195   0.703  X_14_o_INV_101_o217 (X_14_o_INV_101_o217)
     LUT4:I1->O          144   0.195   1.747  Mmux_PWR_14_o_PWR_14_o_mux_297_OUT111 (Mmux_PWR_14_o_PWR_14_o_mux_297_OUT11)
     LUT4:I0->O           46   0.195   1.364  Mmux_PWR_14_o_PWR_14_o_mux_297_OUT31 (PWR_14_o_PWR_14_o_mux_297_OUT<2>1)
     LUT4:I0->O           39   0.195   0.955  Msub_PWR_14_o_GND_14_o_sub_301_OUT<9:0>_xor<2>11 (PWR_14_o_GND_14_o_sub_301_OUT<2>)
     MUXF6:S->O            1   0.558   0.523  Mmux_PWR_14_o_X_14_o_Mux_301_o_9_f6 (Mmux_PWR_14_o_X_14_o_Mux_301_o_9_f6)
     LUT4:I3->O            1   0.195   0.523  Mmux_GND_14_o_GND_14_o_MUX_1066_o1424_SW0 (N1237)
     LUT4:I3->O            1   0.195   0.523  Mmux_GND_14_o_GND_14_o_MUX_1066_o1424 (Mmux_GND_14_o_GND_14_o_MUX_1066_o1424)
     LUT4:I3->O            1   0.195   0.585  Mmux_GND_14_o_GND_14_o_MUX_1066_o1443 (Mmux_GND_14_o_GND_14_o_MUX_1066_o1443)
     LUT4:I2->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_MUX_1066_o1467 (Mmux_GND_14_o_GND_14_o_MUX_1066_o1467)
     LUT3:I0->O            1   0.195   0.523  Mmux_GND_14_o_GND_14_o_MUX_1066_o1586_SW0 (N907)
     LUT4:I3->O           31   0.195   1.087  Mmux_GND_14_o_GND_14_o_MUX_1066_o1586 (Mmux_GND_14_o_GND_14_o_MUX_1066_o1586)
     LUT2:I1->O            3   0.195   0.703  Mmux_GND_14_o_GND_14_o_mux_334_OUT11111 (Mmux_GND_14_o_GND_14_o_mux_334_OUT1111)
     LUT4:I1->O            1   0.195   0.688  Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2420 (Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2420)
     LUT4:I1->O            3   0.195   0.538  Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2432 (Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2432)
     LUT2:I1->O            2   0.195   0.758  Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2445 (Mmux_f32_data_vdd25[8]_GND_14_o_mux_348_OUT2445)
     LUT4:I0->O            1   0.195   0.741  f32_data_vdd25[8]_INV_115_o6 (f32_data_vdd25[8]_INV_115_o6)
     LUT4:I0->O            1   0.195   0.741  f32_data_vdd25[8]_INV_115_o24_SW0 (N1207)
     LUT4:I0->O           32   0.195   1.309  f32_data_vdd25[8]_INV_115_o24 (f32_data_vdd25[8]_INV_115_o24)
     LUT4:I0->O            5   0.195   0.546  GND_14_o_f32_data_vdd25[8]_OR_654_o1 (GND_14_o_f32_data_vdd25[8]_OR_654_o)
     LUT4:I3->O            6   0.195   0.560  GND_14_o_f32_data_vdd25[8]_OR_658_o (GND_14_o_f32_data_vdd25[8]_OR_665_o_mmx_out)
     LUT3:I2->O            5   0.195   0.764  GND_14_o_f32_data_vdd25[8]_OR_660_o1 (GND_14_o_f32_data_vdd25[8]_OR_660_o)
     LUT4:I0->O           41   0.195   1.344  GND_14_o_f32_data_vdd25[8]_OR_666_o (GND_14_o_f32_data_vdd25[8]_OR_666_o)
     LUT4:I0->O           12   0.195   0.683  GND_14_o_f32_data_vdd25[8]_OR_674_o18 (GND_14_o_f32_data_vdd25[8]_OR_674_o18)
     LUT4:I3->O           34   0.195   1.264  Mmux_PWR_14_o_GND_14_o_mux_529_OUT1211 (Mmux_PWR_14_o_GND_14_o_mux_529_OUT1211)
     LUT3:I0->O            2   0.195   0.602  Sh410_SW0 (N495)
     LUT3:I1->O            4   0.195   0.599  Sh412 (Sh412)
     LUT4:I2->O            1   0.195   0.000  Mmux_GND_14_o_GND_14_o_mux_534_OUT8372 (Mmux_GND_14_o_GND_14_o_mux_534_OUT8372)
     MUXF5:I0->O           2   0.382   0.540  Mmux_GND_14_o_GND_14_o_mux_534_OUT837_f5 (Mmux_GND_14_o_GND_14_o_mux_534_OUT837)
     LUT4:I3->O            1   0.195   0.000  Mmux_GND_14_o_GND_14_o_mux_534_OUT883_SW01 (Mmux_GND_14_o_GND_14_o_mux_534_OUT883_SW0)
     MUXF5:I1->O           1   0.374   0.523  Mmux_GND_14_o_GND_14_o_mux_534_OUT883_SW0_f5 (Mmux_GND_14_o_GND_14_o_mux_534_OUT883_SW0_f5)
     LUT4:I3->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_mux_534_OUT883 (Mmux_GND_14_o_GND_14_o_mux_534_OUT883)
     LUT2:I0->O            1   0.195   0.000  Msub_n2385_Madd_lut<18> (Msub_n2385_Madd_lut<18>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2385_Madd_cy<18> (Msub_n2385_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<19> (Msub_n2385_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<20> (Msub_n2385_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<21> (Msub_n2385_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<22> (Msub_n2385_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<23> (Msub_n2385_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<24> (Msub_n2385_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2385_Madd_cy<25> (Msub_n2385_Madd_cy<25>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2385_Madd_cy<26> (Msub_n2385_Madd_cy<26>)
     XORCY:CI->O          32   0.360   1.309  Msub_n2385_Madd_xor<27> (n2385<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_mux_538_OUT41 (GND_14_o_GND_14_o_mux_538_OUT<30>)
     LUT3:I0->O            1   0.195   0.000  Msub_n2388_Madd_lut<4> (Msub_n2388_Madd_lut<4>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2388_Madd_cy<4> (Msub_n2388_Madd_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<5> (Msub_n2388_Madd_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<6> (Msub_n2388_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<7> (Msub_n2388_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<8> (Msub_n2388_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<9> (Msub_n2388_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<10> (Msub_n2388_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<11> (Msub_n2388_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<12> (Msub_n2388_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<13> (Msub_n2388_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<14> (Msub_n2388_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<15> (Msub_n2388_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<16> (Msub_n2388_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<17> (Msub_n2388_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<18> (Msub_n2388_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<19> (Msub_n2388_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<20> (Msub_n2388_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<21> (Msub_n2388_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<22> (Msub_n2388_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<23> (Msub_n2388_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<24> (Msub_n2388_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<25> (Msub_n2388_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2388_Madd_cy<26> (Msub_n2388_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2388_Madd_cy<27> (Msub_n2388_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.248  Msub_n2388_Madd_xor<28> (n2388<28>)
     LUT3:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1295_o1221 (GND_14_o_GND_14_o_MUX_1317_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2389_Madd_lut<5> (Msub_n2389_Madd_lut<5>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2389_Madd_cy<5> (Msub_n2389_Madd_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<6> (Msub_n2389_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<7> (Msub_n2389_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<8> (Msub_n2389_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<9> (Msub_n2389_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<10> (Msub_n2389_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<11> (Msub_n2389_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<12> (Msub_n2389_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<13> (Msub_n2389_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<14> (Msub_n2389_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<15> (Msub_n2389_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<16> (Msub_n2389_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<17> (Msub_n2389_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<18> (Msub_n2389_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<19> (Msub_n2389_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<20> (Msub_n2389_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<21> (Msub_n2389_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<22> (Msub_n2389_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<23> (Msub_n2389_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<24> (Msub_n2389_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<25> (Msub_n2389_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2389_Madd_cy<26> (Msub_n2389_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2389_Madd_cy<27> (Msub_n2389_Madd_cy<27>)
     XORCY:CI->O          33   0.360   1.260  Msub_n2389_Madd_xor<28> (n2389<28>)
     LUT3:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1322_o1211 (GND_14_o_GND_14_o_MUX_1343_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2390_Madd_lut<6> (Msub_n2390_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2390_Madd_cy<6> (Msub_n2390_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<7> (Msub_n2390_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<8> (Msub_n2390_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<9> (Msub_n2390_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<10> (Msub_n2390_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<11> (Msub_n2390_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<12> (Msub_n2390_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<13> (Msub_n2390_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<14> (Msub_n2390_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<15> (Msub_n2390_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<16> (Msub_n2390_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<17> (Msub_n2390_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<18> (Msub_n2390_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<19> (Msub_n2390_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<20> (Msub_n2390_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<21> (Msub_n2390_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<22> (Msub_n2390_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<23> (Msub_n2390_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<24> (Msub_n2390_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<25> (Msub_n2390_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2390_Madd_cy<26> (Msub_n2390_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2390_Madd_cy<27> (Msub_n2390_Madd_cy<27>)
     XORCY:CI->O          32   0.360   1.309  Msub_n2390_Madd_xor<28> (n2390<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1349_o1211 (GND_14_o_GND_14_o_MUX_1370_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2391_Madd_lut<6> (Msub_n2391_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2391_Madd_cy<6> (Msub_n2391_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<7> (Msub_n2391_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<8> (Msub_n2391_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<9> (Msub_n2391_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<10> (Msub_n2391_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<11> (Msub_n2391_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<12> (Msub_n2391_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<13> (Msub_n2391_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<14> (Msub_n2391_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<15> (Msub_n2391_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<16> (Msub_n2391_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<17> (Msub_n2391_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<18> (Msub_n2391_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<19> (Msub_n2391_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<20> (Msub_n2391_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<21> (Msub_n2391_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<22> (Msub_n2391_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<23> (Msub_n2391_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<24> (Msub_n2391_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<25> (Msub_n2391_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2391_Madd_cy<26> (Msub_n2391_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2391_Madd_cy<27> (Msub_n2391_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2391_Madd_xor<28> (n2391<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1376_o1211 (GND_14_o_GND_14_o_MUX_1397_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2392_Madd_lut<6> (Msub_n2392_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2392_Madd_cy<6> (Msub_n2392_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<7> (Msub_n2392_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<8> (Msub_n2392_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<9> (Msub_n2392_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<10> (Msub_n2392_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<11> (Msub_n2392_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<12> (Msub_n2392_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<13> (Msub_n2392_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<14> (Msub_n2392_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<15> (Msub_n2392_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<16> (Msub_n2392_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<17> (Msub_n2392_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<18> (Msub_n2392_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<19> (Msub_n2392_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<20> (Msub_n2392_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<21> (Msub_n2392_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<22> (Msub_n2392_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<23> (Msub_n2392_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<24> (Msub_n2392_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<25> (Msub_n2392_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2392_Madd_cy<26> (Msub_n2392_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2392_Madd_cy<27> (Msub_n2392_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2392_Madd_xor<28> (n2392<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1403_o1211 (GND_14_o_GND_14_o_MUX_1424_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2393_Madd_lut<6> (Msub_n2393_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2393_Madd_cy<6> (Msub_n2393_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<7> (Msub_n2393_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<8> (Msub_n2393_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<9> (Msub_n2393_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<10> (Msub_n2393_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<11> (Msub_n2393_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<12> (Msub_n2393_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<13> (Msub_n2393_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<14> (Msub_n2393_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<15> (Msub_n2393_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<16> (Msub_n2393_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<17> (Msub_n2393_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<18> (Msub_n2393_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<19> (Msub_n2393_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<20> (Msub_n2393_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<21> (Msub_n2393_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<22> (Msub_n2393_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<23> (Msub_n2393_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<24> (Msub_n2393_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<25> (Msub_n2393_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2393_Madd_cy<26> (Msub_n2393_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2393_Madd_cy<27> (Msub_n2393_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2393_Madd_xor<28> (n2393<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1430_o1211 (GND_14_o_GND_14_o_MUX_1451_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2394_Madd_lut<6> (Msub_n2394_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2394_Madd_cy<6> (Msub_n2394_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<7> (Msub_n2394_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<8> (Msub_n2394_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<9> (Msub_n2394_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<10> (Msub_n2394_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<11> (Msub_n2394_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<12> (Msub_n2394_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<13> (Msub_n2394_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<14> (Msub_n2394_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<15> (Msub_n2394_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<16> (Msub_n2394_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<17> (Msub_n2394_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<18> (Msub_n2394_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<19> (Msub_n2394_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<20> (Msub_n2394_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<21> (Msub_n2394_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<22> (Msub_n2394_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<23> (Msub_n2394_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<24> (Msub_n2394_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<25> (Msub_n2394_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2394_Madd_cy<26> (Msub_n2394_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2394_Madd_cy<27> (Msub_n2394_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2394_Madd_xor<28> (n2394<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1457_o1211 (GND_14_o_GND_14_o_MUX_1478_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2395_Madd_lut<6> (Msub_n2395_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2395_Madd_cy<6> (Msub_n2395_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<7> (Msub_n2395_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<8> (Msub_n2395_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<9> (Msub_n2395_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<10> (Msub_n2395_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<11> (Msub_n2395_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<12> (Msub_n2395_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<13> (Msub_n2395_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<14> (Msub_n2395_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<15> (Msub_n2395_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<16> (Msub_n2395_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<17> (Msub_n2395_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<18> (Msub_n2395_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<19> (Msub_n2395_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<20> (Msub_n2395_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<21> (Msub_n2395_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<22> (Msub_n2395_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<23> (Msub_n2395_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<24> (Msub_n2395_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<25> (Msub_n2395_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2395_Madd_cy<26> (Msub_n2395_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2395_Madd_cy<27> (Msub_n2395_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2395_Madd_xor<28> (n2395<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1484_o1211 (GND_14_o_GND_14_o_MUX_1505_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2396_Madd_lut<6> (Msub_n2396_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2396_Madd_cy<6> (Msub_n2396_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<7> (Msub_n2396_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<8> (Msub_n2396_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<9> (Msub_n2396_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<10> (Msub_n2396_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<11> (Msub_n2396_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<12> (Msub_n2396_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<13> (Msub_n2396_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<14> (Msub_n2396_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<15> (Msub_n2396_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<16> (Msub_n2396_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<17> (Msub_n2396_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<18> (Msub_n2396_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<19> (Msub_n2396_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<20> (Msub_n2396_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<21> (Msub_n2396_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<22> (Msub_n2396_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<23> (Msub_n2396_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<24> (Msub_n2396_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<25> (Msub_n2396_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2396_Madd_cy<26> (Msub_n2396_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2396_Madd_cy<27> (Msub_n2396_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2396_Madd_xor<28> (n2396<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1511_o1211 (GND_14_o_GND_14_o_MUX_1532_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2397_Madd_lut<6> (Msub_n2397_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2397_Madd_cy<6> (Msub_n2397_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<7> (Msub_n2397_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<8> (Msub_n2397_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<9> (Msub_n2397_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<10> (Msub_n2397_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<11> (Msub_n2397_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<12> (Msub_n2397_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<13> (Msub_n2397_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<14> (Msub_n2397_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<15> (Msub_n2397_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<16> (Msub_n2397_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<17> (Msub_n2397_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<18> (Msub_n2397_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<19> (Msub_n2397_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<20> (Msub_n2397_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<21> (Msub_n2397_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<22> (Msub_n2397_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<23> (Msub_n2397_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<24> (Msub_n2397_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<25> (Msub_n2397_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2397_Madd_cy<26> (Msub_n2397_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2397_Madd_cy<27> (Msub_n2397_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.317  Msub_n2397_Madd_xor<28> (n2397<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1538_o1211 (GND_14_o_GND_14_o_MUX_1559_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2398_Madd_lut<6> (Msub_n2398_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2398_Madd_cy<6> (Msub_n2398_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<7> (Msub_n2398_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<8> (Msub_n2398_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<9> (Msub_n2398_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<10> (Msub_n2398_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<11> (Msub_n2398_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<12> (Msub_n2398_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<13> (Msub_n2398_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<14> (Msub_n2398_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<15> (Msub_n2398_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<16> (Msub_n2398_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<17> (Msub_n2398_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<18> (Msub_n2398_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<19> (Msub_n2398_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<20> (Msub_n2398_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<21> (Msub_n2398_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<22> (Msub_n2398_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<23> (Msub_n2398_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<24> (Msub_n2398_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<25> (Msub_n2398_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2398_Madd_cy<26> (Msub_n2398_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2398_Madd_cy<27> (Msub_n2398_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.317  Msub_n2398_Madd_xor<28> (n2398<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1565_o1211 (GND_14_o_GND_14_o_MUX_1586_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2399_Madd_lut<6> (Msub_n2399_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2399_Madd_cy<6> (Msub_n2399_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<7> (Msub_n2399_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<8> (Msub_n2399_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<9> (Msub_n2399_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<10> (Msub_n2399_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<11> (Msub_n2399_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<12> (Msub_n2399_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<13> (Msub_n2399_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<14> (Msub_n2399_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<15> (Msub_n2399_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<16> (Msub_n2399_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<17> (Msub_n2399_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<18> (Msub_n2399_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<19> (Msub_n2399_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<20> (Msub_n2399_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<21> (Msub_n2399_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<22> (Msub_n2399_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<23> (Msub_n2399_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<24> (Msub_n2399_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<25> (Msub_n2399_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2399_Madd_cy<26> (Msub_n2399_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2399_Madd_cy<27> (Msub_n2399_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.317  Msub_n2399_Madd_xor<28> (n2399<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1592_o1211 (GND_14_o_GND_14_o_MUX_1613_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2400_Madd_lut<6> (Msub_n2400_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2400_Madd_cy<6> (Msub_n2400_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<7> (Msub_n2400_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<8> (Msub_n2400_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<9> (Msub_n2400_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<10> (Msub_n2400_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<11> (Msub_n2400_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<12> (Msub_n2400_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<13> (Msub_n2400_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<14> (Msub_n2400_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<15> (Msub_n2400_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<16> (Msub_n2400_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<17> (Msub_n2400_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<18> (Msub_n2400_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<19> (Msub_n2400_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<20> (Msub_n2400_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<21> (Msub_n2400_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<22> (Msub_n2400_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<23> (Msub_n2400_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<24> (Msub_n2400_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<25> (Msub_n2400_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2400_Madd_cy<26> (Msub_n2400_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2400_Madd_cy<27> (Msub_n2400_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2400_Madd_xor<28> (n2400<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1619_o1211 (GND_14_o_GND_14_o_MUX_1640_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2401_Madd_lut<6> (Msub_n2401_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2401_Madd_cy<6> (Msub_n2401_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<7> (Msub_n2401_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<8> (Msub_n2401_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<9> (Msub_n2401_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<10> (Msub_n2401_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<11> (Msub_n2401_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<12> (Msub_n2401_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<13> (Msub_n2401_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<14> (Msub_n2401_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<15> (Msub_n2401_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<16> (Msub_n2401_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<17> (Msub_n2401_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<18> (Msub_n2401_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<19> (Msub_n2401_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<20> (Msub_n2401_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<21> (Msub_n2401_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<22> (Msub_n2401_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<23> (Msub_n2401_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<24> (Msub_n2401_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<25> (Msub_n2401_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2401_Madd_cy<26> (Msub_n2401_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2401_Madd_cy<27> (Msub_n2401_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2401_Madd_xor<28> (n2401<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1646_o1211 (GND_14_o_GND_14_o_MUX_1667_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2402_Madd_lut<6> (Msub_n2402_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2402_Madd_cy<6> (Msub_n2402_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<7> (Msub_n2402_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<8> (Msub_n2402_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<9> (Msub_n2402_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<10> (Msub_n2402_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<11> (Msub_n2402_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<12> (Msub_n2402_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<13> (Msub_n2402_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<14> (Msub_n2402_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<15> (Msub_n2402_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<16> (Msub_n2402_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<17> (Msub_n2402_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<18> (Msub_n2402_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<19> (Msub_n2402_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<20> (Msub_n2402_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<21> (Msub_n2402_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<22> (Msub_n2402_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<23> (Msub_n2402_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<24> (Msub_n2402_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<25> (Msub_n2402_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2402_Madd_cy<26> (Msub_n2402_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2402_Madd_cy<27> (Msub_n2402_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2402_Madd_xor<28> (n2402<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1673_o1211 (GND_14_o_GND_14_o_MUX_1694_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2403_Madd_lut<6> (Msub_n2403_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2403_Madd_cy<6> (Msub_n2403_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<7> (Msub_n2403_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<8> (Msub_n2403_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<9> (Msub_n2403_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<10> (Msub_n2403_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<11> (Msub_n2403_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<12> (Msub_n2403_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<13> (Msub_n2403_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<14> (Msub_n2403_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<15> (Msub_n2403_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<16> (Msub_n2403_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<17> (Msub_n2403_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<18> (Msub_n2403_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<19> (Msub_n2403_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<20> (Msub_n2403_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<21> (Msub_n2403_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<22> (Msub_n2403_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<23> (Msub_n2403_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<24> (Msub_n2403_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<25> (Msub_n2403_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2403_Madd_cy<26> (Msub_n2403_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2403_Madd_cy<27> (Msub_n2403_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2403_Madd_xor<28> (n2403<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1700_o1211 (GND_14_o_GND_14_o_MUX_1721_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2404_Madd_lut<6> (Msub_n2404_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2404_Madd_cy<6> (Msub_n2404_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<7> (Msub_n2404_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<8> (Msub_n2404_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<9> (Msub_n2404_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<10> (Msub_n2404_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<11> (Msub_n2404_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<12> (Msub_n2404_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<13> (Msub_n2404_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<14> (Msub_n2404_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<15> (Msub_n2404_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<16> (Msub_n2404_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<17> (Msub_n2404_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<18> (Msub_n2404_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<19> (Msub_n2404_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<20> (Msub_n2404_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<21> (Msub_n2404_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<22> (Msub_n2404_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<23> (Msub_n2404_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<24> (Msub_n2404_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<25> (Msub_n2404_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2404_Madd_cy<26> (Msub_n2404_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2404_Madd_cy<27> (Msub_n2404_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2404_Madd_xor<28> (n2404<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1727_o1211 (GND_14_o_GND_14_o_MUX_1748_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2405_Madd_lut<6> (Msub_n2405_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2405_Madd_cy<6> (Msub_n2405_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<7> (Msub_n2405_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<8> (Msub_n2405_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<9> (Msub_n2405_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<10> (Msub_n2405_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<11> (Msub_n2405_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<12> (Msub_n2405_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<13> (Msub_n2405_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<14> (Msub_n2405_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<15> (Msub_n2405_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<16> (Msub_n2405_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<17> (Msub_n2405_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<18> (Msub_n2405_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<19> (Msub_n2405_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<20> (Msub_n2405_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<21> (Msub_n2405_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<22> (Msub_n2405_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<23> (Msub_n2405_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<24> (Msub_n2405_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<25> (Msub_n2405_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2405_Madd_cy<26> (Msub_n2405_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2405_Madd_cy<27> (Msub_n2405_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2405_Madd_xor<28> (n2405<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1754_o1211 (GND_14_o_GND_14_o_MUX_1775_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2406_Madd_lut<6> (Msub_n2406_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2406_Madd_cy<6> (Msub_n2406_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<7> (Msub_n2406_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<8> (Msub_n2406_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<9> (Msub_n2406_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<10> (Msub_n2406_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<11> (Msub_n2406_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<12> (Msub_n2406_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<13> (Msub_n2406_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<14> (Msub_n2406_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<15> (Msub_n2406_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<16> (Msub_n2406_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<17> (Msub_n2406_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<18> (Msub_n2406_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<19> (Msub_n2406_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<20> (Msub_n2406_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<21> (Msub_n2406_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<22> (Msub_n2406_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<23> (Msub_n2406_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<24> (Msub_n2406_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<25> (Msub_n2406_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2406_Madd_cy<26> (Msub_n2406_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2406_Madd_cy<27> (Msub_n2406_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2406_Madd_xor<28> (n2406<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1781_o1211 (GND_14_o_GND_14_o_MUX_1802_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2407_Madd_lut<6> (Msub_n2407_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2407_Madd_cy<6> (Msub_n2407_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<7> (Msub_n2407_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<8> (Msub_n2407_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<9> (Msub_n2407_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<10> (Msub_n2407_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<11> (Msub_n2407_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<12> (Msub_n2407_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<13> (Msub_n2407_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<14> (Msub_n2407_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<15> (Msub_n2407_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<16> (Msub_n2407_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<17> (Msub_n2407_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<18> (Msub_n2407_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<19> (Msub_n2407_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<20> (Msub_n2407_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<21> (Msub_n2407_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<22> (Msub_n2407_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<23> (Msub_n2407_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<24> (Msub_n2407_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<25> (Msub_n2407_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2407_Madd_cy<26> (Msub_n2407_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2407_Madd_cy<27> (Msub_n2407_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2407_Madd_xor<28> (n2407<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1808_o1211 (GND_14_o_GND_14_o_MUX_1829_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2408_Madd_lut<6> (Msub_n2408_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2408_Madd_cy<6> (Msub_n2408_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<7> (Msub_n2408_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<8> (Msub_n2408_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<9> (Msub_n2408_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<10> (Msub_n2408_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<11> (Msub_n2408_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<12> (Msub_n2408_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<13> (Msub_n2408_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<14> (Msub_n2408_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<15> (Msub_n2408_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<16> (Msub_n2408_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<17> (Msub_n2408_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<18> (Msub_n2408_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<19> (Msub_n2408_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<20> (Msub_n2408_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<21> (Msub_n2408_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<22> (Msub_n2408_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<23> (Msub_n2408_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<24> (Msub_n2408_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<25> (Msub_n2408_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2408_Madd_cy<26> (Msub_n2408_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2408_Madd_cy<27> (Msub_n2408_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.317  Msub_n2408_Madd_xor<28> (n2408<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1835_o1211 (GND_14_o_GND_14_o_MUX_1856_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2409_Madd_lut<6> (Msub_n2409_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2409_Madd_cy<6> (Msub_n2409_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<7> (Msub_n2409_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<8> (Msub_n2409_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<9> (Msub_n2409_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<10> (Msub_n2409_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<11> (Msub_n2409_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<12> (Msub_n2409_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<13> (Msub_n2409_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<14> (Msub_n2409_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<15> (Msub_n2409_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<16> (Msub_n2409_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<17> (Msub_n2409_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<18> (Msub_n2409_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<19> (Msub_n2409_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<20> (Msub_n2409_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<21> (Msub_n2409_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<22> (Msub_n2409_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<23> (Msub_n2409_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<24> (Msub_n2409_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<25> (Msub_n2409_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2409_Madd_cy<26> (Msub_n2409_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2409_Madd_cy<27> (Msub_n2409_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2409_Madd_xor<28> (n2409<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1862_o1211 (GND_14_o_GND_14_o_MUX_1883_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2410_Madd_lut<6> (Msub_n2410_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2410_Madd_cy<6> (Msub_n2410_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<7> (Msub_n2410_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<8> (Msub_n2410_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<9> (Msub_n2410_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<10> (Msub_n2410_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<11> (Msub_n2410_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<12> (Msub_n2410_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<13> (Msub_n2410_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<14> (Msub_n2410_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<15> (Msub_n2410_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<16> (Msub_n2410_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<17> (Msub_n2410_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<18> (Msub_n2410_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<19> (Msub_n2410_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<20> (Msub_n2410_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<21> (Msub_n2410_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<22> (Msub_n2410_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<23> (Msub_n2410_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<24> (Msub_n2410_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<25> (Msub_n2410_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2410_Madd_cy<26> (Msub_n2410_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2410_Madd_cy<27> (Msub_n2410_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2410_Madd_xor<28> (n2410<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1889_o1211 (GND_14_o_GND_14_o_MUX_1910_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2411_Madd_lut<6> (Msub_n2411_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2411_Madd_cy<6> (Msub_n2411_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<7> (Msub_n2411_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<8> (Msub_n2411_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<9> (Msub_n2411_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<10> (Msub_n2411_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<11> (Msub_n2411_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<12> (Msub_n2411_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<13> (Msub_n2411_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<14> (Msub_n2411_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<15> (Msub_n2411_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<16> (Msub_n2411_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<17> (Msub_n2411_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<18> (Msub_n2411_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<19> (Msub_n2411_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<20> (Msub_n2411_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<21> (Msub_n2411_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<22> (Msub_n2411_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<23> (Msub_n2411_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<24> (Msub_n2411_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<25> (Msub_n2411_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2411_Madd_cy<26> (Msub_n2411_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2411_Madd_cy<27> (Msub_n2411_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2411_Madd_xor<28> (n2411<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1916_o1211 (GND_14_o_GND_14_o_MUX_1937_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2412_Madd_lut<6> (Msub_n2412_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2412_Madd_cy<6> (Msub_n2412_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<7> (Msub_n2412_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<8> (Msub_n2412_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<9> (Msub_n2412_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<10> (Msub_n2412_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<11> (Msub_n2412_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<12> (Msub_n2412_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<13> (Msub_n2412_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<14> (Msub_n2412_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<15> (Msub_n2412_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<16> (Msub_n2412_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<17> (Msub_n2412_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<18> (Msub_n2412_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<19> (Msub_n2412_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<20> (Msub_n2412_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<21> (Msub_n2412_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<22> (Msub_n2412_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<23> (Msub_n2412_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<24> (Msub_n2412_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<25> (Msub_n2412_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2412_Madd_cy<26> (Msub_n2412_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2412_Madd_cy<27> (Msub_n2412_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.321  Msub_n2412_Madd_xor<28> (n2412<28>)
     LUT4:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1943_o1211 (GND_14_o_GND_14_o_MUX_1964_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2413_Madd_lut<6> (Msub_n2413_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2413_Madd_cy<6> (Msub_n2413_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<7> (Msub_n2413_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<8> (Msub_n2413_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<9> (Msub_n2413_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<10> (Msub_n2413_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<11> (Msub_n2413_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<12> (Msub_n2413_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<13> (Msub_n2413_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<14> (Msub_n2413_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<15> (Msub_n2413_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<16> (Msub_n2413_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<17> (Msub_n2413_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<18> (Msub_n2413_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<19> (Msub_n2413_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<20> (Msub_n2413_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<21> (Msub_n2413_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<22> (Msub_n2413_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<23> (Msub_n2413_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<24> (Msub_n2413_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<25> (Msub_n2413_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2413_Madd_cy<26> (Msub_n2413_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2413_Madd_cy<27> (Msub_n2413_Madd_cy<27>)
     XORCY:CI->O          31   0.360   1.305  Msub_n2413_Madd_xor<28> (n2413<28>)
     LUT4:I0->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_MUX_1970_o1211 (GND_14_o_GND_14_o_MUX_1991_o)
     LUT3:I0->O            1   0.195   0.000  Msub_n2414_Madd_lut<6> (Msub_n2414_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2414_Madd_cy<6> (Msub_n2414_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<7> (Msub_n2414_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<8> (Msub_n2414_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<9> (Msub_n2414_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<10> (Msub_n2414_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<11> (Msub_n2414_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<12> (Msub_n2414_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<13> (Msub_n2414_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<14> (Msub_n2414_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<15> (Msub_n2414_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<16> (Msub_n2414_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<17> (Msub_n2414_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<18> (Msub_n2414_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<19> (Msub_n2414_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<20> (Msub_n2414_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<21> (Msub_n2414_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<22> (Msub_n2414_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<23> (Msub_n2414_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<24> (Msub_n2414_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<25> (Msub_n2414_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2414_Madd_cy<26> (Msub_n2414_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2414_Madd_cy<27> (Msub_n2414_Madd_cy<27>)
     XORCY:CI->O           9   0.360   0.632  Msub_n2414_Madd_xor<28> (PWR_14_o_INV_207_o4)
     LUT4:I3->O           15   0.195   0.972  PWR_14_o_GND_14_o_OR_701_o85 (Msub_PWR_14_o_GND_14_o_sub_596_OUT1_lut<5>)
     LUT4:I0->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_593_OUT121 (Mmux_PWR_14_o_GND_14_o_mux_593_OUT121)
     MUXF5:I1->O           6   0.374   0.778  Mmux_PWR_14_o_GND_14_o_mux_593_OUT12_f5 (Mmux_PWR_14_o_GND_14_o_mux_593_OUT12)
     LUT4:I0->O            3   0.195   0.538  Mmux_PWR_14_o_GND_14_o_mux_593_OUT1215 (Mmux_PWR_14_o_GND_14_o_mux_593_OUT1215)
     LUT2:I1->O            1   0.195   0.000  Madd_GND_14_o_PWR_14_o_add_596_OUT_lut<0> (Madd_GND_14_o_PWR_14_o_add_596_OUT_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Madd_GND_14_o_PWR_14_o_add_596_OUT_cy<0> (Madd_GND_14_o_PWR_14_o_add_596_OUT_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  Madd_GND_14_o_PWR_14_o_add_596_OUT_cy<1> (Madd_GND_14_o_PWR_14_o_add_596_OUT_cy<1>)
     XORCY:CI->O           5   0.360   0.711  Madd_GND_14_o_PWR_14_o_add_596_OUT_xor<2> (GND_14_o_PWR_14_o_add_596_OUT<2>)
     LUT3:I0->O            2   0.195   0.602  GND_14_o_INV_208_o31 (GND_14_o_INV_208_o3)
     LUT4:I2->O            1   0.195   0.688  GND_14_o_INV_208_o21_SW0 (N629)
     LUT4:I1->O            2   0.195   0.602  GND_14_o_INV_208_o21 (GND_14_o_INV_208_o21)
     LUT4:I2->O           25   0.195   1.281  Mmux_PWR_14_o_PWR_14_o_mux_608_OUT121 (Mmux_PWR_14_o_PWR_14_o_mux_608_OUT12)
     LUT4:I0->O           81   0.195   1.447  Mmux_PWR_14_o_PWR_14_o_mux_608_OUT31 (PWR_14_o_PWR_14_o_mux_608_OUT<1>1)
     LUT3:I0->O            3   0.195   0.375  Sh48411 (Sh4841)
     MUXF5:S->O            4   0.527   0.702  Sh572_f5 (Sh572)
     LUT4:I1->O            1   0.195   0.000  Sh600_F (N1425)
     MUXF5:I0->O           3   0.382   0.703  Sh600 (Sh600)
     LUT3:I0->O            2   0.195   0.705  Mmux_n2454159 (Mmux_n2454159)
     LUT4:I1->O            3   0.195   0.756  Mmux_n245415147 (Mmux_n245415147)
     LUT4:I0->O            1   0.195   0.000  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_lut<1> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_lut<1>)
     MUXCY:S->O            1   0.366   0.000  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<1> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<2> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<3> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<4> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<4>)
     MUXCY:CI->O          25   0.369   1.063  PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<5> (PWR_14_o_PWR_14_o_AND_91_o<10>_wg_cy<5>)
     LUT4:I3->O            7   0.195   0.416  Mmux_PWR_14_o_PWR_14_o_mux_645_OUT11111 (Mmux_PWR_14_o_PWR_14_o_mux_645_OUT1111)
     MUXF5:S->O            1   0.527   0.688  Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1916_SW0_f5 (Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1916_SW0_f5)
     LUT4:I1->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1916 (Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1916)
     LUT4:I1->O            9   0.195   0.850  Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1940 (Mmux_GND_14_o_GND_14_o_wide_mux_674_OUT1940)
     LUT4:I0->O            1   0.195   0.741  vdd[6]_INV_234_o5 (vdd[6]_INV_234_o5)
     LUT4:I0->O            1   0.195   0.741  vdd[6]_INV_234_o41_SW0 (N1211)
     LUT4:I0->O           56   0.195   1.185  vdd[6]_INV_234_o41 (vdd[6]_INV_234_o41)
     LUT2:I1->O           25   0.195   1.281  vdd[6]_INV_234_o54 (vdd[6]_INV_234_o54)
     LUT4:I0->O           13   0.195   0.855  Sh73511 (Sh7351)
     LUT4:I1->O            1   0.195   0.523  Mmux_GND_14_o_vdd[-1]_MUX_2501_o241_SW0 (N941)
     LUT4:I3->O            1   0.195   0.741  Mmux_GND_14_o_vdd[-1]_MUX_2501_o241 (Mmux_GND_14_o_vdd[-1]_MUX_2501_o241)
     LUT4:I0->O            1   0.195   0.688  Mmux_GND_14_o_vdd[-1]_MUX_2501_o256 (Mmux_GND_14_o_vdd[-1]_MUX_2501_o256)
     LUT4:I1->O            1   0.195   0.585  Mmux_GND_14_o_vdd[-1]_MUX_2501_o286 (Mmux_GND_14_o_vdd[-1]_MUX_2501_o286)
     LUT3:I1->O            1   0.195   0.523  Mmux_GND_14_o_vdd[-1]_MUX_2501_o2125_SW0 (N1215)
     LUT4:I3->O            1   0.195   0.688  Mmux_GND_14_o_vdd[-1]_MUX_2501_o2125 (Mmux_GND_14_o_vdd[-1]_MUX_2501_o2125)
     LUT4:I1->O            3   0.195   0.703  Mmux_GND_14_o_vdd[-1]_MUX_2501_o2321 (Mmux_GND_14_o_vdd[-1]_MUX_2501_o2321)
     LUT4:I1->O            1   0.195   0.688  Maddsub_GND_14_o_X_14_o_mux_816_OUT_lut<0>_SW0 (N1157)
     LUT4:I1->O            1   0.195   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_lut<0> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<0> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<1> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<2> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<3> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<4> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<5> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<6> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<7> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<8> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<9> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<10> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<11> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<12> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<13> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<14> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<15> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<16> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<17> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<18> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<19> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<20> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<21> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<22> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<23> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<24> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<25> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<25>)
     MUXCY:CI->O           0   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<26> (Maddsub_GND_14_o_X_14_o_mux_816_OUT_cy<26>)
     XORCY:CI->O          11   0.360   0.881  Maddsub_GND_14_o_X_14_o_mux_816_OUT_xor<27> (GND_14_o_X_14_o_mux_816_OUT<27>)
     LUT4:I0->O            5   0.195   0.764  GND_14_o_GND_14_o_OR_973_o1 (GND_14_o_GND_14_o_OR_976_o_mmx_out)
     LUT4:I0->O            6   0.195   0.778  GND_14_o_GND_14_o_OR_981_o (GND_14_o_GND_14_o_OR_981_o)
     LUT4:I0->O           16   0.195   0.756  Msub_PWR_14_o_GND_14_o_sub_847_OUT1_lut<5> (Msub_PWR_14_o_GND_14_o_sub_847_OUT1_lut<5>)
     LUT4:I3->O            7   0.195   0.797  Mmux_PWR_14_o_GND_14_o_mux_844_OUT12 (Mmux_PWR_14_o_GND_14_o_mux_844_OUT12)
     LUT4:I0->O            7   0.195   0.579  Mmux_PWR_14_o_GND_14_o_mux_844_OUT1205 (Mmux_PWR_14_o_GND_14_o_mux_844_OUT1205)
     LUT2:I1->O            1   0.195   0.000  Madd_X_14_o_PWR_14_o_add_847_OUT_lut<0> (Madd_X_14_o_PWR_14_o_add_847_OUT_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Madd_X_14_o_PWR_14_o_add_847_OUT_cy<0> (Madd_X_14_o_PWR_14_o_add_847_OUT_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  Madd_X_14_o_PWR_14_o_add_847_OUT_cy<1> (Madd_X_14_o_PWR_14_o_add_847_OUT_cy<1>)
     XORCY:CI->O           4   0.360   0.702  Madd_X_14_o_PWR_14_o_add_847_OUT_xor<2> (X_14_o_PWR_14_o_add_847_OUT<2>)
     LUT3:I0->O            2   0.195   0.758  PWR_14_o_X_14_o_LessThan_849_o31 (PWR_14_o_X_14_o_LessThan_849_o3)
     LUT4:I0->O            1   0.195   0.688  PWR_14_o_X_14_o_LessThan_849_o21_SW0 (N547)
     LUT4:I1->O            2   0.195   0.602  PWR_14_o_X_14_o_LessThan_849_o21 (PWR_14_o_X_14_o_LessThan_849_o21)
     LUT4:I2->O           24   0.195   1.196  Mmux_PWR_14_o_PWR_14_o_mux_859_OUT111 (Mmux_PWR_14_o_PWR_14_o_mux_859_OUT11)
     LUT4:I0->O           99   0.195   1.518  Mmux_PWR_14_o_PWR_14_o_mux_859_OUT21 (PWR_14_o_PWR_14_o_mux_859_OUT<1>1)
     LUT3:I0->O            3   0.195   0.375  Sh83411 (Sh8341)
     MUXF5:S->O            1   0.527   0.585  Mmux_n25381533_f5 (Mmux_n25381533)
     LUT3:I1->O            1   0.195   0.741  Mmux_n25381553 (Mmux_n25381553)
     LUT4:I0->O            1   0.195   0.585  Mmux_n253815115_SW0 (N985)
     LUT4:I2->O            2   0.195   0.602  Mmux_n253815115 (Mmux_n253815115)
     LUT3:I1->O            2   0.195   0.705  Mmux_n253815137 (Mmux_n253815137)
     LUT4:I1->O            1   0.195   0.000  GND_14_o_GND_14_o_AND_127_o<10>_wg_lut<1> (GND_14_o_GND_14_o_AND_127_o<10>_wg_lut<1>)
     MUXCY:S->O            1   0.366   0.000  GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<1> (GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<2> (GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<3> (GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<4> (GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<4>)
     MUXCY:CI->O          26   0.370   1.285  GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<5> (GND_14_o_GND_14_o_AND_127_o<10>_wg_cy<5>)
     LUT4:I0->O            7   0.195   0.641  Mmux_GND_14_o_GND_14_o_mux_896_OUT11111 (Mmux_GND_14_o_GND_14_o_mux_896_OUT1111)
     LUT4:I2->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_mux_700_OUT19330_SW0 (N1217)
     LUT4:I1->O            1   0.195   0.585  Mmux_GND_14_o_GND_14_o_mux_700_OUT19342_SW0 (N1365)
     LUT4:I2->O            1   0.195   0.360  Mmux_GND_14_o_GND_14_o_mux_700_OUT19342 (o_data_7_OBUF)
     OBUF:I->O                 3.957          o_data_7_OBUF (o_data<7>)
    ----------------------------------------
    Total                    220.286ns (91.672ns logic, 128.614ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clock
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    2.854|         |         |         |
inst_i2c_r/scl_ping|    2.176|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_i2c_r/scl_ping
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    2.119|         |         |         |
inst_i2c_r/scl_ping|    1.878|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 64.61 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 472624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  126 (   0 filtered)
Number of infos    :   41 (   0 filtered)

