<html> 

<head>
    <title>Hongyang Pan</title>
    <style>
        .center {
            display: block;
            margin: auto;
        }
    </style>
</head>

<!body background="images/background.jpg" BGCOLOR="#8C7853">

    <body>

        <base target="_top">

        <table border=0 cellspacing=5>
            <td width=250>
                <img src="images/hypan.jpg" width=180> 
            </td>
            <td width=600>
                <h2><A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Ph.D., Fudan University </h2>
                <h4>
                    [<a href="#about">About me</a>]
                    [<a href="#tools">Tools</a>]
                    [<a href="#news">Recent News</a>]
                    [<a href="#publications">Publications</a>]
                    [<a href="#links">Links</a>]
                    [<a href="#pictures">Pictures</a>]
                </h4>

                <a href="mailto:hongyangpan23@m.fudan.edu.cn">E-Mail: <b>hongyangpan23@m.fudan.edu.cn</b></a> <br>
                Phone:(+86)188-8864-1157<br>

                <br>
                <strong>Research Interests:</strong><br>
                Logic Synthesis, Physically-aware Synthesis, Semi-Tensor Product of Matrices, Boolean Satisfiability (SAT) Problem<br>
            </td>

            </td>
            <td width=200>
            </td>

            <td>
            <td width=350>
                <img src="images/nbu.jpg" width=350 >
                <img src="images/fdu.jpg" width=350 >
            </td>
        </table>

        <h2> <a name="about">About me</a> </h2>
        <HR>

        <UL>
            <p class="big">
                <strong><A HREF="https://panhomyoung.github.io/">Hongyang Pan</a></strong>, born on Dec. 20th, 1997
                received the B.S. degree in electronic and information engineering and the M.S. degree in electronic science and
                technology in the group of <A HREF="https://zfchu.github.io/">Prof. Zhufei Chu</a>, both from Ningbo University,
                Ningbo, China, in 2019 and 2023, respectively. Now He is pursuing his Ph.D.degree in electronic science and technology in Fudan University, Shanghai, China, and in the group of <A HREF="https://sme.fudan.edu.cn/65/3f/c31276a353599/page.htm">Prof. Xuan Zeng</a> & <A HREF="https://sme.fudan.edu.cn/60/64/c31157a352356/page.htm">Prof. Fan Yang</a>. His 
                current research interests include many aspects of logic synthesis and its applications.</p>
        
        </UL>
        
        <HR>
        <h2> <a name="tools">Tools</a>
        </h2>
        <li> <strong>phyLS</strong>: <strong>p</strong>owerful <strong>h</strong>eightened
        <strong>y</strong>ielded <strong>L</strong>ogic <strong>S</strong>ynthesis. <A
            HREF="https://github.com/panhomyoung/phyLS">[GitHub]</a></li>
        <li> <strong>phySAT</strong>: Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input. <A HREF="https://github.com/panhomyoung/phySAT">[GitHub]</a></a>
        </li>
        </h2>
        

        <h2> <a name="news">Recent News</a> </h2>

        <UL>
            <p class="big">
                <li> Sep. 2024, Won the ISEDA Honorable Mention Paper Award at <A HREF="https://www.eda2.com/conferenceHome/">ISEDA'24</a>.</li>
                <li> Reviewer for the journal Integration, the VLSI Journal.</li>
                <li> Reviewer for 2024 IEEE 17th International Conference on Solid-State and Integrated Circuit Technology (ICSICT'
                    2024).</li>
                <li> Mar. 2023, Won the excellent report of the Youth Academic Forum at the 32nd Chinese Institute of Electronics Circuit
                and System Branch.</li>
                <li> Oct. 2021, Won the Best Paper Award at <A HREF="http://conf.ccf.org.cn/ccfdac2021">CCFDAC'21</a>.
                    (<A HREF="https://news.nbu.edu.cn/info/1004/42169.htm">link</a>)</li>
        </UL>

        <HR>

        <h2> <a name="publications">Publications <a href="https://scholar.google.com.hk/citations?user=wWGegI8AAAAJ&hl=zh-CN"> [Google Scholar] 
        <a href="https://orcid.org/0009-0009-0874-4518" target="orcid.widget" rel="noopener noreferrer" 
            style="vertical-align:top;"><img 
            src="https://orcid.org/sites/default/files/images/orcid_16x16.png"
            style="width:1em;margin-right:.5em;" alt="ORCID iD icon">[orcid] </a>
            </a></a> </h2>
        <p>
        <OL>
            <h4> 2025 </h3>
            <p class="big">
                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Keren Zhu, Fan Yang, Zhufei Chu*, and Xuan Zeng*. "ELMap: Area-Driven LUT Mapping with k-LUT Network Exact Synthesis"[C]. <i>2025 Design, Automation and Test in Europe Conference</i>, <strong>DATE'25</strong>, Mar. 2025, Lyon, France. </li>
                
                <li> Yuhao Zhou, Zhen Wang, Xiangxue Kong, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Zhenxue He, Ying Zhang, Jianhui Jiang*, Limin Xiao, and Xiang Wang. "<A HREF="https://link.springer.com/article/10.1007/s11432-024-4155-7">Multi-objective optimization in logic synthesis based on TB-RM dual logic</a>"[J]. <i> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, <strong>TCAD</strong>, 2025, Early Access. </li>

            <h3> 2024 </h3>
            <p class="big">
                <li> Lei Chen, Yiqi Chen, Zhufei Chu, Wenji Fang, Tsung-Yi Ho, Ru Huang, Yu Huang, Sadaf Khan, Min Li, Xingquan Li, Yun Liang, Jinwei Liu, Yi Liu, Yibo Lin, Guojie Luo*, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Zhengyuan Shi, Guangyu Sun, Dimitrios Tsaras, Runsheng Wang, Ziyi Wang, Xinming Wei, Zhiyao Xie, Qiang Xu*, Chenhao Xue, Junchi Yan, Jun Yang, Bei Yu, Mingxuan Yuan*, Evangeline F.Y. Young, Xuan Zeng, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Hui-Ling Zhen, Ziyang Zheng, Binwu Zhu, Keren Zhu, and Sunan Zou. "<A HREF="https://link.springer.com/article/10.1007/s11432-024-4155-7">Large circuit models: opportunities and challenges</a>"[J]. <i>Science China Information Sciences</i>, <strong>SCIS</strong>, 2024, 67(10): 1-42. </li>
                    
                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Cunqing Lan, Zhiang Wang, Xuan Zeng, Fan Yang*, and Keren Zhu*. "Physically-Aware Synthesis Revisited: Guiding Technology Mapping with Primitive Logic Gate Placement"[C]. <i>2024 International Conference on Computer-Aided Design</i>, <strong>ICCAD'24</strong>, Oct. 2024, New Jersey, NY, USA. </li>

                <li> Jun Zhu, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, and Zhufei Chu*. "<A HREF="https://ieeexplore.ieee.org/abstract/document/10617946">Multiplication Complexity Optimization based on Quantified Boolean Formulas</a>"[C]. <i>IEEE International Symposium of EDA</i>, <strong>ISEDA'24</strong>, May 2024, Xi'an, China. (<strong>Honorable Paper Award</strong>) </li>

                <li> Cunqing Lan, Xinyao Wang, Zijian Jiang, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Keren Zhu*, Zhaori Bi, Changhao Yan, and Xuan Zeng. "<A HREF="https://ieeexplore.ieee.org/abstract/document/10617624">On Accelerating Domain-Specific MC-TS with Knowledge Retention and Efficient Parallelization for Logic Optimization</a>"[C]. <i>IEEE International Symposium of EDA</i>, <strong>ISEDA'24</strong>, May 2024, Xi'an, China. </li>

                <li> 储著飞*, 马铖昱, 闫鸣, 潘家祥, <A HREF="https://panhomyoung.github.io/">潘鸿洋</a>, 王伦耀, 夏银水. "<A HREF="https://jeit.ac.cn/cn/article/doi/10.11999/JEIT231457">基于半张量积的逻辑综合研究进展</a>"[J]. <i>电子与信息学报</i>, 2024, 46(9): 3490-3502. (<strong>Invited</strong>) </li>

                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Yinshui Xia, Lunyao Wang, and Zhufei Chu*. "<A HREF="https://ieeexplore.ieee.org/document/10330666">Semi-Tensor Product Based Exact Synthesis for Logic Rewriting</a>"[J]. <i> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, <strong>TCAD</strong>, 2024, 43(4): 1093-1106. </li>

                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Ruibing Zhang, Yinshui Xia, Lunyao Wang, Fan Yang, Xuan Zeng*, and Zhufei Chu*. "<A HREF="https://ieeexplore.ieee.org/abstract/document/10546678">A Semi-Tensor Product based Circuit Simulation for SAT-sweeping</a>"[C]. <i>2024 Design, Automation and Test in Europe Conference</i>, <strong>DATE'24</strong>, Mar. 2024, Valencia, Spain. </li>

                <li> Baicheng Zhu, Zhufei Chu*, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Lunyao Wang, and Yinshui Xia. "<A HREF="https://www.jcad.cn/en/article/doi/10.3724/SP.J.1089.2024.19949">An XMG Based Equivalence Checking Algorithm for Large Bit-Width Multiplier Circuits</a>"[J]. <i>Journal of Computer-Aided Design & Computer Graphics</i>, <strong>JCAD</strong>, 2024, 36(3): 443-451. </li>

            <h3> 2023 </h3>
            <p class="big">
                <li> Zhengyuan Shi, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Sadaf Khan, Min Li, Yi Liu, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Zhufei Chu, and Qiang Xu*. "<A HREF="https://ieeexplore.ieee.org/abstract/document/10323798">DeepGate2: Functionality-Aware Circuit Representation Learning</a>"[C]. <i>2023 International Conference on Computer-Aided Design</i>, <strong>ICCAD'23</strong>, Nov. 2023, San Francisco, CA, USA. </li>

                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a> and Zhufei Chu*. "<A HREF="https://jcst.ict.ac.cn/EN/10.1007/s11390-022-1981-4">A Semi-Tensor Product Based All Solutions Boolean Satisfiability Solver</a>"[J]. <i>Journal of Computer Science and Technology</i>, <strong>JCST</strong>, 2023, 38(3): 702-713. </li>

                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a> and Zhufei Chu*. "<A HREF="https://ieeexplore.ieee.org/document/10137287">Exact Synthesis based on Semi-Tensor Product Circuit Solver</a>"[C]. <i>2023 Design, Automation and Test in Europe Conference</i>, <strong> DATE'23</strong>, Apr. 2023, Antwerp, Belgium. </li>

                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Ruibing Zhang, Yinshui Xia, Lunyao Wang, and Zhufei Chu*. "<A HREF="https://www.iwls.org/iwls2023/program.php">Semi-Tensor Product based Circuit Simulation for SAT sweeping</a>"[C]. <i> International Workshop on Logic & Synthesis</i>, <strong>IWLS'23</strong>, Jun. 2023, Lausanne, Switzerland.</li>

                <li> Sen Liu, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, Yinshui Xia, Lunyao Wang, and Zhufei Chu*. "<A HREF="https://www.iwls.org/iwls2023/program.php">Multiplicative Complexity Optimization Based on Boolean-Difference Resubstitution</a>"[C]. <i> International Workshop on Logic & Synthesis</i>, <strong>IWLS'23</strong>, Jun. 2023, Lausanne, Switzerland. </li>

                <li> <A HREF="https://panhomyoung.github.io/">潘鸿洋</a>, 储著飞*. "基于半张量积的电路SAT求解器"[C]. <i>第三十二届中国电子学会电路与系统分会</i>, Mar. 2023, Wenzhou, China. (<strong>Excellent report of the Youth Academic Forum</strong>)</li>

                <li> 张瑞兵, <A HREF="https://panhomyoung.github.io/">潘鸿洋</a>, 储著飞*. "基于半张量积的逻辑电路仿真器"[C]. <i>第三十二届中国电子学会电路与系统分会</i>, Mar. 2023, Wenzhou, China. </li>

                <li> 储著飞*, <A HREF="https://panhomyoung.github.io/">潘鸿洋</a>. "<A HREF="https://jeit.ac.cn/cn/article/doi/10.11999/JEIT220391">基于布尔可满足性的精确逻辑综合综述</a>"[J]. <i>电子与信息学报</i>, 2023, 45(1): 14-23. (<strong>Invited</strong>) </li>

                <li> Ruibing Zhang, <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a>, and Zhufei Chu*. "<A HREF="https://ieeexplore.ieee.org/abstract/document/10219157">Logic Circuit Simulation based on Semi-Tensor Product</a>"[C]. <i>China Semiconductor Technology International Conference</i>, <strong>CSTIC' 23</strong>, Jun. 2023, Shanghai, China. </li>

            <h3> 2022 </h3>
            <p class="big">
                <li> 朱柏成, <A HREF="https://panhomyoung.github.io/">潘鸿洋</a>, 储著飞*, 王伦耀, 夏银水. "基于XMG的逻辑电路等价性验证算法"[C]. <i>2022 CCF Chip Conference</i>, <strong>CCFChip'22</strong>, Jul. 2022, Nanjing, China. </li>

            <h3> 2021 </h3>
            <p class="big">
                <li> <A HREF="https://panhomyoung.github.io/">Hongyang Pan</a> and Zhufei Chu*. "A Semi-Tensor Product Based SAT All Solutions Solver"[C]. <i>CCF Integrated Circuit Design and Automation Conference</i>, <strong>CCFDAC'21</strong>, Oct. 2021, Wuhan, China. (<strong>Best Paper Award</strong>) </li>
        </OL>
        <HR>


        <h2><a name="links">Links</a></h2>
        <ul>
            <li><a href="https://blog.csdn.net/weixin_47805009?spm=1000.2115.3001.5343">CSDN</a>, <a href="https://github.com/panhomyoung">Github</a>.
            </li>
        </ul>

        <h2><a name="pictures">Pictures</a></h2>
        <ul>
            <img src="images/end.jpg" width=1000 class="center"> <br>
            <img src="images/eryaf.jpg" width=800 class="center"> <br>
            <img src="images/bpa.jpg" width=700 class="center">
        </ul>

        


    </BODY>

</HTML>
