xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
FPGA_CLK_clk_wiz.v,verilog,xil_defaultlib,../../../ip/FPGA_CLK/FPGA_CLK_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
FPGA_CLK.v,verilog,xil_defaultlib,../../../ip/FPGA_CLK/FPGA_CLK.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
