vendor_name = ModelSim
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd
source_file = 1, muxGenerico4x2-32.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/constants.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/somador.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform1.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform2.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform3.vwf
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/db/mips.cbx.xml
design_name = TopLevel
instance = comp, \LEDR[0]~output , LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, TopLevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, TopLevel, 1
instance = comp, \KEY[0]~input , KEY[0]~input, TopLevel, 1
instance = comp, \clock~input , clock~input, TopLevel, 1
instance = comp, \edges|saidaQ~0 , edges|saidaQ~0, TopLevel, 1
instance = comp, \edges|saidaQ , edges|saidaQ, TopLevel, 1
instance = comp, \edges|saida , edges|saida, TopLevel, 1
instance = comp, \KEY[1]~input , KEY[1]~input, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[7] , processador|FD|fetchInstruction|PC|DOUT[7], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~25 , processador|FD|fetchInstruction|SOMA|Add0~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~9 , processador|FD|fetchInstruction|SOMA|Add0~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[6] , processador|FD|fetchInstruction|PC|DOUT[6], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[3] , processador|FD|fetchInstruction|PC|DOUT[3], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~14 , processador|FD|fetchInstruction|ROM|memROM~14, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~13 , processador|FD|fetchInstruction|SOMA|Add0~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~15 , processador|FD|fetchInstruction|ROM|memROM~15, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~17 , processador|FD|fetchInstruction|SOMA|Add0~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~21 , processador|FD|fetchInstruction|SOMA|Add0~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[4] , processador|FD|fetchInstruction|PC|DOUT[4], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~6 , processador|FD|fetchInstruction|ROM|memROM~6, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[5] , processador|FD|fetchInstruction|PC|DOUT[5], TopLevel, 1
instance = comp, \processador|UC|Equal1~0 , processador|UC|Equal1~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[2] , processador|FD|fetchInstruction|PC|DOUT[2], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~2 , processador|FD|fetchInstruction|ROM|memROM~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~1 , processador|FD|fetchInstruction|ROM|memROM~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~10 , processador|FD|fetchInstruction|ROM|memROM~10, TopLevel, 1
instance = comp, \processador|UC|Equal1~2 , processador|UC|Equal1~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~5 , processador|FD|fetchInstruction|SOMA|Add0~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~0 , processador|FD|fetchInstruction|ROM|memROM~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~3 , processador|FD|fetchInstruction|ROM|memROM~3, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[1]~0 , processador|UC|UC_ULA|ULActrl[1]~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~9 , processador|FD|fetchInstruction|ROM|memROM~9, TopLevel, 1
instance = comp, \processador|UC|palavraControle[1]~0 , processador|UC|palavraControle[1]~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~4 , processador|FD|fetchInstruction|ROM|memROM~4, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~7 , processador|FD|fetchInstruction|ROM|memROM~7, TopLevel, 1
instance = comp, \processador|FD|BancoReg|Equal0~0 , processador|FD|BancoReg|Equal0~0, TopLevel, 1
instance = comp, \processador|UC|Equal2~0 , processador|UC|Equal2~0, TopLevel, 1
instance = comp, \processador|UC|habEscritaReg~0 , processador|UC|habEscritaReg~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1078 , processador|FD|BancoReg|registrador~1078, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~62 , processador|FD|BancoReg|registrador~62, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[24]~0 , processador|FD|BancoReg|saidaB[24]~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~38 , processador|FD|BancoReg|registrador~38, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1076 , processador|FD|BancoReg|registrador~1076, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[0]~22 , processador|FD|BancoReg|saidaB[0]~22, TopLevel, 1
instance = comp, \processador|UC|Equal1~1 , processador|UC|Equal1~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~13 , processador|FD|fetchInstruction|ROM|memROM~13, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl~0 , processador|UC|UC_ULA|Functcrtl~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~0 , processador|UC|UC_ULA|comb~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~1 , processador|UC|UC_ULA|comb~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[1] , processador|UC|UC_ULA|Functcrtl[1], TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[1]~1 , processador|UC|UC_ULA|ULActrl[1]~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~2 , processador|UC|UC_ULA|comb~2, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[2] , processador|UC|UC_ULA|Functcrtl[2], TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[2]~3 , processador|UC|UC_ULA|ULActrl[2]~3, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~4 , processador|UC|UC_ULA|comb~4, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~3 , processador|UC|UC_ULA|comb~3, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[0] , processador|UC|UC_ULA|Functcrtl[0], TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[0]~2 , processador|UC|UC_ULA|ULActrl[0]~2, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~98 , processador|FD|memRAM|ram~98, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~66 , processador|FD|memRAM|ram~66, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[0]~9 , processador|FD|muxULAram|saida_MUX[0]~9, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~34 , processador|FD|memRAM|ram~34, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[0]~10 , processador|FD|muxULAram|saida_MUX[0]~10, TopLevel, 1
instance = comp, \processador|FD|ULA_bit0|Muxao|saida_MUX~0 , processador|FD|ULA_bit0|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[0]~57 , processador|FD|muxULAram|saida_MUX[0]~57, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1077 , processador|FD|BancoReg|registrador~1077, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~294 , processador|FD|BancoReg|registrador~294, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~5 , processador|FD|fetchInstruction|ROM|memROM~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~8 , processador|FD|fetchInstruction|ROM|memROM~8, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[0]~25 , processador|FD|BancoReg|saidaA[0]~25, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~99 , processador|FD|memRAM|ram~99, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~58 , processador|FD|memRAM|ram~58, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~90 , processador|FD|memRAM|ram~90, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[24]~0 , processador|FD|muxULAram|saida_MUX[24]~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[24]~35 , processador|FD|muxULAram|saida_MUX[24]~35, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~318 , processador|FD|BancoReg|registrador~318, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[24]~0 , processador|FD|BancoReg|saidaA[24]~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[24]~1 , processador|FD|BancoReg|saidaA[24]~1, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~57 , processador|FD|memRAM|ram~57, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~89 , processador|FD|memRAM|ram~89, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[23]~33 , processador|FD|muxULAram|saida_MUX[23]~33, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[23]~2 , processador|FD|BancoReg|saidaA[23]~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~3 , processador|FD|ULA_bit23|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|Muxao|Equal0~0 , processador|FD|ULA_bit13|Muxao|Equal0~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~60 , processador|FD|BancoReg|registrador~60, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[22]~2 , processador|FD|BancoReg|saidaB[22]~2, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~56 , processador|FD|memRAM|ram~56, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~88 , processador|FD|memRAM|ram~88, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[22]~34 , processador|FD|muxULAram|saida_MUX[22]~34, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|muxInvb|saida_MUX~0 , processador|FD|ULA_bit22|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~59 , processador|FD|BancoReg|registrador~59, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[21]~3 , processador|FD|BancoReg|saidaB[21]~3, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~55 , processador|FD|memRAM|ram~55, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~87 , processador|FD|memRAM|ram~87, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[21]~31 , processador|FD|muxULAram|saida_MUX[21]~31, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|muxInvb|saida_MUX~0 , processador|FD|ULA_bit21|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~58 , processador|FD|BancoReg|registrador~58, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[20]~4 , processador|FD|BancoReg|saidaB[20]~4, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~54 , processador|FD|memRAM|ram~54, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~86 , processador|FD|memRAM|ram~86, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[20]~32 , processador|FD|muxULAram|saida_MUX[20]~32, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|muxInvb|saida_MUX~0 , processador|FD|ULA_bit20|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~53 , processador|FD|memRAM|ram~53, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~85 , processador|FD|memRAM|ram~85, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[19]~29 , processador|FD|muxULAram|saida_MUX[19]~29, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~313 , processador|FD|BancoReg|registrador~313, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[19]~6 , processador|FD|BancoReg|saidaA[19]~6, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~84 , processador|FD|memRAM|ram~84, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~52 , processador|FD|memRAM|ram~52, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[18]~30 , processador|FD|muxULAram|saida_MUX[18]~30, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[18]~7 , processador|FD|BancoReg|saidaA[18]~7, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~55 , processador|FD|BancoReg|registrador~55, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[17]~7 , processador|FD|BancoReg|saidaB[17]~7, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~83 , processador|FD|memRAM|ram~83, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~51 , processador|FD|memRAM|ram~51, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[17]~27 , processador|FD|muxULAram|saida_MUX[17]~27, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|muxInvb|saida_MUX~0 , processador|FD|ULA_bit17|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|Equal2~0 , processador|FD|ULA_bit28|Muxao|Equal2~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|Muxao|saida_MUX~1 , processador|FD|ULA_bit14|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~52 , processador|FD|BancoReg|registrador~52, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1062 , processador|FD|BancoReg|registrador~1062, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[14]~10 , processador|FD|BancoReg|saidaB[14]~10, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~48 , processador|FD|memRAM|ram~48, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~80 , processador|FD|memRAM|ram~80, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[14]~25 , processador|FD|muxULAram|saida_MUX[14]~25, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|muxInvb|saida_MUX~0 , processador|FD|ULA_bit14|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~51 , processador|FD|BancoReg|registrador~51, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1063 , processador|FD|BancoReg|registrador~1063, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|muxInvb|saida_MUX~0 , processador|FD|ULA_bit13|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~50 , processador|FD|BancoReg|registrador~50, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1064 , processador|FD|BancoReg|registrador~1064, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[12]~31 , processador|FD|BancoReg|saidaB[12]~31, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~78 , processador|FD|memRAM|ram~78, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~46 , processador|FD|memRAM|ram~46, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[12]~22 , processador|FD|muxULAram|saida_MUX[12]~22, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[11]~28 , processador|FD|BancoReg|saidaB[11]~28, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~77 , processador|FD|memRAM|ram~77, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~45 , processador|FD|memRAM|ram~45, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[11]~19 , processador|FD|muxULAram|saida_MUX[11]~19, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[2]~4 , processador|UC|UC_ULA|ULActrl[2]~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[8]~21 , processador|FD|BancoReg|saidaB[8]~21, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~302 , processador|FD|BancoReg|registrador~302, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[8]~17 , processador|FD|BancoReg|saidaA[8]~17, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[7]~26 , processador|FD|BancoReg|saidaB[7]~26, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~41 , processador|FD|memRAM|ram~41, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~73 , processador|FD|memRAM|ram~73, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[7]~15 , processador|FD|muxULAram|saida_MUX[7]~15, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~301 , processador|FD|BancoReg|registrador~301, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[7]~18 , processador|FD|BancoReg|saidaA[7]~18, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~42 , processador|FD|BancoReg|registrador~42, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1072 , processador|FD|BancoReg|registrador~1072, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[4]~19 , processador|FD|BancoReg|saidaB[4]~19, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[3]~18 , processador|FD|BancoReg|saidaB[3]~18, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~69 , processador|FD|memRAM|ram~69, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~37 , processador|FD|memRAM|ram~37, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[3]~11 , processador|FD|muxULAram|saida_MUX[3]~11, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[3]~22 , processador|FD|BancoReg|saidaA[3]~22, TopLevel, 1
instance = comp, \processador|FD|ULA_bit1|muxInvb|saida_MUX~0 , processador|FD|ULA_bit1|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit0|soma|Add0~0 , processador|FD|ULA_bit0|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[1]~24 , processador|FD|BancoReg|saidaA[1]~24, TopLevel, 1
instance = comp, \processador|FD|ULA_bit1|Muxao|saida_MUX~0 , processador|FD|ULA_bit1|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[1]~23 , processador|FD|BancoReg|saidaB[1]~23, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~67 , processador|FD|memRAM|ram~67, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~35 , processador|FD|memRAM|ram~35, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[1]~8 , processador|FD|muxULAram|saida_MUX[1]~8, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[1]~56 , processador|FD|muxULAram|saida_MUX[1]~56, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~295 , processador|FD|BancoReg|registrador~295, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~39 , processador|FD|BancoReg|registrador~39, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1075 , processador|FD|BancoReg|registrador~1075, TopLevel, 1
instance = comp, \processador|FD|ULA_bit1|soma|Add1~0 , processador|FD|ULA_bit1|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~40 , processador|FD|BancoReg|registrador~40, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1074 , processador|FD|BancoReg|registrador~1074, TopLevel, 1
instance = comp, \processador|FD|ULA_bit2|muxInvb|saida_MUX~0 , processador|FD|ULA_bit2|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit2|Muxao|saida_MUX~0 , processador|FD|ULA_bit2|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[2]~24 , processador|FD|BancoReg|saidaB[2]~24, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~68 , processador|FD|memRAM|ram~68, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~36 , processador|FD|memRAM|ram~36, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[2]~12 , processador|FD|muxULAram|saida_MUX[2]~12, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[2]~55 , processador|FD|muxULAram|saida_MUX[2]~55, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~296 , processador|FD|BancoReg|registrador~296, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[2]~23 , processador|FD|BancoReg|saidaA[2]~23, TopLevel, 1
instance = comp, \processador|FD|ULA_bit2|soma|Add1~0 , processador|FD|ULA_bit2|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|Muxao|saida_MUX~1 , processador|FD|ULA_bit3|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[3]~54 , processador|FD|muxULAram|saida_MUX[3]~54, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~297 , processador|FD|BancoReg|registrador~297, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~41 , processador|FD|BancoReg|registrador~41, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1073 , processador|FD|BancoReg|registrador~1073, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|Muxao|saida_MUX~0 , processador|FD|ULA_bit3|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|soma|Add0~0 , processador|FD|ULA_bit3|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|soma|Add1~0 , processador|FD|ULA_bit3|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|soma|Add1~1 , processador|FD|ULA_bit3|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|Muxao|saida_MUX~1 , processador|FD|ULA_bit4|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~38 , processador|FD|memRAM|ram~38, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~70 , processador|FD|memRAM|ram~70, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[4]~14 , processador|FD|muxULAram|saida_MUX[4]~14, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[4]~53 , processador|FD|muxULAram|saida_MUX[4]~53, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~298 , processador|FD|BancoReg|registrador~298, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[4]~21 , processador|FD|BancoReg|saidaA[4]~21, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|Muxao|saida_MUX~0 , processador|FD|ULA_bit4|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~43 , processador|FD|BancoReg|registrador~43, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1071 , processador|FD|BancoReg|registrador~1071, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[5]~25 , processador|FD|BancoReg|saidaB[5]~25, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~39 , processador|FD|memRAM|ram~39, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~71 , processador|FD|memRAM|ram~71, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[5]~13 , processador|FD|muxULAram|saida_MUX[5]~13, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|soma|Add0~0 , processador|FD|ULA_bit4|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|soma|Add1~0 , processador|FD|ULA_bit4|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit5|muxInvb|saida_MUX~0 , processador|FD|ULA_bit5|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit5|Muxao|saida_MUX~0 , processador|FD|ULA_bit5|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[5]~52 , processador|FD|muxULAram|saida_MUX[5]~52, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~299 , processador|FD|BancoReg|registrador~299, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[5]~20 , processador|FD|BancoReg|saidaA[5]~20, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[6]~19 , processador|FD|BancoReg|saidaA[6]~19, TopLevel, 1
instance = comp, \processador|FD|ULA_bit5|soma|Add1~0 , processador|FD|ULA_bit5|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|Muxao|saida_MUX~0 , processador|FD|ULA_bit6|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[6]~27 , processador|FD|BancoReg|saidaB[6]~27, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~40 , processador|FD|memRAM|ram~40, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~72 , processador|FD|memRAM|ram~72, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[6]~16 , processador|FD|muxULAram|saida_MUX[6]~16, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[6]~51 , processador|FD|muxULAram|saida_MUX[6]~51, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~300 , processador|FD|BancoReg|registrador~300, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~44 , processador|FD|BancoReg|registrador~44, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1070 , processador|FD|BancoReg|registrador~1070, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|muxInvb|saida_MUX~0 , processador|FD|ULA_bit6|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|soma|Add1~0 , processador|FD|ULA_bit6|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|Muxao|saida_MUX~0 , processador|FD|ULA_bit7|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[7]~50 , processador|FD|muxULAram|saida_MUX[7]~50, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~45 , processador|FD|BancoReg|registrador~45, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1069 , processador|FD|BancoReg|registrador~1069, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|muxInvb|saida_MUX~0 , processador|FD|ULA_bit7|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add1~0 , processador|FD|ULA_bit7|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|Muxao|saida_MUX~1 , processador|FD|ULA_bit8|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~74 , processador|FD|memRAM|ram~74, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~42 , processador|FD|memRAM|ram~42, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[8]~18 , processador|FD|muxULAram|saida_MUX[8]~18, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[8]~49 , processador|FD|muxULAram|saida_MUX[8]~49, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~46 , processador|FD|BancoReg|registrador~46, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1068 , processador|FD|BancoReg|registrador~1068, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|Muxao|saida_MUX~0 , processador|FD|ULA_bit8|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[9]~20 , processador|FD|BancoReg|saidaB[9]~20, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~75 , processador|FD|memRAM|ram~75, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~43 , processador|FD|memRAM|ram~43, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[9]~17 , processador|FD|muxULAram|saida_MUX[9]~17, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~303 , processador|FD|BancoReg|registrador~303, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[9]~16 , processador|FD|BancoReg|saidaA[9]~16, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add0~0 , processador|FD|ULA_bit8|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add1~0 , processador|FD|ULA_bit8|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add1~1 , processador|FD|ULA_bit8|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|Muxao|saida_MUX~1 , processador|FD|ULA_bit9|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[9]~48 , processador|FD|muxULAram|saida_MUX[9]~48, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~47 , processador|FD|BancoReg|registrador~47, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1067 , processador|FD|BancoReg|registrador~1067, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|Muxao|saida_MUX~0 , processador|FD|ULA_bit9|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~304 , processador|FD|BancoReg|registrador~304, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[10]~15 , processador|FD|BancoReg|saidaA[10]~15, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|soma|Add0~0 , processador|FD|ULA_bit9|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|soma|Add1~0 , processador|FD|ULA_bit9|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|Muxao|saida_MUX~0 , processador|FD|ULA_bit10|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[10]~29 , processador|FD|BancoReg|saidaB[10]~29, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~44 , processador|FD|memRAM|ram~44, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~76 , processador|FD|memRAM|ram~76, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[10]~20 , processador|FD|muxULAram|saida_MUX[10]~20, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[10]~47 , processador|FD|muxULAram|saida_MUX[10]~47, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~48 , processador|FD|BancoReg|registrador~48, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1066 , processador|FD|BancoReg|registrador~1066, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|muxInvb|saida_MUX~0 , processador|FD|ULA_bit10|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|soma|Add1~0 , processador|FD|ULA_bit10|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[11]~14 , processador|FD|BancoReg|saidaA[11]~14, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|Muxao|saida_MUX~0 , processador|FD|ULA_bit11|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[11]~46 , processador|FD|muxULAram|saida_MUX[11]~46, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~305 , processador|FD|BancoReg|registrador~305, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~49 , processador|FD|BancoReg|registrador~49, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1065 , processador|FD|BancoReg|registrador~1065, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|muxInvb|saida_MUX~0 , processador|FD|ULA_bit11|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|soma|Add1~0 , processador|FD|ULA_bit11|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|muxInvb|saida_MUX~0 , processador|FD|ULA_bit12|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|Muxao|saida_MUX~0 , processador|FD|ULA_bit12|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[12]~45 , processador|FD|muxULAram|saida_MUX[12]~45, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~306 , processador|FD|BancoReg|registrador~306, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[12]~13 , processador|FD|BancoReg|saidaA[12]~13, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|soma|Add1~0 , processador|FD|ULA_bit12|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|Muxao|saida_MUX~1 , processador|FD|ULA_bit13|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[13]~30 , processador|FD|BancoReg|saidaB[13]~30, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~47 , processador|FD|memRAM|ram~47, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~79 , processador|FD|memRAM|ram~79, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[13]~21 , processador|FD|muxULAram|saida_MUX[13]~21, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[13]~44 , processador|FD|muxULAram|saida_MUX[13]~44, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~307 , processador|FD|BancoReg|registrador~307, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[13]~12 , processador|FD|BancoReg|saidaA[13]~12, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|Muxao|saida_MUX~0 , processador|FD|ULA_bit13|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|soma|Add0~0 , processador|FD|ULA_bit13|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|soma|Add1~0 , processador|FD|ULA_bit13|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|Muxao|saida_MUX~2 , processador|FD|ULA_bit14|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[14]~26 , processador|FD|muxULAram|saida_MUX[14]~26, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~308 , processador|FD|BancoReg|registrador~308, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[14]~11 , processador|FD|BancoReg|saidaA[14]~11, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|Muxao|saida_MUX~0 , processador|FD|ULA_bit14|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~53 , processador|FD|BancoReg|registrador~53, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[15]~9 , processador|FD|BancoReg|saidaB[15]~9, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~81 , processador|FD|memRAM|ram~81, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~49 , processador|FD|memRAM|ram~49, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[15]~23 , processador|FD|muxULAram|saida_MUX[15]~23, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|muxInvb|saida_MUX~0 , processador|FD|ULA_bit15|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|Muxao|saida_MUX~0 , processador|FD|ULA_bit15|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|soma|Add0~0 , processador|FD|ULA_bit14|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|soma|Add1~0 , processador|FD|ULA_bit14|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|Muxao|saida_MUX~1 , processador|FD|ULA_bit15|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[15]~24 , processador|FD|muxULAram|saida_MUX[15]~24, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~309 , processador|FD|BancoReg|registrador~309, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[15]~10 , processador|FD|BancoReg|saidaA[15]~10, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|soma|Add1~0 , processador|FD|ULA_bit15|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~54 , processador|FD|BancoReg|registrador~54, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[16]~8 , processador|FD|BancoReg|saidaB[16]~8, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|muxInvb|saida_MUX~0 , processador|FD|ULA_bit16|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|Muxao|saida_MUX~0 , processador|FD|ULA_bit16|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~50 , processador|FD|memRAM|ram~50, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~82 , processador|FD|memRAM|ram~82, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[16]~28 , processador|FD|muxULAram|saida_MUX[16]~28, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[16]~43 , processador|FD|muxULAram|saida_MUX[16]~43, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~310 , processador|FD|BancoReg|registrador~310, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[16]~9 , processador|FD|BancoReg|saidaA[16]~9, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|soma|Add1~0 , processador|FD|ULA_bit16|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|Muxao|saida_MUX~0 , processador|FD|ULA_bit17|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[17]~42 , processador|FD|muxULAram|saida_MUX[17]~42, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~311 , processador|FD|BancoReg|registrador~311, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[17]~8 , processador|FD|BancoReg|saidaA[17]~8, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|soma|Add1~0 , processador|FD|ULA_bit17|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|Muxao|saida_MUX~1 , processador|FD|ULA_bit18|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[18]~41 , processador|FD|muxULAram|saida_MUX[18]~41, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~312 , processador|FD|BancoReg|registrador~312, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~56 , processador|FD|BancoReg|registrador~56, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[18]~6 , processador|FD|BancoReg|saidaB[18]~6, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|muxInvb|saida_MUX~0 , processador|FD|ULA_bit18|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|Muxao|saida_MUX~0 , processador|FD|ULA_bit18|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|soma|Add0~0 , processador|FD|ULA_bit18|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|soma|Add1~0 , processador|FD|ULA_bit18|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|Muxao|saida_MUX~1 , processador|FD|ULA_bit19|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[19]~40 , processador|FD|muxULAram|saida_MUX[19]~40, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~313DUPLICATE , processador|FD|BancoReg|registrador~313DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~57 , processador|FD|BancoReg|registrador~57, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[19]~5 , processador|FD|BancoReg|saidaB[19]~5, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|muxInvb|saida_MUX~0 , processador|FD|ULA_bit19|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|Muxao|saida_MUX~0 , processador|FD|ULA_bit19|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|soma|Add0~0 , processador|FD|ULA_bit19|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|soma|Add1~0 , processador|FD|ULA_bit19|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|Muxao|saida_MUX~0 , processador|FD|ULA_bit20|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[20]~39 , processador|FD|muxULAram|saida_MUX[20]~39, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~314 , processador|FD|BancoReg|registrador~314, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[20]~5 , processador|FD|BancoReg|saidaA[20]~5, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|soma|Add1~0 , processador|FD|ULA_bit20|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|Muxao|saida_MUX~0 , processador|FD|ULA_bit21|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[21]~38 , processador|FD|muxULAram|saida_MUX[21]~38, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~315 , processador|FD|BancoReg|registrador~315, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[21]~4 , processador|FD|BancoReg|saidaA[21]~4, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|soma|Add1~0 , processador|FD|ULA_bit21|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|Muxao|saida_MUX~0 , processador|FD|ULA_bit22|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[22]~37 , processador|FD|muxULAram|saida_MUX[22]~37, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~316 , processador|FD|BancoReg|registrador~316, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[22]~3 , processador|FD|BancoReg|saidaA[22]~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~2 , processador|FD|ULA_bit23|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[23]~36 , processador|FD|muxULAram|saida_MUX[23]~36, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~317 , processador|FD|BancoReg|registrador~317, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~61 , processador|FD|BancoReg|registrador~61, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[23]~1 , processador|FD|BancoReg|saidaB[23]~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|muxInvb|saida_MUX~0 , processador|FD|ULA_bit23|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~0 , processador|FD|ULA_bit23|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|muxInvb|saida_MUX~0 , processador|FD|ULA_bit24|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|soma|Add0~0 , processador|FD|ULA_bit23|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|soma|Add1~0 , processador|FD|ULA_bit23|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|Muxao|saida_MUX~0 , processador|FD|ULA_bit24|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~61 , processador|FD|fetchInstruction|SOMA|Add0~61, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[8] , processador|FD|fetchInstruction|PC|DOUT[8], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~57 , processador|FD|fetchInstruction|SOMA|Add0~57, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[9] , processador|FD|fetchInstruction|PC|DOUT[9], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~69 , processador|FD|fetchInstruction|SOMA|Add0~69, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[10] , processador|FD|fetchInstruction|PC|DOUT[10], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~65 , processador|FD|fetchInstruction|SOMA|Add0~65, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[11] , processador|FD|fetchInstruction|PC|DOUT[11], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~77 , processador|FD|fetchInstruction|SOMA|Add0~77, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~73 , processador|FD|fetchInstruction|SOMA|Add0~73, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[13] , processador|FD|fetchInstruction|PC|DOUT[13], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~85 , processador|FD|fetchInstruction|SOMA|Add0~85, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~81 , processador|FD|fetchInstruction|SOMA|Add0~81, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[15] , processador|FD|fetchInstruction|PC|DOUT[15], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~93 , processador|FD|fetchInstruction|SOMA|Add0~93, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[16] , processador|FD|fetchInstruction|PC|DOUT[16], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~89 , processador|FD|fetchInstruction|SOMA|Add0~89, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[17] , processador|FD|fetchInstruction|PC|DOUT[17], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~101 , processador|FD|fetchInstruction|SOMA|Add0~101, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[18] , processador|FD|fetchInstruction|PC|DOUT[18], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~97 , processador|FD|fetchInstruction|SOMA|Add0~97, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[19] , processador|FD|fetchInstruction|PC|DOUT[19], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~109 , processador|FD|fetchInstruction|SOMA|Add0~109, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~105 , processador|FD|fetchInstruction|SOMA|Add0~105, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~117 , processador|FD|fetchInstruction|SOMA|Add0~117, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[22] , processador|FD|fetchInstruction|PC|DOUT[22], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~113 , processador|FD|fetchInstruction|SOMA|Add0~113, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[23] , processador|FD|fetchInstruction|PC|DOUT[23], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~1 , processador|FD|fetchInstruction|SOMA|Add0~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[24] , processador|FD|fetchInstruction|PC|DOUT[24], TopLevel, 1
instance = comp, \SW[1]~input , SW[1]~input, TopLevel, 1
instance = comp, \SW[0]~input , SW[0]~input, TopLevel, 1
instance = comp, \MUX|saida_MUX[24]~0 , MUX|saida_MUX[24]~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[25]~26 , processador|FD|BancoReg|saidaA[25]~26, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|Muxao|saida_MUX~1 , processador|FD|ULA_bit24|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|muxInvb|saida_MUX~0 , processador|FD|ULA_bit25|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|soma|Add0~0 , processador|FD|ULA_bit24|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|soma|Add1~0 , processador|FD|ULA_bit24|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|Muxao|saida_MUX~0 , processador|FD|ULA_bit25|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[25]~58 , processador|FD|muxULAram|saida_MUX[25]~58, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~319 , processador|FD|BancoReg|registrador~319, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~63 , processador|FD|BancoReg|registrador~63, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[25]~11 , processador|FD|BancoReg|saidaB[25]~11, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~91 , processador|FD|memRAM|ram~91, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~59 , processador|FD|memRAM|ram~59, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[25]~1 , processador|FD|muxULAram|saida_MUX[25]~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~29 , processador|FD|fetchInstruction|SOMA|Add0~29, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[25] , processador|FD|fetchInstruction|PC|DOUT[25], TopLevel, 1
instance = comp, \MUX|saida_MUX[25]~1 , MUX|saida_MUX[25]~1, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~64 , processador|FD|BancoReg|registrador~64, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[26]~12 , processador|FD|BancoReg|saidaB[26]~12, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~92 , processador|FD|memRAM|ram~92, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~60 , processador|FD|memRAM|ram~60, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[26]~2 , processador|FD|muxULAram|saida_MUX[26]~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[26]~59 , processador|FD|muxULAram|saida_MUX[26]~59, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~320 , processador|FD|BancoReg|registrador~320, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[26]~27 , processador|FD|BancoReg|saidaA[26]~27, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|muxInvb|saida_MUX~0 , processador|FD|ULA_bit26|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|soma|Add1~0 , processador|FD|ULA_bit25|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|Muxao|saida_MUX~0 , processador|FD|ULA_bit26|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~33 , processador|FD|fetchInstruction|SOMA|Add0~33, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[26] , processador|FD|fetchInstruction|PC|DOUT[26], TopLevel, 1
instance = comp, \MUX|saida_MUX[26]~2 , MUX|saida_MUX[26]~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|muxInvb|saida_MUX~0 , processador|FD|ULA_bit27|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[27]~28 , processador|FD|BancoReg|saidaA[27]~28, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|Muxao|saida_MUX~2 , processador|FD|ULA_bit27|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|Muxao|saida_MUX~1 , processador|FD|ULA_bit27|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[27]~60 , processador|FD|muxULAram|saida_MUX[27]~60, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~321 , processador|FD|BancoReg|registrador~321, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~65 , processador|FD|BancoReg|registrador~65, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[27]~13 , processador|FD|BancoReg|saidaB[27]~13, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~93 , processador|FD|memRAM|ram~93, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~61 , processador|FD|memRAM|ram~61, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[27]~3 , processador|FD|muxULAram|saida_MUX[27]~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|soma|Add1~0 , processador|FD|ULA_bit26|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|Muxao|saida_MUX~0 , processador|FD|ULA_bit27|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~37 , processador|FD|fetchInstruction|SOMA|Add0~37, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[27] , processador|FD|fetchInstruction|PC|DOUT[27], TopLevel, 1
instance = comp, \MUX|saida_MUX[27]~3 , MUX|saida_MUX[27]~3, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~41 , processador|FD|fetchInstruction|SOMA|Add0~41, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[28] , processador|FD|fetchInstruction|PC|DOUT[28], TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|muxInvb|saida_MUX~0 , processador|FD|ULA_bit28|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[28]~29 , processador|FD|BancoReg|saidaA[28]~29, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~3 , processador|FD|ULA_bit28|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~2 , processador|FD|ULA_bit28|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[28]~61 , processador|FD|muxULAram|saida_MUX[28]~61, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~322 , processador|FD|BancoReg|registrador~322, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~66 , processador|FD|BancoReg|registrador~66, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[28]~14 , processador|FD|BancoReg|saidaB[28]~14, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~94 , processador|FD|memRAM|ram~94, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~62 , processador|FD|memRAM|ram~62, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[28]~4 , processador|FD|muxULAram|saida_MUX[28]~4, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|soma|Add1~0 , processador|FD|ULA_bit27|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~0 , processador|FD|ULA_bit28|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[28]~4 , MUX|saida_MUX[28]~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~67 , processador|FD|BancoReg|registrador~67, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[29]~15 , processador|FD|BancoReg|saidaB[29]~15, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~95 , processador|FD|memRAM|ram~95, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~63 , processador|FD|memRAM|ram~63, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[29]~5 , processador|FD|muxULAram|saida_MUX[29]~5, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[29]~62 , processador|FD|muxULAram|saida_MUX[29]~62, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~323 , processador|FD|BancoReg|registrador~323, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[29]~30 , processador|FD|BancoReg|saidaA[29]~30, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|muxInvb|saida_MUX~0 , processador|FD|ULA_bit29|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~1 , processador|FD|ULA_bit28|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|soma|Add0~0 , processador|FD|ULA_bit28|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|soma|Add1~0 , processador|FD|ULA_bit28|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~0 , processador|FD|ULA_bit29|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~45 , processador|FD|fetchInstruction|SOMA|Add0~45, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[29] , processador|FD|fetchInstruction|PC|DOUT[29], TopLevel, 1
instance = comp, \MUX|saida_MUX[29]~5 , MUX|saida_MUX[29]~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~49 , processador|FD|fetchInstruction|SOMA|Add0~49, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[30] , processador|FD|fetchInstruction|PC|DOUT[30], TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~1 , processador|FD|ULA_bit29|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|muxInvb|saida_MUX~0 , processador|FD|ULA_bit30|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[30]~31 , processador|FD|BancoReg|saidaA[30]~31, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~66 , processador|FD|muxULAram|saida_MUX[30]~66, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~67 , processador|FD|muxULAram|saida_MUX[30]~67, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|soma|Add0~0 , processador|FD|ULA_bit29|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|soma|Add1~0 , processador|FD|ULA_bit29|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~63 , processador|FD|muxULAram|saida_MUX[30]~63, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~324 , processador|FD|BancoReg|registrador~324, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~68 , processador|FD|BancoReg|registrador~68, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[30]~16 , processador|FD|BancoReg|saidaB[30]~16, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~64 , processador|FD|memRAM|ram~64, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~96 , processador|FD|memRAM|ram~96, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~6 , processador|FD|muxULAram|saida_MUX[30]~6, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|Muxao|saida_MUX~0 , processador|FD|ULA_bit30|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[30]~6 , MUX|saida_MUX[30]~6, TopLevel, 1
instance = comp, \processador|FD|ULA_bit31|muxInvb|saida_MUX~0 , processador|FD|ULA_bit31|muxInvb|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[31]~32 , processador|FD|BancoReg|saidaA[31]~32, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~64 , processador|FD|muxULAram|saida_MUX[31]~64, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~65 , processador|FD|muxULAram|saida_MUX[31]~65, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~68 , processador|FD|muxULAram|saida_MUX[31]~68, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~325 , processador|FD|BancoReg|registrador~325, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~69 , processador|FD|BancoReg|registrador~69, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[31]~17 , processador|FD|BancoReg|saidaB[31]~17, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~65 , processador|FD|memRAM|ram~65, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~97 , processador|FD|memRAM|ram~97, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~7 , processador|FD|muxULAram|saida_MUX[31]~7, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|soma|Add1~0 , processador|FD|ULA_bit30|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit31|Muxao|saida_MUX~0 , processador|FD|ULA_bit31|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~53 , processador|FD|fetchInstruction|SOMA|Add0~53, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[31] , processador|FD|fetchInstruction|PC|DOUT[31], TopLevel, 1
instance = comp, \MUX|saida_MUX[31]~7 , MUX|saida_MUX[31]~7, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~11 , processador|FD|fetchInstruction|ROM|memROM~11, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 , processador|FD|fetchInstruction|SOMASIGEXT|Add0~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[0] , processador|FD|fetchInstruction|PC|DOUT[0], TopLevel, 1
instance = comp, \MUX|saida_MUX[0]~9 , MUX|saida_MUX[0]~9, TopLevel, 1
instance = comp, \MUX|saida_MUX[3]~10 , MUX|saida_MUX[3]~10, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~12 , processador|FD|fetchInstruction|ROM|memROM~12, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 , processador|FD|fetchInstruction|SOMASIGEXT|Add0~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10 , processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[1] , processador|FD|fetchInstruction|PC|DOUT[1], TopLevel, 1
instance = comp, \MUX|Equal2~0 , MUX|Equal2~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[1]~8 , MUX|saida_MUX[1]~8, TopLevel, 1
instance = comp, \MUX|saida_MUX[2]~11 , MUX|saida_MUX[2]~11, TopLevel, 1
instance = comp, \showHEX0|saida7seg[0]~0 , showHEX0|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[1]~12 , MUX|saida_MUX[1]~12, TopLevel, 1
instance = comp, \showHEX0|saida7seg[1]~1 , showHEX0|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX0|saida7seg[2]~2 , showHEX0|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX0|saida7seg[3]~3 , showHEX0|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[0]~13 , MUX|saida_MUX[0]~13, TopLevel, 1
instance = comp, \showHEX0|saida7seg[4]~4 , showHEX0|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[3]~14 , MUX|saida_MUX[3]~14, TopLevel, 1
instance = comp, \showHEX0|saida7seg[5]~5 , showHEX0|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX0|saida7seg[6]~6 , showHEX0|saida7seg[6]~6, TopLevel, 1
instance = comp, \MUX|saida_MUX[6]~18 , MUX|saida_MUX[6]~18, TopLevel, 1
instance = comp, \MUX|saida_MUX[7]~17 , MUX|saida_MUX[7]~17, TopLevel, 1
instance = comp, \MUX|saida_MUX[5]~15 , MUX|saida_MUX[5]~15, TopLevel, 1
instance = comp, \MUX|saida_MUX[4]~16 , MUX|saida_MUX[4]~16, TopLevel, 1
instance = comp, \showHEX1|saida7seg[0]~0 , showHEX1|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[5]~19 , MUX|saida_MUX[5]~19, TopLevel, 1
instance = comp, \showHEX1|saida7seg[1]~1 , showHEX1|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX1|saida7seg[2]~2 , showHEX1|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX1|saida7seg[3]~3 , showHEX1|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[4]~20 , MUX|saida_MUX[4]~20, TopLevel, 1
instance = comp, \showHEX1|saida7seg[4]~4 , showHEX1|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[7]~21 , MUX|saida_MUX[7]~21, TopLevel, 1
instance = comp, \showHEX1|saida7seg[5]~5 , showHEX1|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX1|saida7seg[6]~6 , showHEX1|saida7seg[6]~6, TopLevel, 1
instance = comp, \MUX|saida_MUX[10]~25 , MUX|saida_MUX[10]~25, TopLevel, 1
instance = comp, \MUX|saida_MUX[8]~23 , MUX|saida_MUX[8]~23, TopLevel, 1
instance = comp, \MUX|saida_MUX[9]~22 , MUX|saida_MUX[9]~22, TopLevel, 1
instance = comp, \MUX|saida_MUX[11]~24 , MUX|saida_MUX[11]~24, TopLevel, 1
instance = comp, \showHEX2|saida7seg[0]~0 , showHEX2|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[9]~26 , MUX|saida_MUX[9]~26, TopLevel, 1
instance = comp, \showHEX2|saida7seg[1]~1 , showHEX2|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX2|saida7seg[2]~2 , showHEX2|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX2|saida7seg[3]~3 , showHEX2|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[8]~27 , MUX|saida_MUX[8]~27, TopLevel, 1
instance = comp, \showHEX2|saida7seg[4]~4 , showHEX2|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[11]~28 , MUX|saida_MUX[11]~28, TopLevel, 1
instance = comp, \showHEX2|saida7seg[5]~5 , showHEX2|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX2|saida7seg[6]~6 , showHEX2|saida7seg[6]~6, TopLevel, 1
instance = comp, \MUX|saida_MUX[13]~29 , MUX|saida_MUX[13]~29, TopLevel, 1
instance = comp, \MUX|saida_MUX[15]~31 , MUX|saida_MUX[15]~31, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[12] , processador|FD|fetchInstruction|PC|DOUT[12], TopLevel, 1
instance = comp, \MUX|saida_MUX[12]~30 , MUX|saida_MUX[12]~30, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[14] , processador|FD|fetchInstruction|PC|DOUT[14], TopLevel, 1
instance = comp, \MUX|saida_MUX[14]~32 , MUX|saida_MUX[14]~32, TopLevel, 1
instance = comp, \showHEX3|saida7seg[0]~0 , showHEX3|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[14]~36 , MUX|saida_MUX[14]~36, TopLevel, 1
instance = comp, \MUX|saida_MUX[13]~37 , MUX|saida_MUX[13]~37, TopLevel, 1
instance = comp, \MUX|saida_MUX[15]~33 , MUX|saida_MUX[15]~33, TopLevel, 1
instance = comp, \MUX|saida_MUX[15]~34 , MUX|saida_MUX[15]~34, TopLevel, 1
instance = comp, \MUX|saida_MUX[14]~35 , MUX|saida_MUX[14]~35, TopLevel, 1
instance = comp, \showHEX3|saida7seg[1]~1 , showHEX3|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX3|saida7seg[2]~2 , showHEX3|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX3|saida7seg[3]~3 , showHEX3|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[12]~38 , MUX|saida_MUX[12]~38, TopLevel, 1
instance = comp, \showHEX3|saida7seg[4]~4 , showHEX3|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[15]~39 , MUX|saida_MUX[15]~39, TopLevel, 1
instance = comp, \showHEX3|saida7seg[5]~5 , showHEX3|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX3|saida7seg[6]~6 , showHEX3|saida7seg[6]~6, TopLevel, 1
instance = comp, \MUX|saida_MUX[16]~41 , MUX|saida_MUX[16]~41, TopLevel, 1
instance = comp, \MUX|saida_MUX[19]~42 , MUX|saida_MUX[19]~42, TopLevel, 1
instance = comp, \MUX|saida_MUX[17]~40 , MUX|saida_MUX[17]~40, TopLevel, 1
instance = comp, \MUX|saida_MUX[18]~43 , MUX|saida_MUX[18]~43, TopLevel, 1
instance = comp, \showHEX4|saida7seg[0]~0 , showHEX4|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[17]~44 , MUX|saida_MUX[17]~44, TopLevel, 1
instance = comp, \showHEX4|saida7seg[1]~1 , showHEX4|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX4|saida7seg[2]~2 , showHEX4|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX4|saida7seg[3]~3 , showHEX4|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[16]~45 , MUX|saida_MUX[16]~45, TopLevel, 1
instance = comp, \showHEX4|saida7seg[4]~4 , showHEX4|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[19]~46 , MUX|saida_MUX[19]~46, TopLevel, 1
instance = comp, \showHEX4|saida7seg[5]~5 , showHEX4|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX4|saida7seg[6]~6 , showHEX4|saida7seg[6]~6, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|soma|Add1~0 , processador|FD|ULA_bit22|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~1 , processador|FD|ULA_bit23|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \MUX|saida_MUX[23]~49 , MUX|saida_MUX[23]~49, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[21] , processador|FD|fetchInstruction|PC|DOUT[21], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[20] , processador|FD|fetchInstruction|PC|DOUT[20], TopLevel, 1
instance = comp, \MUX|saida_MUX[20]~48 , MUX|saida_MUX[20]~48, TopLevel, 1
instance = comp, \MUX|saida_MUX[21]~47 , MUX|saida_MUX[21]~47, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE , processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE, TopLevel, 1
instance = comp, \MUX|saida_MUX[22]~50 , MUX|saida_MUX[22]~50, TopLevel, 1
instance = comp, \showHEX5|saida7seg[0]~0 , showHEX5|saida7seg[0]~0, TopLevel, 1
instance = comp, \MUX|saida_MUX[21]~51 , MUX|saida_MUX[21]~51, TopLevel, 1
instance = comp, \showHEX5|saida7seg[1]~1 , showHEX5|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX5|saida7seg[2]~2 , showHEX5|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX5|saida7seg[3]~3 , showHEX5|saida7seg[3]~3, TopLevel, 1
instance = comp, \MUX|saida_MUX[20]~52 , MUX|saida_MUX[20]~52, TopLevel, 1
instance = comp, \showHEX5|saida7seg[4]~4 , showHEX5|saida7seg[4]~4, TopLevel, 1
instance = comp, \MUX|saida_MUX[23]~53 , MUX|saida_MUX[23]~53, TopLevel, 1
instance = comp, \showHEX5|saida7seg[5]~5 , showHEX5|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX5|saida7seg[6]~6 , showHEX5|saida7seg[6]~6, TopLevel, 1
instance = comp, \SW[2]~input , SW[2]~input, TopLevel, 1
instance = comp, \SW[3]~input , SW[3]~input, TopLevel, 1
instance = comp, \SW[4]~input , SW[4]~input, TopLevel, 1
instance = comp, \SW[5]~input , SW[5]~input, TopLevel, 1
instance = comp, \SW[6]~input , SW[6]~input, TopLevel, 1
instance = comp, \SW[7]~input , SW[7]~input, TopLevel, 1
instance = comp, \SW[8]~input , SW[8]~input, TopLevel, 1
instance = comp, \SW[9]~input , SW[9]~input, TopLevel, 1
instance = comp, \KEY[2]~input , KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input , KEY[3]~input, TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TopLevel, 1
