;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 22/11/2017 21:33:15
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x13710000  	4977
0x0008	0x0FB90000  	4025
0x000C	0x0FB90000  	4025
0x0010	0x0FB90000  	4025
0x0014	0x0FB90000  	4025
0x0018	0x0FB90000  	4025
0x001C	0x0FB90000  	4025
0x0020	0x0FB90000  	4025
0x0024	0x0FB90000  	4025
0x0028	0x0FB90000  	4025
0x002C	0x0FB90000  	4025
0x0030	0x0FB90000  	4025
0x0034	0x0FB90000  	4025
0x0038	0x0FB90000  	4025
0x003C	0x0FB90000  	4025
0x0040	0x0FB90000  	4025
0x0044	0x0FB90000  	4025
0x0048	0x0FB90000  	4025
0x004C	0x0FB90000  	4025
0x0050	0x0FB90000  	4025
0x0054	0x0FB90000  	4025
0x0058	0x0FB90000  	4025
0x005C	0x0FB90000  	4025
0x0060	0x0FB90000  	4025
0x0064	0x0FB90000  	4025
0x0068	0x0FB90000  	4025
0x006C	0x0FB90000  	4025
0x0070	0x0FB90000  	4025
0x0074	0x0FB90000  	4025
0x0078	0x0FB90000  	4025
0x007C	0x0FB90000  	4025
0x0080	0x0FB90000  	4025
0x0084	0x0FB90000  	4025
0x0088	0x0FB90000  	4025
0x008C	0x0FB90000  	4025
0x0090	0x0FB90000  	4025
0x0094	0x0FB90000  	4025
0x0098	0x0FB90000  	4025
0x009C	0x0FB90000  	4025
0x00A0	0x0FB90000  	4025
0x00A4	0x0FB90000  	4025
0x00A8	0x0FB90000  	4025
0x00AC	0x0FB90000  	4025
0x00B0	0x0FB90000  	4025
0x00B4	0x0FB90000  	4025
0x00B8	0x0FB90000  	4025
0x00BC	0x0FB90000  	4025
0x00C0	0x0FB90000  	4025
0x00C4	0x0FB90000  	4025
0x00C8	0x0FB90000  	4025
0x00CC	0x0FB90000  	4025
0x00D0	0x0FB90000  	4025
0x00D4	0x0FB90000  	4025
0x00D8	0x0FB90000  	4025
0x00DC	0x0FB90000  	4025
0x00E0	0x0FB90000  	4025
0x00E4	0x0FB90000  	4025
0x00E8	0x0FB90000  	4025
0x00EC	0x0FB90000  	4025
0x00F0	0x0FB90000  	4025
0x00F4	0x0FB90000  	4025
0x00F8	0x0FB90000  	4025
0x00FC	0x0FB90000  	4025
0x0100	0x0FB90000  	4025
0x0104	0x0FB90000  	4025
0x0108	0x0FB90000  	4025
0x010C	0x0FB90000  	4025
0x0110	0x0FB90000  	4025
0x0114	0x0FB90000  	4025
0x0118	0x0FB90000  	4025
0x011C	0x0FB90000  	4025
0x0120	0x0FB90000  	4025
0x0124	0x0FB90000  	4025
0x0128	0x0FB90000  	4025
0x012C	0x0FB90000  	4025
0x0130	0x0FB90000  	4025
0x0134	0x0FB90000  	4025
0x0138	0x0FB90000  	4025
0x013C	0x0FB90000  	4025
0x0140	0x0FB90000  	4025
0x0144	0x0FB90000  	4025
0x0148	0x0FB90000  	4025
0x014C	0x0FB90000  	4025
0x0150	0x0FB90000  	4025
0x0154	0x0FB90000  	4025
0x0158	0x0FB90000  	4025
0x015C	0x0FB90000  	4025
0x0160	0x0FB90000  	4025
0x0164	0x0FB90000  	4025
0x0168	0x0FB90000  	4025
0x016C	0x0FB90000  	4025
0x0170	0x0FB90000  	4025
0x0174	0x0FB90000  	4025
0x0178	0x0FB90000  	4025
0x017C	0x0FB90000  	4025
0x0180	0x0FB90000  	4025
0x0184	0x0FB90000  	4025
; end of ____SysVT
_main:
;PiscaLed.c, 51 :: 		void main(){
0x1370	0xF7FFFE4E  BL	4112
0x1374	0xF7FFFE24  BL	4032
0x1378	0xF000F8DE  BL	5432
0x137C	0xF7FFFE36  BL	4076
0x1380	0xF000F89A  BL	5304
;PiscaLed.c, 53 :: 		GPIO_Config(&GPIOE_BASE, _GPIO_PINMASK_3 | _GPIO_PINMASK_4,_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_UP);
0x1384	0x2282    MOVS	R2, #130
0x1386	0x2118    MOVS	R1, #24
0x1388	0x482D    LDR	R0, [PC, #180]
0x138A	0xF7FFFA55  BL	_GPIO_Config+0
;PiscaLed.c, 56 :: 		GPIO_Config(&GPIOC_BASE, _GPIO_PINMASK_6 | _GPIO_PINMASK_7 | _GPIO_PINMASK_8 | _GPIO_PINMASK_9 ,_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_UP);
0x138E	0x2282    MOVS	R2, #130
0x1390	0xF24031C0  MOVW	R1, #960
0x1394	0x482B    LDR	R0, [PC, #172]
0x1396	0xF7FFFA4F  BL	_GPIO_Config+0
;PiscaLed.c, 57 :: 		GPIO_Config(&GPIOC_BASE, _GPIO_PINMASK_10 | _GPIO_PINMASK_11,_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x139A	0xF2401202  MOVW	R2, #258
0x139E	0xF6404100  MOVW	R1, #3072
0x13A2	0x4828    LDR	R0, [PC, #160]
0x13A4	0xF7FFFA48  BL	_GPIO_Config+0
;PiscaLed.c, 61 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_0 |_GPIO_PINMASK_1);
0x13A8	0x2103    MOVS	R1, #3
0x13AA	0x4827    LDR	R0, [PC, #156]
0x13AC	0xF7FFFB5C  BL	_GPIO_Digital_Output+0
;PiscaLed.c, 64 :: 		GPIO_Digital_Output(&GPIOE_ODR,_GPIO_PINMASK_7|_GPIO_PINMASK_8|_GPIO_PINMASK_9|_GPIO_PINMASK_10|_GPIO_PINMASK_11|_GPIO_PINMASK_12|_GPIO_PINMASK_13|_GPIO_PINMASK_14);
0x13B0	0xF6477180  MOVW	R1, #32640
0x13B4	0x4825    LDR	R0, [PC, #148]
0x13B6	0xF7FFFB57  BL	_GPIO_Digital_Output+0
;PiscaLed.c, 67 :: 		GPIO_Digital_Output(&GPIOD_ODR,_GPIO_PINMASK_13|_GPIO_PINMASK_14);
0x13BA	0xF2460100  MOVW	R1, #24576
0x13BE	0x4824    LDR	R0, [PC, #144]
0x13C0	0xF7FFFB52  BL	_GPIO_Digital_Output+0
;PiscaLed.c, 70 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_15);
0x13C4	0xF2480100  MOVW	R1, #32768
0x13C8	0x4822    LDR	R0, [PC, #136]
0x13CA	0xF7FFFA1D  BL	_GPIO_Digital_Input+0
;PiscaLed.c, 73 :: 		GPIO_Digital_Output(&GPIOC_ODR,_GPIO_PINMASK_2);
0x13CE	0xF2400104  MOVW	R1, #4
0x13D2	0x4821    LDR	R0, [PC, #132]
0x13D4	0xF7FFFB48  BL	_GPIO_Digital_Output+0
;PiscaLed.c, 76 :: 		GPIO_Analog_Input(&GPIOA_BASE, _GPIO_PINMASK_4);
0x13D8	0xF2400110  MOVW	R1, #16
0x13DC	0x481F    LDR	R0, [PC, #124]
0x13DE	0xF7FFFA1F  BL	_GPIO_Analog_Input+0
;PiscaLed.c, 78 :: 		Lcd_Init();
0x13E2	0xF7FFFB4F  BL	_Lcd_Init+0
;PiscaLed.c, 79 :: 		Lcd_Cmd(_LCD_CLEAR);
0x13E6	0x2001    MOVS	R0, #1
0x13E8	0xF7FFFD66  BL	_Lcd_Cmd+0
;PiscaLed.c, 80 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x13EC	0x200C    MOVS	R0, #12
0x13EE	0xF7FFFD63  BL	_Lcd_Cmd+0
;PiscaLed.c, 82 :: 		ADC1_Init();
0x13F2	0xF7FFFDC7  BL	_ADC1_Init+0
;PiscaLed.c, 83 :: 		Lcd_Out(1,1,"Status:");
0x13F6	0x481A    LDR	R0, [PC, #104]
0x13F8	0x4602    MOV	R2, R0
0x13FA	0x2101    MOVS	R1, #1
0x13FC	0x2001    MOVS	R0, #1
0x13FE	0xF7FFFC67  BL	_Lcd_Out+0
;PiscaLed.c, 84 :: 		Lcd_Out(2,14,"ppm");
0x1402	0x4818    LDR	R0, [PC, #96]
0x1404	0x4602    MOV	R2, R0
0x1406	0x210E    MOVS	R1, #14
0x1408	0x2002    MOVS	R0, #2
0x140A	0xF7FFFC61  BL	_Lcd_Out+0
;PiscaLed.c, 86 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_4);
0x140E	0xF2400010  MOVW	R0, #16
0x1412	0xF7FFFC97  BL	_ADC_Set_Input_Channel+0
;PiscaLed.c, 88 :: 		for(i=0;i<=20;i++)          //média da leitura
0x1416	0x2100    MOVS	R1, #0
0x1418	0xB209    SXTH	R1, R1
0x141A	0x4813    LDR	R0, [PC, #76]
0x141C	0x8001    STRH	R1, [R0, #0]
L_main0:
0x141E	0x4812    LDR	R0, [PC, #72]
0x1420	0xF9B00000  LDRSH	R0, [R0, #0]
0x1424	0x2814    CMP	R0, #20
0x1426	0xDC07    BGT	L_main1
;PiscaLed.c, 90 :: 		analogico();
0x1428	0xF7FFF926  BL	_analogico+0
;PiscaLed.c, 88 :: 		for(i=0;i<=20;i++)          //média da leitura
0x142C	0x490E    LDR	R1, [PC, #56]
0x142E	0xF9B10000  LDRSH	R0, [R1, #0]
0x1432	0x1C40    ADDS	R0, R0, #1
0x1434	0x8008    STRH	R0, [R1, #0]
;PiscaLed.c, 91 :: 		}
0x1436	0xE7F2    B	L_main0
L_main1:
;PiscaLed.c, 93 :: 		while(1)
L_main3:
;PiscaLed.c, 99 :: 		analogico();
0x1438	0xF7FFF91E  BL	_analogico+0
;PiscaLed.c, 140 :: 		}
0x143C	0xE7FC    B	L_main3
;PiscaLed.c, 141 :: 		}
L_end_main:
L__main_end_loop:
0x143E	0xE7FE    B	L__main_end_loop
0x1440	0x10004002  	GPIOE_BASE+0
0x1444	0x08004002  	GPIOC_BASE+0
0x1448	0x04144002  	GPIOB_ODR+0
0x144C	0x10144002  	GPIOE_ODR+0
0x1450	0x0C144002  	GPIOD_ODR+0
0x1454	0x0C104002  	GPIOD_IDR+0
0x1458	0x08144002  	GPIOC_ODR+0
0x145C	0x00004002  	GPIOA_BASE+0
0x1460	0x00042000  	?lstr1_PiscaLed+0
0x1464	0x000C2000  	?lstr2_PiscaLed+0
0x1468	0x005C2000  	_i+0
; end of _main
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0838	0xB084    SUB	SP, SP, #16
0x083A	0xF8CDE000  STR	LR, [SP, #0]
0x083E	0xB28D    UXTH	R5, R1
0x0840	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0842	0x4B86    LDR	R3, [PC, #536]
0x0844	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0848	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x084A	0x4618    MOV	R0, R3
0x084C	0xF7FFFE42  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0850	0xF1B50FFF  CMP	R5, #255
0x0854	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0856	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0858	0x4B81    LDR	R3, [PC, #516]
0x085A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x085E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0860	0x4B80    LDR	R3, [PC, #512]
0x0862	0x429E    CMP	R6, R3
0x0864	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0866	0xF2455355  MOVW	R3, #21845
0x086A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x086E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0870	0x1D3D    ADDS	R5, R7, #4
0x0872	0x682C    LDR	R4, [R5, #0]
0x0874	0xF06F03FF  MVN	R3, #255
0x0878	0xEA040303  AND	R3, R4, R3, LSL #0
0x087C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x087E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0882	0x682C    LDR	R4, [R5, #0]
0x0884	0xF64F73FF  MOVW	R3, #65535
0x0888	0xEA440303  ORR	R3, R4, R3, LSL #0
0x088C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x088E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0890	0x2E42    CMP	R6, #66
0x0892	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0894	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0896	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0898	0xF64F73FF  MOVW	R3, #65535
0x089C	0x429D    CMP	R5, R3
0x089E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x08A0	0x4B70    LDR	R3, [PC, #448]
0x08A2	0x429E    CMP	R6, R3
0x08A4	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x08A6	0xF04F3355  MOV	R3, #1431655765
0x08AA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x08AC	0x1D3C    ADDS	R4, R7, #4
0x08AE	0x2300    MOVS	R3, #0
0x08B0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x08B2	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x08B6	0xF04F33FF  MOV	R3, #-1
0x08BA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x08BC	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x08BE	0x2E42    CMP	R6, #66
0x08C0	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x08C2	0x2300    MOVS	R3, #0
0x08C4	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x08C6	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x08C8	0xF0060301  AND	R3, R6, #1
0x08CC	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x08CE	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x08D0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x08D2	0xF0060308  AND	R3, R6, #8
0x08D6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x08D8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x08DA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x08DC	0xF0060304  AND	R3, R6, #4
0x08E0	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x08E2	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x08E4	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x08E6	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x08E8	0xF4062301  AND	R3, R6, #528384
0x08EC	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x08EE	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x08F0	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x08F2	0xF4066300  AND	R3, R6, #2048
0x08F6	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x08F8	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x08FA	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x08FC	0xF4066380  AND	R3, R6, #1024
0x0900	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0902	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0904	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0906	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0908	0xF0060320  AND	R3, R6, #32
0x090C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x090E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0910	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0912	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0914	0xF4067380  AND	R3, R6, #256
0x0918	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x091A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x091C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x091E	0xF0060380  AND	R3, R6, #128
0x0922	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0924	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0926	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0928	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x092A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x092E	0x9201    STR	R2, [SP, #4]
0x0930	0xFA1FF985  UXTH	R9, R5
0x0934	0x46B0    MOV	R8, R6
0x0936	0x4606    MOV	R6, R0
0x0938	0x4618    MOV	R0, R3
0x093A	0x460A    MOV	R2, R1
0x093C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x093E	0xF1BA0F10  CMP	R10, #16
0x0942	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0946	0xF04F0301  MOV	R3, #1
0x094A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x094E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0952	0x42A3    CMP	R3, R4
0x0954	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0958	0xEA4F044A  LSL	R4, R10, #1
0x095C	0xF04F0303  MOV	R3, #3
0x0960	0x40A3    LSLS	R3, R4
0x0962	0x43DC    MVN	R4, R3
0x0964	0x683B    LDR	R3, [R7, #0]
0x0966	0x4023    ANDS	R3, R4
0x0968	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x096A	0xEA4F034A  LSL	R3, R10, #1
0x096E	0xFA06F403  LSL	R4, R6, R3
0x0972	0x683B    LDR	R3, [R7, #0]
0x0974	0x4323    ORRS	R3, R4
0x0976	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0978	0xF008030C  AND	R3, R8, #12
0x097C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x097E	0xF2070508  ADDW	R5, R7, #8
0x0982	0xEA4F044A  LSL	R4, R10, #1
0x0986	0xF04F0303  MOV	R3, #3
0x098A	0x40A3    LSLS	R3, R4
0x098C	0x43DC    MVN	R4, R3
0x098E	0x682B    LDR	R3, [R5, #0]
0x0990	0x4023    ANDS	R3, R4
0x0992	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0994	0xF2070508  ADDW	R5, R7, #8
0x0998	0xEA4F034A  LSL	R3, R10, #1
0x099C	0xFA02F403  LSL	R4, R2, R3
0x09A0	0x682B    LDR	R3, [R5, #0]
0x09A2	0x4323    ORRS	R3, R4
0x09A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x09A6	0x1D3D    ADDS	R5, R7, #4
0x09A8	0xFA1FF48A  UXTH	R4, R10
0x09AC	0xF04F0301  MOV	R3, #1
0x09B0	0x40A3    LSLS	R3, R4
0x09B2	0x43DC    MVN	R4, R3
0x09B4	0x682B    LDR	R3, [R5, #0]
0x09B6	0x4023    ANDS	R3, R4
0x09B8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x09BA	0x1D3D    ADDS	R5, R7, #4
0x09BC	0xFA1FF48A  UXTH	R4, R10
0x09C0	0xB28B    UXTH	R3, R1
0x09C2	0xFA03F404  LSL	R4, R3, R4
0x09C6	0xB2A4    UXTH	R4, R4
0x09C8	0x682B    LDR	R3, [R5, #0]
0x09CA	0x4323    ORRS	R3, R4
0x09CC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x09CE	0xF207050C  ADDW	R5, R7, #12
0x09D2	0xFA1FF38A  UXTH	R3, R10
0x09D6	0x005C    LSLS	R4, R3, #1
0x09D8	0xB2A4    UXTH	R4, R4
0x09DA	0xF04F0303  MOV	R3, #3
0x09DE	0x40A3    LSLS	R3, R4
0x09E0	0x43DC    MVN	R4, R3
0x09E2	0x682B    LDR	R3, [R5, #0]
0x09E4	0x4023    ANDS	R3, R4
0x09E6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x09E8	0xF207050C  ADDW	R5, R7, #12
0x09EC	0xEA4F034A  LSL	R3, R10, #1
0x09F0	0xFA00F403  LSL	R4, R0, R3
0x09F4	0x682B    LDR	R3, [R5, #0]
0x09F6	0x4323    ORRS	R3, R4
0x09F8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x09FA	0xF0080308  AND	R3, R8, #8
0x09FE	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0A00	0xF4080370  AND	R3, R8, #15728640
0x0A04	0x0D1B    LSRS	R3, R3, #20
0x0A06	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0A0A	0xF1BA0F07  CMP	R10, #7
0x0A0E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0A10	0xF2070324  ADDW	R3, R7, #36
0x0A14	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0A16	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0A1A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0A1C	0xF2070320  ADDW	R3, R7, #32
0x0A20	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0A22	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0A24	0x00AC    LSLS	R4, R5, #2
0x0A26	0xF04F030F  MOV	R3, #15
0x0A2A	0x40A3    LSLS	R3, R4
0x0A2C	0x43DC    MVN	R4, R3
0x0A2E	0x9B02    LDR	R3, [SP, #8]
0x0A30	0x681B    LDR	R3, [R3, #0]
0x0A32	0xEA030404  AND	R4, R3, R4, LSL #0
0x0A36	0x9B02    LDR	R3, [SP, #8]
0x0A38	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0A3A	0xF89D400C  LDRB	R4, [SP, #12]
0x0A3E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0A40	0x409C    LSLS	R4, R3
0x0A42	0x9B02    LDR	R3, [SP, #8]
0x0A44	0x681B    LDR	R3, [R3, #0]
0x0A46	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0A4A	0x9B02    LDR	R3, [SP, #8]
0x0A4C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0A4E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0A52	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0A54	0xF8DDE000  LDR	LR, [SP, #0]
0x0A58	0xB004    ADD	SP, SP, #16
0x0A5A	0x4770    BX	LR
0x0A5C	0xFC00FFFF  	#-1024
0x0A60	0x0000FFFF  	#-65536
0x0A64	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x04D4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x04D6	0x491E    LDR	R1, [PC, #120]
0x04D8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x04DC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x04DE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x04E0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x04E2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x04E4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x04E6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x04E8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x04EA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x04EC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x04EE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x04F0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x04F2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x04F4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x04F6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x04F8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x04FA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x04FC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x04FE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0500	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0502	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0506	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0508	0x4912    LDR	R1, [PC, #72]
0x050A	0x4288    CMP	R0, R1
0x050C	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x050E	0x4912    LDR	R1, [PC, #72]
0x0510	0x4288    CMP	R0, R1
0x0512	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0514	0x4911    LDR	R1, [PC, #68]
0x0516	0x4288    CMP	R0, R1
0x0518	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x051A	0x4911    LDR	R1, [PC, #68]
0x051C	0x4288    CMP	R0, R1
0x051E	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0520	0x4910    LDR	R1, [PC, #64]
0x0522	0x4288    CMP	R0, R1
0x0524	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0526	0x4910    LDR	R1, [PC, #64]
0x0528	0x4288    CMP	R0, R1
0x052A	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x052C	0x490F    LDR	R1, [PC, #60]
0x052E	0x4288    CMP	R0, R1
0x0530	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0532	0x490F    LDR	R1, [PC, #60]
0x0534	0x4288    CMP	R0, R1
0x0536	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0538	0x490E    LDR	R1, [PC, #56]
0x053A	0x4288    CMP	R0, R1
0x053C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x053E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0540	0x490D    LDR	R1, [PC, #52]
0x0542	0x6809    LDR	R1, [R1, #0]
0x0544	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0548	0x490B    LDR	R1, [PC, #44]
0x054A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x054C	0xB001    ADD	SP, SP, #4
0x054E	0x4770    BX	LR
0x0550	0xFC00FFFF  	#-1024
0x0554	0x00004002  	#1073872896
0x0558	0x04004002  	#1073873920
0x055C	0x08004002  	#1073874944
0x0560	0x0C004002  	#1073875968
0x0564	0x10004002  	#1073876992
0x0568	0x14004002  	#1073878016
0x056C	0x18004002  	#1073879040
0x0570	0x1C004002  	#1073880064
0x0574	0x20004002  	#1073881088
0x0578	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A68	0xB081    SUB	SP, SP, #4
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0A6E	0x4A04    LDR	R2, [PC, #16]
0x0A70	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0A72	0xF7FFFEE1  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0A76	0xF8DDE000  LDR	LR, [SP, #0]
0x0A7A	0xB001    ADD	SP, SP, #4
0x0A7C	0x4770    BX	LR
0x0A7E	0xBF00    NOP
0x0A80	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0808	0xB081    SUB	SP, SP, #4
0x080A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x080E	0xF04F0242  MOV	R2, #66
0x0812	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0814	0xF000F810  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0818	0xF8DDE000  LDR	LR, [SP, #0]
0x081C	0xB001    ADD	SP, SP, #4
0x081E	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0820	0xB081    SUB	SP, SP, #4
0x0822	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x0826	0xF04F0201  MOV	R2, #1
0x082A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x082C	0xF000F804  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0830	0xF8DDE000  LDR	LR, [SP, #0]
0x0834	0xB001    ADD	SP, SP, #4
0x0836	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x0A84	0xB086    SUB	SP, SP, #24
0x0A86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0A8A	0xF6404014  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x0A8E	0xF2C40002  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x0A92	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x0A96	0xEA4F01C1  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0A9A	0x4A85    LDR	R2, [PC, #532]
0x0A9C	0xB289    UXTH	R1, R1
0x0A9E	0xF7FFFECB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x0AA2	0xF6404014  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x0AA6	0xF2C40002  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0AAA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0AAE	0xEA4F0181  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x0AB2	0x4A7F    LDR	R2, [PC, #508]
0x0AB4	0xB289    UXTH	R1, R1
0x0AB6	0xF7FFFEBF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0ABA	0xF6404014  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0ABE	0xF2C40002  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0AC2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0AC6	0xEA4F1101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0ACA	0x4A79    LDR	R2, [PC, #484]
0x0ACC	0xB289    UXTH	R1, R1
0x0ACE	0xF7FFFEB3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0AD2	0xF6404014  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0AD6	0xF2C40002  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0ADA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0ADE	0xEA4F1141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0AE2	0x4A73    LDR	R2, [PC, #460]
0x0AE4	0xB289    UXTH	R1, R1
0x0AE6	0xF7FFFEA7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0AEA	0xF6404014  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0AEE	0xF2C40002  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0AF2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0AF6	0xEA4F1181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0AFA	0x4A6D    LDR	R2, [PC, #436]
0x0AFC	0xB289    UXTH	R1, R1
0x0AFE	0xF7FFFE9B  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0B02	0xF6404014  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0B06	0xF2C40002  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0B0A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0B0E	0xEA4F11C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0B12	0x4A67    LDR	R2, [PC, #412]
0x0B14	0xB289    UXTH	R1, R1
0x0B16	0xF7FFFE8F  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0B1A	0x2100    MOVS	R1, #0
0x0B1C	0xB249    SXTB	R1, R1
0x0B1E	0x4865    LDR	R0, [PC, #404]
0x0B20	0x9005    STR	R0, [SP, #20]
0x0B22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0B24	0x4864    LDR	R0, [PC, #400]
0x0B26	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0B28	0x4864    LDR	R0, [PC, #400]
0x0B2A	0x9004    STR	R0, [SP, #16]
0x0B2C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0B2E	0x4864    LDR	R0, [PC, #400]
0x0B30	0x9003    STR	R0, [SP, #12]
0x0B32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0B34	0x4863    LDR	R0, [PC, #396]
0x0B36	0x9002    STR	R0, [SP, #8]
0x0B38	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x0B3A	0x4863    LDR	R0, [PC, #396]
0x0B3C	0x9001    STR	R0, [SP, #4]
0x0B3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0B40	0xF7FFFD66  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0B44	0xF7FFFD64  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0B48	0xF7FFFD62  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0B4C	0x2101    MOVS	R1, #1
0x0B4E	0xB249    SXTB	R1, R1
0x0B50	0x485C    LDR	R0, [PC, #368]
0x0B52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0B54	0x9801    LDR	R0, [SP, #4]
0x0B56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0B58	0x9805    LDR	R0, [SP, #20]
0x0B5A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0B5C	0xF7FFFD48  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0B60	0x2100    MOVS	R1, #0
0x0B62	0xB249    SXTB	R1, R1
0x0B64	0x4853    LDR	R0, [PC, #332]
0x0B66	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0B68	0xF7FFFD52  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0B6C	0x2101    MOVS	R1, #1
0x0B6E	0xB249    SXTB	R1, R1
0x0B70	0x4850    LDR	R0, [PC, #320]
0x0B72	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0B74	0xF7FFFD3C  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0B78	0x2100    MOVS	R1, #0
0x0B7A	0xB249    SXTB	R1, R1
0x0B7C	0x484D    LDR	R0, [PC, #308]
0x0B7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0B80	0xF7FFFD46  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0B84	0x2101    MOVS	R1, #1
0x0B86	0xB249    SXTB	R1, R1
0x0B88	0x484A    LDR	R0, [PC, #296]
0x0B8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0B8C	0xF7FFFD30  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0B90	0x2100    MOVS	R1, #0
0x0B92	0xB249    SXTB	R1, R1
0x0B94	0x4847    LDR	R0, [PC, #284]
0x0B96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0B98	0xF7FFFD3A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0B9C	0x2100    MOVS	R1, #0
0x0B9E	0xB249    SXTB	R1, R1
0x0BA0	0x4849    LDR	R0, [PC, #292]
0x0BA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0BA4	0x2101    MOVS	R1, #1
0x0BA6	0xB249    SXTB	R1, R1
0x0BA8	0x9805    LDR	R0, [SP, #20]
0x0BAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0BAC	0xF7FFFD20  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0BB0	0x2100    MOVS	R1, #0
0x0BB2	0xB249    SXTB	R1, R1
0x0BB4	0x483F    LDR	R0, [PC, #252]
0x0BB6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0BB8	0xF7FFFD2A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0BBC	0x2101    MOVS	R1, #1
0x0BBE	0xB249    SXTB	R1, R1
0x0BC0	0x483C    LDR	R0, [PC, #240]
0x0BC2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0BC4	0xF7FFFD14  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0BC8	0x2100    MOVS	R1, #0
0x0BCA	0xB249    SXTB	R1, R1
0x0BCC	0x4839    LDR	R0, [PC, #228]
0x0BCE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0BD0	0x9802    LDR	R0, [SP, #8]
0x0BD2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0BD4	0x2101    MOVS	R1, #1
0x0BD6	0xB249    SXTB	R1, R1
0x0BD8	0x9804    LDR	R0, [SP, #16]
0x0BDA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0BDC	0x9805    LDR	R0, [SP, #20]
0x0BDE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0BE0	0xF7FFFD06  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0BE4	0x2100    MOVS	R1, #0
0x0BE6	0xB249    SXTB	R1, R1
0x0BE8	0x4832    LDR	R0, [PC, #200]
0x0BEA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0BEC	0xF7FFFD10  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0BF0	0x2100    MOVS	R1, #0
0x0BF2	0xB249    SXTB	R1, R1
0x0BF4	0x4831    LDR	R0, [PC, #196]
0x0BF6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0BF8	0x2101    MOVS	R1, #1
0x0BFA	0xB249    SXTB	R1, R1
0x0BFC	0x9801    LDR	R0, [SP, #4]
0x0BFE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0C00	0x9805    LDR	R0, [SP, #20]
0x0C02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0C04	0xF7FFFCF4  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0C08	0x2100    MOVS	R1, #0
0x0C0A	0xB249    SXTB	R1, R1
0x0C0C	0x4829    LDR	R0, [PC, #164]
0x0C0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0C10	0x9801    LDR	R0, [SP, #4]
0x0C12	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0C14	0x2101    MOVS	R1, #1
0x0C16	0xB249    SXTB	R1, R1
0x0C18	0x9805    LDR	R0, [SP, #20]
0x0C1A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0C1C	0xF7FFFCE8  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0C20	0x2100    MOVS	R1, #0
0x0C22	0xB249    SXTB	R1, R1
0x0C24	0x4823    LDR	R0, [PC, #140]
0x0C26	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0C28	0xF7FFFCF2  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0C2C	0x2101    MOVS	R1, #1
0x0C2E	0xB249    SXTB	R1, R1
0x0C30	0x4820    LDR	R0, [PC, #128]
0x0C32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0C34	0xF7FFFCDC  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0C38	0x2100    MOVS	R1, #0
0x0C3A	0xB249    SXTB	R1, R1
0x0C3C	0x481D    LDR	R0, [PC, #116]
0x0C3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0C40	0x2101    MOVS	R1, #1
0x0C42	0xB249    SXTB	R1, R1
0x0C44	0x9801    LDR	R0, [SP, #4]
0x0C46	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0C48	0x9805    LDR	R0, [SP, #20]
0x0C4A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0C4C	0xF7FFFCD0  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0C50	0x2100    MOVS	R1, #0
0x0C52	0xB249    SXTB	R1, R1
0x0C54	0x4817    LDR	R0, [PC, #92]
0x0C56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0C58	0xF7FFFCDA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0C5C	0x2100    MOVS	R1, #0
0x0C5E	0xB249    SXTB	R1, R1
0x0C60	0x4819    LDR	R0, [PC, #100]
0x0C62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0C64	0x2101    MOVS	R1, #1
0x0C66	0xB249    SXTB	R1, R1
0x0C68	0x9805    LDR	R0, [SP, #20]
0x0C6A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0C6C	0xF7FFFCC0  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0C70	0x2100    MOVS	R1, #0
0x0C72	0xB249    SXTB	R1, R1
0x0C74	0x480F    LDR	R0, [PC, #60]
0x0C76	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0C78	0x2101    MOVS	R1, #1
0x0C7A	0xB249    SXTB	R1, R1
0x0C7C	0x9804    LDR	R0, [SP, #16]
0x0C7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0C80	0x9803    LDR	R0, [SP, #12]
0x0C82	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0C84	0x9802    LDR	R0, [SP, #8]
0x0C86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0C88	0x9801    LDR	R0, [SP, #4]
0x0C8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0C8C	0x9805    LDR	R0, [SP, #20]
0x0C8E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0C90	0xF7FFFCAE  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0C94	0x2100    MOVS	R1, #0
0x0C96	0xB249    SXTB	R1, R1
0x0C98	0x4806    LDR	R0, [PC, #24]
0x0C9A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0C9C	0xF7FFFCB8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0CA0	0x2101    MOVS	R1, #1
0x0CA2	0xB249    SXTB	R1, R1
0x0CA4	0x4809    LDR	R0, [PC, #36]
0x0CA6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0CA8	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAC	0xB006    ADD	SP, SP, #24
0x0CAE	0x4770    BX	LR
0x0CB0	0x00140008  	#524308
0x0CB4	0x828C4241  	LCD_EN+0
0x0CB8	0x82884241  	LCD_RS+0
0x0CBC	0x829C4241  	LCD_D7+0
0x0CC0	0x82984241  	LCD_D6+0
0x0CC4	0x82944241  	LCD_D5+0
0x0CC8	0x82904241  	LCD_D4+0
0x0CCC	0x0B602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0610	0xF24B3707  MOVW	R7, #45831
0x0614	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x0618	0x1E7F    SUBS	R7, R7, #1
0x061A	0xD1FD    BNE	L_Delay_5500us12
0x061C	0xBF00    NOP
0x061E	0xBF00    NOP
0x0620	0xBF00    NOP
0x0622	0xBF00    NOP
0x0624	0xBF00    NOP
0x0626	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0628	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x05F0	0xF2400706  MOVW	R7, #6
0x05F4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x05F8	0x1E7F    SUBS	R7, R7, #1
0x05FA	0xD1FD    BNE	L_Delay_1us0
0x05FC	0xBF00    NOP
0x05FE	0xBF00    NOP
0x0600	0xBF00    NOP
0x0602	0xBF00    NOP
0x0604	0xBF00    NOP
0x0606	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0608	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x0EB8	0xB088    SUB	SP, SP, #32
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x0EBE	0xF3C012C0  UBFX	R2, R0, #7, #1
0x0EC2	0x4929    LDR	R1, [PC, #164]
0x0EC4	0x9107    STR	R1, [SP, #28]
0x0EC6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0EC8	0xF3C01280  UBFX	R2, R0, #6, #1
0x0ECC	0x4927    LDR	R1, [PC, #156]
0x0ECE	0x9106    STR	R1, [SP, #24]
0x0ED0	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0ED2	0xF3C01240  UBFX	R2, R0, #5, #1
0x0ED6	0x4926    LDR	R1, [PC, #152]
0x0ED8	0x9105    STR	R1, [SP, #20]
0x0EDA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0EDC	0xF3C01200  UBFX	R2, R0, #4, #1
0x0EE0	0x4924    LDR	R1, [PC, #144]
0x0EE2	0x9104    STR	R1, [SP, #16]
0x0EE4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0EE6	0x4A24    LDR	R2, [PC, #144]
0x0EE8	0x9203    STR	R2, [SP, #12]
0x0EEA	0x6811    LDR	R1, [R2, #0]
0x0EEC	0xF0810201  EOR	R2, R1, #1
0x0EF0	0x4922    LDR	R1, [PC, #136]
0x0EF2	0x9102    STR	R1, [SP, #8]
0x0EF4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0EF6	0x2201    MOVS	R2, #1
0x0EF8	0xB252    SXTB	R2, R2
0x0EFA	0x4921    LDR	R1, [PC, #132]
0x0EFC	0x9101    STR	R1, [SP, #4]
0x0EFE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0F00	0xF7FFFB76  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0F04	0x2200    MOVS	R2, #0
0x0F06	0xB252    SXTB	R2, R2
0x0F08	0x491D    LDR	R1, [PC, #116]
0x0F0A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0F0C	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0F10	0x9907    LDR	R1, [SP, #28]
0x0F12	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0F14	0xF3C00280  UBFX	R2, R0, #2, #1
0x0F18	0x9906    LDR	R1, [SP, #24]
0x0F1A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0F1C	0xF3C00240  UBFX	R2, R0, #1, #1
0x0F20	0x9905    LDR	R1, [SP, #20]
0x0F22	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0F24	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0F28	0x9904    LDR	R1, [SP, #16]
0x0F2A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0F2C	0x9903    LDR	R1, [SP, #12]
0x0F2E	0x460A    MOV	R2, R1
0x0F30	0x6811    LDR	R1, [R2, #0]
0x0F32	0xF0810201  EOR	R2, R1, #1
0x0F36	0x9902    LDR	R1, [SP, #8]
0x0F38	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0F3A	0x2201    MOVS	R2, #1
0x0F3C	0xB252    SXTB	R2, R2
0x0F3E	0x9901    LDR	R1, [SP, #4]
0x0F40	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0F42	0xF7FFFB55  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0F46	0x2200    MOVS	R2, #0
0x0F48	0xB252    SXTB	R2, R2
0x0F4A	0x490D    LDR	R1, [PC, #52]
0x0F4C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0F4E	0x9903    LDR	R1, [SP, #12]
0x0F50	0x460A    MOV	R2, R1
0x0F52	0x6811    LDR	R1, [R2, #0]
0x0F54	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x0F56	0xF7FFFB5B  BL	_Delay_5500us+0
0x0F5A	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0F5C	0xF7FFF9D8  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0F60	0xF8DDE000  LDR	LR, [SP, #0]
0x0F64	0xB008    ADD	SP, SP, #32
0x0F66	0x4770    BX	LR
0x0F68	0x829C4241  	LCD_D7+0
0x0F6C	0x82984241  	LCD_D6+0
0x0F70	0x82944241  	LCD_D5+0
0x0F74	0x82904241  	LCD_D4+0
0x0F78	0x0B602200  	__Lib_Lcd_cmd_status+0
0x0F7C	0x82884241  	LCD_RS+0
0x0F80	0x828C4241  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0310	0xF240179F  MOVW	R7, #415
0x0314	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0318	0x1E7F    SUBS	R7, R7, #1
0x031A	0xD1FD    BNE	L_Delay_50us6
0x031C	0xBF00    NOP
0x031E	0xBF00    NOP
0x0320	0xBF00    NOP
0x0322	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x0324	0x4770    BX	LR
; end of _Delay_50us
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x0F84	0xB081    SUB	SP, SP, #4
0x0F86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x0F8A	0x4907    LDR	R1, [PC, #28]
0x0F8C	0x4807    LDR	R0, [PC, #28]
0x0F8E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x0F90	0x2101    MOVS	R1, #1
0x0F92	0xB249    SXTB	R1, R1
0x0F94	0x4806    LDR	R0, [PC, #24]
0x0F96	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x0F98	0x4806    LDR	R0, [PC, #24]
0x0F9A	0xF7FFF9F5  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x0F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA2	0xB001    ADD	SP, SP, #4
0x0FA4	0x4770    BX	LR
0x0FA6	0xBF00    NOP
0x0FA8	0x021D0000  	_ADC1_Get_Sample+0
0x0FAC	0x00602000  	_ADC_Get_Sample_Ptr+0
0x0FB0	0x08A04247  	RCC_APB2ENRbits+0
0x0FB4	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0388	0xB086    SUB	SP, SP, #24
0x038A	0xF8CDE000  STR	LR, [SP, #0]
0x038E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0390	0xA901    ADD	R1, SP, #4
0x0392	0x4608    MOV	R0, R1
0x0394	0xF7FFFF78  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0398	0x9A04    LDR	R2, [SP, #16]
0x039A	0x4939    LDR	R1, [PC, #228]
0x039C	0x428A    CMP	R2, R1
0x039E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x03A0	0x2201    MOVS	R2, #1
0x03A2	0xB252    SXTB	R2, R2
0x03A4	0x4937    LDR	R1, [PC, #220]
0x03A6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x03A8	0x4937    LDR	R1, [PC, #220]
0x03AA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x03AC	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x03AE	0x9A04    LDR	R2, [SP, #16]
0x03B0	0x4936    LDR	R1, [PC, #216]
0x03B2	0x428A    CMP	R2, R1
0x03B4	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x03B6	0x2200    MOVS	R2, #0
0x03B8	0xB252    SXTB	R2, R2
0x03BA	0x4932    LDR	R1, [PC, #200]
0x03BC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x03BE	0x2201    MOVS	R2, #1
0x03C0	0xB252    SXTB	R2, R2
0x03C2	0x4931    LDR	R1, [PC, #196]
0x03C4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x03C6	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x03C8	0x9A04    LDR	R2, [SP, #16]
0x03CA	0x4931    LDR	R1, [PC, #196]
0x03CC	0x428A    CMP	R2, R1
0x03CE	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x03D0	0x2201    MOVS	R2, #1
0x03D2	0xB252    SXTB	R2, R2
0x03D4	0x492B    LDR	R1, [PC, #172]
0x03D6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x03D8	0x2200    MOVS	R2, #0
0x03DA	0xB252    SXTB	R2, R2
0x03DC	0x492A    LDR	R1, [PC, #168]
0x03DE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x03E0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x03E2	0x2200    MOVS	R2, #0
0x03E4	0xB252    SXTB	R2, R2
0x03E6	0x4927    LDR	R1, [PC, #156]
0x03E8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x03EA	0x4927    LDR	R1, [PC, #156]
0x03EC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x03EE	0x1D23    ADDS	R3, R4, #4
0x03F0	0x681A    LDR	R2, [R3, #0]
0x03F2	0x4928    LDR	R1, [PC, #160]
0x03F4	0xEA020101  AND	R1, R2, R1, LSL #0
0x03F8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x03FA	0xF2040308  ADDW	R3, R4, #8
0x03FE	0x681A    LDR	R2, [R3, #0]
0x0400	0x4925    LDR	R1, [PC, #148]
0x0402	0xEA020101  AND	R1, R2, R1, LSL #0
0x0406	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0408	0x1D23    ADDS	R3, R4, #4
0x040A	0x2200    MOVS	R2, #0
0x040C	0x6819    LDR	R1, [R3, #0]
0x040E	0xF3622108  BFI	R1, R2, #8, #1
0x0412	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0414	0xF2040308  ADDW	R3, R4, #8
0x0418	0x2200    MOVS	R2, #0
0x041A	0x6819    LDR	R1, [R3, #0]
0x041C	0xF3620141  BFI	R1, R2, #1, #1
0x0420	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0422	0xF2040308  ADDW	R3, R4, #8
0x0426	0x2200    MOVS	R2, #0
0x0428	0x6819    LDR	R1, [R3, #0]
0x042A	0xF36221CB  BFI	R1, R2, #11, #1
0x042E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0430	0xF204032C  ADDW	R3, R4, #44
0x0434	0x2200    MOVS	R2, #0
0x0436	0x6819    LDR	R1, [R3, #0]
0x0438	0xF3625114  BFI	R1, R2, #20, #1
0x043C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x043E	0xF204032C  ADDW	R3, R4, #44
0x0442	0x2200    MOVS	R2, #0
0x0444	0x6819    LDR	R1, [R3, #0]
0x0446	0xF3625155  BFI	R1, R2, #21, #1
0x044A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x044C	0xF204032C  ADDW	R3, R4, #44
0x0450	0x2200    MOVS	R2, #0
0x0452	0x6819    LDR	R1, [R3, #0]
0x0454	0xF3625196  BFI	R1, R2, #22, #1
0x0458	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x045A	0xF204032C  ADDW	R3, R4, #44
0x045E	0x2200    MOVS	R2, #0
0x0460	0x6819    LDR	R1, [R3, #0]
0x0462	0xF36251D7  BFI	R1, R2, #23, #1
0x0466	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0468	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x046C	0x2201    MOVS	R2, #1
0x046E	0x6819    LDR	R1, [R3, #0]
0x0470	0xF3620100  BFI	R1, R2, #0, #1
0x0474	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x0476	0xF8DDE000  LDR	LR, [SP, #0]
0x047A	0xB006    ADD	SP, SP, #24
0x047C	0x4770    BX	LR
0x047E	0xBF00    NOP
0x0480	0x95000ABA  	#180000000
0x0484	0x60C04224  	ADC_CCR+0
0x0488	0x60C44224  	ADC_CCR+0
0x048C	0x0E000727  	#120000000
0x0490	0x87000393  	#60000000
0x0494	0xFEFFFFF0  	#-983297
0x0498	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0288	0xB082    SUB	SP, SP, #8
0x028A	0xF8CDE000  STR	LR, [SP, #0]
0x028E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0290	0x4619    MOV	R1, R3
0x0292	0x9101    STR	R1, [SP, #4]
0x0294	0xF7FFFF78  BL	_Get_Fosc_kHz+0
0x0298	0xF24031E8  MOVW	R1, #1000
0x029C	0xFB00F201  MUL	R2, R0, R1
0x02A0	0x9901    LDR	R1, [SP, #4]
0x02A2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x02A4	0x4917    LDR	R1, [PC, #92]
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x02AC	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x02AE	0x4916    LDR	R1, [PC, #88]
0x02B0	0x1889    ADDS	R1, R1, R2
0x02B2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x02B4	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x02B6	0x1D1A    ADDS	R2, R3, #4
0x02B8	0x6819    LDR	R1, [R3, #0]
0x02BA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02BC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x02BE	0x4911    LDR	R1, [PC, #68]
0x02C0	0x6809    LDR	R1, [R1, #0]
0x02C2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x02C6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x02C8	0x490F    LDR	R1, [PC, #60]
0x02CA	0x1889    ADDS	R1, R1, R2
0x02CC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x02CE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x02D0	0xF2030208  ADDW	R2, R3, #8
0x02D4	0x1D19    ADDS	R1, R3, #4
0x02D6	0x6809    LDR	R1, [R1, #0]
0x02D8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02DA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x02DC	0x4909    LDR	R1, [PC, #36]
0x02DE	0x6809    LDR	R1, [R1, #0]
0x02E0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x02E4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x02E6	0x4908    LDR	R1, [PC, #32]
0x02E8	0x1889    ADDS	R1, R1, R2
0x02EA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x02EC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x02EE	0xF203020C  ADDW	R2, R3, #12
0x02F2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x02F4	0x6809    LDR	R1, [R1, #0]
0x02F6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02F8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x02FA	0xF8DDE000  LDR	LR, [SP, #0]
0x02FE	0xB002    ADD	SP, SP, #8
0x0300	0x4770    BX	LR
0x0302	0xBF00    NOP
0x0304	0x38084002  	RCC_CFGR+0
0x0308	0x00102000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x00642000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0CD0	0xB081    SUB	SP, SP, #4
0x0CD2	0xF8CDE000  STR	LR, [SP, #0]
0x0CD6	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x0CD8	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x0CDA	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0CDC	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0CDE	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0CE0	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x0CE2	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x0CE4	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x0CE6	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0CE8	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x0CEA	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0CEC	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0CEE	0x2801    CMP	R0, #1
0x0CF0	0xD0F3    BEQ	L_Lcd_Out13
0x0CF2	0x2802    CMP	R0, #2
0x0CF4	0xD0F3    BEQ	L_Lcd_Out14
0x0CF6	0x2803    CMP	R0, #3
0x0CF8	0xD0F3    BEQ	L_Lcd_Out15
0x0CFA	0x2804    CMP	R0, #4
0x0CFC	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0CFE	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0D00	0x1E4B    SUBS	R3, R1, #1
0x0D02	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0D04	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x0D06	0xB2D8    UXTB	R0, R3
0x0D08	0xF000F8D6  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0D0C	0x2400    MOVS	R4, #0
0x0D0E	0xB264    SXTB	R4, R4
0x0D10	0x4B0B    LDR	R3, [PC, #44]
0x0D12	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x0D14	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x0D16	0x462C    MOV	R4, R5
0x0D18	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x0D1A	0x1963    ADDS	R3, R4, R5
0x0D1C	0x781B    LDRB	R3, [R3, #0]
0x0D1E	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0D20	0x1963    ADDS	R3, R4, R5
0x0D22	0x781B    LDRB	R3, [R3, #0]
0x0D24	0xB2D8    UXTB	R0, R3
0x0D26	0xF7FFFAFF  BL	_Lcd_Chr_CP+0
0x0D2A	0x1C6D    ADDS	R5, R5, #1
0x0D2C	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0D2E	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0D30	0x2401    MOVS	R4, #1
0x0D32	0xB264    SXTB	R4, R4
0x0D34	0x4B02    LDR	R3, [PC, #8]
0x0D36	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0D38	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3C	0xB001    ADD	SP, SP, #4
0x0D3E	0x4770    BX	LR
0x0D40	0x0B602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0328	0xB081    SUB	SP, SP, #4
0x032A	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x032E	0x2200    MOVS	R2, #0
0x0330	0xB252    SXTB	R2, R2
0x0332	0x4906    LDR	R1, [PC, #24]
0x0334	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x0336	0xF000FDBF  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x033A	0x2201    MOVS	R2, #1
0x033C	0xB252    SXTB	R2, R2
0x033E	0x4903    LDR	R1, [PC, #12]
0x0340	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0342	0xF8DDE000  LDR	LR, [SP, #0]
0x0346	0xB001    ADD	SP, SP, #4
0x0348	0x4770    BX	LR
0x034A	0xBF00    NOP
0x034C	0x0B602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x0D44	0xB081    SUB	SP, SP, #4
0x0D46	0xF8CDE000  STR	LR, [SP, #0]
0x0D4A	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0D4E	0xF3CB0100  UBFX	R1, R11, #0, #1
0x0D52	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x0D54	0xF2400101  MOVW	R1, #1
0x0D58	0x4853    LDR	R0, [PC, #332]
0x0D5A	0xF7FFFD61  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0D5E	0xF3CB0140  UBFX	R1, R11, #1, #1
0x0D62	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x0D64	0xF2400102  MOVW	R1, #2
0x0D68	0x484F    LDR	R0, [PC, #316]
0x0D6A	0xF7FFFD59  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0D6E	0xF3CB0180  UBFX	R1, R11, #2, #1
0x0D72	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x0D74	0xF2400104  MOVW	R1, #4
0x0D78	0x484B    LDR	R0, [PC, #300]
0x0D7A	0xF7FFFD51  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0D7E	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x0D82	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x0D84	0xF2400108  MOVW	R1, #8
0x0D88	0x4847    LDR	R0, [PC, #284]
0x0D8A	0xF7FFFD49  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0D8E	0xF3CB1100  UBFX	R1, R11, #4, #1
0x0D92	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x0D94	0xF2400110  MOVW	R1, #16
0x0D98	0x4843    LDR	R0, [PC, #268]
0x0D9A	0xF7FFFD41  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0D9E	0xF2400140  MOVW	R1, #64
0x0DA2	0x4842    LDR	R0, [PC, #264]
0x0DA4	0xF7FFFD3C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0DA8	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0DAC	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0DAE	0xF2400120  MOVW	R1, #32
0x0DB2	0x483D    LDR	R0, [PC, #244]
0x0DB4	0xF7FFFD34  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0DB8	0xF2400180  MOVW	R1, #128
0x0DBC	0x483B    LDR	R0, [PC, #236]
0x0DBE	0xF7FFFD2F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x0DC2	0xF3CB1180  UBFX	R1, R11, #6, #1
0x0DC6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x0DC8	0xF2400140  MOVW	R1, #64
0x0DCC	0x4836    LDR	R0, [PC, #216]
0x0DCE	0xF7FFFD27  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x0DD2	0xF2401100  MOVW	R1, #256
0x0DD6	0x4835    LDR	R0, [PC, #212]
0x0DD8	0xF7FFFD22  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x0DDC	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x0DE0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x0DE2	0xF2400180  MOVW	R1, #128
0x0DE6	0x4830    LDR	R0, [PC, #192]
0x0DE8	0xF7FFFD1A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x0DEC	0xF2402100  MOVW	R1, #512
0x0DF0	0x482E    LDR	R0, [PC, #184]
0x0DF2	0xF7FFFD15  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x0DF6	0xF3CB2100  UBFX	R1, R11, #8, #1
0x0DFA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x0DFC	0xF2400101  MOVW	R1, #1
0x0E00	0x482B    LDR	R0, [PC, #172]
0x0E02	0xF7FFFD0D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x0E06	0xF2404100  MOVW	R1, #1024
0x0E0A	0x4828    LDR	R0, [PC, #160]
0x0E0C	0xF7FFFD08  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x0E10	0xF3CB2140  UBFX	R1, R11, #9, #1
0x0E14	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x0E16	0xF2400102  MOVW	R1, #2
0x0E1A	0x4825    LDR	R0, [PC, #148]
0x0E1C	0xF7FFFD00  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x0E20	0xF2400108  MOVW	R1, #8
0x0E24	0x4821    LDR	R0, [PC, #132]
0x0E26	0xF7FFFCFB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x0E2A	0xF3CB2180  UBFX	R1, R11, #10, #1
0x0E2E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x0E30	0xF2400101  MOVW	R1, #1
0x0E34	0x481F    LDR	R0, [PC, #124]
0x0E36	0xF7FFFCF3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x0E3A	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x0E3E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x0E40	0xF2400102  MOVW	R1, #2
0x0E44	0x481B    LDR	R0, [PC, #108]
0x0E46	0xF7FFFCEB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x0E4A	0xF3CB3100  UBFX	R1, R11, #12, #1
0x0E4E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x0E50	0xF2400104  MOVW	R1, #4
0x0E54	0x4817    LDR	R0, [PC, #92]
0x0E56	0xF7FFFCE3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x0E5A	0xF3CB3140  UBFX	R1, R11, #13, #1
0x0E5E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x0E60	0xF2400108  MOVW	R1, #8
0x0E64	0x4813    LDR	R0, [PC, #76]
0x0E66	0xF7FFFCDB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x0E6A	0xF3CB3180  UBFX	R1, R11, #14, #1
0x0E6E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x0E70	0xF2400110  MOVW	R1, #16
0x0E74	0x480F    LDR	R0, [PC, #60]
0x0E76	0xF7FFFCD3  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x0E7A	0xF2400110  MOVW	R1, #16
0x0E7E	0x480B    LDR	R0, [PC, #44]
0x0E80	0xF7FFFCCE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x0E84	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x0E88	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x0E8A	0xF2400120  MOVW	R1, #32
0x0E8E	0x4809    LDR	R0, [PC, #36]
0x0E90	0xF7FFFCC6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x0E94	0xF2400120  MOVW	R1, #32
0x0E98	0x4804    LDR	R0, [PC, #16]
0x0E9A	0xF7FFFCC1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x0E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA2	0xB001    ADD	SP, SP, #4
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x00004002  	GPIOA_BASE+0
0x0EAC	0x14004002  	GPIOF_BASE+0
0x0EB0	0x04004002  	GPIOB_BASE+0
0x0EB4	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_analogico:
;PiscaLed.c, 143 :: 		void analogico(){
0x0678	0xB081    SUB	SP, SP, #4
0x067A	0xF8CDE000  STR	LR, [SP, #0]
;PiscaLed.c, 144 :: 		valor = adc1_read(4);
0x067E	0x2004    MOVS	R0, #4
0x0680	0xF7FFFE66  BL	_ADC1_Read+0
0x0684	0x4943    LDR	R1, [PC, #268]
0x0686	0x8008    STRH	R0, [R1, #0]
;PiscaLed.c, 145 :: 		media = media + valor;
0x0688	0xB202    SXTH	R2, R0
0x068A	0x4943    LDR	R1, [PC, #268]
0x068C	0xF9B10000  LDRSH	R0, [R1, #0]
0x0690	0x1880    ADDS	R0, R0, R2
0x0692	0x8008    STRH	R0, [R1, #0]
;PiscaLed.c, 146 :: 		contador2 ++;
0x0694	0x4941    LDR	R1, [PC, #260]
0x0696	0xF9B10000  LDRSH	R0, [R1, #0]
0x069A	0x1C40    ADDS	R0, R0, #1
0x069C	0xB200    SXTH	R0, R0
0x069E	0x8008    STRH	R0, [R1, #0]
;PiscaLed.c, 147 :: 		if (contador2 == 15)
0x06A0	0x280F    CMP	R0, #15
0x06A2	0xF0408073  BNE	L_analogico5
;PiscaLed.c, 149 :: 		tensao = media / contador2;
0x06A6	0x4C3D    LDR	R4, [PC, #244]
0x06A8	0xF9B42000  LDRSH	R2, [R4, #0]
0x06AC	0x493A    LDR	R1, [PC, #232]
0x06AE	0xF9B10000  LDRSH	R0, [R1, #0]
0x06B2	0xFB90F3F2  SDIV	R3, R0, R2
0x06B6	0xB21B    SXTH	R3, R3
0x06B8	0x4A39    LDR	R2, [PC, #228]
0x06BA	0x8013    STRH	R3, [R2, #0]
;PiscaLed.c, 150 :: 		contador2 = 0;
0x06BC	0x2000    MOVS	R0, #0
0x06BE	0xB200    SXTH	R0, R0
0x06C0	0x8020    STRH	R0, [R4, #0]
;PiscaLed.c, 151 :: 		media = 0;
0x06C2	0x2000    MOVS	R0, #0
0x06C4	0xB200    SXTH	R0, R0
0x06C6	0x8008    STRH	R0, [R1, #0]
;PiscaLed.c, 152 :: 		tensao = tensao - (tensao * 100 /515); //ajusta volt ;
0x06C8	0x2064    MOVS	R0, #100
0x06CA	0xB200    SXTH	R0, R0
0x06CC	0xFB03F100  MUL	R1, R3, R0
0x06D0	0xB209    SXTH	R1, R1
0x06D2	0xF2402003  MOVW	R0, #515
0x06D6	0xB200    SXTH	R0, R0
0x06D8	0xFB91F0F0  SDIV	R0, R1, R0
0x06DC	0xB200    SXTH	R0, R0
0x06DE	0x1A18    SUB	R0, R3, R0
0x06E0	0x8010    STRH	R0, [R2, #0]
;PiscaLed.c, 153 :: 		tensao = ((valor * 3.3 / 4096) /0.01);
0x06E2	0x482C    LDR	R0, [PC, #176]
0x06E4	0xF9B00000  LDRSH	R0, [R0, #0]
0x06E8	0xEE000A90  VMOV	S1, R0
0x06EC	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x06F0	0x482C    LDR	R0, [PC, #176]
0x06F2	0xEE000A10  VMOV	S0, R0
0x06F6	0xEE600A80  VMUL.F32	S1, S1, S0
0x06FA	0xF04F408B  MOV	R0, #1166016512
0x06FE	0xEE000A10  VMOV	S0, R0
0x0702	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0706	0x4828    LDR	R0, [PC, #160]
0x0708	0xEE000A10  VMOV	S0, R0
0x070C	0xEE800A80  VDIV.F32	S0, S1, S0
0x0710	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0714	0xEE100A10  VMOV	R0, S0
0x0718	0xB200    SXTH	R0, R0
0x071A	0x8010    STRH	R0, [R2, #0]
;PiscaLed.c, 154 :: 		inttostr (tensao, txt2);
0x071C	0x4923    LDR	R1, [PC, #140]
0x071E	0xF7FFFF2D  BL	_IntToStr+0
;PiscaLed.c, 155 :: 		if(tensao < 100 && tensao >= 10)
0x0722	0x481F    LDR	R0, [PC, #124]
0x0724	0xF9B00000  LDRSH	R0, [R0, #0]
0x0728	0x2864    CMP	R0, #100
0x072A	0xDA13    BGE	L__analogico14
0x072C	0x481C    LDR	R0, [PC, #112]
0x072E	0xF9B00000  LDRSH	R0, [R0, #0]
0x0732	0x280A    CMP	R0, #10
0x0734	0xDB0E    BLT	L__analogico13
L__analogico12:
;PiscaLed.c, 157 :: 		Lcd_Out(2,11," ");
0x0736	0x481E    LDR	R0, [PC, #120]
0x0738	0x4602    MOV	R2, R0
0x073A	0x210B    MOVS	R1, #11
0x073C	0x2002    MOVS	R0, #2
0x073E	0xF000FAC7  BL	_Lcd_Out+0
;PiscaLed.c, 158 :: 		Lcd_Out(2,12,Ltrim(txt2));
0x0742	0x481A    LDR	R0, [PC, #104]
0x0744	0xF7FFFEAA  BL	_Ltrim+0
0x0748	0x4602    MOV	R2, R0
0x074A	0x210C    MOVS	R1, #12
0x074C	0x2002    MOVS	R0, #2
0x074E	0xF000FABF  BL	_Lcd_Out+0
;PiscaLed.c, 159 :: 		}
0x0752	0xE01B    B	L_analogico9
;PiscaLed.c, 155 :: 		if(tensao < 100 && tensao >= 10)
L__analogico14:
L__analogico13:
;PiscaLed.c, 160 :: 		else if(tensao < 10)
0x0754	0x4812    LDR	R0, [PC, #72]
0x0756	0xF9B00000  LDRSH	R0, [R0, #0]
0x075A	0x280A    CMP	R0, #10
0x075C	0xDA0E    BGE	L_analogico10
;PiscaLed.c, 162 :: 		Lcd_Out(2,12," ");
0x075E	0x4815    LDR	R0, [PC, #84]
0x0760	0x4602    MOV	R2, R0
0x0762	0x210C    MOVS	R1, #12
0x0764	0x2002    MOVS	R0, #2
0x0766	0xF000FAB3  BL	_Lcd_Out+0
;PiscaLed.c, 163 :: 		Lcd_Out(2,13,Ltrim(txt2));
0x076A	0x4810    LDR	R0, [PC, #64]
0x076C	0xF7FFFE96  BL	_Ltrim+0
0x0770	0x4602    MOV	R2, R0
0x0772	0x210D    MOVS	R1, #13
0x0774	0x2002    MOVS	R0, #2
0x0776	0xF000FAAB  BL	_Lcd_Out+0
;PiscaLed.c, 164 :: 		}
0x077A	0xE007    B	L_analogico11
L_analogico10:
;PiscaLed.c, 167 :: 		Lcd_Out(2,11,Ltrim(txt2));
0x077C	0x480B    LDR	R0, [PC, #44]
0x077E	0xF7FFFE8D  BL	_Ltrim+0
0x0782	0x4602    MOV	R2, R0
0x0784	0x210B    MOVS	R1, #11
0x0786	0x2002    MOVS	R0, #2
0x0788	0xF000FAA2  BL	_Lcd_Out+0
;PiscaLed.c, 168 :: 		}
L_analogico11:
L_analogico9:
;PiscaLed.c, 169 :: 		}
L_analogico5:
;PiscaLed.c, 170 :: 		}
L_end_analogico:
0x078C	0xF8DDE000  LDR	LR, [SP, #0]
0x0790	0xB001    ADD	SP, SP, #4
0x0792	0x4770    BX	LR
0x0794	0x004C2000  	_valor+0
0x0798	0x004E2000  	_media+0
0x079C	0x00502000  	_contador2+0
0x07A0	0x00522000  	_tensao+0
0x07A4	0x33334053  	#1079194419
0x07A8	0xD70A3C23  	#1008981770
0x07AC	0x00542000  	_txt2+0
0x07B0	0x00002000  	?lstr3_PiscaLed+0
0x07B4	0x00022000  	?lstr4_PiscaLed+0
; end of _analogico
_ADC1_Read:
;__Lib_ADC_123_32F20x_16ch.c, 246 :: 		
; channel start address is: 0 (R0)
0x0350	0xB081    SUB	SP, SP, #4
0x0352	0xF8CDE000  STR	LR, [SP, #0]
0x0356	0xFA1FFC80  UXTH	R12, R0
; channel end address is: 0 (R0)
; channel start address is: 48 (R12)
;__Lib_ADC_123_32F20x_16ch.c, 250 :: 		
0x035A	0x2101    MOVS	R1, #1
0x035C	0xB209    SXTH	R1, R1
0x035E	0xFA01F10C  LSL	R1, R1, R12
;__Lib_ADC_123_32F20x_16ch.c, 251 :: 		
0x0362	0xB288    UXTH	R0, R1
0x0364	0xF000FCEE  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_123_32F20x_16ch.c, 252 :: 		
0x0368	0xF000FE0C  BL	_ADC1_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 253 :: 		
0x036C	0xFA1FF08C  UXTH	R0, R12
; channel end address is: 48 (R12)
0x0370	0xF7FFFF54  BL	_ADC1_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 255 :: 		
0x0374	0x2201    MOVS	R2, #1
0x0376	0xB252    SXTB	R2, R2
0x0378	0x4902    LDR	R1, [PC, #8]
0x037A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 256 :: 		
;__Lib_ADC_123_32F20x_16ch.c, 257 :: 		
L_end_ADC1_Read:
0x037C	0xF8DDE000  LDR	LR, [SP, #0]
0x0380	0xB001    ADD	SP, SP, #4
0x0382	0x4770    BX	LR
0x0384	0x01004224  	ADC1_CR2bits+0
; end of _ADC1_Read
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x021C	0xB081    SUB	SP, SP, #4
0x021E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0222	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0224	0x4803    LDR	R0, [PC, #12]
0x0226	0xF7FFFFB5  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x022A	0xF8DDE000  LDR	LR, [SP, #0]
0x022E	0xB001    ADD	SP, SP, #4
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0194	0xB081    SUB	SP, SP, #4
0x0196	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x019A	0xF2000434  ADDW	R4, R0, #52
0x019E	0x090A    LSRS	R2, R1, #4
0x01A0	0xB292    UXTH	R2, R2
0x01A2	0xB293    UXTH	R3, R2
0x01A4	0x6822    LDR	R2, [R4, #0]
0x01A6	0xF3631204  BFI	R2, R3, #4, #1
0x01AA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x01AC	0xF2000434  ADDW	R4, R0, #52
0x01B0	0x08CA    LSRS	R2, R1, #3
0x01B2	0xB292    UXTH	R2, R2
0x01B4	0xB293    UXTH	R3, R2
0x01B6	0x6822    LDR	R2, [R4, #0]
0x01B8	0xF36302C3  BFI	R2, R3, #3, #1
0x01BC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x01BE	0xF2000434  ADDW	R4, R0, #52
0x01C2	0x088A    LSRS	R2, R1, #2
0x01C4	0xB292    UXTH	R2, R2
0x01C6	0xB293    UXTH	R3, R2
0x01C8	0x6822    LDR	R2, [R4, #0]
0x01CA	0xF3630282  BFI	R2, R3, #2, #1
0x01CE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x01D0	0xF2000434  ADDW	R4, R0, #52
0x01D4	0x084A    LSRS	R2, R1, #1
0x01D6	0xB292    UXTH	R2, R2
0x01D8	0xB293    UXTH	R3, R2
0x01DA	0x6822    LDR	R2, [R4, #0]
0x01DC	0xF3630241  BFI	R2, R3, #1, #1
0x01E0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x01E2	0xF2000434  ADDW	R4, R0, #52
0x01E6	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x01E8	0x6822    LDR	R2, [R4, #0]
0x01EA	0xF3630200  BFI	R2, R3, #0, #1
0x01EE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x01F0	0xF2000408  ADDW	R4, R0, #8
0x01F4	0x2301    MOVS	R3, #1
0x01F6	0x6822    LDR	R2, [R4, #0]
0x01F8	0xF363729E  BFI	R2, R3, #30, #1
0x01FC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x01FE	0xF000F9F7  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0202	0x6803    LDR	R3, [R0, #0]
0x0204	0xF3C30240  UBFX	R2, R3, #1, #1
0x0208	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x020A	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x020C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0210	0x6812    LDR	R2, [R2, #0]
0x0212	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0214	0xF8DDE000  LDR	LR, [SP, #0]
0x0218	0xB001    ADD	SP, SP, #4
0x021A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x057C	0xB081    SUB	SP, SP, #4
0x057E	0xF8CDE000  STR	LR, [SP, #0]
0x0582	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0584	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0586	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0588	0x2800    CMP	R0, #0
0x058A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x058C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x058E	0x4240    RSBS	R0, R0, #0
0x0590	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0592	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0594	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0596	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0598	0xB298    UXTH	R0, R3
0x059A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x059C	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x059E	0xF7FFFE4B  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x05A2	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x05A4	0x4634    MOV	R4, R6
0x05A6	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x05A8	0x2900    CMP	R1, #0
0x05AA	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x05AC	0x1863    ADDS	R3, R4, R1
0x05AE	0x1E4A    SUBS	R2, R1, #1
0x05B0	0xB292    UXTH	R2, R2
0x05B2	0x18A2    ADDS	R2, R4, R2
0x05B4	0x7812    LDRB	R2, [R2, #0]
0x05B6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x05B8	0x1E49    SUBS	R1, R1, #1
0x05BA	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x05BC	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x05BE	0x2220    MOVS	R2, #32
0x05C0	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x05C2	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x05C4	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x05C6	0xB281    UXTH	R1, R0
0x05C8	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x05CA	0x1842    ADDS	R2, R0, R1
0x05CC	0x7812    LDRB	R2, [R2, #0]
0x05CE	0x2A20    CMP	R2, #32
0x05D0	0xD102    BNE	L_IntToStr42
0x05D2	0x1C49    ADDS	R1, R1, #1
0x05D4	0xB289    UXTH	R1, R1
0x05D6	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x05D8	0x1E4A    SUBS	R2, R1, #1
0x05DA	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x05DC	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x05DE	0x222D    MOVS	R2, #45
0x05E0	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x05E2	0xF8DDE000  LDR	LR, [SP, #0]
0x05E6	0xB001    ADD	SP, SP, #4
0x05E8	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0238	0xB081    SUB	SP, SP, #4
0x023A	0x460A    MOV	R2, R1
0x023C	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x023E	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0240	0xB28D    UXTH	R5, R1
0x0242	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0244	0x2805    CMP	R0, #5
0x0246	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0248	0x180B    ADDS	R3, R1, R0
0x024A	0x2220    MOVS	R2, #32
0x024C	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x024E	0x1C40    ADDS	R0, R0, #1
0x0250	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0252	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0254	0x180B    ADDS	R3, R1, R0
0x0256	0x2200    MOVS	R2, #0
0x0258	0x701A    STRB	R2, [R3, #0]
0x025A	0x1E40    SUBS	R0, R0, #1
0x025C	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x025E	0x180C    ADDS	R4, R1, R0
0x0260	0x230A    MOVS	R3, #10
0x0262	0xFBB5F2F3  UDIV	R2, R5, R3
0x0266	0xFB035212  MLS	R2, R3, R2, R5
0x026A	0xB292    UXTH	R2, R2
0x026C	0x3230    ADDS	R2, #48
0x026E	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0270	0x220A    MOVS	R2, #10
0x0272	0xFBB5F2F2  UDIV	R2, R5, R2
0x0276	0xB292    UXTH	R2, R2
0x0278	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x027A	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x027C	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x027E	0x1E40    SUBS	R0, R0, #1
0x0280	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0282	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0284	0xB001    ADD	SP, SP, #4
0x0286	0x4770    BX	LR
; end of _WordToStr
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x049C	0xB081    SUB	SP, SP, #4
0x049E	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x04A0	0xF2400500  MOVW	R5, #0
0x04A4	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x04A6	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x04A8	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x04AA	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x04AC	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x04AE	0x7801    LDRB	R1, [R0, #0]
0x04B0	0x2920    CMP	R1, #32
0x04B2	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x04B4	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x04B6	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x04B8	0x2501    MOVS	R5, #1
0x04BA	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x04BC	0x7801    LDRB	R1, [R0, #0]
0x04BE	0x7021    STRB	R1, [R4, #0]
0x04C0	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x04C2	0x4602    MOV	R2, R0
0x04C4	0x1C40    ADDS	R0, R0, #1
0x04C6	0x7811    LDRB	R1, [R2, #0]
0x04C8	0x2900    CMP	R1, #0
0x04CA	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x04CC	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x04CE	0xB001    ADD	SP, SP, #4
0x04D0	0x4770    BX	LR
; end of _Ltrim
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x07B8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x07BA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x07BE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x07C2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x07C6	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x07C8	0xB001    ADD	SP, SP, #4
0x07CA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x07CC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x07CE	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x07D2	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x07D6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x07DA	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x07DC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x07E0	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x07E2	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x07E4	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x07E6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x07EA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x07EE	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x07F0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x07F4	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x07F6	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x07F8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x07FC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0800	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0802	0xB001    ADD	SP, SP, #4
0x0804	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1010	0xB082    SUB	SP, SP, #8
0x1012	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1016	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1018	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x101A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x101C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x101E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1020	0x2803    CMP	R0, #3
0x1022	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1026	0x4893    LDR	R0, [PC, #588]
0x1028	0x4281    CMP	R1, R0
0x102A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x102C	0x4892    LDR	R0, [PC, #584]
0x102E	0x6800    LDR	R0, [R0, #0]
0x1030	0xF0400105  ORR	R1, R0, #5
0x1034	0x4890    LDR	R0, [PC, #576]
0x1036	0x6001    STR	R1, [R0, #0]
0x1038	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x103A	0x4890    LDR	R0, [PC, #576]
0x103C	0x4281    CMP	R1, R0
0x103E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1040	0x488D    LDR	R0, [PC, #564]
0x1042	0x6800    LDR	R0, [R0, #0]
0x1044	0xF0400104  ORR	R1, R0, #4
0x1048	0x488B    LDR	R0, [PC, #556]
0x104A	0x6001    STR	R1, [R0, #0]
0x104C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x104E	0x488C    LDR	R0, [PC, #560]
0x1050	0x4281    CMP	R1, R0
0x1052	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1054	0x4888    LDR	R0, [PC, #544]
0x1056	0x6800    LDR	R0, [R0, #0]
0x1058	0xF0400103  ORR	R1, R0, #3
0x105C	0x4886    LDR	R0, [PC, #536]
0x105E	0x6001    STR	R1, [R0, #0]
0x1060	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1062	0xF64E2060  MOVW	R0, #60000
0x1066	0x4281    CMP	R1, R0
0x1068	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x106A	0x4883    LDR	R0, [PC, #524]
0x106C	0x6800    LDR	R0, [R0, #0]
0x106E	0xF0400102  ORR	R1, R0, #2
0x1072	0x4881    LDR	R0, [PC, #516]
0x1074	0x6001    STR	R1, [R0, #0]
0x1076	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1078	0xF2475030  MOVW	R0, #30000
0x107C	0x4281    CMP	R1, R0
0x107E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1080	0x487D    LDR	R0, [PC, #500]
0x1082	0x6800    LDR	R0, [R0, #0]
0x1084	0xF0400101  ORR	R1, R0, #1
0x1088	0x487B    LDR	R0, [PC, #492]
0x108A	0x6001    STR	R1, [R0, #0]
0x108C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x108E	0x487A    LDR	R0, [PC, #488]
0x1090	0x6801    LDR	R1, [R0, #0]
0x1092	0xF06F0007  MVN	R0, #7
0x1096	0x4001    ANDS	R1, R0
0x1098	0x4877    LDR	R0, [PC, #476]
0x109A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x109C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x109E	0x2802    CMP	R0, #2
0x10A0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x10A4	0x4877    LDR	R0, [PC, #476]
0x10A6	0x4281    CMP	R1, R0
0x10A8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x10AA	0x4873    LDR	R0, [PC, #460]
0x10AC	0x6800    LDR	R0, [R0, #0]
0x10AE	0xF0400106  ORR	R1, R0, #6
0x10B2	0x4871    LDR	R0, [PC, #452]
0x10B4	0x6001    STR	R1, [R0, #0]
0x10B6	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10B8	0x4870    LDR	R0, [PC, #448]
0x10BA	0x4281    CMP	R1, R0
0x10BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x10BE	0x486E    LDR	R0, [PC, #440]
0x10C0	0x6800    LDR	R0, [R0, #0]
0x10C2	0xF0400105  ORR	R1, R0, #5
0x10C6	0x486C    LDR	R0, [PC, #432]
0x10C8	0x6001    STR	R1, [R0, #0]
0x10CA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10CC	0x486E    LDR	R0, [PC, #440]
0x10CE	0x4281    CMP	R1, R0
0x10D0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x10D2	0x4869    LDR	R0, [PC, #420]
0x10D4	0x6800    LDR	R0, [R0, #0]
0x10D6	0xF0400104  ORR	R1, R0, #4
0x10DA	0x4867    LDR	R0, [PC, #412]
0x10DC	0x6001    STR	R1, [R0, #0]
0x10DE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10E0	0x486A    LDR	R0, [PC, #424]
0x10E2	0x4281    CMP	R1, R0
0x10E4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x10E6	0x4864    LDR	R0, [PC, #400]
0x10E8	0x6800    LDR	R0, [R0, #0]
0x10EA	0xF0400103  ORR	R1, R0, #3
0x10EE	0x4862    LDR	R0, [PC, #392]
0x10F0	0x6001    STR	R1, [R0, #0]
0x10F2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10F4	0xF64B3080  MOVW	R0, #48000
0x10F8	0x4281    CMP	R1, R0
0x10FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x10FC	0x485E    LDR	R0, [PC, #376]
0x10FE	0x6800    LDR	R0, [R0, #0]
0x1100	0xF0400102  ORR	R1, R0, #2
0x1104	0x485C    LDR	R0, [PC, #368]
0x1106	0x6001    STR	R1, [R0, #0]
0x1108	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x110A	0xF64550C0  MOVW	R0, #24000
0x110E	0x4281    CMP	R1, R0
0x1110	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1112	0x4859    LDR	R0, [PC, #356]
0x1114	0x6800    LDR	R0, [R0, #0]
0x1116	0xF0400101  ORR	R1, R0, #1
0x111A	0x4857    LDR	R0, [PC, #348]
0x111C	0x6001    STR	R1, [R0, #0]
0x111E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1120	0x4855    LDR	R0, [PC, #340]
0x1122	0x6801    LDR	R1, [R0, #0]
0x1124	0xF06F0007  MVN	R0, #7
0x1128	0x4001    ANDS	R1, R0
0x112A	0x4853    LDR	R0, [PC, #332]
0x112C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x112E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1130	0x2801    CMP	R0, #1
0x1132	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1136	0x4851    LDR	R0, [PC, #324]
0x1138	0x4281    CMP	R1, R0
0x113A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x113C	0x484E    LDR	R0, [PC, #312]
0x113E	0x6800    LDR	R0, [R0, #0]
0x1140	0xF0400107  ORR	R1, R0, #7
0x1144	0x484C    LDR	R0, [PC, #304]
0x1146	0x6001    STR	R1, [R0, #0]
0x1148	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x114A	0x4851    LDR	R0, [PC, #324]
0x114C	0x4281    CMP	R1, R0
0x114E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1150	0x4849    LDR	R0, [PC, #292]
0x1152	0x6800    LDR	R0, [R0, #0]
0x1154	0xF0400106  ORR	R1, R0, #6
0x1158	0x4847    LDR	R0, [PC, #284]
0x115A	0x6001    STR	R1, [R0, #0]
0x115C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x115E	0x4848    LDR	R0, [PC, #288]
0x1160	0x4281    CMP	R1, R0
0x1162	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1164	0x4844    LDR	R0, [PC, #272]
0x1166	0x6800    LDR	R0, [R0, #0]
0x1168	0xF0400105  ORR	R1, R0, #5
0x116C	0x4842    LDR	R0, [PC, #264]
0x116E	0x6001    STR	R1, [R0, #0]
0x1170	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1172	0x4846    LDR	R0, [PC, #280]
0x1174	0x4281    CMP	R1, R0
0x1176	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1178	0x483F    LDR	R0, [PC, #252]
0x117A	0x6800    LDR	R0, [R0, #0]
0x117C	0xF0400104  ORR	R1, R0, #4
0x1180	0x483D    LDR	R0, [PC, #244]
0x1182	0x6001    STR	R1, [R0, #0]
0x1184	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1186	0xF24D20F0  MOVW	R0, #54000
0x118A	0x4281    CMP	R1, R0
0x118C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x118E	0x483A    LDR	R0, [PC, #232]
0x1190	0x6800    LDR	R0, [R0, #0]
0x1192	0xF0400103  ORR	R1, R0, #3
0x1196	0x4838    LDR	R0, [PC, #224]
0x1198	0x6001    STR	R1, [R0, #0]
0x119A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x119C	0xF64840A0  MOVW	R0, #36000
0x11A0	0x4281    CMP	R1, R0
0x11A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x11A4	0x4834    LDR	R0, [PC, #208]
0x11A6	0x6800    LDR	R0, [R0, #0]
0x11A8	0xF0400102  ORR	R1, R0, #2
0x11AC	0x4832    LDR	R0, [PC, #200]
0x11AE	0x6001    STR	R1, [R0, #0]
0x11B0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11B2	0xF2446050  MOVW	R0, #18000
0x11B6	0x4281    CMP	R1, R0
0x11B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x11BA	0x482F    LDR	R0, [PC, #188]
0x11BC	0x6800    LDR	R0, [R0, #0]
0x11BE	0xF0400101  ORR	R1, R0, #1
0x11C2	0x482D    LDR	R0, [PC, #180]
0x11C4	0x6001    STR	R1, [R0, #0]
0x11C6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x11C8	0x482B    LDR	R0, [PC, #172]
0x11CA	0x6801    LDR	R1, [R0, #0]
0x11CC	0xF06F0007  MVN	R0, #7
0x11D0	0x4001    ANDS	R1, R0
0x11D2	0x4829    LDR	R0, [PC, #164]
0x11D4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x11D6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11D8	0x2800    CMP	R0, #0
0x11DA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x11DE	0x482D    LDR	R0, [PC, #180]
0x11E0	0x4281    CMP	R1, R0
0x11E2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x11E4	0x4824    LDR	R0, [PC, #144]
0x11E6	0x6800    LDR	R0, [R0, #0]
0x11E8	0xF0400107  ORR	R1, R0, #7
0x11EC	0x4822    LDR	R0, [PC, #136]
0x11EE	0x6001    STR	R1, [R0, #0]
0x11F0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11F2	0x4825    LDR	R0, [PC, #148]
0x11F4	0x4281    CMP	R1, R0
0x11F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x11F8	0x481F    LDR	R0, [PC, #124]
0x11FA	0x6800    LDR	R0, [R0, #0]
0x11FC	0xF0400106  ORR	R1, R0, #6
0x1200	0x481D    LDR	R0, [PC, #116]
0x1202	0x6001    STR	R1, [R0, #0]
0x1204	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1206	0x4824    LDR	R0, [PC, #144]
0x1208	0x4281    CMP	R1, R0
0x120A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x120C	0x481A    LDR	R0, [PC, #104]
0x120E	0x6800    LDR	R0, [R0, #0]
0x1210	0xF0400105  ORR	R1, R0, #5
0x1214	0x4818    LDR	R0, [PC, #96]
0x1216	0x6001    STR	R1, [R0, #0]
0x1218	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x121A	0xF5B14F7A  CMP	R1, #64000
0x121E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1220	0x4815    LDR	R0, [PC, #84]
0x1222	0x6800    LDR	R0, [R0, #0]
0x1224	0xF0400104  ORR	R1, R0, #4
0x1228	0x4813    LDR	R0, [PC, #76]
0x122A	0x6001    STR	R1, [R0, #0]
0x122C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x122E	0xF64B3080  MOVW	R0, #48000
0x1232	0x4281    CMP	R1, R0
0x1234	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1236	0x4810    LDR	R0, [PC, #64]
0x1238	0x6800    LDR	R0, [R0, #0]
0x123A	0xF0400103  ORR	R1, R0, #3
0x123E	0x480E    LDR	R0, [PC, #56]
0x1240	0x6001    STR	R1, [R0, #0]
0x1242	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1244	0xF5B14FFA  CMP	R1, #32000
0x1248	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x124A	0x480B    LDR	R0, [PC, #44]
0x124C	0x6800    LDR	R0, [R0, #0]
0x124E	0xF0400102  ORR	R1, R0, #2
0x1252	0x4809    LDR	R0, [PC, #36]
0x1254	0x6001    STR	R1, [R0, #0]
0x1256	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1258	0xF5B15F7A  CMP	R1, #16000
0x125C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x125E	0xE01D    B	#58
0x1260	0x00810000  	#129
0x1264	0x00100400  	#67108880
0x1268	0x00000000  	#0
0x126C	0x00030000  	#3
0x1270	0x61A80000  	#25000
0x1274	0x49F00002  	#150000
0x1278	0x3C004002  	FLASH_ACR+0
0x127C	0xD4C00001  	#120000
0x1280	0x5F900001  	#90000
0x1284	0x32800002  	#144000
0x1288	0x77000001  	#96000
0x128C	0x19400001  	#72000
0x1290	0xA5E00001  	#108000
0x1294	0xB5800001  	#112000
0x1298	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x129C	0x482D    LDR	R0, [PC, #180]
0x129E	0x6800    LDR	R0, [R0, #0]
0x12A0	0xF0400101  ORR	R1, R0, #1
0x12A4	0x482B    LDR	R0, [PC, #172]
0x12A6	0x6001    STR	R1, [R0, #0]
0x12A8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x12AA	0x482A    LDR	R0, [PC, #168]
0x12AC	0x6801    LDR	R1, [R0, #0]
0x12AE	0xF06F0007  MVN	R0, #7
0x12B2	0x4001    ANDS	R1, R0
0x12B4	0x4827    LDR	R0, [PC, #156]
0x12B6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x12B8	0x2101    MOVS	R1, #1
0x12BA	0xB249    SXTB	R1, R1
0x12BC	0x4826    LDR	R0, [PC, #152]
0x12BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x12C0	0x4826    LDR	R0, [PC, #152]
0x12C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x12C4	0xF7FFF9B2  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x12C8	0x4825    LDR	R0, [PC, #148]
0x12CA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x12CC	0x4825    LDR	R0, [PC, #148]
0x12CE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x12D0	0x4825    LDR	R0, [PC, #148]
0x12D2	0xEA020100  AND	R1, R2, R0, LSL #0
0x12D6	0x4825    LDR	R0, [PC, #148]
0x12D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x12DA	0xF0020001  AND	R0, R2, #1
0x12DE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x12E0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12E2	0x4822    LDR	R0, [PC, #136]
0x12E4	0x6800    LDR	R0, [R0, #0]
0x12E6	0xF0000002  AND	R0, R0, #2
0x12EA	0x2800    CMP	R0, #0
0x12EC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x12EE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x12F0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x12F2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12F4	0xF4023080  AND	R0, R2, #65536
0x12F8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x12FA	0x481C    LDR	R0, [PC, #112]
0x12FC	0x6800    LDR	R0, [R0, #0]
0x12FE	0xF4003000  AND	R0, R0, #131072
0x1302	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1304	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1306	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1308	0x460A    MOV	R2, R1
0x130A	0x9901    LDR	R1, [SP, #4]
0x130C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x130E	0x9101    STR	R1, [SP, #4]
0x1310	0x4611    MOV	R1, R2
0x1312	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1314	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1318	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x131A	0x4814    LDR	R0, [PC, #80]
0x131C	0x6800    LDR	R0, [R0, #0]
0x131E	0xF0407180  ORR	R1, R0, #16777216
0x1322	0x4812    LDR	R0, [PC, #72]
0x1324	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1326	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1328	0x4810    LDR	R0, [PC, #64]
0x132A	0x6800    LDR	R0, [R0, #0]
0x132C	0xF0007000  AND	R0, R0, #33554432
0x1330	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1332	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1334	0x460A    MOV	R2, R1
0x1336	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1338	0x480A    LDR	R0, [PC, #40]
0x133A	0x6800    LDR	R0, [R0, #0]
0x133C	0xF000010C  AND	R1, R0, #12
0x1340	0x0090    LSLS	R0, R2, #2
0x1342	0xF000000C  AND	R0, R0, #12
0x1346	0x4281    CMP	R1, R0
0x1348	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x134A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x134C	0xF8DDE000  LDR	LR, [SP, #0]
0x1350	0xB002    ADD	SP, SP, #8
0x1352	0x4770    BX	LR
0x1354	0x3C004002  	FLASH_ACR+0
0x1358	0x80204247  	FLASH_ACR+0
0x135C	0x80244247  	FLASH_ACR+0
0x1360	0x38044002  	RCC_PLLCFGR+0
0x1364	0x38084002  	RCC_CFGR+0
0x1368	0xFFFF000F  	#1048575
0x136C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x062C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x062E	0x480D    LDR	R0, [PC, #52]
0x0630	0x6800    LDR	R0, [R0, #0]
0x0632	0xF0400101  ORR	R1, R0, #1
0x0636	0x480B    LDR	R0, [PC, #44]
0x0638	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x063A	0x2100    MOVS	R1, #0
0x063C	0x480A    LDR	R0, [PC, #40]
0x063E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0640	0x4808    LDR	R0, [PC, #32]
0x0642	0x6801    LDR	R1, [R0, #0]
0x0644	0x4809    LDR	R0, [PC, #36]
0x0646	0x4001    ANDS	R1, R0
0x0648	0x4806    LDR	R0, [PC, #24]
0x064A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x064C	0x4908    LDR	R1, [PC, #32]
0x064E	0x4809    LDR	R0, [PC, #36]
0x0650	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0652	0x4804    LDR	R0, [PC, #16]
0x0654	0x6801    LDR	R1, [R0, #0]
0x0656	0xF46F2080  MVN	R0, #262144
0x065A	0x4001    ANDS	R1, R0
0x065C	0x4801    LDR	R0, [PC, #4]
0x065E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0660	0xB001    ADD	SP, SP, #4
0x0662	0x4770    BX	LR
0x0664	0x38004002  	RCC_CR+0
0x0668	0x38084002  	RCC_CFGR+0
0x066C	0xFFFFFEF6  	#-17367041
0x0670	0x30102400  	#603992080
0x0674	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0FEC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x0FEE	0x4904    LDR	R1, [PC, #16]
0x0FF0	0x4804    LDR	R0, [PC, #16]
0x0FF2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0FF4	0x4904    LDR	R1, [PC, #16]
0x0FF6	0x4805    LDR	R0, [PC, #20]
0x0FF8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0FFA	0xB001    ADD	SP, SP, #4
0x0FFC	0x4770    BX	LR
0x0FFE	0xBF00    NOP
0x1000	0x61A80000  	#25000
0x1004	0x00642000  	___System_CLOCK_IN_KHZ+0
0x1008	0x00030000  	#3
0x100C	0x00682000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x0FB8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x0FBA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x0FBC	0xB001    ADD	SP, SP, #4
0x0FBE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x0FC0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x0FC2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x0FC6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x0FCA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0FCC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x0FD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x0FD2	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x0FD4	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x0FD6	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x0FD8	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x0FDA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x0FDE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x0FE2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x0FE6	0xB001    ADD	SP, SP, #4
0x0FE8	0x4770    BX	LR
; end of ___EnableFPU
0x14B8	0xB500    PUSH	(R14)
0x14BA	0xF8DFB014  LDR	R11, [PC, #20]
0x14BE	0xF8DFA014  LDR	R10, [PC, #20]
0x14C2	0xF8DFC014  LDR	R12, [PC, #20]
0x14C6	0xF7FFF977  BL	1976
0x14CA	0xBD00    POP	(R15)
0x14CC	0x4770    BX	LR
0x14CE	0xBF00    NOP
0x14D0	0x00002000  	#536870912
0x14D4	0x004C2000  	#536870988
0x14D8	0x146C0000  	#5228
0x1538	0xB500    PUSH	(R14)
0x153A	0xF8DFB010  LDR	R11, [PC, #16]
0x153E	0xF8DFA010  LDR	R10, [PC, #16]
0x1542	0xF7FFF943  BL	1996
0x1546	0xBD00    POP	(R15)
0x1548	0x4770    BX	LR
0x154A	0xBF00    NOP
0x154C	0x00002000  	#536870912
0x1550	0x006C2000  	#536871020
;PiscaLed.c,0 :: ?ICS?lstr3_PiscaLed [2]
0x146C	0x0020 ;?ICS?lstr3_PiscaLed+0
; end of ?ICS?lstr3_PiscaLed
;PiscaLed.c,0 :: ?ICS?lstr4_PiscaLed [2]
0x146E	0x0020 ;?ICS?lstr4_PiscaLed+0
; end of ?ICS?lstr4_PiscaLed
;PiscaLed.c,0 :: ?ICS?lstr1_PiscaLed [8]
0x1470	0x74617453 ;?ICS?lstr1_PiscaLed+0
0x1474	0x003A7375 ;?ICS?lstr1_PiscaLed+4
; end of ?ICS?lstr1_PiscaLed
;PiscaLed.c,0 :: ?ICS?lstr2_PiscaLed [4]
0x1478	0x006D7070 ;?ICS?lstr2_PiscaLed+0
; end of ?ICS?lstr2_PiscaLed
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x147C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1480	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1484	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x1488	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x148C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x1490	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x1494	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x1498	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x149C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x14A0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x14A4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x14A8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x14AC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x14B0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x14B4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x021C      [28]    _ADC1_Get_Sample
0x0238      [80]    _WordToStr
0x0288     [132]    _RCC_GetClocksFrequency
0x0310      [22]    _Delay_50us
0x0328      [40]    _Lcd_Chr_CP
0x0350      [56]    _ADC1_Read
0x0388     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x049C      [54]    _Ltrim
0x04D4     [168]    _GPIO_Clk_Enable
0x057C     [110]    _IntToStr
0x05F0      [26]    _Delay_1us
0x0610      [26]    _Delay_5500us
0x062C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0678     [320]    _analogico
0x07B8      [20]    ___CC2DW
0x07CC      [58]    ___FillZeros
0x0808      [24]    _GPIO_Digital_Input
0x0820      [24]    _GPIO_Analog_Input
0x0838     [560]    _GPIO_Config
0x0A68      [28]    _GPIO_Digital_Output
0x0A84     [588]    _Lcd_Init
0x0CD0     [116]    _Lcd_Out
0x0D44     [372]    _ADC_Set_Input_Channel
0x0EB8     [204]    _Lcd_Cmd
0x0F84      [52]    _ADC1_Init
0x0FB8       [8]    ___GenExcept
0x0FC0      [42]    ___EnableFPU
0x0FEC      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1010     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1370     [252]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_asin_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [2]    ?lstr3_PiscaLed
0x20000002       [2]    ?lstr4_PiscaLed
0x20000004       [8]    ?lstr1_PiscaLed
0x2000000C       [4]    ?lstr2_PiscaLed
0x20000010      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000020      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x2000004C       [2]    _valor
0x2000004E       [2]    _media
0x20000050       [2]    _contador2
0x20000052       [2]    _tensao
0x20000054       [7]    _txt2
0x2000005B       [0]    __Lib_Lcd_cmd_status
0x2000005C       [2]    _i
0x20000060       [4]    _ADC_Get_Sample_Ptr
0x20000064       [4]    ___System_CLOCK_IN_KHZ
0x20000068       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x146C       [2]    ?ICS?lstr3_PiscaLed
0x146E       [2]    ?ICS?lstr4_PiscaLed
0x1470       [8]    ?ICS?lstr1_PiscaLed
0x1478       [4]    ?ICS?lstr2_PiscaLed
0x147C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x148C      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
