\hypertarget{struct_s_i_m___mem_map}{}\section{S\+I\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_i_m___mem_map}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}{S\+O\+P\+T1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}{S\+O\+P\+T1\+C\+FG}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae7904b8fe3af1def40d58c2ca8123e44}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}{S\+O\+P\+T2}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_a422ac2beba1cc5c797380d1c5832b885}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}{S\+O\+P\+T4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}{S\+O\+P\+T5}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_acc19a07675d1806592b3ed4a92f91e1c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}{S\+O\+P\+T7}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_a86684537b595133db57a7bcc73843d2a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}{S\+D\+ID}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_a8c752b26764b7d15368cf85fe57a34b9}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}12\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}{S\+C\+G\+C4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}{S\+C\+G\+C5}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}{S\+C\+G\+C6}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}{S\+C\+G\+C7}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}{C\+L\+K\+D\+I\+V1}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_ab95a859ed80f2b72b5538bcc1806d924}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}{F\+C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}{F\+C\+F\+G2}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4e4f1fbee587e08a2b02ff956746fb74}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}{U\+I\+D\+MH}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}{U\+I\+D\+ML}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}{U\+I\+DL}
\item 
uint8\+\_\+t \hyperlink{struct_s_i_m___mem_map_a2139860497710bc375266dc42d96ee6c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}156\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}{C\+O\+PC}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}{S\+R\+V\+C\+OP}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+IM -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}\label{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+K\+D\+I\+V1}{CLKDIV1}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+D\+I\+V1}

System Clock Divider Register 1, offset\+: 0x1044 \mbox{\Hypertarget{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}\label{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+O\+PC@{C\+O\+PC}}
\index{C\+O\+PC@{C\+O\+PC}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+PC}{COPC}}
{\footnotesize\ttfamily uint32\+\_\+t C\+O\+PC}

C\+OP Control Register, offset\+: 0x1100 \mbox{\Hypertarget{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}\label{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+C\+F\+G1}{FCFG1}}
{\footnotesize\ttfamily uint32\+\_\+t F\+C\+F\+G1}

Flash Configuration Register 1, offset\+: 0x104C \mbox{\Hypertarget{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}\label{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+C\+F\+G2}{FCFG2}}
{\footnotesize\ttfamily uint32\+\_\+t F\+C\+F\+G2}

Flash Configuration Register 2, offset\+: 0x1050 \mbox{\Hypertarget{struct_s_i_m___mem_map_ae7904b8fe3af1def40d58c2ca8123e44}\label{struct_s_i_m___mem_map_ae7904b8fe3af1def40d58c2ca8123e44}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4092\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a422ac2beba1cc5c797380d1c5832b885}\label{struct_s_i_m___mem_map_a422ac2beba1cc5c797380d1c5832b885}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_s_i_m___mem_map_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a86684537b595133db57a7bcc73843d2a}\label{struct_s_i_m___mem_map_a86684537b595133db57a7bcc73843d2a}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a8c752b26764b7d15368cf85fe57a34b9}\label{struct_s_i_m___mem_map_a8c752b26764b7d15368cf85fe57a34b9}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_ab95a859ed80f2b72b5538bcc1806d924}\label{struct_s_i_m___mem_map_ab95a859ed80f2b72b5538bcc1806d924}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a4e4f1fbee587e08a2b02ff956746fb74}\label{struct_s_i_m___mem_map_a4e4f1fbee587e08a2b02ff956746fb74}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a2139860497710bc375266dc42d96ee6c}\label{struct_s_i_m___mem_map_a2139860497710bc375266dc42d96ee6c}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+7\mbox{[}156\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}\label{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C\+G\+C4}{SCGC4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+G\+C4}

System Clock Gating Control Register 4, offset\+: 0x1034 \mbox{\Hypertarget{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}\label{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C\+G\+C5}{SCGC5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+G\+C5}

System Clock Gating Control Register 5, offset\+: 0x1038 \mbox{\Hypertarget{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}\label{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C\+G\+C6}{SCGC6}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+G\+C6}

System Clock Gating Control Register 6, offset\+: 0x103C \mbox{\Hypertarget{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}\label{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C\+G\+C7}{SCGC7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+G\+C7}

System Clock Gating Control Register 7, offset\+: 0x1040 \mbox{\Hypertarget{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}\label{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+D\+ID@{S\+D\+ID}}
\index{S\+D\+ID@{S\+D\+ID}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+D\+ID}{SDID}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+ID}

System Device Identification Register, offset\+: 0x1024 \mbox{\Hypertarget{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}\label{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T1}{SOPT1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T1}

System Options Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}\label{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}}
\index{S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T1\+C\+FG}{SOPT1CFG}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T1\+C\+FG}

S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \mbox{\Hypertarget{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}\label{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T2}{SOPT2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T2}

System Options Register 2, offset\+: 0x1004 \mbox{\Hypertarget{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}\label{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T4}{SOPT4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T4}

System Options Register 4, offset\+: 0x100C \mbox{\Hypertarget{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}\label{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T5}{SOPT5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T5}

System Options Register 5, offset\+: 0x1010 \mbox{\Hypertarget{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}\label{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+O\+P\+T7}{SOPT7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+O\+P\+T7}

System Options Register 7, offset\+: 0x1018 \mbox{\Hypertarget{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}\label{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+R\+V\+C\+OP@{S\+R\+V\+C\+OP}}
\index{S\+R\+V\+C\+OP@{S\+R\+V\+C\+OP}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+R\+V\+C\+OP}{SRVCOP}}
{\footnotesize\ttfamily uint32\+\_\+t S\+R\+V\+C\+OP}

Service C\+OP Register, offset\+: 0x1104 \mbox{\Hypertarget{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}\label{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+DL@{U\+I\+DL}}
\index{U\+I\+DL@{U\+I\+DL}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{U\+I\+DL}{UIDL}}
{\footnotesize\ttfamily uint32\+\_\+t U\+I\+DL}

Unique Identification Register Low, offset\+: 0x1060 \mbox{\Hypertarget{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}\label{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+MH@{U\+I\+D\+MH}}
\index{U\+I\+D\+MH@{U\+I\+D\+MH}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{U\+I\+D\+MH}{UIDMH}}
{\footnotesize\ttfamily uint32\+\_\+t U\+I\+D\+MH}

Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \mbox{\Hypertarget{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}\label{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}} 
\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+ML@{U\+I\+D\+ML}}
\index{U\+I\+D\+ML@{U\+I\+D\+ML}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{U\+I\+D\+ML}{UIDML}}
{\footnotesize\ttfamily uint32\+\_\+t U\+I\+D\+ML}

Unique Identification Register Mid Low, offset\+: 0x105C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
