Lab5_Bapty
==========
# Part 1
The program in part 1 begins by loading 8 into the accumulator. It then adds 1 to the accumulator value and outputs it onto port 3. The program continues to loop adding 1 until 9 reaches 0 in 2s compliment hex. Once 0 is reaced the program no longer "jumps negative" and therefore does not increment anymore.

## Part 1 VHDL Simulation
### 0 - 35 ns
![alt tag](https://raw.githubusercontent.com/seanbapty/Lab5_Bapty/master/0-45ns.jpg)
### 35 - 60 ns
![alt tag](https://raw.githubusercontent.com/seanbapty/Lab5_Bapty/master/35-60.JPG)
### 65 - 85 ns
![alt tag](https://raw.githubusercontent.com/seanbapty/Lab5_Bapty/master/65-85ns.JPG)
### 85 - 115 ns
![alt tag](https://raw.githubusercontent.com/seanbapty/Lab5_Bapty/master/85-115ns.JPG)
### 115 - 145 ns
![alt tag](https://raw.githubusercontent.com/seanbapty/Lab5_Bapty/master/115-145ns.JPG)
