-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Fri Jan 13 11:35:08 2017
-- Host        : txjs-130 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_69_18_1dsp_ip/multiplier_69_18_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_69_18_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
RYsXfvZthBNeDA3Ov/HbnLlDDb+ipJma6ijJa6M//CdawIlT/icWBPAS9wKu/1Qty5mZ1O56ZCA6
iakfGqXTwElbTuka/jXnZSUHyEsSblS3xk/0pfzI+mo0uKPwFDCbbcfJzSV4OI5kqOl9OltBaXjV
1xVrm/ruGMEkQMidr2NyIrrmR3sQa9vOlBPgpS8mHwx8Ncb54LG/ZzJXEpJ2ydH9mJIELimdpWXL
yk1fczY7feOH7v+NtknDhBfhYnrznryFrqWCurTszrsf3KlZror5xqvA8wVemMq2sUIPkYV7D5HG
Ck6RXX3xcXD/2cA3lF80E4AEp4Rls/CKP1KjMA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
I0nPLqPygAJlx/jIhFEzX8G0J9O4hHXIj59gq+Sbv0RXSCMHzdoSGsBIURXyID9gtfpKIY1OeRT2
v6Mco32Gn2nSmdrcwG/Zd3+8oLZQiyouiHWEgQnOuJq5ZD3M8taoH4UG4v9tcWK0hPaSnkbAbu/t
i5DXGNLqgfayDZsKXrvWmeEJ0ns+WCg+UhMqPZ5ny0r3UA375yr91RtpcVQlz1TuUcw/iAxYN1Wu
4wMfDM41V1QXNiF/GYRVc+jZFR6oGmBKxMKLITVCFmg4RUJeQGwzFVo5Ck7xn/doFVFKj2p50ry1
ngpDhu2v+IWHrhujPSvimADnyaL+4QCGxmXEuw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6048)
`protect data_block
q/hCzqMS03GEM0KIhyQ9zyXsdbZqYIED9fM6tDM4CcJX9PuzVseEH9huPW9dQj35cusT2nSOepcY
DBdYLNzKVDoTQQyzx+D2P5k1FJ+NSVwmKhHIXNqFnVdtMc0vYjvWYfTHv8EPGbi381ue9iweeyYS
mgh8BxKaHyAkSO2IJr8xzKNhVcigWCpTfxonkAx8jm6wTnSUvLKKjahBkcLahu4mI97Cm2MvyQVI
nXP3/WmkSdbRYguwep2uK4fwnmYl05JFoFhr/dIrTo0awgsodIxWZNlDHfX/KGaZ8dzqFHut/12C
diiO7CTpmktz+zfa06GZtFwYrmD4PNog9vYOBgnmJ/nI8DOUtBKg4f40ZROGnHpZm5UOlKMYiKm6
ecBn4+sjzDVrdeMn7ZyawH99DC2+ohsUeq61O2NxwpZcJx4Lq8KcSzPO4LwS3FjHJ486Nec3f0uX
zm/rb8LZJPPNVGACoYrdjjaIq1jeeWsGyE+B6ORahOEsJBtiDDECujcElhoi32OTDkSGDSv6J7Qj
MgKYAkiGCeQVAfH+H6TNN7cWfNbTMImqIR6YpWe9SmpA9uJ+Tkv4irkCF5/E0MyBaLmPYEaxsEAo
HT5Ico61d9uqhUSZFS/7+qlm8SFP/AWsjRuGY0wPMGjMdgl5pI3zbC9MUNOpXuR6UJebTLEVRckO
JqQVbN8ARXLkvRftoIR+aEKHbXmlPWPDSiwKQErPJkWk0y1rOL0snIfORLSh8TJSSeC0tc2MQoma
Os3j30YuS8fKqfiRLc7nBI9J0LdPdN17FxlxqjdlCox4ZnfMh7hBDE6xz5gVX1rEWX5xoJoqt8aI
Vf+T+4yIkJIYe91N3lBr5xTxxlki21AqTAif1dS+bY06G5MLDCn+mftpl3VxLyyanA7GkAOzxxtO
XYqxyOOwa3ebiXe34mkPsrhhOqaS1MgTDqxn78b9bIFqpukYsaadaDGkz02i8EGeB9J6ssJtmN2Q
n9HNPT3clGVWj/lEUFa9wtJZvGfS6Je3WwRxq3/z+57BRtpe0jasOjEi4c8fMzWWLOFwZM3PoNe1
sjf6mj7XVJBFy4PBtQlNNC/idUMst6lfcTc0EW4FZQyctORqUGAV2ER2EauKk3grUTQ9/y0pc2Gx
GGQXHSD8AcHi1HP8sxyfTnv7+aaRLCktrBLWsqmE3HY6NLbW7Q6DjNdo79gwFXn7/8tk4tZwKa+k
TerdiCTxV6xV/iWxb8+69AtG/VwZVhShR7yEl1w0qPRp5MH6DDRm2ozfbScVreEnYYsFfRkBbGqW
OhExMbnSTgbmwdBGUsUmNNgwLpfVTfw2gke6LqeKwzEPKcANG7WseIhEMGe1JXs/Ix21HFwtVTzh
v3pO8++XNHPJZLvz//RpzO6M/KnphgRvm7LNYbja3D7J9yCLZxLSls4rbL7Hum/Jn9D9Lc50+VTu
tneixsG+zxU14O3lyLpwIl6QteTw3zassVvlz/P1G76jDYwrmlwV2TCCKPtOtJpnOTr7AmP3K38q
CocSCSPUJdEcsLsnhJTw3JAwirYWXmLmpe4bzoErhW5Bcy+zwI/MHQlCiNPQXHjUbF39lJvFq8P7
y8M+8JCTvOhDJnDE8STyajGxRRtl7zvLWRCNCtF+95GwQSieOORDD4Tu/DLyogGQJV7IvrE6l79q
fnrL1ozn0oDUYvifPjdWPDShhm/93GCh2GevEOSjjzO9vniGJIIrMgMWLNkqz4wk/pTQPun0iLbR
XKa9CQKVJHeTcqI6wI2DpNzgu9an85bUsgH9VFc1wYpe8Nm2wVvOsNan6AF3EA1GgKYPDjHlw/C5
REyHhVhDoHzrIUfQcfnIt+id0ImMY0iOGEcJgrk9hz2ObUvEBjj4GF3f99olcL4zSYY9NONMkdy+
HA61ZfvL6UjkeJ6jjnYS74yOxr6gIEOu/BRczGZToWZQGGluzDHw2pUoaZIRy2muinSq0AcTe3YS
OGOpeHnQvu3jJ0gKmH0+u51IdfgovoBgHbRlCeMU5DIC0y4lNRaCHl7Spouj9rFEJJrMePToeTZA
Jw9l18tKqLFDWbi9YZjnNNpgFJzRksKcAGgDqytyOkEgjKDYBa904fFhOrCpXgdgjGV9fkMiheDG
yxgLmonzH6nHlOxsiPAiLxGdcBkhLAm+sgTutkpX5p0EgwJaR2QZqq5gRuFtIW5NmaLOkR/9XpSH
RnQJ8nQoLzOs2NNgg4204rsjxXNAB07b08oOpmhuZHCjvim6MfZjlCIJ4412oqySA0MXjVwtmtm2
37CtsFPKkWOM0M1M/wAhOocbHnq7mLGDIOAcObXbwAof7YNlOMVAsBGSh3jTxTJ0aKhH63XJEclL
TuwXCVmMC+wbaNj0DMOzq/MAY8gVL6KotjP9ijY6mPOr2schJuh1XQKha5Opspc3Ve4oM6OonS4W
1+Cu7Rg4Mj++uoDSZdMbD00KygvvgICzc7P0Fs9vaNy7+HvKmiqzdB87Z8cZwW/bH1Fk6urnNCRW
P6wy5B+9FFCbpgxc8/mgQiNH06OGxArRTlSGgU+ydLuwI/e2F4bibrXYUDetOTWQ5kRiF3CCiLcq
cVsq6mTtILRerVr4c68IBAcvP5S3RiSdF8HLVMsgmPrya/UPafdR/4epYW9Df5SdiumF617T4Ffa
HLucnrmt/QzMesl8b79f90iHqgIIkZfry5+A8dYQAB2pO1exqJy+ibZiSRmJpW04qYpqYxPfxs+R
wH4wZoVLzb/G4Cwczlvh9Ja98qEGmtFCduqU0KQHKvDoBbfkIYPNPkoDMsqKhK47ZFZoEoJ3ikIw
/vijV6YIShpsRc84HC3SLokzg4QrCkjqfSbso9G9c+qzHc3DxLhT+2poJ6HcYlryDFWQDIXiHos0
cb4pxdHWQGClf3UjIVFmyncCf6CUrjRoV/GN8nR/voxFkZeObLNnCHg+Ro7jeH5OdOdtNpWPPh+6
0Ra+MQDepTN0cyPWz5NXbjcAW3UjBvytOW/an2wqGHhDQhHyfGM1SnlgLR1xNpZeGdrzJU/jkHnF
kKFdV0yw+YLDGwMnY5Hd3Sk1yyVY1Qkjq4mMvOTEDOjg+wKmYTouM89UTl2v+c0TpwR2QT6xEIyR
/KJkZ6dpT+jeiMHknwL/4bz7/ADuU1c8CHqLTZAEsQl2y31k29skozq1pGgSAgFCtQZ7ADza1LC1
Ih0Ft0JhJLK99kvbYOA7hz/OduEeK6/kB0vcsaFTFwpOBMYjabdJYf2HEzAUNV6BtorTHwg/jAc8
c3KqsZpAwNRToJjyAKo5pzfsEo1HU3Zty7hOt2rqEM8ikRCNt/3mVP0xSlBhCVZLe+CynyPzbjpm
tGijzaVabEGaozlmSYkucYBuxKpS3NYKA6if/Pq99QmUYu0UWjAScouJAsxUQIzjrSDilRa1g9IT
t6qAwCU7edphPfLH2V4oALwxSJxpZ/tMFj1ZwpddJ8vjZI3P43sjhVXTonPPAm/TV/NwywWvyLO5
gm2uG82cmE8C7x4z1ekS80CaylrZQGWIXoll7v5acHfJomJyqG+ou7IEIowevKCj3tUKHYSYQ/xi
DrlbR0CqdFFF3woeC4Ud/FlZr9ULTN6Vcn5KGaMDuzQXsrYrxHSSyOSuVnSVaqsrSR+U9PxVm1RG
Q+udSJiU/OR/6zSm80KGl+Z9CRtgLgyhlavzOqffrVAK2oxJAvfFVhMzf7de961OBUW7Mw0W1dlS
KE3LmLy6pLP5fc0vYH+JN3zf3ph55QKTdFt5124ni4mRDZs52n6ZsFDKl5NzF+WI4azhE5tVLBcl
zNZgqGabaOLf4RLm3sK2whwu+qcwFh7Zb3p58hwlNQk+hjVoERmZmnitX6FhhSZpqw+aiUkfSjPB
dFnrQrsYdBAYNy1oT3EWA3S7+oNZt8q06VAFabHPvKV5ijiGWSsVGg/+cfpWMfWCJ/Wszx9YhKGH
EGXZ41JS+BA/wAXwZ2nQyxl34PY348Um4X1Ey/YykuBKuNDKcvhOZwv8oBgO2jTuI0hXvzkEIpyo
67vyNP+au36+VrV0Zs+BE34PW2b/LYp7QLBMpvG/ULxRQy27dENj/8oL4YgQCEvcF07Jygo7fDXt
9aJJ6dUt1aqmTBbIIvwV7n2td3lGAL2FRDOc5sRfzRFizRTtB4tzsFdIqZgcUg58RSiV5CTK1RFe
ixMvjKNBpy6yvGxew/xX1wgK7bSQfWdFgOkp8ijDEUP2Vp/Tem/PKLmF1CPVPGWM7ytMoKeM2+1K
Z/DtSOUPeFpxirH88uNHcxKmmKaaJXPo9RlMPn3E+sv5abzziTrUhTGPxyh3gtB0B5i66blond+5
yvTOpZpheLULg3CnUvWt7qaknqx8jdOoPbCjeJ6ruxntoFkY39VtOt+A+c5/YlBpItTzkawN83T/
cn/ZtvhEP3Yh3wmorbidxyurJ6JeL2NAjN740aiSqdyInTwGk5yCfBa3+1iz27Z9Nv8w7CxPRZ+m
Fc40MVujeE3plzdUf15vcplypmkgWxvTyR02W1lBoTlRNZep2Re+gF7d5B38pC1Skujro0MR3sOL
//BalJrBPMSxSpz2Pu/mqvhxvkXnEBLIuEqLHkaP/pumqah81YqUdRzNaaFczgfiWWUNr9rTge2W
26QtTlThHZhewU80ULrMfUmIrfsOTZmwRAXpQvVPau9MaIPR2QEb8gfdI5y/2DJ7hvfu0nQ9nKYu
wOhd/h7U2wzApRcVmttHMK7HOSwOa0rd9p0qs7TQjmUzykvN6kQUVUNDWWmqcBEx5Xme8a6VI6+h
znmlWkN/oN3NN2qLU6HhzqIeYyqVPjcGJYLI5twPu8c7Iq/lWOMGBx7En8OV/VtP8disNJQx3gkm
6KLQE8AFEtAJifHFcdzY9ndkdruj5M2oHUuZ1mJQwnfRf6SLyUJstmlS1lV0yyN/X280tFR9tbQ5
bK0kMk/+Gb28fc9usy+WhjuiAv9oBjVZCM+Fy/gzcWpuvBuhvOT/nfzIqvJyFcd2vJNkQ7GxJ0nC
MTb/ucmh/HTQGPOvtf/P4QwQ8JFLmbHwRBNhF/BSBO/s6TxuSctAR3LKZQqAl7UvopR2jtaB+d0S
Uhr0a7Lz29DWtZYBuUZ7W2W/9HXgT2r6xwCkVtKsW6RCY/9OQe0leug2NEfLDCRCAEL25Zmvwx/6
m65vEET2sfjlsYzqJ+NlZ9nrKbRaB4DxGMicoWDrc/8/f1mR3tvayz6xjl1AdXJjO9DY1pW8qKeE
po2ECQIO1YCKF31TCx/ieKsHSx00BbVXbrUTdHs20RkTO46hrmts6Z3ZBssHM6Jxz2cjwdfroLo7
9eKa13BOblENipnPhhffimrkveucs/euAIPSHWM+mVEGFstRo241w4WiHoWgrStTVSJ5QHhovdey
wzJRv0bubDg4jr1w98Qvg/NA2A4KauFI+WDTr5uoOhz8XZsrZvT3gaSE0EeIH1O6D+PRrWNT8cRq
4rfDurXtlRwjG3qqMj1agN3rOxXfWDZbFdUXK9VqT9MGxa4rQj9w6k9oM9rYN1mck5Vb+1QY4zUH
YnQV/wur3D78hssNKRMeyCtdQZ15+ey9iqiaEypvbtkEc8eOtIrLcF397JehCEUrpY+oC3SzqnGT
6ku1h1NEjj6gxfMHPWHCHwPNSXVl3OpqVkq8a3yDboSsV0o/595pP3jPCkmxl8YahZaa1WRC0WxC
hJQTpcnR+eEEwCqkTwvx/5gIXJ66XU3rgu+IEhwdnwJEsUR/q7zYtdsOdGMmusijM3NvhGTpDt0l
5nYEl3b/PCWFpL+YDGJsrWBBs3onU9paFfER8LZnd46PpVw+LOt8TxZH2KM+Z6Ot47dj6Tx+j7dr
KKPPTcKHcnOEGYAvXU+xXTmiZYLQK7ddni8hpLsGCroDY4cAtn0qzcw+zJRBZlxLhwEADoOCogLz
qhtkmZytrDmSvPc8DjQjitgP+oQRapIcfaYP1b+5s/0ORJedIky3qCsYUwL9vjocinu1+qIgnVFA
w65IJCp+/M6mhfvMi9LSG4yxkzM4lT1au+7BmX7UD95vJeqlu3TQ6ljp4vQJ72T4nIq9l4k6/HIV
+EMgkxNNiTRT3qBxOEKmSMdVEnNHxoyNnS7VQPTU1nhS/9THTDPQomDECBoVVYKgBI1GNTxu4lAw
3If8bdHxPqn2VkM1nK8wcIoRFZfPSbNRuFBYpcKFilOB9cjujrELX+AEjjfQY9CAtpNFRHbsy+tL
u/l94HUmL15qwTuEeBiRWf7f//8GlvFRii/i7IicuBM8D/sXJtPUwLLb+EdcbM1tTZqKVd4Aq7J1
zZQHruYYU6V39nuPH5/pNkyURcAtIgivxCM4jANMxPg/WZjE5gAG9NSlNVefKaya3u2TQpMaNCe/
r1QFyeP2a8bpIoAm2GxAFcXsug0bJFFJDY12pM5jGImAxo/zhCzq+0KdrIKWyJrD8kOV76ndMbb3
QlIsUHvTqp8V5uQ1h80dnHAV0zzl/HfgtyNkHhiX5dogfm0d2Vur017DtrJxuF+6/w8WXRo3h5J3
xpS8fa7M1CSSy0G9Kj2BnoCnEKhSITa14KlvWbOf9hQ5+PFYuDRaA8nAloJ38CPTHs6iue3awz3W
r9wu+7LMb5x6biJ8G1qJr0PZNTFWVfdMnmgd7h8jkhfI8UDMAB2ZJrJFLgfAmBKtNoOUf0yqE0rH
1h1R87Om5kSj694DibFR9Mhjw2kq3UpJPiTY9JYH+IjwSpDOBQ2pV4it0GSWan3a54lHrv3uOIPd
29B+U0u05/wY0Tw4PWaLFmvDrUWu6dND3IF6FVa1z9L3eHaDn92yZjRQUIjf9UXkgBG7ZGtDp+vp
9rpsHcWtxPS8Wq3mPazb4qg8rd6czfYnUKhHgfYfkBK7f/+I9uYMLzu86ZzpZtfY5hjjm3fdO+fm
ShlEH/0NkOmlouaZZPXtAUVX+nK9xY+/J60OKiPQsue2TMwTWsNcnyGEnBT/GxV3NPQDbaW79AiY
mTa9RnMFF84q1wPBJozEwtROxA3PHV819/YkBbxWsFAgmSe33fiub/t1TvX8j4vnuLWGwn3Bq3k2
BqrLgLCWz4EDHUxgWSHs9BxJXNLp7yZY0P6X4vhmzkQLWHbgE6YFMP3POFHn41YRKcu/6WfrpS3s
GciqjbKdwhCCGC2khR9dtfdqIh9PQ7yxqeYucI8pm5WA+WMBTQxFVIywqtGBPh2eSm1eAsibzLKQ
CQjNZY02Qb/dwElpV752knAEaYsfWC15S2+uGe0F+9Xz+w86XfAYLuL7pQI1R1Xrk8qvz2GWczik
2Vwn5lAFfBpJnJMZ3iyP3MA9gJbLOE09zb4Q/gTrMIMVtPNfMdoyTBysTf6lTDaOdCiQ6/BezX/s
8HSVsXSHf7j/d4RMFv7swj8tqE064YFtqvuCNKefi5iplOx5e1z1cuan5vLN0qn48pmFrBlIXF+8
72XF8+SGA3LHO/TlSY/eXnhY+PDCdrwT5Z+0LcpxEmTcQDmyEFRCAWTCuMyEfIG0afgsQE2DQNqf
XvR5AYcabSlvb5rRAZZpJ3Iz0xyO0ePQTHP/Tb+wHA/J1JZzYLctICNCpkdjGVl8lxQ34jwi0Axa
Z8WWFjFENwls617Hd/flx8/ZY7iiCR3oORi+I7UT4LV4CQrSEtY21dPh2jjr/j86x68rG8WPofoI
nc1PqJePB0mXvLZfwQ4l9IIoj1nAO8vYy8N4+hZkw6fuVjLDhI89ydFv1fWV/PsIKOr8q6vPvwwa
gUYaTKflO/oX1q9lK4JYqOyfcKOoqfV/2zBuhUHXB44XoNJxGtiWx2D8sXmAUnEO34XOdDFTDYp0
Wav9RITjaYsL0J0u7HUsO5kvQRrKrshNylBd8KBLxCkfx/OLCOIAoX4z+ZADy7aXuNxAKEoYI40C
5PYzoRhAhqMafg0Qw9seORkSoKcHoRbkNCfCHSpOkL3WnNZITQ7sWr/GzEWZu/RePcmg+rfh8Z+h
zZmldhTIdIwu/hB9WR2i8QTdDUOmKZeS1mtM0rZxofFubNyFmb+dljN9etuzn1+4XN83WEUMjKgH
gdczTIgu
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
RYsXfvZthBNeDA3Ov/HbnLlDDb+ipJma6ijJa6M//CdawIlT/icWBPAS9wKu/1Qty5mZ1O56ZCA6
iakfGqXTwElbTuka/jXnZSUHyEsSblS3xk/0pfzI+mo0uKPwFDCbbcfJzSV4OI5kqOl9OltBaXjV
1xVrm/ruGMEkQMidr2NyIrrmR3sQa9vOlBPgpS8mHwx8Ncb54LG/ZzJXEpJ2ydH9mJIELimdpWXL
yk1fczY7feOH7v+NtknDhBfhYnrznryFrqWCurTszrsf3KlZror5xqvA8wVemMq2sUIPkYV7D5HG
Ck6RXX3xcXD/2cA3lF80E4AEp4Rls/CKP1KjMA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
I0nPLqPygAJlx/jIhFEzX8G0J9O4hHXIj59gq+Sbv0RXSCMHzdoSGsBIURXyID9gtfpKIY1OeRT2
v6Mco32Gn2nSmdrcwG/Zd3+8oLZQiyouiHWEgQnOuJq5ZD3M8taoH4UG4v9tcWK0hPaSnkbAbu/t
i5DXGNLqgfayDZsKXrvWmeEJ0ns+WCg+UhMqPZ5ny0r3UA375yr91RtpcVQlz1TuUcw/iAxYN1Wu
4wMfDM41V1QXNiF/GYRVc+jZFR6oGmBKxMKLITVCFmg4RUJeQGwzFVo5Ck7xn/doFVFKj2p50ry1
ngpDhu2v+IWHrhujPSvimADnyaL+4QCGxmXEuw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11648)
`protect data_block
q/hCzqMS03GEM0KIhyQ9zyXsdbZqYIED9fM6tDM4CcJX9PuzVseEH9huPW9dQj35cusT2nSOepcY
DBdYLNzKVDoTQQyzx+D2P5k1FJ+NSVwmKhHIXNqFnVdtMc0vYjvWYfTHv8EPGbi381ue9iweeyYS
mgh8BxKaHyAkSO2IJr8xzKNhVcigWCpTfxonkAx8WsHjAr49WLRYCJP1OCXWxHOpS07pwVbdC5yB
EvGGLa1fmovVP0YeMmEDbUeZt+Cz8RaM9BiXE5uqeuS7wBU5N7zq6ui4Gk3CyPsnccoD4ygUncaB
bNkXcPcrSlpJW4nO3pUV6Zu230x7s5XaY10GCEflU8W/qFVrelcxs3i/RC28kV5rgztT9hvqP2fV
r+0X871FU0L3nmv6FvdJ9rolvW177l9VKkeDMnc99wpm3egm75RdKMrXMULw9I8VotHeOy+u2Re+
AIUnQO3dWtPiUPkNZ9kPBbaTygvyS2ghBc5L8+7Pn/wiMJNXQ94JsJY+jYhJE6/k+l+QUYghOzsg
0zQeglo7KjF3JNOFVq9yqMRlUTe9cFITZqAgiHMSYQZy1DdBOAYhzPRX6KeFQGcDkqxq56Ye0GEM
xIZKe/5JciFMf7PAW/tWi4Hkm50B1fH31FAeE4mWullP7eDktZnWC9J7U1QwratvYjyPCZOAUOrG
61jb8aMJFux3zLpkSSI8lbIu3UpHIm8U6yxV2EsTV+4nZey6oBy4bNaWbL2fhlqJcRfzBLNzqsvJ
4bcuNswVRoe+M8wsUe93xO5pVDRoizFOoCkC7EanzSXDCbyaZWCjfCR28epk7AFKgjLo91BToxYD
M2T7BrbKpeC9CsndqD3Kcl/WyCY9Qstgl3lNl8a/sHoWKEM+er52qvgucGmX0XRymxU/Qmdh3jJa
rqxB6R3LA1rJ92LzYqZPyR7aspXw0yaZcFbjqWcL5QebqDXdJXNNS+crxBxIk42TW9mtk/GwjaFq
thG1RdEqDEg8GPL0I4HcnynG1qrlb+HJXz/eZaxYDeSFy++4mtU96c/aYLc/6aUFV7gbGJyNWc4S
TE8imdPrCOtTjapGQ7dreZeGkulxc495A+zAVh8+8Gp/+w44Zd1M8DIELFcY5vUnpHz1S62QzJZU
sucsg1CkxveNxqKJrSrQv0ZcDIUV18Rak4F6vn4wc9fAzzsQEQMScZrX+D7ofhPW6iWT9Xkcdqp1
DQZgYymXI67+BZbRpiIYmsL4umIWtWE//4BO3okxzecr3pbxJ5kJVDMkoHuVg5A2jw1HVtycaMFZ
wtgIErLV3ZrR1FUdmci3fDkIV90pz41Hx39BHyyIqSQbAnlc0wVAi4S/0Br9a3XiWYv2VPs4I2cr
efIIWPsAiH1lpF7cUkw+mhevCweTMBdXTAb3W30QAlQk97Y83g3nzjBMGMwwES7TM5Q7uQDlTjja
M92jPCfc12tahhu/CcnGNSRAEf+eX/qBIMTsCLQUofUJnx2HRzunWwUXe/d0TAKTptuIMWFRDDTp
k0QJ47V6yAP5yO3myLelLE/UzHOei+/eu9njhSKeHeckiOgXffMbNL81yxUywxhsPiNmpd91G3gj
P3XDXUSappLuRyePEUmq071aLuCBwjSJofOkilsl5YHPOfCE8AzkuyT0/Zw3dsNkpTd6Tp3YEdvf
ysPDULP/b9tmBp9OdyCBrtcSnDhniweTF2f6Ck/zxPKs8ekr36LNmEWfEMEEHvquVJ0tq8DRTs42
lqcWg2pq7U4NmqMHB/v8cWck4V2HO2y/VjKG0Ru40xHTBUDq+IIn46Wusjhf0fC3008agVN/NO7r
AKJ4pcWP8Y3vPqhTUCfCQzLmcrJgCF+o16R3QoeyUTA2qStT1/kazF3fHkbDLBghTduGUWJgA6Hc
NYAeoJFxcUNxPHiU9nA+WGRVnW1aoappbmKCxovzW+vw6ApHHUYeg57oe12PONdOIOpipzaAxv3e
SKm03Mc2u618va6BOjc5y3ZSliJEkjClD3HgeSnneG8LGiXLWUER6LVG/ElCz10FxEtcQVk7SBHy
V5Ee4GyIiP+NOKdCVUiFlrXfylek5+/OXYlrg8Su1uxrZCEzBFgi6MP+mcSAvfFyppvombGSLuoO
JRkIoubC9hSTOb2lp0q7BNtCON5BaQivqKNWaiM8FHErjqiK9Sxw8YsSer5tbNd5O5oX+tdE/hBw
KscKqDY+XK87tagIpM2iYwBoYhzEvHARU2fFVlSwMaA4ORBnJgbmftQ+8md0u98EkP1GmbAaVlSK
zLXoL8dHQ1dg0CKDNcAxf7wQ3ZLcqgGpK6Z0p/qLKHYlFSRJOfbBlPnURqfqd+mBgMXCbuMvWmKE
F5PB3VHeP2UTpHpBmgQqdweY7V3l3iUouXZeJb8Y+jXk29IQAnRIkgkLNWTRTxxWkam8Da7crY1O
ss0fMYsZD8RdgsTs4u+NWz1MleleUorqvo8tIB0qCyNnKBwaQGh+QNCTkc7EngZu/4MYrUrvy40a
EpuBP+4JUx6NG7q6YLH6HNCmIGlFpDb0416huUniIQnoUSa4ClsfuBsiVOEIc0QUNguDz5yhY3iI
qo8A2ukXrcJdGR8SMbLrkQCJodM8+spuLDEFWwpaOsGPAX+khFWgnZkSNAUk0eecTUSxaebf/T3B
QOEw6mVmXbJFFbuLb1RiDGTBr0u/RN/pSiJfSgjkKvzMgVWL1aF6beyK91CQfTCRxnw6DMeXNIbJ
UjhGXWw34oPGeOTWGvksCxoVxKdzhZqncaCgZXHA76ntdTPEzWAAXneibdVht8JMFyUAELDWN7yP
HqFiKSTBzHVyCHA9zjAsWbUoEtvUr6yG+B2Y+1IUK3aKADD2ec8DLmeK0vC39Nc7NmfZc4EZC0RN
QqgMaJAcNLHTULORqtwFGxc1f2Cw8lwLWuaqujUYjpN2j7x3F52YRNJXh7lnmq63ZFJZqxW2/+X8
FlUHPFjdap7KAvFuE+njyi2Tsc5atioAQmyo9E+FwsiLBj/avQh/6drn1LHgpk2E47YPGtI9MUuE
XfcC0Jq9snZcAZkMP+B6/VtU2cBZE7aU0N8AAzEfDx2j3N6SMvZBSyOpJHARZAhn+9wXJg9VPtNk
cWVFnTcGB0idPZhIcJ6UMwtYhhhZkWfBfeiPQw6KBnDuTnI3HgawmouUfYBxR7KUG8nq0cM9MgYp
okTaWdXJBLTLPqaWPAUzM+ntlwGV+0mMHBtSzjK63+FQwtH1L277tLN1AjC2x68m1VVgmsYFcASp
xSthVE87Ml0PEWgAfXLBrR9z0zi4g4JWh1vakRx2uMCKhfd/bGp0t95BbR7wsV5dyoWZugg7so8W
ldMRAlatbcTpBiJZkyHh1u0VtePM8EKUkD5jT7xbpBMtsum+QXY2vxS2iBlD3rInNq4e0SQ5/06/
vy+UKdnTdsC3Kjvay4UY73/ClfKSWS0bw+I/HUoffncV5G2FjIhOlqiy6O+WN+FYL6Yk6rJIeS1n
MTcWoy9T7aURIgjK/DgX6suw/XKU8MKoACzsUotRRFN/C4Lah+zf1mZnN2kmwcZ9zI59wA2ovATN
febevxbdPAwWsRyeuCqUJEK/ncCK8S3tGCZ+QvdV12jPqcyDeKspSlz/20CeZhoeh7Zh0gx6vGGL
kIpRYwF8/c6IT+SYRVEG9CcBQ6WqBYlZEJoVvEH/oqGJM+z9P1Ac0s2YoBrJBvhmHOcfuKs5vojv
m6vDe7br8Xojxx/kQvU8DJ/vL//vc0/57wMbCsS6QjTsVfAzU+0nybFuaLb4Rhj46/AsUvzeNKlG
Rjn15dVOIrykeb0F6O2xWuR4lWbjOc/4llUUx5XT+zsCfyranjlwHGpgPDCJLZnY3rCQbOPMSAH+
KowpCXi4rEFCvjkMZuCKltC3LcqGRPoTUhZCaVVeEcTX5GA3Mvn5M+/zh+uBKbwNDbi1GTbg3IcU
f+uO4xirwzrlbbhFcJKuoeBKGUkEAJwllUzb9PyhJfw5xjct6EaQUnySgPX1GLJn0n6yIbsjg6r2
ZPyn1NJwz1nzkUBEpddvhegwBNMnowhNCVcLf0Oh7WT3mJVEA39yBiPkLSh+wRcjBs8eYP1P+18M
Zvngrt5CoTS1mjGSJ5YCRTMDyUWlNu/xGH0Q910wTDEEC6kr7Eob7Dm0gbyk7E+DL2xdKJ8V13Wl
hGOPn5S9JNISsXTYJfj0QjvevIEM3zD9Zc/fmgFCiQZrlNSN2uvmtdlPfKSSg8Fr44WPiA3OTApX
hDkacfLB1EI50KuDofBSHOBQnbvQ6pEL+8p0WCftuDZ/ZdiQXDljYuAXcdTGKpf5H7wC0Kv9CbKj
MQy/RTlzd2orZOws+ZfHbDJtzr6f+TUi4jsf+fXII0j/AaSTeL8sj4CieUALSUTmlu0wG5SNLbjV
lksJ5Dv93OW9RkPVpcDS7rlWmhjqHgPhJjGGg4/Ot/oLh4y0pnczxFpmWdkBLNvuQ9fYwShNDn0s
g2vp/3Q16LfaN0qC/frayeXnbRAXQz+84w7DkkiwWc8Oeif+6RBDW4/s7Hsw/KJNcUJtYyGIfUyo
9A+Sp91m1G09uuqA1PmYX9QQKNDNmTEHKeOQJB6xD/N/W5Rra38YXqHY/JlCwxaKhAyjDRlfR3RA
zmuoN4DcRqQ9+DLYmlw0eh61w3Q+UiPxCD2Z9SKCDKXxTGvZg5Ad8ZeuEXy3Xj7Gha8xRYURMZEF
2uVyCT1zbaoi93hUyfPCGSUbOciR7yzFtbdoflRREfytN1Uh9ZXoXy96F/PJe1stg2xGL95U3XoQ
6HBcXiMoNkIFa+N2KYW5Y9rLvPKgC3ncaNfRfXTPPywZfk4zk7crqckE39QbExJV9noa22ANQ16x
c/jcG3527hztaAqyNtzo+JI0LHQZnBbR49N8nq9h0x9nGJsD+fDL5wMlktcLa6SRRWfWKmvfgjbG
KoGd0k/D2NblMItsDfq0OaP2ym88im4V1cUqsQjCJGwMtHW+ut3ejS3oU4NrixlpDtsQ2dqQRFZS
YG5KwSoL2zYo1vUCkLWZHIc7+PsRoENRgGszd1yqGzw4/QmSV0k5kCTFBN41/c+EcqhZbFCU0VM7
5A6p591ahpFsxMQDQKBOfxgN9DgkvRrqPRPb7LIrZgxaCBWS0HtlErxpnHJSYjKao5EITEbQkJku
7CPZiN61Tlt2K83DTb9psKh0rVBugBVOn6OEFD+n3HzVQcjLx43AJ+FeqtdUUBygnuHntzVOPyRL
k4T34L4I211K5UtjW7X+nGkhk5rh2b5FZGEC6Q9eP1A+9vTLO+Ug0GSFC5+3vEWYIjLqsy2gMfPe
aZDXgI6OWEchiDSWQrm0aArOledJiX+7fYlA6+N71P3IWoH/E7HCPw6gvE5CPMLflwtn86yozVRx
OIIQH2/4V+abI8XyNc47pqccEMx6uBDU8C9O6D3Y5j/hUwH9imW0mzePIc7l2+JFdU6ywtBYNEA2
ydVk1pdfYHKnlU2Qi6dnh1ICb7KkZ6/isNqiJeCNgoAC9zKuAicRgt/Xma1lSxShcmG69DVE8PtL
BGRisOY3QsyqNqPce5ZhJPI/4u8OVm72scMJahooQGkBq/94Jv/yAw4dzSf2pzyB5EcRqSL5M0Fu
txT8ReziYarcOfzImTE82JVpBQREpMoBXDmpKFBdZmpPtAVRtvHqvXe73Z9U7EuJw3E2sBpFYVJe
zMcBmGS7rgjyo1l/cWrX5AoT1BrRgZD3BB/sTLHmG8j1Nc/B4+xBCaBRoTHVurgrkOG/5++HB0h+
jpzPNWlOMgvtAlc3rBIwUA8HAQh8jD6rLX89s/ca6cwExrNcLsOXsJYjmuvYX6iFAYNFfxMqKvEO
EVUQrZfm6K639HhKN/4kzbRrRpFHMN/DOJr4PkggwgEZOygU4tBFwitFXx8+1CcMV8lz9C3MK12Z
eMcyaUlWu2AQO02apHvKkMIgVlVB0NKoFHeeIVBfIuJw5ufQJlTmBjPkPjo3saAjMcDsW7Xzq4GC
8nOE3J5HH1NRTuB5Y9enXE3ytFUBucndz47c/5uklaOKe34Z+K7YhBNolf6KqBaURKrCBszGqOgc
3zfQjcy8b7lHbh0hZhAR0YaTF15bFSCqSYb0+1xTFxEMA62iMRRK4TJSe4ldKf2gSfxI7JmjjWy3
RqkLZRphGa5sktXjvfrMllrKzMbpY52Sk/KGLsTfcVWJRi8QLlD7fHrcr8lNz7ZeUhtExuTUNxnK
vJI+Q47yybKf9Fin3DXvl5ysO9F3BPjtxPFKzFAnZqNr/mrhQVh9TsbOxrjmO3oJ4Te4wz4hlhIh
lJWe3zyTxdyYHv6jAn4K7fJ8DMD6pyxXUg3XmZRj979XJuR8za6/ERO7vW6guqEWJX6LI+sVKm1a
wKrsWv+HUR1uFzstWa/qqr8KYmItZd+j0ZrXPq2jgP0WI7K5GNqyGUYbBtZGJQXkQD+84HVuqin4
ooBOvP9Xyc7ajtMvP5Tv5vK84VMqrhqS2FSX3aXwRy+ZAuMOMRr8fkk1TeAB7Ju4UoU3XPdBAsDS
RVI7AEgNFhGHGgXqiPHGdcvHolIEMWk6wHddQsREkLyAmWDWhmXVYTlrX1JN5yV2jzvHcfX52LFB
sF8pk7OxeYBPfOm4StoyozEeU+pCqd00Xn6o/QELUSFSy7i2D8ZRHS4OWrbI5QJRr1VbfAKBrUIi
6OwqpuTAao8OK6ARaNlt7TrsiqHq7TbQ1B7Ko5QJf2q/mYVBCE+IyfPGpMBT2329yc2uCuxjy1WX
5sEtfdx9Zs1+PIf4TWskwVbcdL3F/m1qD6RkfDSwHrlloMnU0d+iP/M0eUQDIqhSRUnh9EL52gJj
8gGZT3b1TFMAQE/dOrljoa2t12NIpYgcaookGV4VHQSlAiVfLKxgqHdxGFFl6fqiuSJKc2gj5tv7
LqmvcKZVgy8GPjA05E5tDLCzw/BC1HVo/CdExaRPwT5LwxzvbZQGQjQ2FMkDeL2NigZqp0NHbmw4
gisi0t18mcEK82jigTHIjgYcabLaKJJohaHxnWs9x28RHcoh5rhF8s8Ff82a//ylxfJAgyJMWlWU
DMpUS79BPejFefSu1QisJCNZqP21ajVwtuSzbz1YJRMHEt9GVvyBA+BRdr43LPRv/wS9MJwaRYcg
TqGkIQcZS8z87gM0TQ937oENfXruGWW+soUcZ1PgNlJ8KXazfAw44itXRgNG/weQoek2YbvE+rgL
rMlNAh3+N4ew3iTLslEoW+QABryUB3ICQDJchKi6Ltf3ojDD+oqW/PPVp3F8PMnLy8oBfCmLzeLM
yC+9aDbrqGTsWo1KYG8alJNGSorDHVkQOkcQeZTgikP05X5yG8WMbL40f1KK3vVP0s39iIRrt5vE
QPMPJODVMpbFzmU3+ftVXI6tBLk/oovyrTbFrw6gLkaXfNEBC6Kuu24mGGKSRAjuoHlIGlQ3mYnK
ShYtJb32i5gkR7tRg063/p2Lj3b62HOnug6FKEcz/pRBgiNu7Hh5xx532WQiMq/iwt2znb4h90Xa
rglFl853E4xjKoMMQNqu12XvZBlrkpxMrbDJ4krzLwR96K5aMdIoF9fcJehlEAcn/Oy5rntOESYf
VspX4RxVuipDNKMKU0sJczKdrEXc06vrrWhtB6DYBcBoiaogJXOyKfma4Qo5PXFAwpEsWuYd8+xZ
EwowUIcz0XNw5rwNvRtoz8i4Wt8lsxz+FK446Wr/nmWaXr4LdnxuUpLOn+Um99+1Mf0wezaOh4qb
gQQbYUQZGWxQgBGWaa5c2whWUg412car/bdLEGrj3/kBen/vZ70zzDMzLx7icG5ZklsiZROvg5FD
4EHjHw4fo3uGAx+WsIoFslQCwBW7LBxe4HTdGzwoemohrOUYKG28RX3+Yr42KVJ1866fgfFQTEkC
Xesghb3oSgLYCDcJxQS3tP5x7A3t1UGNrXIcyIbbPJ9XJUoLM6x68Qm1o1VUrh+FzbpGZflYT3xD
+tz4cPzNkDiNIctzoh9J1pNH/LYtrUGlnajw9K6I1qF8xpccgqCmXpwSc9j7dT/GfEja3a1yc5W6
J5Bkfb/JoqBDwfMO4K6xNAufAeuqfClL1EKzcdpa8ZTpdzv4CJhFX42RxfLEhfiD2shMdEiMIaB2
se75SXVuJbslpF7IUhpvogTLB/ZKf7bmW85a0QlVV6uvtOAINz/DkkcAIB8P6A5yWZ3+Sqk5UzEO
pkriNL+67WvpBHLF/IZkUaRQHVtRnRxZSgEFcpmMV0X+WBwtZIxBcXAkX7t3Ua5OeiAenKhTEZgp
iBknPzeQBz8FoLyoVw4SoI4ywZSpjh5n4PymaHrmP/EXAUO+lShPlQZ1FopmePcBm+Gqha8l6aCN
jQkTziKYJJJAQdgkV1Bo1x+jCMgExh180mMS0RTGsRVwR3rZfRJV10v2cdbNW4P40IVqWPl1jrbI
LmEjEZRgLOu1XvoeNNCJnwB6uy+r/zpcAM/a4agrFsm5PTJxUeXxr7I72aEca+t24XwXh4QKw36b
B/4nJs5UKrZpwX5R/krjjhhM6oIqgqQN195QV34fjIVOcDwjF2mje7H0bgcsVuSZhzSgOxLqqexl
PsZGlW0RGvuYn6vG3UWzVSw+o5fV2xEB1SNxhay0y8YZSEOeWhZJ5nLcSLtdNSxAF4N8X9FIQ049
lzx9DSi/IrQEZFCkCIKAHiKRf89AoyOOBROaxLrO0Ql+9QGrTg7oQKezHYfj+MhI03GUP7SHDTWY
lUDpB+1173nau/eScOKtg0tlQLjBJYWnRMPruNH8I8ZldxLaIW5bvaZ68QdiGSxNLvRf+macIqnv
TfvLQbBLqJjau001dLBgav652u8h9EhlgOnidkteXyTSA2c23s0ml2zS/mPkamc3vCOS/KeB9z41
5zlgdzRoacmEXlcqKWM28sQyR1ZTDaZ4NT1rv1BeayXnETHVjlutkHklfEZYBQHNu1sR6hlOVzrW
mGiNfLj3VXVPHDSwOpSsiOobky7PGCNuU3GaONpGvbj0YI4aa7O+W31ERvk/PoxwsVh0wHrJwxP/
/fmAL1XibcnTYzhYBgHJNHB4HNncPRqz9xUdR+s6Z3fAZidFOoAnH1174meYnt3KZjyHrhPZtFw6
WjTenCi4jFdOaZ8NQ9reklgwO7orPlvYvB5o/x9iTDXWO3dBWiLRHWv45UFhAofKlpY0VOwpZKNZ
eJnbYSbxClrhcow9xZjn6CdUdK41zgTOrosEZY0NYaU8L4HW+YjmBNgxz+OTW4MJ4+DfMkCXCggu
o1fW1ItWQ6nEGS1I7al5lp8GvDbRboWRfQeeSmzDy/l94IYS+iskuSgMdPwAlgMBRCdfgp4VqISN
mVQ4Yt+UAx+SavmmCRC3NntRmDC7/nQp5RP+Yul6/tCTdZhp6oDBwwTYNv/rAMMosP1jwZ00Ezsv
n8NoX1C8jM51DiVFUly+CKQGEJOEwaq8c+IjiLzvKfV13QDCOSUa7T98WL+Zpnt1xjxQZ283OfAP
3FY3OIIEPm+l9ORZstcO5WGnAZElrZIJh0AkM6tgZrAQCrgCskZwdw3NR4dk25Pp7dR9TmGul3at
RER1bpkCZc2NQPlwrp+LS7XIcsff/HqnDKL46W3XFplazTwuAmfI5o5eAEQlTJ9b/I7EeFrLTkbO
QF4gfzYOPA8t3HUcLv/4hbZa5DnX6LSb4Ap2P3PzI25X/UUkJgGz/E3tMk6b9tv6PWRcoiV7oJlq
ETJZrArRw+zbb4NbMgZGY0FhO75sU/8MkhyLilAP4pj9hDYFWwUWlhrQx/budeXv8QDdQbMe3eD/
8M3Qa0UKSk4HGAVoAriogWdJ8Q+ceuqXic3mXZMpOakS00Q0zB1RiB+sL+B4chELuQPk1GlExCdn
v0nQb2hl8vOakZeaJzlN9aT1RDTBa06mRvH2PZLRX0fnb5cG6YFTE6+9HKSwtjOQy5pA4bae27cE
Xjr2R/6sy65oneswtMvIObtuuZzuOmMIWynre2XDXs2ZuDFr28x01Db+PPEuh8p6feC74oq1Nr2I
5aAw6IlteeGaQw3mDAxVc/ZgFGWlLdD6DiNcvt2rJ78ACRCxy4Ozj8u6cGsI+6Esp3oLmCvVgV+6
SzuXV8QNPiueHct4LkDbUkkHo78kPC/Ogpq6G7QzNToFWooSc0kJ+bIIvF1A2pWGuAWYcplEl15L
IY8oYNFav1cbUNa6ysQDc6qIv1RHJ4OmlCxXcPw70MeVzWjln+FYkeLMYOmy6OhST7Qxh7Fh4Wfh
6JGwuXYXhBOXYopUK0oDmKI1A75yD0NwzZmfv3+XU4vkju8GuzYx/qTMsTv0P9zIZBYIRPiOTD7k
wko280Fgo/jtWUddjzKAWhLV9vVQUo+pX4gnOS72FaY/JveCnNLmPAhb0qq+mMXbIw9HV/EAeqS+
age60w5Zsv6rgWAJdLmo+/yjVZxLKSXYbra7+5NAS66k1Wgwplky9gErZFQuvQ10j8e3x2EBwDFp
Oz9ChOyolxeQmXlVAmhE8OnHps9KEAj255zmflwk/NnsXeOyokp7qVd478mam8GwrkTatt+o7J4I
Gb5eT9K7MXECtud9RXNnKrOG3ZwE+YeMM6jNlXXO6fXhENcqAl3YwH1tOwlshpzPTz2u0ZYC3IYU
I0lsTqfT/meQIjAlCJ01wFgW6BCmdPbwZMBF+u8gVWNnKP8hoa55SCD1RxaVKSk2L6Ay1IONrdcA
g8eCB/C7QNeYhfs76i+9vii9E0RvxPVrH+szFgxo3Dz+sKI0aC3Gl6GtdxA6qIxbrCRNlz6Hithi
t4hI1cd6pBbJl3XUO8CTaV1ipjoODiBDnRuuyEmAh82p2pLOc2nrl+nLkucPlM42AkFWswabLPI9
UrG/zMNwF6B7FK0uv2RwBsaStpW0ZPmniOIF8kQQqk55v005Y9NS4307fK8pTS/EcNpD7wyiJZlX
NlS+lqKnJjEqXcl8WcYYWNgq29ore+bI1iYJv0qz2blI+zhVOUXe35hONBPK/EF4pczYCb6qO9xC
TA4tFtWu70+6+cCi1/Wwdk0q5RKR5zvP5x4Tw6YQrtHAzU7hr7K45fkMjR2BHWgR2YVztgd1ZiWt
hsbYdT46D8sKCzmvE1e+vq4ZKoCi33v6A5ICk0sthNkUHj6InEJB20IxkXb65NMTOQ30U8ZDJ+Bk
PjJVeEztf5xit7dTIZSKs/fNjevE1rt+q+xInngb3eic/jdvQkNDz7Bq4baGYh1jSfJehJk/1Uu/
CUlNbDyFQk8aQc6NtAQVHP65Amrlve1Fj2rPVdTUx2Qv3eghMNtvf6lK1Wox192WmUhyAgGWSkoJ
kM4siL4v3TuAg/CwRwB5yaWwflLpr4iFkU9PIcdBmorHGHAC6gKOfQZ4RWj+jk0+FpG3NVWY+Msu
GbGNGeX5BkoL8qwHNMaorI0wOLmC6HjZv7KEM4rWrORjHKtTPD+Ke8TupNuIIArAbHxh0P/+WzeH
RCoiLioGdGZowunQTyuj0okXnWnLn8WigQJNExCXSUnrknrhOzu9Z4af+Sa+7h+foApt378pz9l3
HDxiIcP6RA5pdxiTLevdiJqHyXppKGUAdAfCvsCBufXVtsyenYrU9ErsUyj9SRGIeovxtETOZPi5
fpen/1CpHTmWikKEC/PBxg3gMWHjIRDNs8x9nLem1h/EjYOA9iNbl53jvSz+iVpgj5nGf/vI5FdA
jfaxP2je27qfT+OUHvkZtPBhvU10MvpIE/f7+9Vm552WGqKkQsGM4oLkhCQW/6UXD2Uzw1VWVepi
gguQoJJY58UpyQSkNf8iFVPxNWMDpKeWc9fz+XwfOHqm6UvrVqXCTrI7bY5i1Gegz42a+qh8PydG
GM8IGKIJOHdTLYnVJrQzgt76bjNremA7Yf2oBlryfzljcoioKVtIZXZ90KdWLosOyOUjwYPW0LXw
S+dY4UTDWcRzzr7x3p8iQHbWGiftIdvO/FxnS6KPKAVaqqCmOi25Ah3cxK8YCIQnMWJ15dq7ohDQ
qlNijNp8QFcrM3rtkviS2Qdcsrj14YYWQEf17QqRKfEamfbObNSB5MNgw2KZWp9O8dmt9wSnxwjz
usDi6TpK2a9YhongB/u3Sw8PO4VrLXPFFX4Oa7raIgbweR1glZXKLbb7e56eE08Xqs916rBWk6tT
rHBYG6Za3JpDsMk+GWX51zmqd7EWEZ+LtIU3cVwzT5FMTJHtObCbqbecyTqzZSo0kg5SNMIijfM7
cY6cWBwzrZ1o8Ft1w6nqCx8JX5G/DVkqoPnhdEuQo4m2sILX9GbJCFUzTURbldW3FQFMFVYJWAry
O045Yu+VHCS9fSTkk9QqTcrfe02SNSFb0u+qFhs5vyHEOLlmWI6NccOts6r0xr3r8KFYWcKNYzRC
65BS/SYwG+2piOLi4a29MV7gmf/C9ib6rbmaIJPbUFSPZTowVLzNWXITw6HuprI6Sansu0FFQdO+
QnGjj1x6H7RV5O1HDSxAFMTlk2qGFdZIpfSdRYL+/imYZSazLHMZ12a1IrblCQ88mNeQCfClfT8t
5Z2Fmz2GUBTdmrc6xeaYii2DIRJhNdi0iyWxax0ZDefn8BNdWPFhYDLiAPglaHjNZd+mawIHk9Zz
5M5O5P8AVrqqNjdZNmaPYCJ9ACuelbO3I290o/OQxIxkyXqZEwoyDcp1ZNDGNh6ikDOAhL7fUyzo
egrow7Xgcolfcb/TiiYT7LivQV1RggHXq8yelpWBzwu9HQJDHo0qNIb1ivJwP4+81u3lIFm9E3YJ
k84HnmFTwVr6iwjz4WLci/ac2r66FEO/OCLmksRtO9qCr0TDRtuNCXchU0Rs7BTiB/x1XxjQi/sn
ihe2eM1vcFDy6SLJIPffPZ1aQRp61GUzzgSn5vezUrwLsuQ44ZIjSt/xpcL2dL7iCcFY2/CRGzZY
gWzyLRtjtD2UXL63Usksr9T/C5O+s2+HXcg0JLe80oWBjYy+V/kt8wO0bbiOn7uo2fIwzFFTNRHX
ciUnmdfTvvSU0MP/Vhp/SVCtHv/mU1lJr7huVBksQHdvvTcqHVhqIqV8i/FOsfWSooAxnLx66Tz9
o0V+mLb2E8SHXjEwauTDT8yLLaaaD4uP6SvaE68XS4SG7OX3CWhRUSlIHOrxfencQDv4n+wc2ZXE
Qia8O3WLrDAd/chHGya9BWHxTClI7TNiTWD3Zfz92DyHry0i5ahqY3YhzPepnfbVsUcn3aydwqet
QPiT2pRiZH3mEzAi2WmOnPCmbo4ZUHOQ5jNDvRxToLROBupavHN0O099LQYSCg+CSnWj9s9NS86h
mYqqIuArUlWfqnOMWdlpufn9NfMc5vEYJexVd/mSkx5EIwSKGQIEmDA+Xi37ZqK0X5ObufTb6hdi
Au0lcdB3JcTnirhti2XXOTLt6vWE20kmHAO7tsxkx0pykc8Avb1vr1qyrEwR8Q35lLUkUGYtGsL6
qIa0hb000TUO7FOo+m/DORJ7tS4CrySpWkjXv7td6P3nTtKRsExpTeL8yUn2EMQ5owCaQzOXKTwq
9NFtgVoeV5l0/BqK8ugVeQYNlHMhRuizaaHcLMLJmDrFq3velZMvNcXXSUN/UgBfGPoItY7xHHDM
JWUb2jRnvJ65zQm+vkZ6YKvRmdrz78Io+Jd8+Wms76v7RK9YnIocrNx2Da9fY7G5n8Mty+wilBL8
028KAv+Ro3k/ecrtH3Etb80bqaYrWcda7puLLXkB8w/Gd7cd5rFzu0W19clXNmi2pgLN72S8eZGZ
OBVTYwa+keOSjA/fq7U5QljsB/lTINVjlsVeGJX8AywRlk9cLrQMP2VyStBWAzaD+X4HOB1GUbnV
2l6oYES2aomHfCx8hsRPpL4+U1FPtsr34KkQFGzuMm2ydXk8u3p/yvEdF5ny4fsiy2ejuURqQvix
XKivpRnixPtq4w8w0AX0InqSXf6EeyJEq7zUotSBQr4ZLTeF9w0kOaNq50HRkjS3Tzn7thHrL7o9
9xsXfd/7+Mgj07gwx5egBjrVIyq+lPpBPNfq6dVHqj5JxR+QtJ96lfIDync/H7KHGBrJd9/ASurq
jL50v4Fdg2C32l1EkojR5EUUZmQKSrrSBGzByitDNjuomAQBx9+eLaW/NP9/TaQodpJy2Ww77nj0
uxLJgjssFcxn+UQ6HACEqNtblzMGW08omAD2H0IaBxTA+0n7CMWSwMQlaok8LPMXmXCzImhcjiJo
kFiNA/OkD2Hdb9xMfze87+bDepBC1AFkEDdBKd6ZxBcHLKmEEEuBhwBm/cI5ASM03UVYsyE4pQGU
bhhq3Q5J7xFroxWVUyFUAesHcszgW9vg1B7cIGGoMf+4KnlVqylbxYg0X/xrmlyitlQeHxGDBngz
zjSBEl73ufLCNj1lDTFvIQDw2kslzenqNLsTIXgGGwNzVSDPcUQFAyaBhhRCToxP54J/ic+GMuDA
PmsUIKjLpI7p4pcLCrW5T+eSpc2ayYbtf4zmIz3TqL+8m340YDxDgUWs+LEAQp9UiiSIAJIDs4ma
5gLJaba2R3jAr1+Yp3qNp3s9Qe1Bi+Cl69yWwaDUQ+yIdMFC4hOW4Ax6SQZ+HBmu7lGMb73+JhFT
CoLbrbfqUPofnPELgMe26N2YcqPkfJytjzhQ0Gxze5wsCWzpAS67FpIuPmTiqXPloCM+KuTj8nsA
A/mnhKk+9qbNbUi93pamadxm9oMUOfZiLbXfdeE4J/GlNBKJV5YSGgCCuEdyfUT4ECR6lKsCnfLs
CDwrcDLt0HZvDNYKTRjQ4z/TU5+1tzmoBVpr2Z6JQb73KqHeB5omWNcpxfFZMVZxqdeNk63WThPf
TYfZnTh2Bte3VDjgqbeATv3fOhitMi/yhvu2rTTJa2cgmd++yVhp84j272cx8Bwcca8eUQJLzgry
ODZHkmImyo8UphA/MHsfflq5g2Cl4Ii+FDL8GGCJL5a1Cr+fPS48dyqD9erEmoyAOio1lhdjY849
1rC8ga9jY+W8isTFI4AhazFZ7IFCxt+y9k9N/7yzPiIxS32pfR+QUV1HM4r3obXUUxd0KKAA5ylW
xhK8BfuvdWyTtU8F7hIGdstpFzCA/gwiZNbyrrPA6dNfORfO+GrMyJjUImwJM6+wE2qsFMOaDnTZ
a13Hmx8/XNbbL7OwtKiPCMuh+rbZ4a5dHCDQoII6uTAlsgOFR5ruXjuXGnZN5nNE/xlE8KdtOuyg
HhYzeH402NTxXB9SJU6Ogx+di+QlNyuEXBNAsJkjY5p4pmyxxVlPJPwATb8azjngXtUwwezYhGLT
01+xrkKAu0ydo48a7N3pia/FwCNMaQzU6R7Zl0gSQgDSEdQK7bpLqcVjm+gSxlvdHmUGNu6NCaho
pPezZP/HqBraudIQbIA57ATLMTcU+2U0PeAtU20VEreji/4uSrRuQmBBaz88+ul+L21upYeW47vO
iOM5l62C4aaGSvPXftUj+MUL6Ujsst8h7iGnif4RgRxQj0zOdPUSdKQWTyUuP6J+/YU3zAsSQaZN
DQkOW/jQkOnscFsghh7qhaBBpFs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 85 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_b_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[3]\ : in STD_LOGIC;
    \en_buf_reg[6]_0\ : in STD_LOGIC;
    \en_buf_reg[5]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_69_18_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  signal \c_in[50]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[52]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[53]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[54]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[56]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[57]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[58]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[60]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[61]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[62]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[85]_i_2_n_0\ : STD_LOGIC;
  signal u_p : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[14]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[16]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[17]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[18]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[19]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \c_in[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \c_in[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \c_in[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \c_in[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \c_in[25]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \c_in[26]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \c_in[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[29]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[30]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[31]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[32]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[33]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \c_in[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \c_in[50]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \c_in[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \c_in[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \c_in[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \c_in[85]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \c_in[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \c_in[9]_i_1\ : label is "soft_lutpair10";
begin
U0: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \u_b_reg[17]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47 downto 0) => u_p(47 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(0),
      O => D(0)
    );
\c_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(10),
      O => D(10)
    );
\c_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(11),
      O => D(11)
    );
\c_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(12),
      O => D(12)
    );
\c_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(13),
      O => D(13)
    );
\c_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(14),
      O => D(14)
    );
\c_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(15),
      O => D(15)
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(16),
      O => D(16)
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(0),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(17),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(17)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(1),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(18),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(18)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(2),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(19),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(19)
    );
\c_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(1),
      O => D(1)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(3),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(20),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(20)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(4),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(21),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(21)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(5),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(22),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(22)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(6),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(23),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(23)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(7),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(24),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(24)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(8),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(25),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(25)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(9),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(26),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(26)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(10),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(27),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(27)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(11),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(28),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(28)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(12),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(29),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(29)
    );
\c_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(2),
      O => D(2)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(13),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(30)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(14),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(31)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(15),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(32)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(16),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(33)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(34),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(17),
      I4 => u_p(0),
      I5 => \en_buf_reg[4]\,
      O => D(34)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(35),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(18),
      I4 => u_p(1),
      I5 => \en_buf_reg[4]\,
      O => D(35)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(36),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(19),
      I4 => u_p(2),
      I5 => \en_buf_reg[4]\,
      O => D(36)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(37),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(20),
      I4 => u_p(3),
      I5 => \en_buf_reg[4]\,
      O => D(37)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(38),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(21),
      I4 => u_p(4),
      I5 => \en_buf_reg[4]\,
      O => D(38)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(39),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(22),
      I4 => u_p(5),
      I5 => \en_buf_reg[4]\,
      O => D(39)
    );
\c_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(3),
      O => D(3)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(40),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(23),
      I4 => u_p(6),
      I5 => \en_buf_reg[4]\,
      O => D(40)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(41),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(24),
      I4 => u_p(7),
      I5 => \en_buf_reg[4]\,
      O => D(41)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(42),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(25),
      I4 => u_p(8),
      I5 => \en_buf_reg[4]\,
      O => D(42)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(43),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(26),
      I4 => u_p(9),
      I5 => \en_buf_reg[4]\,
      O => D(43)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(44),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(27),
      I4 => u_p(10),
      I5 => \en_buf_reg[4]\,
      O => D(44)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(45),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(28),
      I4 => u_p(11),
      I5 => \en_buf_reg[4]\,
      O => D(45)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(46),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(29),
      I4 => u_p(12),
      I5 => \en_buf_reg[4]\,
      O => D(46)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => u_p(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(47)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => u_p(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(48)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => u_p(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(49)
    );
\c_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(4),
      O => D(4)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => u_p(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(50)
    );
\c_in[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(47),
      O => \c_in[50]_i_2_n_0\
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(0),
      I2 => \c_in[51]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(51)
    );
\c_in[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(17),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(34),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[51]_i_2_n_0\
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(1),
      I2 => \c_in[52]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(52)
    );
\c_in[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(18),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(35),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[52]_i_2_n_0\
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(2),
      I2 => \c_in[53]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(53)
    );
\c_in[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(19),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(36),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[53]_i_2_n_0\
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(3),
      I2 => \c_in[54]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(54)
    );
\c_in[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(20),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(37),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[54]_i_2_n_0\
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(4),
      I2 => \c_in[55]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(55)
    );
\c_in[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(21),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(38),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[55]_i_2_n_0\
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(5),
      I2 => \c_in[56]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(56)
    );
\c_in[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(22),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(39),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[56]_i_2_n_0\
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(6),
      I2 => \c_in[57]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(57)
    );
\c_in[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(23),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(40),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[57]_i_2_n_0\
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(7),
      I2 => \c_in[58]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(58)
    );
\c_in[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(24),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(41),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[58]_i_2_n_0\
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(8),
      I2 => \c_in[59]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(59)
    );
\c_in[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(25),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(42),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[59]_i_2_n_0\
    );
\c_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(5),
      O => D(5)
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(9),
      I2 => \c_in[60]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(60)
    );
\c_in[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(26),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(43),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[60]_i_2_n_0\
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(10),
      I2 => \c_in[61]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(61)
    );
\c_in[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(27),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(44),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[61]_i_2_n_0\
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(11),
      I2 => \c_in[62]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(62)
    );
\c_in[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(28),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(45),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[62]_i_2_n_0\
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(12),
      I2 => \c_in[63]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(63)
    );
\c_in[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(29),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(46),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[63]_i_2_n_0\
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(30),
      I3 => u_p(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(64)
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(31),
      I3 => u_p(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(65)
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(32),
      I3 => u_p(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(66)
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(33),
      I3 => u_p(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(67)
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(34),
      I3 => u_p(17),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(68)
    );
\c_in[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(35),
      I3 => u_p(18),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(69)
    );
\c_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(6),
      O => D(6)
    );
\c_in[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(36),
      I3 => u_p(19),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(70)
    );
\c_in[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(37),
      I3 => u_p(20),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(71)
    );
\c_in[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(38),
      I3 => u_p(21),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(72)
    );
\c_in[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(39),
      I3 => u_p(22),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(73)
    );
\c_in[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(40),
      I3 => u_p(23),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(74)
    );
\c_in[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(41),
      I3 => u_p(24),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(75)
    );
\c_in[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(42),
      I3 => u_p(25),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(76)
    );
\c_in[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(43),
      I3 => u_p(26),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(77)
    );
\c_in[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(44),
      I3 => u_p(27),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(78)
    );
\c_in[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(45),
      I3 => u_p(28),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(79)
    );
\c_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(7),
      O => D(7)
    );
\c_in[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(46),
      I3 => u_p(29),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(80)
    );
\c_in[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(30),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(81)
    );
\c_in[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(31),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(82)
    );
\c_in[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(32),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(83)
    );
\c_in[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(33),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(84)
    );
\c_in[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(34),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(85)
    );
\c_in[85]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \en_buf_reg[3]\,
      I1 => \en_buf_reg[6]\(3),
      I2 => \en_buf_reg[6]\(2),
      I3 => u_p(47),
      O => \c_in[85]_i_2_n_0\
    );
\c_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(8),
      O => D(8)
    );
\c_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp : entity is "multiplier_69_18_1dsp";
end multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \a_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal b_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \c_in[46]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_3_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_4_n_0\ : STD_LOGIC;
  signal \c_in[85]_i_3_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \in\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[9]\ : STD_LOGIC;
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[10]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[11]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[12]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[13]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[15]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[17]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[8]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[46]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \c_in[46]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \c_in[46]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \c_in[85]_i_3\ : label is "soft_lutpair18";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  o_c(85 downto 0) <= \^o_c\(85 downto 0);
\a_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(0),
      Q => \a_buf_reg_n_0_[0]\
    );
\a_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(10),
      Q => \a_buf_reg_n_0_[10]\
    );
\a_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(11),
      Q => \a_buf_reg_n_0_[11]\
    );
\a_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(12),
      Q => \a_buf_reg_n_0_[12]\
    );
\a_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(13),
      Q => \a_buf_reg_n_0_[13]\
    );
\a_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(14),
      Q => \a_buf_reg_n_0_[14]\
    );
\a_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(15),
      Q => \a_buf_reg_n_0_[15]\
    );
\a_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(16),
      Q => \a_buf_reg_n_0_[16]\
    );
\a_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(17),
      Q => \a_buf_reg_n_0_[17]\
    );
\a_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(18),
      Q => \a_buf_reg_n_0_[18]\
    );
\a_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(19),
      Q => \a_buf_reg_n_0_[19]\
    );
\a_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(1),
      Q => \a_buf_reg_n_0_[1]\
    );
\a_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(20),
      Q => \a_buf_reg_n_0_[20]\
    );
\a_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(21),
      Q => \a_buf_reg_n_0_[21]\
    );
\a_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(22),
      Q => \a_buf_reg_n_0_[22]\
    );
\a_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(23),
      Q => \a_buf_reg_n_0_[23]\
    );
\a_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(24),
      Q => \a_buf_reg_n_0_[24]\
    );
\a_buf_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(25),
      Q => \a_buf_reg_n_0_[25]\
    );
\a_buf_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(26),
      Q => \a_buf_reg_n_0_[26]\
    );
\a_buf_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(27),
      Q => \a_buf_reg_n_0_[27]\
    );
\a_buf_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(28),
      Q => \a_buf_reg_n_0_[28]\
    );
\a_buf_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(29),
      Q => \a_buf_reg_n_0_[29]\
    );
\a_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(2),
      Q => \a_buf_reg_n_0_[2]\
    );
\a_buf_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(30),
      Q => \a_buf_reg_n_0_[30]\
    );
\a_buf_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(31),
      Q => \a_buf_reg_n_0_[31]\
    );
\a_buf_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(32),
      Q => \a_buf_reg_n_0_[32]\
    );
\a_buf_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(33),
      Q => \a_buf_reg_n_0_[33]\
    );
\a_buf_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(34),
      Q => \a_buf_reg_n_0_[34]\
    );
\a_buf_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(35),
      Q => \a_buf_reg_n_0_[35]\
    );
\a_buf_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(36),
      Q => \a_buf_reg_n_0_[36]\
    );
\a_buf_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(37),
      Q => \a_buf_reg_n_0_[37]\
    );
\a_buf_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(38),
      Q => \a_buf_reg_n_0_[38]\
    );
\a_buf_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(39),
      Q => \a_buf_reg_n_0_[39]\
    );
\a_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(3),
      Q => \a_buf_reg_n_0_[3]\
    );
\a_buf_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(40),
      Q => \a_buf_reg_n_0_[40]\
    );
\a_buf_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(41),
      Q => \a_buf_reg_n_0_[41]\
    );
\a_buf_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(42),
      Q => \a_buf_reg_n_0_[42]\
    );
\a_buf_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(43),
      Q => \a_buf_reg_n_0_[43]\
    );
\a_buf_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(44),
      Q => \a_buf_reg_n_0_[44]\
    );
\a_buf_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(45),
      Q => \a_buf_reg_n_0_[45]\
    );
\a_buf_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(46),
      Q => \a_buf_reg_n_0_[46]\
    );
\a_buf_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(47),
      Q => \a_buf_reg_n_0_[47]\
    );
\a_buf_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(48),
      Q => \a_buf_reg_n_0_[48]\
    );
\a_buf_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(49),
      Q => \a_buf_reg_n_0_[49]\
    );
\a_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(4),
      Q => \a_buf_reg_n_0_[4]\
    );
\a_buf_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(50),
      Q => \a_buf_reg_n_0_[50]\
    );
\a_buf_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(51),
      Q => data0(0)
    );
\a_buf_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(52),
      Q => data0(1)
    );
\a_buf_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(53),
      Q => data0(2)
    );
\a_buf_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(54),
      Q => data0(3)
    );
\a_buf_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(55),
      Q => data0(4)
    );
\a_buf_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(56),
      Q => data0(5)
    );
\a_buf_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(57),
      Q => data0(6)
    );
\a_buf_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(58),
      Q => data0(7)
    );
\a_buf_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(59),
      Q => data0(8)
    );
\a_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(5),
      Q => \a_buf_reg_n_0_[5]\
    );
\a_buf_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(60),
      Q => data0(9)
    );
\a_buf_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(61),
      Q => data0(10)
    );
\a_buf_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(62),
      Q => data0(11)
    );
\a_buf_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(63),
      Q => data0(12)
    );
\a_buf_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(64),
      Q => data0(13)
    );
\a_buf_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(65),
      Q => data0(14)
    );
\a_buf_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(66),
      Q => data0(15)
    );
\a_buf_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(67),
      Q => data0(16)
    );
\a_buf_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(68),
      Q => data0(17)
    );
\a_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(6),
      Q => \a_buf_reg_n_0_[6]\
    );
\a_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(7),
      Q => \a_buf_reg_n_0_[7]\
    );
\a_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(8),
      Q => \a_buf_reg_n_0_[8]\
    );
\a_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(9),
      Q => \a_buf_reg_n_0_[9]\
    );
\b_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(0),
      Q => b_buf(0)
    );
\b_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(10),
      Q => b_buf(10)
    );
\b_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(11),
      Q => b_buf(11)
    );
\b_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(12),
      Q => b_buf(12)
    );
\b_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(13),
      Q => b_buf(13)
    );
\b_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(14),
      Q => b_buf(14)
    );
\b_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(15),
      Q => b_buf(15)
    );
\b_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(16),
      Q => b_buf(16)
    );
\b_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(17),
      Q => b_buf(17)
    );
\b_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(1),
      Q => b_buf(1)
    );
\b_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(2),
      Q => b_buf(2)
    );
\b_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(3),
      Q => b_buf(3)
    );
\b_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(4),
      Q => b_buf(4)
    );
\b_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(5),
      Q => b_buf(5)
    );
\b_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(6),
      Q => b_buf(6)
    );
\b_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(7),
      Q => b_buf(7)
    );
\b_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(8),
      Q => b_buf(8)
    );
\b_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(9),
      Q => b_buf(9)
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => \^q\(0),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => \^q\(0),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => \^q\(0),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => \^q\(0),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => \^q\(0),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => \^q\(0),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => \^q\(0),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => \^q\(0),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => \^q\(0),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => \^q\(0),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => \^q\(0),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => \^q\(0),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => \^q\(0),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => \^q\(0),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => \^q\(0),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => \^q\(0),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => \^q\(0),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => \^q\(0),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => \^q\(0),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => \^q\(0),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => \^q\(0),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => \^q\(0),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => \^q\(0),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => \^q\(0),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => \^q\(0),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => \^q\(0),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => \^q\(0),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => \^q\(0),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => \^q\(0),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => \^q\(0),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => \^q\(0),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => \^q\(0),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => \^q\(0),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => \^q\(0),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => \^q\(0),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => \^q\(0),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => \^q\(0),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => \^q\(0),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => \^q\(0),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => \^q\(0),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => \^q\(0),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => \^q\(0),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => \^q\(0),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => \^q\(0),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => \^q\(0),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => \^q\(0),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => \^q\(0),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => \^q\(0),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => \^q\(0),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => \^q\(0),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => \^q\(0),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => \^q\(0),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => \^q\(0),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => \^q\(0),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => \^q\(0),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => \^q\(0),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => \^q\(0),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => \^q\(0),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => \^q\(0),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => \^q\(0),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => \^q\(0),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => \^q\(0),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => \^q\(0),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => \^q\(0),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[71]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(71),
      I1 => \^q\(0),
      I2 => \^o_c\(71),
      O => \c_acc[71]_i_2_n_0\
    );
\c_acc[71]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(70),
      I1 => \^q\(0),
      I2 => \^o_c\(70),
      O => \c_acc[71]_i_3_n_0\
    );
\c_acc[71]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(69),
      I1 => \^q\(0),
      I2 => \^o_c\(69),
      O => \c_acc[71]_i_4_n_0\
    );
\c_acc[71]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => \^q\(0),
      I2 => \^o_c\(68),
      O => \c_acc[71]_i_5_n_0\
    );
\c_acc[75]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(75),
      I1 => \^q\(0),
      I2 => \^o_c\(75),
      O => \c_acc[75]_i_2_n_0\
    );
\c_acc[75]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(74),
      I1 => \^q\(0),
      I2 => \^o_c\(74),
      O => \c_acc[75]_i_3_n_0\
    );
\c_acc[75]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(73),
      I1 => \^q\(0),
      I2 => \^o_c\(73),
      O => \c_acc[75]_i_4_n_0\
    );
\c_acc[75]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(72),
      I1 => \^q\(0),
      I2 => \^o_c\(72),
      O => \c_acc[75]_i_5_n_0\
    );
\c_acc[79]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(79),
      I1 => \^q\(0),
      I2 => \^o_c\(79),
      O => \c_acc[79]_i_2_n_0\
    );
\c_acc[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(78),
      I1 => \^q\(0),
      I2 => \^o_c\(78),
      O => \c_acc[79]_i_3_n_0\
    );
\c_acc[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(77),
      I1 => \^q\(0),
      I2 => \^o_c\(77),
      O => \c_acc[79]_i_4_n_0\
    );
\c_acc[79]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(76),
      I1 => \^q\(0),
      I2 => \^o_c\(76),
      O => \c_acc[79]_i_5_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => \^q\(0),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => \^q\(0),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => \^q\(0),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => \^q\(0),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc[83]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(83),
      I1 => \^q\(0),
      I2 => \^o_c\(83),
      O => \c_acc[83]_i_2_n_0\
    );
\c_acc[83]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(82),
      I1 => \^q\(0),
      I2 => \^o_c\(82),
      O => \c_acc[83]_i_3_n_0\
    );
\c_acc[83]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(81),
      I1 => \^q\(0),
      I2 => \^o_c\(81),
      O => \c_acc[83]_i_4_n_0\
    );
\c_acc[83]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(80),
      I1 => \^q\(0),
      I2 => \^o_c\(80),
      O => \c_acc[83]_i_5_n_0\
    );
\c_acc[85]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(85),
      I1 => \^q\(0),
      I2 => \^o_c\(85),
      O => \c_acc[85]_i_2_n_0\
    );
\c_acc[85]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(84),
      I1 => \^q\(0),
      I2 => \^o_c\(84),
      O => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0)
    );
\c_acc_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10)
    );
\c_acc_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11)
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12)
    );
\c_acc_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13)
    );
\c_acc_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14)
    );
\c_acc_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15)
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16)
    );
\c_acc_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17)
    );
\c_acc_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18)
    );
\c_acc_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19)
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1)
    );
\c_acc_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20)
    );
\c_acc_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21)
    );
\c_acc_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22)
    );
\c_acc_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23)
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24)
    );
\c_acc_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25)
    );
\c_acc_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26)
    );
\c_acc_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27)
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28)
    );
\c_acc_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29)
    );
\c_acc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2)
    );
\c_acc_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30)
    );
\c_acc_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31)
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32)
    );
\c_acc_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33)
    );
\c_acc_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34)
    );
\c_acc_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35)
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36)
    );
\c_acc_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37)
    );
\c_acc_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38)
    );
\c_acc_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39)
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3)
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40)
    );
\c_acc_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41)
    );
\c_acc_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42)
    );
\c_acc_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43)
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44)
    );
\c_acc_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45)
    );
\c_acc_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46)
    );
\c_acc_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47)
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48)
    );
\c_acc_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49)
    );
\c_acc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4)
    );
\c_acc_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50)
    );
\c_acc_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51)
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52)
    );
\c_acc_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53)
    );
\c_acc_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54)
    );
\c_acc_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55)
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56)
    );
\c_acc_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57)
    );
\c_acc_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58)
    );
\c_acc_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59)
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5)
    );
\c_acc_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60)
    );
\c_acc_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61)
    );
\c_acc_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62)
    );
\c_acc_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63)
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64)
    );
\c_acc_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65)
    );
\c_acc_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66)
    );
\c_acc_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67)
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_7\,
      Q => \^o_c\(68)
    );
\c_acc_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_6\,
      Q => \^o_c\(69)
    );
\c_acc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6)
    );
\c_acc_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_5\,
      Q => \^o_c\(70)
    );
\c_acc_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_4\,
      Q => \^o_c\(71)
    );
\c_acc_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3) => \c_acc_reg[71]_i_1_n_0\,
      CO(2) => \c_acc_reg[71]_i_1_n_1\,
      CO(1) => \c_acc_reg[71]_i_1_n_2\,
      CO(0) => \c_acc_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(71 downto 68),
      O(3) => \c_acc_reg[71]_i_1_n_4\,
      O(2) => \c_acc_reg[71]_i_1_n_5\,
      O(1) => \c_acc_reg[71]_i_1_n_6\,
      O(0) => \c_acc_reg[71]_i_1_n_7\,
      S(3) => \c_acc[71]_i_2_n_0\,
      S(2) => \c_acc[71]_i_3_n_0\,
      S(1) => \c_acc[71]_i_4_n_0\,
      S(0) => \c_acc[71]_i_5_n_0\
    );
\c_acc_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_7\,
      Q => \^o_c\(72)
    );
\c_acc_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_6\,
      Q => \^o_c\(73)
    );
\c_acc_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_5\,
      Q => \^o_c\(74)
    );
\c_acc_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_4\,
      Q => \^o_c\(75)
    );
\c_acc_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[71]_i_1_n_0\,
      CO(3) => \c_acc_reg[75]_i_1_n_0\,
      CO(2) => \c_acc_reg[75]_i_1_n_1\,
      CO(1) => \c_acc_reg[75]_i_1_n_2\,
      CO(0) => \c_acc_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(75 downto 72),
      O(3) => \c_acc_reg[75]_i_1_n_4\,
      O(2) => \c_acc_reg[75]_i_1_n_5\,
      O(1) => \c_acc_reg[75]_i_1_n_6\,
      O(0) => \c_acc_reg[75]_i_1_n_7\,
      S(3) => \c_acc[75]_i_2_n_0\,
      S(2) => \c_acc[75]_i_3_n_0\,
      S(1) => \c_acc[75]_i_4_n_0\,
      S(0) => \c_acc[75]_i_5_n_0\
    );
\c_acc_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_7\,
      Q => \^o_c\(76)
    );
\c_acc_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_6\,
      Q => \^o_c\(77)
    );
\c_acc_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_5\,
      Q => \^o_c\(78)
    );
\c_acc_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_4\,
      Q => \^o_c\(79)
    );
\c_acc_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[75]_i_1_n_0\,
      CO(3) => \c_acc_reg[79]_i_1_n_0\,
      CO(2) => \c_acc_reg[79]_i_1_n_1\,
      CO(1) => \c_acc_reg[79]_i_1_n_2\,
      CO(0) => \c_acc_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(79 downto 76),
      O(3) => \c_acc_reg[79]_i_1_n_4\,
      O(2) => \c_acc_reg[79]_i_1_n_5\,
      O(1) => \c_acc_reg[79]_i_1_n_6\,
      O(0) => \c_acc_reg[79]_i_1_n_7\,
      S(3) => \c_acc[79]_i_2_n_0\,
      S(2) => \c_acc[79]_i_3_n_0\,
      S(1) => \c_acc[79]_i_4_n_0\,
      S(0) => \c_acc[79]_i_5_n_0\
    );
\c_acc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7)
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_7\,
      Q => \^o_c\(80)
    );
\c_acc_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_6\,
      Q => \^o_c\(81)
    );
\c_acc_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_5\,
      Q => \^o_c\(82)
    );
\c_acc_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_4\,
      Q => \^o_c\(83)
    );
\c_acc_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[79]_i_1_n_0\,
      CO(3) => \c_acc_reg[83]_i_1_n_0\,
      CO(2) => \c_acc_reg[83]_i_1_n_1\,
      CO(1) => \c_acc_reg[83]_i_1_n_2\,
      CO(0) => \c_acc_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(83 downto 80),
      O(3) => \c_acc_reg[83]_i_1_n_4\,
      O(2) => \c_acc_reg[83]_i_1_n_5\,
      O(1) => \c_acc_reg[83]_i_1_n_6\,
      O(0) => \c_acc_reg[83]_i_1_n_7\,
      S(3) => \c_acc[83]_i_2_n_0\,
      S(2) => \c_acc[83]_i_3_n_0\,
      S(1) => \c_acc[83]_i_4_n_0\,
      S(0) => \c_acc[83]_i_5_n_0\
    );
\c_acc_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[85]_i_1_n_7\,
      Q => \^o_c\(84)
    );
\c_acc_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[85]_i_1_n_6\,
      Q => \^o_c\(85)
    );
\c_acc_reg[85]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[83]_i_1_n_0\,
      CO(3 downto 1) => \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \c_acc_reg[85]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \in\(84),
      O(3 downto 2) => \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \c_acc_reg[85]_i_1_n_6\,
      O(0) => \c_acc_reg[85]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \c_acc[85]_i_2_n_0\,
      S(0) => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8)
    );
\c_acc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9)
    );
\c_in[46]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => p_0_in(7),
      O => \c_in[46]_i_2_n_0\
    );
\c_in[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => p_0_in(6),
      O => \c_in[46]_i_3_n_0\
    );
\c_in[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => \^q\(0),
      O => \c_in[46]_i_4_n_0\
    );
\c_in[85]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^q\(0),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \c_in[85]_i_3_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(0),
      Q => \in\(0)
    );
\c_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(10),
      Q => \in\(10)
    );
\c_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(11),
      Q => \in\(11)
    );
\c_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(12),
      Q => \in\(12)
    );
\c_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(13),
      Q => \in\(13)
    );
\c_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(14),
      Q => \in\(14)
    );
\c_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(15),
      Q => \in\(15)
    );
\c_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(16),
      Q => \in\(16)
    );
\c_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(17),
      Q => \in\(17)
    );
\c_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(18),
      Q => \in\(18)
    );
\c_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(19),
      Q => \in\(19)
    );
\c_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(1),
      Q => \in\(1)
    );
\c_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(20),
      Q => \in\(20)
    );
\c_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(21),
      Q => \in\(21)
    );
\c_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(22),
      Q => \in\(22)
    );
\c_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(23),
      Q => \in\(23)
    );
\c_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(24),
      Q => \in\(24)
    );
\c_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(25),
      Q => \in\(25)
    );
\c_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(26),
      Q => \in\(26)
    );
\c_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(27),
      Q => \in\(27)
    );
\c_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(28),
      Q => \in\(28)
    );
\c_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(29),
      Q => \in\(29)
    );
\c_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(2),
      Q => \in\(2)
    );
\c_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(30),
      Q => \in\(30)
    );
\c_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(31),
      Q => \in\(31)
    );
\c_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(32),
      Q => \in\(32)
    );
\c_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(33),
      Q => \in\(33)
    );
\c_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(34),
      Q => \in\(34)
    );
\c_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(35),
      Q => \in\(35)
    );
\c_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(36),
      Q => \in\(36)
    );
\c_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(37),
      Q => \in\(37)
    );
\c_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(38),
      Q => \in\(38)
    );
\c_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(39),
      Q => \in\(39)
    );
\c_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(3),
      Q => \in\(3)
    );
\c_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(40),
      Q => \in\(40)
    );
\c_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(41),
      Q => \in\(41)
    );
\c_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(42),
      Q => \in\(42)
    );
\c_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(43),
      Q => \in\(43)
    );
\c_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(44),
      Q => \in\(44)
    );
\c_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(45),
      Q => \in\(45)
    );
\c_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(46),
      Q => \in\(46)
    );
\c_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(47),
      Q => \in\(47)
    );
\c_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(48),
      Q => \in\(48)
    );
\c_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(49),
      Q => \in\(49)
    );
\c_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(4),
      Q => \in\(4)
    );
\c_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(50),
      Q => \in\(50)
    );
\c_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(51),
      Q => \in\(51)
    );
\c_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(52),
      Q => \in\(52)
    );
\c_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(53),
      Q => \in\(53)
    );
\c_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(54),
      Q => \in\(54)
    );
\c_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(55),
      Q => \in\(55)
    );
\c_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(56),
      Q => \in\(56)
    );
\c_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(57),
      Q => \in\(57)
    );
\c_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(58),
      Q => \in\(58)
    );
\c_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(59),
      Q => \in\(59)
    );
\c_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(5),
      Q => \in\(5)
    );
\c_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(60),
      Q => \in\(60)
    );
\c_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(61),
      Q => \in\(61)
    );
\c_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(62),
      Q => \in\(62)
    );
\c_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(63),
      Q => \in\(63)
    );
\c_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(64),
      Q => \in\(64)
    );
\c_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(65),
      Q => \in\(65)
    );
\c_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(66),
      Q => \in\(66)
    );
\c_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(67),
      Q => \in\(67)
    );
\c_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(68),
      Q => \in\(68)
    );
\c_in_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(69),
      Q => \in\(69)
    );
\c_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(6),
      Q => \in\(6)
    );
\c_in_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(70),
      Q => \in\(70)
    );
\c_in_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(71),
      Q => \in\(71)
    );
\c_in_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(72),
      Q => \in\(72)
    );
\c_in_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(73),
      Q => \in\(73)
    );
\c_in_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(74),
      Q => \in\(74)
    );
\c_in_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(75),
      Q => \in\(75)
    );
\c_in_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(76),
      Q => \in\(76)
    );
\c_in_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(77),
      Q => \in\(77)
    );
\c_in_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(78),
      Q => \in\(78)
    );
\c_in_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(79),
      Q => \in\(79)
    );
\c_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(7),
      Q => \in\(7)
    );
\c_in_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(80),
      Q => \in\(80)
    );
\c_in_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(81),
      Q => \in\(81)
    );
\c_in_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(82),
      Q => \in\(82)
    );
\c_in_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(83),
      Q => \in\(83)
    );
\c_in_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(84),
      Q => \in\(84)
    );
\c_in_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(85),
      Q => \in\(85)
    );
\c_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(8),
      Q => \in\(8)
    );
\c_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(9),
      Q => \in\(9)
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => p_0_in(1)
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(1),
      Q => p_0_in(2)
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(3),
      Q => p_0_in(4)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(4),
      Q => \^q\(0)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \^q\(0),
      Q => p_0_in(6)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(6),
      Q => p_0_in(7)
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(7),
      Q => p_0_in(8)
    );
\en_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(8),
      Q => \^q\(1)
    );
\u_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[34]\,
      I5 => \u_a[0]_i_2_n_0\,
      O => u_a(0)
    );
\u_a[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[17]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[0]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[0]_i_2_n_0\
    );
\u_a[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(10),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[44]\,
      I5 => \u_a[10]_i_2_n_0\,
      O => u_a(10)
    );
\u_a[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[27]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[10]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[10]_i_2_n_0\
    );
\u_a[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(11),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[45]\,
      I5 => \u_a[11]_i_2_n_0\,
      O => u_a(11)
    );
\u_a[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[28]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[11]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[11]_i_2_n_0\
    );
\u_a[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(12),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[46]\,
      I5 => \u_a[12]_i_2_n_0\,
      O => u_a(12)
    );
\u_a[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[29]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[12]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[12]_i_2_n_0\
    );
\u_a[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(13),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[47]\,
      I5 => \u_a[13]_i_2_n_0\,
      O => u_a(13)
    );
\u_a[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[30]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[13]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[13]_i_2_n_0\
    );
\u_a[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(14),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[48]\,
      I5 => \u_a[14]_i_2_n_0\,
      O => u_a(14)
    );
\u_a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[31]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[14]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[14]_i_2_n_0\
    );
\u_a[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(15),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[49]\,
      I5 => \u_a[15]_i_2_n_0\,
      O => u_a(15)
    );
\u_a[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[32]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[15]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[15]_i_2_n_0\
    );
\u_a[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(16),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[50]\,
      I5 => \u_a[16]_i_2_n_0\,
      O => u_a(16)
    );
\u_a[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[33]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[16]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[16]_i_2_n_0\
    );
\u_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => data0(17),
      O => u_a(17)
    );
\u_a[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \u_a[17]_i_2_n_0\
    );
\u_a[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(1),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[35]\,
      I5 => \u_a[1]_i_2_n_0\,
      O => u_a(1)
    );
\u_a[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[18]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[1]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[1]_i_2_n_0\
    );
\u_a[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(2),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[36]\,
      I5 => \u_a[2]_i_2_n_0\,
      O => u_a(2)
    );
\u_a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[19]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[2]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[2]_i_2_n_0\
    );
\u_a[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[37]\,
      I5 => \u_a[3]_i_2_n_0\,
      O => u_a(3)
    );
\u_a[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[20]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[3]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[3]_i_2_n_0\
    );
\u_a[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(4),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[38]\,
      I5 => \u_a[4]_i_2_n_0\,
      O => u_a(4)
    );
\u_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[21]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[4]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[4]_i_2_n_0\
    );
\u_a[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(5),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[39]\,
      I5 => \u_a[5]_i_2_n_0\,
      O => u_a(5)
    );
\u_a[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[22]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[5]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[5]_i_2_n_0\
    );
\u_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(6),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[40]\,
      I5 => \u_a[6]_i_2_n_0\,
      O => u_a(6)
    );
\u_a[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[23]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[6]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[6]_i_2_n_0\
    );
\u_a[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(7),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[41]\,
      I5 => \u_a[7]_i_2_n_0\,
      O => u_a(7)
    );
\u_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[24]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[7]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[7]_i_2_n_0\
    );
\u_a[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(8),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[42]\,
      I5 => \u_a[8]_i_2_n_0\,
      O => u_a(8)
    );
\u_a[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[25]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[8]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[8]_i_2_n_0\
    );
\u_a[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(9),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[43]\,
      I5 => \u_a[9]_i_2_n_0\,
      O => u_a(9)
    );
\u_a[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[26]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[9]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[9]_i_2_n_0\
    );
\u_a_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(0),
      Q => \u_a_reg_n_0_[0]\
    );
\u_a_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(10),
      Q => \u_a_reg_n_0_[10]\
    );
\u_a_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(11),
      Q => \u_a_reg_n_0_[11]\
    );
\u_a_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(12),
      Q => \u_a_reg_n_0_[12]\
    );
\u_a_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(13),
      Q => \u_a_reg_n_0_[13]\
    );
\u_a_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(14),
      Q => \u_a_reg_n_0_[14]\
    );
\u_a_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(15),
      Q => \u_a_reg_n_0_[15]\
    );
\u_a_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(16),
      Q => \u_a_reg_n_0_[16]\
    );
\u_a_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(17),
      Q => \u_a_reg_n_0_[17]\
    );
\u_a_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(1),
      Q => \u_a_reg_n_0_[1]\
    );
\u_a_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(2),
      Q => \u_a_reg_n_0_[2]\
    );
\u_a_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(3),
      Q => \u_a_reg_n_0_[3]\
    );
\u_a_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(4),
      Q => \u_a_reg_n_0_[4]\
    );
\u_a_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(5),
      Q => \u_a_reg_n_0_[5]\
    );
\u_a_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(6),
      Q => \u_a_reg_n_0_[6]\
    );
\u_a_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(7),
      Q => \u_a_reg_n_0_[7]\
    );
\u_a_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(8),
      Q => \u_a_reg_n_0_[8]\
    );
\u_a_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(9),
      Q => \u_a_reg_n_0_[9]\
    );
\u_b[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(0),
      O => \u_b[0]_i_1_n_0\
    );
\u_b[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(10),
      O => \u_b[10]_i_1_n_0\
    );
\u_b[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(11),
      O => \u_b[11]_i_1_n_0\
    );
\u_b[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(12),
      O => \u_b[12]_i_1_n_0\
    );
\u_b[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(13),
      O => \u_b[13]_i_1_n_0\
    );
\u_b[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(14),
      O => \u_b[14]_i_1_n_0\
    );
\u_b[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(15),
      O => \u_b[15]_i_1_n_0\
    );
\u_b[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(16),
      O => \u_b[16]_i_1_n_0\
    );
\u_b[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(17),
      O => \u_b[17]_i_1_n_0\
    );
\u_b[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(1),
      O => \u_b[1]_i_1_n_0\
    );
\u_b[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(2),
      O => \u_b[2]_i_1_n_0\
    );
\u_b[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(3),
      O => \u_b[3]_i_1_n_0\
    );
\u_b[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(4),
      O => \u_b[4]_i_1_n_0\
    );
\u_b[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(5),
      O => \u_b[5]_i_1_n_0\
    );
\u_b[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(6),
      O => \u_b[6]_i_1_n_0\
    );
\u_b[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(7),
      O => \u_b[7]_i_1_n_0\
    );
\u_b[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(8),
      O => \u_b[8]_i_1_n_0\
    );
\u_b[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(9),
      O => \u_b[9]_i_1_n_0\
    );
\u_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[0]_i_1_n_0\,
      Q => u_b(0)
    );
\u_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[10]_i_1_n_0\,
      Q => u_b(10)
    );
\u_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[11]_i_1_n_0\,
      Q => u_b(11)
    );
\u_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[12]_i_1_n_0\,
      Q => u_b(12)
    );
\u_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[13]_i_1_n_0\,
      Q => u_b(13)
    );
\u_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[14]_i_1_n_0\,
      Q => u_b(14)
    );
\u_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[15]_i_1_n_0\,
      Q => u_b(15)
    );
\u_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[16]_i_1_n_0\,
      Q => u_b(16)
    );
\u_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[17]_i_1_n_0\,
      Q => u_b(17)
    );
\u_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[1]_i_1_n_0\,
      Q => u_b(1)
    );
\u_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[2]_i_1_n_0\,
      Q => u_b(2)
    );
\u_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[3]_i_1_n_0\,
      Q => u_b(3)
    );
\u_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[4]_i_1_n_0\,
      Q => u_b(4)
    );
\u_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[5]_i_1_n_0\,
      Q => u_b(5)
    );
\u_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[6]_i_1_n_0\,
      Q => u_b(6)
    );
\u_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[7]_i_1_n_0\,
      Q => u_b(7)
    );
\u_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[8]_i_1_n_0\,
      Q => u_b(8)
    );
\u_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[9]_i_1_n_0\,
      Q => u_b(9)
    );
u_dsp48_mul_ip: entity work.multiplier_69_18_1dsp_ip_dsp48_mul_ip
     port map (
      D(85 downto 0) => c_in(85 downto 0),
      Q(17) => \u_a_reg_n_0_[17]\,
      Q(16) => \u_a_reg_n_0_[16]\,
      Q(15) => \u_a_reg_n_0_[15]\,
      Q(14) => \u_a_reg_n_0_[14]\,
      Q(13) => \u_a_reg_n_0_[13]\,
      Q(12) => \u_a_reg_n_0_[12]\,
      Q(11) => \u_a_reg_n_0_[11]\,
      Q(10) => \u_a_reg_n_0_[10]\,
      Q(9) => \u_a_reg_n_0_[9]\,
      Q(8) => \u_a_reg_n_0_[8]\,
      Q(7) => \u_a_reg_n_0_[7]\,
      Q(6) => \u_a_reg_n_0_[6]\,
      Q(5) => \u_a_reg_n_0_[5]\,
      Q(4) => \u_a_reg_n_0_[4]\,
      Q(3) => \u_a_reg_n_0_[3]\,
      Q(2) => \u_a_reg_n_0_[2]\,
      Q(1) => \u_a_reg_n_0_[1]\,
      Q(0) => \u_a_reg_n_0_[0]\,
      \en_buf_reg[3]\ => \c_in[85]_i_3_n_0\,
      \en_buf_reg[4]\ => \c_in[46]_i_4_n_0\,
      \en_buf_reg[5]\ => \c_in[46]_i_3_n_0\,
      \en_buf_reg[6]\(3 downto 2) => p_0_in(7 downto 6),
      \en_buf_reg[6]\(1) => \^q\(0),
      \en_buf_reg[6]\(0) => p_0_in(4),
      \en_buf_reg[6]_0\ => \c_in[46]_i_2_n_0\,
      i_clk => i_clk,
      \u_b_reg[17]\(17 downto 0) => u_b(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    o_in_en : out STD_LOGIC;
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_69_18_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_69_18_1dsp,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp,Vivado 2015.2.1";
end multiplier_69_18_1dsp_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip is
begin
inst: entity work.multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp
     port map (
      Q(1) => o_c_en,
      Q(0) => o_in_en,
      i_a(68 downto 0) => i_a(68 downto 0),
      i_b(17 downto 0) => i_b(17 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(85 downto 0) => o_c(85 downto 0)
    );
end STRUCTURE;
