Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Mar 22 07:14:40 2018
| Host         : bf011tx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file microprocessor_system_control_sets_placed.rpt
| Design       : microprocessor_system
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    24 |
| Minimum Number of register sites lost to control set restrictions |    50 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           29 |
| Yes          | No                    | No                     |              36 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                               Enable Signal                               |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  Bus_VGA_interface_IO/VGA_Sig_Gen/VGA_CLK          |                                                                           |                                                                |                2 |              2 |
|  Bus_VGA_interface_IO/VGA_Sig_Gen/VGA_CLK          | Bus_VGA_interface_IO/VGA_Sig_Gen/VCounter[8]_i_1_n_0                      |                                                                |                1 |              2 |
|  Bus_IR_Transmitter_IO/IR_Transmitter_module/CLK_2 |                                                                           |                                                                |                2 |              4 |
|  Bus_IR_Transmitter_IO/IR_Transmitter_module/CLK_2 | Bus_IR_Transmitter_IO/IR_Transmitter_module/Curr_State[3]_i_1_n_0         |                                                                |                2 |              4 |
|  Bus_IR_Transmitter_IO/IR_Transmitter_module/CLK_2 | Bus_IR_Transmitter_IO/IR_Transmitter_module/CLOCK_10HZ/E[0]               |                                                                |                2 |              4 |
|  CLK_IBUF_BUFG                                     | microprocessor/FSM_sequential_CurrState[4]_i_1_n_0                        | RESET_IBUF                                                     |                3 |              5 |
|  Bus_VGA_interface_IO/VGA_Sig_Gen/VGA_CLK          | Bus_VGA_interface_IO/VGA_Sig_Gen/VCounter[8]_i_1_n_0                      | Bus_VGA_interface_IO/VGA_Sig_Gen/VCounter[6]_i_1_n_0           |                3 |              7 |
|  CLK_IBUF_BUFG                                     | microprocessor/E[0]                                                       | RESET_IBUF                                                     |                1 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/CurrProgContext[7]_i_1_n_0                                 | RESET_IBUF                                                     |                3 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/CurrBusDataOutWE_i_1_n_0                                   | RESET_IBUF                                                     |                2 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/CONFIG_COLOURS_reg[11]                                     | microprocessor/CONFIG_COLOURS_reg[1]                           |                3 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/CurrRegB[7]_i_1_n_0                                        | RESET_IBUF                                                     |                2 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/CurrRegA[7]_i_1_n_0                                        | RESET_IBUF                                                     |                4 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/ADDR_enable_0                                              | microprocessor/COMMAND_reg[0]                                  |                1 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/ADDR_enable                                                | microprocessor/LEDs_reg[0]                                     |                3 |              8 |
|  CLK_IBUF_BUFG                                     | microprocessor/ALU0/E[0]                                                  | RESET_IBUF                                                     |                4 |              8 |
|  Bus_IR_Transmitter_IO/IR_Transmitter_module/CLK_2 | Bus_IR_Transmitter_IO/IR_Transmitter_module/max_count[7]_i_1_n_0          |                                                                |                5 |              8 |
|  Bus_IR_Transmitter_IO/IR_Transmitter_module/CLK_2 | Bus_IR_Transmitter_IO/IR_Transmitter_module/CLOCK_10HZ/Pcounter_reg[0][0] |                                                                |                3 |              8 |
|  Bus_VGA_interface_IO/VGA_Sig_Gen/VGA_CLK          | Bus_VGA_interface_IO/VGA_Sig_Gen/HCounter[9]_i_1_n_0                      |                                                                |                3 |             10 |
|  CLK_IBUF_BUFG                                     |                                                                           | Bus_IR_Transmitter_IO/IR_Transmitter_module/Counter[0]_i_1_n_0 |                3 |             12 |
|  CLK_IBUF_BUFG                                     |                                                                           |                                                                |               17 |             27 |
|  CLK_IBUF_BUFG                                     | Timer/TargetReached1                                                      | microprocessor/SR[0]                                           |                6 |             32 |
|  CLK_IBUF_BUFG                                     | Timer/0]_i_1_n_0                                                          | microprocessor/SR[0]                                           |                8 |             32 |
|  CLK_IBUF_BUFG                                     |                                                                           | RESET_IBUF                                                     |               26 |             81 |
+----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


