Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Wxp05-38Decoder/HCT138_sch_HCT138_sch_sch_tb_isim_beh.exe -prj D:/Wxp05-38Decoder/HCT138_sch_HCT138_sch_sch_tb_beh.prj work.HCT138_sch_HCT138_sch_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Wxp05-38Decoder/Decoder_38_sch.vf" into library work
Analyzing Verilog file "D:/Wxp05-38Decoder/HCT138_sch.vf" into library work
Analyzing Verilog file "D:/Wxp05-38Decoder/Decoder_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module Decoder_38_sch_MUSER_HCT138_sch
Compiling module NAND2
Compiling module AND3
Compiling module HCT138_sch
Compiling module HCT138_sch_HCT138_sch_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Wxp05-38Decoder/HCT138_sch_HCT138_sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 27876 KB
Fuse CPU Usage: 421 ms
