# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Tero.srcs/sources_1/new/TFF.v" \
"../../../../Tero.srcs/sources_1/new/asyn_counter.v" \
"../../../../Tero.srcs/sources_1/new/controller.v" \
"../../../../Tero.srcs/sources_1/new/top_chip.v" \
"../../../../Tero.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
