// Seed: 2939287143
module module_0;
  wire id_1;
  wire id_2, id_3, id_4;
  wire id_5;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    output supply0 id_7
);
  wire id_9;
  logic [7:0] id_10;
  wire id_11;
  assign id_7 = 1;
  uwire id_12;
  wire  id_13;
  assign id_12 = 1'b0;
  wire id_14;
  module_0();
  assign id_11 = id_10[1];
endmodule
