component Counter is
    generic(N: integer); 
    port(Clk, Rst, En: in  std_logic; 
         Q:            out std_logic_vector(N-1 downto 0)); 
end component;

