#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 10 13:48:00 2023
# Process ID: 30088
# Current directory: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vitis/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.426 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.734 ; gain = 81.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx_Vitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx_Vitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1072]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2719]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (2#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2719]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3995]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (3#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4154]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 40 connections declared, but only 39 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4154]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3995]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4196]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (5#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4355]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 40 connections declared, but only 39 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4355]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (6#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:4196]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (7#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 69 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1653]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (8#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1072]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (9#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:436]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 44 connections declared, but only 43 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:436]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_1' (10#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_1' is unconnected for instance 'axi_vdma_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:480]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_0_1' has 44 connections declared, but only 43 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:480]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_0_0' (11#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tdest' does not match port width (2) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:528]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tid' does not match port width (2) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:529]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_tkeep' does not match port width (8) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_tstrb' does not match port width (8) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:533]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (12#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_1' (13#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (14#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:580]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:580]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:580]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:580]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 39 connections declared, but only 35 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_150M_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_150M_0' (15#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_150M' of module 'design_1_proc_sys_reset_150M_0' has 10 connections declared, but only 7 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:616]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1725]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2991]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (16#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2991]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3137]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (17#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3137]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3269]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (18#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3269]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3401]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (19#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3401]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3547]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (20#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3547]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3693]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (21#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (22#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:3693]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (23#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (24#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:767]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (25#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (26#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (27#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_rgb2ycrcb_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_rgb2ycrcb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_rgb2ycrcb_0_0' (28#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_v_rgb2ycrcb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (29#1) [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (30#1) [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (31#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/.Xil/Vivado-30088-LAPTOP-LC3M2DQ5/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:976]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:976]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 95 connections declared, but only 93 given [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:976]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:767]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_0'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:436]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconcat_0'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:969]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_1'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:480]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_0'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_1'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:566]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:624]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (32#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (33#1) [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1705.816 ; gain = 145.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.746 ; gain = 163.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.746 ; gain = 163.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1734.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:10]
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150M'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150M'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_1_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_1_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_in_context.xdc] for cell 'design_1_i/v_rgb2ycrcb_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_in_context.xdc] for cell 'design_1_i/v_rgb2ycrcb_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/axis_broadcaster_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/axis_broadcaster_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_i/axis_subset_converter_1'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_i/axis_subset_converter_1'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/constrs_1/new/mipi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/constrs_1/new/mipi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/constrs_1/new/system.xdc]
Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1798.938 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/mipi_csi2_rx_subsyst_0' at clock pin 'lite_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.938 ; gain = 238.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.938 ; gain = 238.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  c:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_demosaic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1798.938 ; gain = 238.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1798.938 ; gain = 238.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1798.938 ; gain = 238.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2419.383 ; gain = 859.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2419.879 ; gain = 859.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2440.238 ; gain = 880.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_us_0                 |         1|
|3     |design_1_auto_us_1                 |         1|
|4     |design_1_xbar_1                    |         1|
|5     |design_1_auto_pc_0                 |         1|
|6     |design_1_axi_vdma_0_0              |         1|
|7     |design_1_axi_vdma_0_1              |         1|
|8     |design_1_axis_broadcaster_0_0      |         1|
|9     |design_1_axis_subset_converter_0_0 |         1|
|10    |design_1_axis_subset_converter_0_1 |         1|
|11    |design_1_mipi_csi2_rx_subsyst_0_0  |         1|
|12    |design_1_proc_sys_reset_150M_0     |         1|
|13    |design_1_system_ila_0_0            |         1|
|14    |design_1_v_demosaic_0_0            |         1|
|15    |design_1_v_gamma_lut_0_0           |         1|
|16    |design_1_v_rgb2ycrcb_0_0           |         1|
|17    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_pc                 |     1|
|2     |design_1_auto_us                 |     2|
|4     |design_1_axi_vdma_0              |     2|
|6     |design_1_axis_broadcaster_0      |     1|
|7     |design_1_axis_subset_converter_0 |     2|
|9     |design_1_mipi_csi2_rx_subsyst_0  |     1|
|10    |design_1_proc_sys_reset_150M     |     1|
|11    |design_1_system_ila_0            |     1|
|12    |design_1_v_demosaic_0            |     1|
|13    |design_1_v_gamma_lut_0           |     1|
|14    |design_1_v_rgb2ycrcb_0           |     1|
|15    |design_1_xbar                    |     2|
|17    |design_1_zynq_ultra_ps_e_0       |     1|
|18    |IBUF                             |     1|
|19    |IOBUF                            |    11|
|20    |OBUF                             |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2445.047 ; gain = 885.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2445.047 ; gain = 809.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2445.047 ; gain = 885.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2480.875 ; gain = 1368.449
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 13:48:50 2023...
