xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../ENG631_CW1_T16.srcs/sources_1/ip/ClockManager"
xpm_VCOMP.vhd,vhdl,xpm,D:/Software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ENG631_CW1_T16.srcs/sources_1/ip/ClockManager"
ClockManager_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager_sim_netlist.vhdl,incdir="../../../../ENG631_CW1_T16.srcs/sources_1/ip/ClockManager"
glbl.v,Verilog,xil_defaultlib,glbl.v
