Running: xsim.dir/VHDL_Example1_tb_behav/xsimk.exe -simmode gui -wdb VHDL_Example1_tb_behav.wdb -simrunnum 0 -socket 64855
Design successfully loaded
Design Loading Memory Usage: 6424 KB (Peak: 6424 KB)
Design Loading CPU Usage: 62 ms
Simulation completed
Simulation Memory Usage: 7032 KB (Peak: 7032 KB)
Simulation CPU Usage: 62 ms
