
State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state
Name wralign_data_state.WRALIGN_DATA_POST_4K_PIPE wralign_data_state.WRALIGN_DATA_SEND_IMMWR wralign_data_state.WRALIGN_DATA_BUFF_FULL wralign_data_state.WRALIGN_DATA_16B_PIPE2 wralign_data_state.WRALIGN_DATA_LINES_CALC_PIPE wralign_data_state.WRALIGN_DATA_16B_PIPE wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY wralign_data_state.WRALIGN_DATA_ACCESSIVE_RECOVER wralign_data_state.WRALIGN_DATA_CHECK_ACCESSIVE_DATA wralign_data_state.WRALIGN_DATA_PAUSE wralign_data_state.WRALIGN_DATA_SEND_MAX wralign_data_state.WRALIGN_DATA_WAIT wralign_data_state.WRALIGN_DATA_SEND_LAST wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2 wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY wralign_data_state.WRALIGN_DATA_PREFETCH wralign_data_state.WRALIGN_DATA_DESC_DECODE wralign_data_state.WRALIGN_DATA_RD_DESC wralign_data_state.00000 
wralign_data_state.00000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
wralign_data_state.WRALIGN_DATA_RD_DESC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
wralign_data_state.WRALIGN_DATA_DESC_DECODE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
wralign_data_state.WRALIGN_DATA_PREFETCH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_LAST 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_WAIT 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_MAX 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_PAUSE 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_CHECK_ACCESSIVE_DATA 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_ACCESSIVE_RECOVER 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_16B_PIPE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_LINES_CALC_PIPE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_16B_PIPE2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_BUFF_FULL 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_IMMWR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_POST_4K_PIPE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_header_state
Name align_header_state.ALIGN_HDR_IMM_WR align_header_state.ALIGN_HDR_PIPE3 align_header_state.ALIGN_HDR_PIPE2 align_header_state.ALIGN_HDR_PIPE1 align_header_state.ALIGN_HDR_16B align_header_state.ALIGN_HDR_MAX align_header_state.ALIGN_HDR_4KB align_header_state.ALIGN_HDR_DECODE align_header_state.ALIGN_HDR_LATCH align_header_state.0000 
align_header_state.0000 0 0 0 0 0 0 0 0 0 0 
align_header_state.ALIGN_HDR_LATCH 0 0 0 0 0 0 0 0 1 1 
align_header_state.ALIGN_HDR_DECODE 0 0 0 0 0 0 0 1 0 1 
align_header_state.ALIGN_HDR_4KB 0 0 0 0 0 0 1 0 0 1 
align_header_state.ALIGN_HDR_MAX 0 0 0 0 0 1 0 0 0 1 
align_header_state.ALIGN_HDR_16B 0 0 0 0 1 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE1 0 0 0 1 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE2 0 0 1 0 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE3 0 1 0 0 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_IMM_WR 1 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|sent_dw_sel_reg
Name sent_dw_sel_reg.000 sent_dw_sel_reg.100 sent_dw_sel_reg.010 sent_dw_sel_reg.001 
sent_dw_sel_reg.000 0 0 0 0 
sent_dw_sel_reg.001 1 0 0 1 
sent_dw_sel_reg.010 1 0 1 0 
sent_dw_sel_reg.100 1 1 0 0 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlpgen_state
Name tlpgen_state.TLPGEN_CREDIT_PIPE3 tlpgen_state.TLPGEN_CREDIT_PIPE2 tlpgen_state.TLPGEN_YIELD_SIDE_FIFO2 tlpgen_state.TLPGEN_HDR tlpgen_state.TLPGEN_ARB_REQ_FOR_SIDE_FIFO tlpgen_state.TLPGEN_YIELD_SIDE_FIFO tlpgen_state.TLPGEN_CHECK_PAYLOAD tlpgen_state.TLPGEN_CREDIT_PIPE tlpgen_state.TLPGEN_SEND tlpgen_state.TLPGEN_ARB_REQ tlpgen_state.0000 
tlpgen_state.0000 0 0 0 0 0 0 0 0 0 0 0 
tlpgen_state.TLPGEN_ARB_REQ 0 0 0 0 0 0 0 0 0 1 1 
tlpgen_state.TLPGEN_SEND 0 0 0 0 0 0 0 0 1 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE 0 0 0 0 0 0 0 1 0 0 1 
tlpgen_state.TLPGEN_CHECK_PAYLOAD 0 0 0 0 0 0 1 0 0 0 1 
tlpgen_state.TLPGEN_YIELD_SIDE_FIFO 0 0 0 0 0 1 0 0 0 0 1 
tlpgen_state.TLPGEN_ARB_REQ_FOR_SIDE_FIFO 0 0 0 0 1 0 0 0 0 0 1 
tlpgen_state.TLPGEN_HDR 0 0 0 1 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_YIELD_SIDE_FIFO2 0 0 1 0 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE2 0 1 0 0 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE3 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_256_dma_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |PCIe_DDR3|top:u0|altpcie_reconfig_driver:pcie_reconfig_driver_0|g_reconfig_ip.dcd_sm_state
Name g_reconfig_ip.dcd_sm_state.WAIT_DCD_STATE g_reconfig_ip.dcd_sm_state.PAUSE_STATE g_reconfig_ip.dcd_sm_state.DCD_DATA_STATE g_reconfig_ip.dcd_sm_state.DCD_OFFSET_STATE g_reconfig_ip.dcd_sm_state.DCD_LCH_STATE g_reconfig_ip.dcd_sm_state.ACK_STATE g_reconfig_ip.dcd_sm_state.000 
g_reconfig_ip.dcd_sm_state.000 0 0 0 0 0 0 0 
g_reconfig_ip.dcd_sm_state.ACK_STATE 0 0 0 0 0 1 1 
g_reconfig_ip.dcd_sm_state.DCD_LCH_STATE 0 0 0 0 1 0 1 
g_reconfig_ip.dcd_sm_state.DCD_OFFSET_STATE 0 0 0 1 0 0 1 
g_reconfig_ip.dcd_sm_state.DCD_DATA_STATE 0 0 1 0 0 0 1 
g_reconfig_ip.dcd_sm_state.PAUSE_STATE 0 1 0 0 0 0 1 
g_reconfig_ip.dcd_sm_state.WAIT_DCD_STATE 1 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
Name state.ST_CLR_RECONFIG_BASIC_PADDR_MODE state.ST_RELEASE_REQ state.ST_START_AGAIN state.ST_CHECK_CTRLLOCK state.ST_READ_RECONFIG_BASIC_DATA state.ST_SET_RECONFIG_BASIC_READ state.ST_SET_RECONFIG_BASIC_WRITE state.ST_WRITE_DATA_TO_RECONFIG_BASIC state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK state.ST_SET_RECONFIG_BASIC_PADDR_MODE state.ST_CHECK_PHY_ADD_LEGAL state.ST_READ_PHY_ADDRESS state.ST_WRITE_RECONFIG_BASIC_LCH state.ST_REQ_MUTEX state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.ST_REQ_MUTEX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.ST_WRITE_RECONFIG_BASIC_LCH 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.ST_READ_PHY_ADDRESS 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.ST_CHECK_PHY_ADD_LEGAL 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_PADDR_MODE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.ST_WRITE_DATA_TO_RECONFIG_BASIC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_WRITE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_READ 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ST_READ_RECONFIG_BASIC_DATA 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CHECK_CTRLLOCK 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_START_AGAIN 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_RELEASE_REQ 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CLR_RECONFIG_BASIC_PADDR_MODE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
Name state.STATE_GO_WRAGAIN state.STATE_LOCK_CHK state.STATE_RMW_WR state.STATE_RMW_GO2 state.STATE_RMW_WAIT state.STATE_RMW_RD state.STATE_RMW_GO state.STATE_READ state.STATE_GO state.STATE_IDLE 
state.STATE_IDLE 0 0 0 0 0 0 0 0 0 0 
state.STATE_GO 0 0 0 0 0 0 0 0 1 1 
state.STATE_READ 0 0 0 0 0 0 0 1 0 1 
state.STATE_RMW_GO 0 0 0 0 0 0 1 0 0 1 
state.STATE_RMW_RD 0 0 0 0 0 1 0 0 0 1 
state.STATE_RMW_WAIT 0 0 0 0 1 0 0 0 0 1 
state.STATE_RMW_GO2 0 0 0 1 0 0 0 0 0 1 
state.STATE_RMW_WR 0 0 1 0 0 0 0 0 0 1 
state.STATE_LOCK_CHK 0 1 0 0 0 0 0 0 0 1 
state.STATE_GO_WRAGAIN 1 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state
Name state.RELEASE_PHY_RESET_OVERRIDE_START_STATE state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE state.SET_PHY_RESET_OVERRIDE_START_STATE state.SET_PHY_RESET_OVERRIDE_DATA_STATE state.SET_PHY_RESET_OVERRIDE_ADDR_STATE state.RELEASE_OC_CALEN_DONE_STATE state.RELEASE_OC_CALEN_START_STATE state.RELEASE_OC_CALEN_DATA_STATE state.START_OC_CALEN_STATE state.SET_OC_CALEN_DATA_STATE state.SET_OC_CALEN_ADDR_STATE state.GET_TESTBUS_DATA_STATE state.GET_TESTBUS_ADDR_STATE state.WAIT_FOR_NEXT_STATE state.RELEASE_PMUTEX_STATE state.CHECK_PMUTEX_STATE state.READ_PMUTEX_STATE state.ACQUIRE_PMUTEX_STATE state.WRITE_DONE_STATE state.READ_DATA_STATE state.ADDRESS_OFFSET_STATE state.CHECK_REQ_DATA_STATE state.READ_REQ_DATA_STATE state.REQUEST_CONTROL_STATE state.SET_ADDR_OFFSET_REQ_STATE state.CHECK_PHY_ADDR_STATE state.READ_PHY_ADDR_STATE state.BUSY_STATE state.CONTROL_STATE state.WRITE_DATA_STATE state.LOGICAL_ADDRESS_STATE state.000000 
state.000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.LOGICAL_ADDRESS_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.WRITE_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.CONTROL_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.BUSY_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.READ_PHY_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.CHECK_PHY_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.SET_ADDR_OFFSET_REQ_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.REQUEST_CONTROL_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.READ_REQ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.CHECK_REQ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ADDRESS_OFFSET_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.WRITE_DONE_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ACQUIRE_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.CHECK_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.WAIT_FOR_NEXT_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.GET_TESTBUS_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.GET_TESTBUS_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_OC_CALEN_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_OC_CALEN_DATA_STATE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.START_OC_CALEN_STATE 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_DATA_STATE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_START_STATE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_DONE_STATE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_ADDR_STATE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_DATA_STATE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_START_STATE 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_START_STATE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state
Name ret_state.PDOF_TEST_RD ret_state.CH_ADV ret_state.DPRIO_WAIT ret_state.CAL_PD_WR ret_state.IDLE ret_state.PDOF_TEST_WR 
ret_state.IDLE 0 0 0 0 0 0 
ret_state.CAL_PD_WR 0 0 0 1 1 0 
ret_state.DPRIO_WAIT 0 0 1 0 1 0 
ret_state.CH_ADV 0 1 0 0 1 0 
ret_state.PDOF_TEST_RD 1 0 0 0 1 0 
ret_state.PDOF_TEST_WR 0 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state
Name state.PDOF_TEST_RD state.DPRIO_WRITE state.DPRIO_READ state.CH_ADV state.TEST_INPUT state.SAMPLE_TB state.DPRIO_WAIT state.CAL_PD_WR state.CHECK_PLL_RD state.TESTBUS_SET state.CH_WAIT state.IDLE state.PDOF_TEST_WR 
state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.CH_WAIT 0 0 0 0 0 0 0 0 0 0 1 1 0 
state.TESTBUS_SET 0 0 0 0 0 0 0 0 0 1 0 1 0 
state.CHECK_PLL_RD 0 0 0 0 0 0 0 0 1 0 0 1 0 
state.CAL_PD_WR 0 0 0 0 0 0 0 1 0 0 0 1 0 
state.DPRIO_WAIT 0 0 0 0 0 0 1 0 0 0 0 1 0 
state.SAMPLE_TB 0 0 0 0 0 1 0 0 0 0 0 1 0 
state.TEST_INPUT 0 0 0 0 1 0 0 0 0 0 0 1 0 
state.CH_ADV 0 0 0 1 0 0 0 0 0 0 0 1 0 
state.DPRIO_READ 0 0 1 0 0 0 0 0 0 0 0 1 0 
state.DPRIO_WRITE 0 1 0 0 0 0 0 0 0 0 0 1 0 
state.PDOF_TEST_RD 1 0 0 0 0 0 0 0 0 0 0 1 0 
state.PDOF_TEST_WR 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
Name state_middle state_full state_empty 
state_empty 0 0 0 
state_middle 1 0 1 
state_full 0 1 1 

State Machine - |PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_state
Name avmmwr_state.AVMMWR_IDLE avmmwr_state.AVMMWR_WR avmmwr_state.AVMMWR_PIPE 
avmmwr_state.AVMMWR_IDLE 0 0 0 
avmmwr_state.AVMMWR_PIPE 1 0 1 
avmmwr_state.AVMMWR_WR 1 1 0 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|rx_underflow_state
Name rx_underflow_state.RX_UNDERFLOW_IDLE rx_underflow_state.RX_UNDERFLOW_WAIT rx_underflow_state.RX_UNDERFLOW_STREAM 
rx_underflow_state.RX_UNDERFLOW_IDLE 0 0 0 
rx_underflow_state.RX_UNDERFLOW_STREAM 1 0 1 
rx_underflow_state.RX_UNDERFLOW_WAIT 1 1 0 

State Machine - |PCIe_DDR3|top:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |PCIe_DDR3|top:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST
Name mSetup_ST.0000 mSetup_ST.0010 mSetup_ST.0001 
mSetup_ST.0000 0 0 0 
mSetup_ST.0001 1 0 1 
mSetup_ST.0010 1 1 0 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst|arb_burst_state
Name arb_burst_state.ARB_BURST_IDLE arb_burst_state.ARB_BURST_HPRXM_GRANT arb_burst_state.ARB_BURST_WR_GRANT 
arb_burst_state.ARB_BURST_IDLE 0 0 0 
arb_burst_state.ARB_BURST_WR_GRANT 1 0 1 
arb_burst_state.ARB_BURST_HPRXM_GRANT 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_state
Name unload_state.STOUT_SEND 
unload_state.STOUT_CHECK 0 
unload_state.STOUT_SEND 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_state
Name mem_state.STMEM_IDLE mem_state.STMEM_LAST_WORD mem_state.STMEM_OUTPUT 
mem_state.STMEM_IDLE 0 0 0 
mem_state.STMEM_OUTPUT 1 0 1 
mem_state.STMEM_LAST_WORD 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|top_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state
Name state.IDLE state.DISCARD state.SEND_PACKET 
state.IDLE 0 0 0 
state.SEND_PACKET 1 0 1 
state.DISCARD 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|top_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state
Name state.SEND_PAD_LINE_PACKET state.SEND_EOP_RESPONSE state.SEND_FRAME_PACKET state.DISCARD state.SEND_LINE_PACKET state.NEW_LINE_PACKET state.SEND_USER_PACKET state.NEW_USER_PACKET state.NEW_CONTROL_CONTEXT_PACKET state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 0 0 
state.NEW_CONTROL_CONTEXT_PACKET 0 0 0 0 0 0 0 0 1 1 
state.NEW_USER_PACKET 0 0 0 0 0 0 0 1 0 1 
state.SEND_USER_PACKET 0 0 0 0 0 0 1 0 0 1 
state.NEW_LINE_PACKET 0 0 0 0 0 1 0 0 0 1 
state.SEND_LINE_PACKET 0 0 0 0 1 0 0 0 0 1 
state.DISCARD 0 0 0 1 0 0 0 0 0 1 
state.SEND_FRAME_PACKET 0 0 1 0 0 0 0 0 0 1 
state.SEND_EOP_RESPONSE 0 1 0 0 0 0 0 0 0 1 
state.SEND_PAD_LINE_PACKET 1 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|top_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state
Name state.SEND_PACKET state.SEND_PACKET_SOP state.CONTEXT_PACKET state.CONTROL_PACKET state.SINGLE_BEAT_PACKET state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.SINGLE_BEAT_PACKET 0 0 0 0 1 1 
state.CONTROL_PACKET 0 0 0 1 0 1 
state.CONTEXT_PACKET 0 0 1 0 0 1 
state.SEND_PACKET_SOP 0 1 0 0 0 1 
state.SEND_PACKET 1 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state
Name state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB state.STATE_SEND_PASSTHRU state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION state.STATE_VIB_EOP_WAIT state.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 state.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 state.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 state.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 state.STATE_REQUEST_DISCARD_FROM_VIB state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE state.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT state.STATE_VIB_RESP_WAIT 
state.STATE_VIB_RESP_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STATE_REQUEST_DISCARD_FROM_VIB 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STATE_VIB_EOP_WAIT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STATE_SEND_PASSTHRU 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r
Name state_r.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY state_r.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB state_r.STATE_SEND_PASSTHRU state_r.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION state_r.STATE_VIB_EOP_WAIT state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 state_r.STATE_REQUEST_DISCARD_FROM_VIB state_r.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE state_r.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT state_r.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT state_r.STATE_VIB_RESP_WAIT 
state_r.STATE_VIB_RESP_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state_r.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state_r.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state_r.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state_r.STATE_REQUEST_DISCARD_FROM_VIB 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state_r.STATE_VIB_EOP_WAIT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state_r.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state_r.STATE_SEND_PASSTHRU 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state_r.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state_r.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select
Name sync_resp_select.SYNC_RESP_SELECT_ORPHAN_VID sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL sync_resp_select.SYNC_RESP_SELECT_PASSTHRU 
sync_resp_select.SYNC_RESP_SELECT_PASSTHRU 0 0 0 0 
sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL 0 0 1 1 
sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL 0 1 0 1 
sync_resp_select.SYNC_RESP_SELECT_ORPHAN_VID 1 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state
Name state.ST_WAIT_FOR_RESPONSE state.ST_ISSUE_READ state.ST_DECODE_2 state.ST_DECODE_1 state.ST_DECODE_0 state.ST_PREFETCH state.ST_FLUSH state.ST_IDLE state.ST_CMANY_DECODE 
state.ST_IDLE 0 0 0 0 0 0 0 0 0 
state.ST_FLUSH 0 0 0 0 0 0 1 1 0 
state.ST_PREFETCH 0 0 0 0 0 1 0 1 0 
state.ST_DECODE_0 0 0 0 0 1 0 0 1 0 
state.ST_DECODE_1 0 0 0 1 0 0 0 1 0 
state.ST_DECODE_2 0 0 1 0 0 0 0 1 0 
state.ST_ISSUE_READ 0 1 0 0 0 0 0 1 0 
state.ST_WAIT_FOR_RESPONSE 1 0 0 0 0 0 0 1 0 
state.ST_CMANY_DECODE 0 0 0 0 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld
Name state_vld.MSG_VLD_IDLE state_vld.MSG_VLD_UPDATE state_vld.MSG_VLD_PREFETCH 
state_vld.MSG_VLD_IDLE 0 0 0 
state_vld.MSG_VLD_PREFETCH 1 0 1 
state_vld.MSG_VLD_UPDATE 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out
Name state_out.OUTPUT_SEND state_out.OUTPUT_PREFETCH state_out.OUTPUT_POP_MSG_QUEUE state_out.OUTPUT_IDLE 
state_out.OUTPUT_IDLE 0 0 0 0 
state_out.OUTPUT_POP_MSG_QUEUE 0 0 1 1 
state_out.OUTPUT_PREFETCH 0 1 0 1 
state_out.OUTPUT_SEND 1 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_mm
Name state_mm.MM_IDLE state_mm.MM_WAIT state_mm.MM_ISSUE_READ 
state_mm.MM_IDLE 0 0 0 
state_mm.MM_ISSUE_READ 1 0 1 
state_mm.MM_WAIT 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load
Name state_load.LOAD_IDLE state_load.LOAD_RECEIVE state_load.LOAD_PREFETCH 
state_load.LOAD_IDLE 0 0 0 
state_load.LOAD_PREFETCH 1 0 1 
state_load.LOAD_RECEIVE 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state
Name state.TERMINATE state.CONCATENATE state.WAIT_FOR_COMMAND state.SEND_EMPTY_PACKET state.SEND_PACKET state.SEND_PACKET_SOP state.SEND_CONTROL_PACKET state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 
state.SEND_CONTROL_PACKET 0 0 0 0 0 0 1 1 
state.SEND_PACKET_SOP 0 0 0 0 0 1 0 1 
state.SEND_PACKET 0 0 0 0 1 0 0 1 
state.SEND_EMPTY_PACKET 0 0 0 1 0 0 0 1 
state.WAIT_FOR_COMMAND 0 0 1 0 0 0 0 1 
state.CONCATENATE 0 1 0 0 0 0 0 1 
state.TERMINATE 1 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state
Name state.SEND_PACKET state.SEND_EMPTY_PACKET state.TYPE_11_PACKET state.CONTROL_FINAL state.CONTROL_PACKET state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.CONTROL_PACKET 0 0 0 0 1 1 
state.CONTROL_FINAL 0 0 0 1 0 1 
state.TYPE_11_PACKET 0 0 1 0 0 1 
state.SEND_EMPTY_PACKET 0 1 0 0 0 1 
state.SEND_PACKET 1 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state
Name state.STATE_VID_END_WAIT state.STATE_VOB_SEND_PACKET state.STATE_PT_SEND_PACKET state.STATE_PRE_PKT_WAIT state.STATE_VOB_SEND_CTRL state.STATE_IDLE state.STATE_SEND_RD_IDLE 
state.STATE_SEND_RD_IDLE 0 0 0 0 0 0 0 
state.STATE_IDLE 0 0 0 0 0 1 1 
state.STATE_VOB_SEND_CTRL 0 0 0 0 1 0 1 
state.STATE_PRE_PKT_WAIT 0 0 0 1 0 0 1 
state.STATE_PT_SEND_PACKET 0 0 1 0 0 0 1 
state.STATE_VOB_SEND_PACKET 0 1 0 0 0 0 1 
state.STATE_VID_END_WAIT 1 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state
Name last_wr_state.STATE_WR_NEW_PKT last_wr_state.STATE_WR_END_FRAME last_wr_state.STATE_WR_NEW_FRAME last_wr_state.STATE_WR_IDLE last_wr_state.STATE_WR_END_PKT 
last_wr_state.STATE_WR_IDLE 0 0 0 0 0 
last_wr_state.STATE_WR_NEW_FRAME 0 0 1 1 0 
last_wr_state.STATE_WR_END_FRAME 0 1 0 1 0 
last_wr_state.STATE_WR_NEW_PKT 1 0 0 1 0 
last_wr_state.STATE_WR_END_PKT 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state
Name wr_state.STATE_WR_NEW_PKT wr_state.STATE_WR_END_FRAME wr_state.STATE_WR_NEW_FRAME wr_state.STATE_WR_IDLE wr_state.STATE_WR_END_PKT 
wr_state.STATE_WR_IDLE 0 0 0 0 0 
wr_state.STATE_WR_NEW_FRAME 0 0 1 1 0 
wr_state.STATE_WR_END_FRAME 0 1 0 1 0 
wr_state.STATE_WR_NEW_PKT 1 0 0 1 0 
wr_state.STATE_WR_END_PKT 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state
Name rd_state.STATE_RD_END rd_state.STATE_RD_VIDEO rd_state.STATE_RD_ANC rd_state.STATE_RD_START rd_state.STATE_RD_READY rd_state.STATE_RD_IDLE_WAIT rd_state.STATE_RD_IDLE 
rd_state.STATE_RD_IDLE 0 0 0 0 0 0 0 
rd_state.STATE_RD_IDLE_WAIT 0 0 0 0 0 1 1 
rd_state.STATE_RD_READY 0 0 0 0 1 0 1 
rd_state.STATE_RD_START 0 0 0 1 0 0 1 
rd_state.STATE_RD_ANC 0 0 1 0 0 0 1 
rd_state.STATE_RD_VIDEO 0 1 0 0 0 0 1 
rd_state.STATE_RD_END 1 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state
Name wrdma_rd_state.WRDMA_RD_ADDER_PIPE wrdma_rd_state.WRDMA_RD_SEND_TAIL wrdma_rd_state.WRDMA_RD_SEND_LAST wrdma_rd_state.WRDMA_RD_SEND_MAX wrdma_rd_state.WRDMA_RD_SEND_HEAD wrdma_rd_state.WRDMA_RD_CHECK_DESC wrdma_rd_state.WRDMA_RD_POP_DESC wrdma_rd_state.00000 wrdma_rd_state.WRDMA_RD_UPDATE_DESC 
wrdma_rd_state.00000 0 0 0 0 0 0 0 0 0 
wrdma_rd_state.WRDMA_RD_POP_DESC 0 0 0 0 0 0 1 1 0 
wrdma_rd_state.WRDMA_RD_CHECK_DESC 0 0 0 0 0 1 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_HEAD 0 0 0 0 1 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_MAX 0 0 0 1 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_LAST 0 0 1 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_TAIL 0 1 0 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_ADDER_PIPE 1 0 0 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_UPDATE_DESC 0 0 0 0 0 0 0 1 1 

State Machine - |PCIe_DDR3|top:u0|top_nios2_gen2_0:nios2_gen2_0|top_nios2_gen2_0_cpu:cpu|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper|top_nios2_gen2_0_cpu_debug_slave_tck:the_top_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |PCIe_DDR3|top:u0|top_sdram_vfb:sdram_vfb|i_state
Name i_state.111 i_state.101 i_state.011 i_state.010 i_state.001 i_state.000 
i_state.000 0 0 0 0 0 0 
i_state.001 0 0 0 0 1 1 
i_state.010 0 0 0 1 0 1 
i_state.011 0 0 1 0 0 1 
i_state.101 0 1 0 0 0 1 
i_state.111 1 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_sdram_vfb:sdram_vfb|i_next
Name i_next.111 i_next.101 i_next.010 i_next.000 
i_next.000 0 0 0 0 
i_next.010 0 0 1 1 
i_next.101 0 1 0 1 
i_next.111 1 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_sdram_vfb:sdram_vfb|m_state
Name m_state.100000000 m_state.010000000 m_state.001000000 m_state.000100000 m_state.000010000 m_state.000001000 m_state.000000100 m_state.000000010 m_state.000000001 
m_state.000000001 0 0 0 0 0 0 0 0 0 
m_state.000000010 0 0 0 0 0 0 0 1 1 
m_state.000000100 0 0 0 0 0 0 1 0 1 
m_state.000001000 0 0 0 0 0 1 0 0 1 
m_state.000010000 0 0 0 0 1 0 0 0 1 
m_state.000100000 0 0 0 1 0 0 0 0 1 
m_state.001000000 0 0 1 0 0 0 0 0 1 
m_state.010000000 0 1 0 0 0 0 0 0 1 
m_state.100000000 1 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_sdram_vfb:sdram_vfb|m_next
Name m_next.010000000 m_next.000010000 m_next.000001000 m_next.000000001 
m_next.000000001 0 0 0 0 
m_next.000001000 0 0 1 1 
m_next.000010000 0 1 0 1 
m_next.010000000 1 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 
