// Seed: 341303405
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input tri0 id_8,
    input supply1 id_9
);
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2
);
  assign id_4 = id_2;
  assign id_4 = 1;
  module_0(
      id_2, id_2, id_4, id_4, id_4, id_4, id_4, id_1, id_2, id_0
  );
  wor  id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_5 = id_5 < 1;
endmodule
