{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621570795843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621570795858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 13:19:55 2021 " "Processing started: Fri May 21 13:19:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621570795858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570795858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570795858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621570796813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621570796813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 1 1 " "Found 1 design units, including 1 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570810966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570810966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "write_back.v" "" { Text "C:/Users/momon/le3hw/simple_test/write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570810976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570810976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_access.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_access " "Found entity 1: reg_access" {  } { { "reg_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/reg_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570810987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570810987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570810997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570810997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_for_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file display_for_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_for_16bit " "Found entity 1: display_for_16bit" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_display.v 1 1 " "Found 1 design units, including 1 entities, in source file character_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_display " "Found entity 1: character_display" {  } { { "character_display.v" "" { Text "C:/Users/momon/le3hw/simple_test/character_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(143) " "Verilog HDL information at alu.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621570811067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811069 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_test.v(65) " "Verilog HDL Module Instantiation warning at simple_test.v(65): ignored dangling comma in List of Port Connections" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1621570811077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_test.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_test " "Found entity 1: simple_test" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_memory " "Found entity 1: main_memory" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mem_access.v(18) " "Verilog HDL Module Instantiation warning at mem_access.v(18): ignored dangling comma in List of Port Connections" {  } { { "mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/mem_access.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1621570811111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_access " "Found entity 1: mem_access" {  } { { "mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/mem_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inp execute.v(25) " "Verilog HDL Implicit Net warning at execute.v(25): created implicit net for \"inp\"" {  } { { "execute.v" "" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_test " "Elaborating entity \"simple_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621570811227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:simple " "Elaborating entity \"simple\" for hierarchy \"simple:simple\"" {  } { { "simple_test.v" "simple" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811252 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_for_output simple.v(14) " "Output port \"data_for_output\" at simple.v(14) has no driver" {  } { { "simple.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621570811255 "|simple_test|simple:simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 simple:simple\|mux2:mem_address_mux " "Elaborating entity \"mux2\" for hierarchy \"simple:simple\|mux2:mem_address_mux\"" {  } { { "simple.v" "mem_address_mux" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_memory simple:simple\|main_memory:main_memory " "Elaborating entity \"main_memory\" for hierarchy \"simple:simple\|main_memory:main_memory\"" {  } { { "simple.v" "main_memory" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sum.mif " "Parameter \"init_file\" = \"sum.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570811472 ""}  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621570811472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43k1 " "Found entity 1: altsyncram_43k1" {  } { { "db/altsyncram_43k1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43k1 simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated " "Elaborating entity \"altsyncram_43k1\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2da2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2da2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2da2 " "Found entity 1: altsyncram_2da2" {  } { { "db/altsyncram_2da2.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_2da2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570811633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570811633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2da2 simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|altsyncram_2da2:altsyncram1 " "Elaborating entity \"altsyncram_2da2\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|altsyncram_2da2:altsyncram1\"" {  } { { "db/altsyncram_43k1.tdf" "altsyncram1" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570811636 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 1024 C:/Users/momon/le3hw/simple_test/sum.mif " "Memory depth (4096) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/momon/le3hw/simple_test/sum.mif\" -- setting initial value for remaining addresses to 0" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1621570811641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_43k1.tdf" "mgl_prim2" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570812498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_43k1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570812524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621570812524 ""}  } { { "db/altsyncram_43k1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621570812524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570812694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570812874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_43k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit simple:simple\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"simple:simple\|control_unit:control_unit\"" {  } { { "simple.v" "control_unit" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(62) " "Verilog HDL assignment warning at control_unit.v(62): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621570813133 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(67) " "Verilog HDL assignment warning at control_unit.v(67): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621570813133 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(72) " "Verilog HDL assignment warning at control_unit.v(72): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621570813134 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(77) " "Verilog HDL assignment warning at control_unit.v(77): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621570813134 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(82) " "Verilog HDL assignment warning at control_unit.v(82): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621570813134 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(254) " "Verilog HDL Case Statement warning at control_unit.v(254): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 254 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1621570813137 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_a control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_alu_src_a\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_b control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_alu_src_b\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_data_for_output_update control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_data_for_output_update\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_branch control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write_address control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_reg_write_address\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813139 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_mdr control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813140 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_res control_unit.v(116) " "Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable \"op_res\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621570813140 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res control_unit.v(205) " "Inferred latch for \"op_res\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813142 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_mdr control_unit.v(205) " "Inferred latch for \"op_mdr\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813142 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write_address control_unit.v(205) " "Inferred latch for \"op_reg_write_address\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write control_unit.v(205) " "Inferred latch for \"op_reg_write\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_branch control_unit.v(205) " "Inferred latch for \"op_branch\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_for_output_update control_unit.v(205) " "Inferred latch for \"op_data_for_output_update\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] control_unit.v(205) " "Inferred latch for \"op_alu\[0\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] control_unit.v(205) " "Inferred latch for \"op_alu\[1\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813143 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] control_unit.v(205) " "Inferred latch for \"op_alu\[2\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813144 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] control_unit.v(205) " "Inferred latch for \"op_alu\[3\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813144 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[0\] control_unit.v(205) " "Inferred latch for \"op_alu_src_b\[0\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813144 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[1\] control_unit.v(205) " "Inferred latch for \"op_alu_src_b\[1\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813153 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[0\] control_unit.v(205) " "Inferred latch for \"op_alu_src_a\[0\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813154 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[1\] control_unit.v(205) " "Inferred latch for \"op_alu_src_a\[1\]\" at control_unit.v(205)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570813154 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch simple:simple\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"simple:simple\|fetch:fetch\"" {  } { { "simple.v" "fetch" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_access simple:simple\|reg_access:reg_access " "Elaborating entity \"reg_access\" for hierarchy \"simple:simple\|reg_access:reg_access\"" {  } { { "simple.v" "reg_access" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 simple:simple\|reg_access:reg_access\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"simple:simple\|reg_access:reg_access\|mux2:address_for_write_mux\"" {  } { { "reg_access.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_test/reg_access.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute simple:simple\|execute:execute " "Elaborating entity \"execute\" for hierarchy \"simple:simple\|execute:execute\"" {  } { { "simple.v" "execute" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 simple:simple\|execute:execute\|mux4:alu_src_mux_a " "Elaborating entity \"mux4\" for hierarchy \"simple:simple\|execute:execute\|mux4:alu_src_mux_a\"" {  } { { "execute.v" "alu_src_mux_a" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu simple:simple\|execute:execute\|alu:a " "Elaborating entity \"alu\" for hierarchy \"simple:simple\|execute:execute\|alu:a\"" {  } { { "execute.v" "a" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_access simple:simple\|mem_access:mem_access " "Elaborating entity \"mem_access\" for hierarchy \"simple:simple\|mem_access:mem_access\"" {  } { { "simple.v" "mem_access" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back simple:simple\|write_back:write_back " "Elaborating entity \"write_back\" for hierarchy \"simple:simple\|write_back:write_back\"" {  } { { "simple.v" "write_back" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_for_16bit display_for_16bit:display_for_16bit " "Elaborating entity \"display_for_16bit\" for hierarchy \"display_for_16bit:display_for_16bit\"" {  } { { "simple_test.v" "display_for_16bit" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_display display_for_16bit:display_for_16bit\|character_display:l_display0 " "Elaborating entity \"character_display\" for hierarchy \"display_for_16bit:display_for_16bit\|character_display:l_display0\"" {  } { { "display_for_16bit.v" "l_display0" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570813377 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1621570813705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.21.13:20:19 Progress: Loading sld9dbf06ee/alt_sld_fab_wrapper_hw.tcl " "2021.05.21.13:20:19 Progress: Loading sld9dbf06ee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570819909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570823759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570823941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570827718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570827848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570827980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570828135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570828142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570828144 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1621570828866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9dbf06ee/alt_sld_fab.v" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829409 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621570829502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570829502 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621570831964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu\[3\] " "Latch simple:simple\|control_unit:control_unit\|op_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu\[2\] " "Latch simple:simple\|control_unit:control_unit\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu_src_a\[0\] " "Latch simple:simple\|control_unit:control_unit\|op_alu_src_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[11\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[11\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu_src_b\[0\] " "Latch simple:simple\|control_unit:control_unit\|op_alu_src_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu_src_b\[1\] " "Latch simple:simple\|control_unit:control_unit\|op_alu_src_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu\[0\] " "Latch simple:simple\|control_unit:control_unit\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_alu\[1\] " "Latch simple:simple\|control_unit:control_unit\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_mdr " "Latch simple:simple\|control_unit:control_unit\|op_mdr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_res " "Latch simple:simple\|control_unit:control_unit\|op_res has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832045 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_data_for_output_update " "Latch simple:simple\|control_unit:control_unit\|op_data_for_output_update has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832046 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "simple:simple\|control_unit:control_unit\|op_reg_write " "Latch simple:simple\|control_unit:control_unit\|op_reg_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple:simple\|fetch:fetch\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal simple:simple\|fetch:fetch\|instruction_register\[14\]" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621570832046 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621570832046 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[0\] VCC " "Pin \"selector_state\[0\]\" is stuck at VCC" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|selector_state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[1\] VCC " "Pin \"selector_state\[1\]\" is stuck at VCC" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|selector_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[2\] VCC " "Pin \"selector_state\[2\]\" is stuck at VCC" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|selector_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[3\] GND " "Pin \"selector_state\[3\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|selector_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out0\[7\] GND " "Pin \"l_out0\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|l_out0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out1\[7\] GND " "Pin \"l_out1\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|l_out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out2\[7\] GND " "Pin \"l_out2\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|l_out2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out3\[7\] GND " "Pin \"l_out3\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|l_out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out0\[7\] GND " "Pin \"r_out0\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|r_out0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out1\[7\] GND " "Pin \"r_out1\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|r_out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out2\[7\] GND " "Pin \"r_out2\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|r_out2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out3\[7\] GND " "Pin \"r_out3\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|r_out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[7\] GND " "Pin \"phase_out\[7\]\" is stuck at GND" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621570834094 "|simple_test|phase_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621570834094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570834221 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621570837346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_test/output_files/simple_test.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_test/output_files/simple_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570837633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621570838674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621570838674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1623 " "Implemented 1623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621570838879 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621570838879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1477 " "Implemented 1477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621570838879 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621570838879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621570838879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621570838913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 13:20:38 2021 " "Processing ended: Fri May 21 13:20:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621570838913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621570838913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621570838913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621570838913 ""}
