Analysis & Synthesis report for top_tp
Thu Nov 17 12:16:17 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_tp|text_lcd:u_text_lcd|state
  9. State Machine - |top_tp|ir_rx:u_ir_rx|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: num_split:us_num_split
 17. Parameter Settings for User Entity Instance: num_split:um_num_split
 18. Parameter Settings for User Entity Instance: num_split:uh_num_split
 19. Parameter Settings for User Entity Instance: blink:u_blink|cnt_param:u_cnt_param_blk
 20. Parameter Settings for User Entity Instance: led_ctrl:u_led_ctrl
 21. Parameter Settings for User Entity Instance: led_ctrl:u_led_ctrl|cnt_param:u_cnt_param
 22. Parameter Settings for User Entity Instance: buzz:u_buzz|cnt_param:u_cnt_buzz
 23. Parameter Settings for User Entity Instance: num_split:us_num_split_alm
 24. Parameter Settings for User Entity Instance: num_split:um_num_split_alm
 25. Parameter Settings for User Entity Instance: num_split:uh_num_split_alm
 26. Parameter Settings for Inferred Entity Instance: num_split:um_num_split|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: num_split:us_num_split|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: num_split:us_num_split|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: num_split:um_num_split|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: num_split:uh_num_split|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: num_split:uh_num_split|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: num_split:us_num_split_alm|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: num_split:um_num_split_alm|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: num_split:uh_num_split_alm|lpm_divide:Mod0
 35. Port Connectivity Checks: "text_lcd:u_text_lcd|nco:u_nco"
 36. Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_hr"
 37. Port Connectivity Checks: "dec_to_asc:u_dec_to_as_hl"
 38. Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_mr"
 39. Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_ml"
 40. Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_sr"
 41. Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_sl"
 42. Port Connectivity Checks: "num_split:uh_num_split_alm"
 43. Port Connectivity Checks: "num_split:um_num_split_alm"
 44. Port Connectivity Checks: "num_split:us_num_split_alm"
 45. Port Connectivity Checks: "buzz:u_buzz|nco:u_nco_buzz"
 46. Port Connectivity Checks: "buzz:u_buzz|buzz_reset:u_buzz_reset"
 47. Port Connectivity Checks: "buzz:u_buzz|cnt_param:u_cnt_buzz"
 48. Port Connectivity Checks: "buzz:u_buzz|nco:u_nco_beat"
 49. Port Connectivity Checks: "led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"
 50. Port Connectivity Checks: "led_ctrl:u_led_ctrl|nco:u_nco"
 51. Port Connectivity Checks: "led_ctrl:u_led_ctrl"
 52. Port Connectivity Checks: "blink:u_blink|cnt_param:u_cnt_param_blk"
 53. Port Connectivity Checks: "blink:u_blink|nco:u_nco_clk_slow"
 54. Port Connectivity Checks: "num_split:uh_num_split"
 55. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_hour"
 56. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_min"
 57. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_sec"
 58. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_hour"
 59. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_min"
 60. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_sec"
 61. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hmc_cnt_hour"
 62. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_min"
 63. Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec"
 64. Port Connectivity Checks: "hourminsec_tp:u_hourminsec"
 65. Port Connectivity Checks: "controller_tp:u_controller|nco:u_nco_clk_1hz"
 66. Port Connectivity Checks: "controller_tp:u_controller"
 67. Port Connectivity Checks: "remote_controller:u_remote_controller"
 68. Port Connectivity Checks: "ir_rx:u_ir_rx|nco:u_nco"
 69. Port Connectivity Checks: "ir_rx:u_ir_rx"
 70. Port Connectivity Checks: "switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 17 12:16:17 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; top_tp                                      ;
; Top-level Entity Name              ; top_tp                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,099                                       ;
;     Total combinational functions  ; 1,076                                       ;
;     Dedicated logic registers      ; 369                                         ;
; Total registers                    ; 369                                         ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top_tp             ; top_tp             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; tproject.v                       ; yes             ; User Verilog HDL File        ; C:/LogicDesign/TEAM/tproject.v                                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc      ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/lpm_divide_k9m.tdf                                  ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/sign_div_unsign_9kh.tdf                             ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/alt_u_div_64f.tdf                                   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/add_sub_7pc.tdf                                     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/add_sub_8pc.tdf                                     ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/lpm_divide_hhm.tdf                                  ;         ;
; db/lpm_divide_j9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/lpm_divide_j9m.tdf                                  ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/sign_div_unsign_8kh.tdf                             ;         ;
; db/alt_u_div_44f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/alt_u_div_44f.tdf                                   ;         ;
; db/lpm_divide_ghm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/LogicDesign/TEAM/db/lpm_divide_ghm.tdf                                  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,099        ;
;                                             ;              ;
; Total combinational functions               ; 1076         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 344          ;
;     -- 3 input functions                    ; 203          ;
;     -- <=2 input functions                  ; 529          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 700          ;
;     -- arithmetic mode                      ; 376          ;
;                                             ;              ;
; Total registers                             ; 369          ;
;     -- Dedicated logic registers            ; 369          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 37           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; i_rstn~input ;
; Maximum fan-out                             ; 355          ;
; Total fan-out                               ; 4544         ;
; Average fan-out                             ; 2.97         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_tp                                   ; 1076 (12)           ; 369 (0)                   ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |top_tp                                                                                                                        ; top_tp              ; work         ;
;    |blink:u_blink|                        ; 133 (88)            ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|blink:u_blink                                                                                                          ; blink               ; work         ;
;       |cnt_param:u_cnt_param_blk|         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|blink:u_blink|cnt_param:u_cnt_param_blk                                                                                ; cnt_param           ; work         ;
;       |nco:u_nco_clk_slow|                ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|blink:u_blink|nco:u_nco_clk_slow                                                                                       ; nco                 ; work         ;
;    |buzz:u_buzz|                          ; 109 (1)             ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|buzz:u_buzz                                                                                                            ; buzz                ; work         ;
;       |buzz_reset:u_buzz_reset|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|buzz:u_buzz|buzz_reset:u_buzz_reset                                                                                    ; buzz_reset          ; work         ;
;       |cnt_param:u_cnt_buzz|              ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz                                                                                       ; cnt_param           ; work         ;
;       |nco:u_nco_beat|                    ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|buzz:u_buzz|nco:u_nco_beat                                                                                             ; nco                 ; work         ;
;       |nco:u_nco_buzz|                    ; 52 (52)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|buzz:u_buzz|nco:u_nco_buzz                                                                                             ; nco                 ; work         ;
;    |controller_tp:u_controller|           ; 79 (35)             ; 40 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|controller_tp:u_controller                                                                                             ; controller_tp       ; work         ;
;       |nco:u_nco_clk_1hz|                 ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|controller_tp:u_controller|nco:u_nco_clk_1hz                                                                           ; nco                 ; work         ;
;    |dec_to_seg:u_dec_to_seg_r_h|          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|dec_to_seg:u_dec_to_seg_r_h                                                                                            ; dec_to_seg          ; work         ;
;    |dec_to_seg:u_dec_to_seg_r_m|          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|dec_to_seg:u_dec_to_seg_r_m                                                                                            ; dec_to_seg          ; work         ;
;    |dec_to_seg:u_dec_to_seg_r_s|          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|dec_to_seg:u_dec_to_seg_r_s                                                                                            ; dec_to_seg          ; work         ;
;    |hourminsec_tp:u_hourminsec|           ; 214 (53)            ; 59 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec                                                                                             ; hourminsec_tp       ; work         ;
;       |hms_cnt:u_hmc_cnt_hour|            ; 17 (17)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hmc_cnt_hour                                                                      ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_alm_hour|            ; 17 (17)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_hour                                                                      ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_alm_min|             ; 16 (16)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_min                                                                       ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_alm_sec|             ; 16 (16)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_sec                                                                       ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_cnt_min|             ; 18 (18)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_min                                                                       ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_cnt_sec|             ; 18 (18)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec                                                                       ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_tim_hour|            ; 17 (17)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_hour                                                                      ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_tim_min|             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_min                                                                       ; hms_cnt             ; work         ;
;       |hms_cnt:u_hms_tim_sec|             ; 19 (19)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_sec                                                                       ; hms_cnt             ; work         ;
;       |timer:u_timer|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|hourminsec_tp:u_hourminsec|timer:u_timer                                                                               ; timer               ; work         ;
;    |ir_rx:u_ir_rx|                        ; 32 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|ir_rx:u_ir_rx                                                                                                          ; ir_rx               ; work         ;
;       |nco:u_nco|                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|ir_rx:u_ir_rx|nco:u_nco                                                                                                ; nco                 ; work         ;
;    |led_ctrl:u_led_ctrl|                  ; 82 (35)             ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|led_ctrl:u_led_ctrl                                                                                                    ; led_ctrl            ; work         ;
;       |cnt_param:u_cnt_param|             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param                                                                              ; cnt_param           ; work         ;
;       |nco:u_nco|                         ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|led_ctrl:u_led_ctrl|nco:u_nco                                                                                          ; nco                 ; work         ;
;    |num_split:uh_num_split|               ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split                                                                                                 ; num_split           ; work         ;
;       |lpm_divide:Div0|                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ghm:auto_generated|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Div0|lpm_divide_ghm:auto_generated                                                   ; lpm_divide_ghm      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:uh_num_split|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;    |num_split:um_num_split|               ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split                                                                                                 ; num_split           ; work         ;
;       |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Mod0|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:um_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;    |num_split:us_num_split|               ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split                                                                                                 ; num_split           ; work         ;
;       |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Mod0|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|num_split:us_num_split|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;    |switch_debounce:u_switch_debounce0|   ; 34 (1)              ; 35 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce0                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce1|   ; 2 (1)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce1                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce2|   ; 13 (1)              ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce2                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce3|   ; 2 (1)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce3                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce4|   ; 2 (1)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce4                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce5|   ; 2 (1)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce5                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |switch_debounce:u_switch_debounce6|   ; 1 (0)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce6                                                                                     ; switch_debounce     ; work         ;
;       |nco:u_nco_clk_slow|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow                                                                  ; nco                 ; work         ;
;    |text_lcd:u_text_lcd|                  ; 145 (134)           ; 44 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|text_lcd:u_text_lcd                                                                                                    ; text_lcd            ; work         ;
;       |nco:u_nco|                         ; 11 (11)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_tp|text_lcd:u_text_lcd|nco:u_nco                                                                                          ; nco                 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |top_tp|text_lcd:u_text_lcd|state                                      ;
+------------------+------------------+------------------+------------------+------------+
; Name             ; state.EXCUTE_CMD ; state.BUSY_CHECK ; state.WAIT_INPUT ; state.IDLE ;
+------------------+------------------+------------------+------------------+------------+
; state.IDLE       ; 0                ; 0                ; 0                ; 0          ;
; state.WAIT_INPUT ; 0                ; 0                ; 1                ; 1          ;
; state.BUSY_CHECK ; 0                ; 1                ; 0                ; 1          ;
; state.EXCUTE_CMD ; 1                ; 0                ; 0                ; 1          ;
+------------------+------------------+------------------+------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top_tp|ir_rx:u_ir_rx|state                                    ;
+----------------+----------------+----------------+----------------+------------+
; Name           ; state.COMPLETE ; state.DATACODE ; state.LEADCODE ; state.IDLE ;
+----------------+----------------+----------------+----------------+------------+
; state.IDLE     ; 0              ; 0              ; 0              ; 0          ;
; state.LEADCODE ; 0              ; 0              ; 1              ; 1          ;
; state.DATACODE ; 0              ; 1              ; 0              ; 1          ;
; state.COMPLETE ; 1              ; 0              ; 0              ; 1          ;
+----------------+----------------+----------------+----------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+--------------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                ; Free of Timing Hazards ;
+--------------------------------------------------------+------------------------------------+------------------------+
; blink:u_blink|o_seg_blk[14]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[7]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[0]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[21]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[28]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[35]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[8]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[15]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[1]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[22]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[29]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[36]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[16]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[9]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[2]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[23]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[30]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[37]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[10]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[17]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[3]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[24]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[31]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[38]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[18]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[11]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[4]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[25]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[32]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[39]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[12]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[19]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[5]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[26]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[33]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[40]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[20]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[13]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[6]                             ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[27]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[34]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; blink:u_blink|o_seg_blk[41]                            ; blink:u_blink|o_seg_blk[41]        ; yes                    ;
; text_lcd:u_text_lcd|o_lcd_rs                           ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|o_lcd_rw                           ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[0]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[0]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[0]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[1]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[1]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[1]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[2]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[2]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[2]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[3]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[3]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[3]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[4]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[4]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[4]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[5]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[5]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[5]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_m|o_seg[6]                   ; dec_to_seg:u_dec_to_seg_r_m|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_s|o_seg[6]                   ; dec_to_seg:u_dec_to_seg_r_s|Mux7   ; yes                    ;
; dec_to_seg:u_dec_to_seg_r_h|o_seg[6]                   ; dec_to_seg:u_dec_to_seg_r_h|Mux7   ; yes                    ;
; controller_tp:u_controller|o_sec_tim_clk               ; controller_tp:u_controller|Mux9    ; yes                    ;
; controller_tp:u_controller|o_hour_tim_clk              ; controller_tp:u_controller|Mux9    ; yes                    ;
; controller_tp:u_controller|o_min_tim_clk               ; controller_tp:u_controller|Mux9    ; yes                    ;
; controller_tp:u_controller|o_sec_cnt_clk               ; controller_tp:u_controller|Mux21   ; yes                    ;
; controller_tp:u_controller|o_sec_alm_clk               ; controller_tp:u_controller|Mux5    ; yes                    ;
; controller_tp:u_controller|o_min_cnt_clk               ; controller_tp:u_controller|Mux21   ; yes                    ;
; controller_tp:u_controller|o_min_alm_clk               ; controller_tp:u_controller|Mux5    ; yes                    ;
; controller_tp:u_controller|o_hour_cnt_clk              ; controller_tp:u_controller|Mux21   ; yes                    ;
; controller_tp:u_controller|o_hour_alm_clk              ; controller_tp:u_controller|Mux5    ; yes                    ;
; hourminsec_tp:u_hourminsec|timer:u_timer|o_max_hit_min ; controller_tp:u_controller|o_reset ; yes                    ;
; hourminsec_tp:u_hourminsec|timer:u_timer|o_max_hit_sec ; controller_tp:u_controller|o_reset ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[0]                        ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[0]_1243                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[1]~1                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[1]_1261                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[2]~2                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[2]_1279                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[3]~3                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[3]_1297                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[4]~4                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[4]_1315                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[5]~5                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[6]~6                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[6]_1351                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[7]~7                      ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; text_lcd:u_text_lcd|lcd_data[7]_1369                   ; text_lcd:u_text_lcd|Selector38     ; yes                    ;
; Number of user-specified and inferred latches = 91     ;                                    ;                        ;
+--------------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; text_lcd:u_text_lcd|line_data[19,21,23,25,27,29,31..33,37,39,42,45,47,51,53,55,61,63,65,69,71,75,77,79,83,85,87..89,91,93..95,97,99,101,103..105,107,109,111,117,119,121,125,127..129,131,133..137,139,141..145,147,149..153,155,157..161,163,165..169,171,173..175,177,179..181,183..185,187..189,191,196,197,199,201,204,205,207..209,211,213..217,219,221..225,227,229..233,235,237..241,243,245..249,251,253..255] ; Stuck at GND due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw0                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw1                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw2                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw3                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw4                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw5                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; remote_controller:u_remote_controller|o_sw6                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                    ;
; ir_rx:u_ir_rx|o_data[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|o_pulse_make                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|data[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[31]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[31]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[30]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[30]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[29]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[29]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[28]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[28]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[27]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[26]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[26]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[25]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[25]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[24]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[24]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[23]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[23]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[22]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[22]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[21]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[21]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[20]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[20]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[19]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[19]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[18]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[18]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[17]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[17]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[16]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[16]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[15]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[14]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[13]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[12]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[11]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[10]                               ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[9]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[8]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[7]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[6]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[5]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[4]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[3]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[2]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[1]                                ;
; text_lcd:u_text_lcd|nco:u_nco|cnt[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with ir_rx:u_ir_rx|nco:u_nco|cnt[0]                                ;
; text_lcd:u_text_lcd|line_data[16]                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with text_lcd:u_text_lcd|line_data[15]                             ;
; text_lcd:u_text_lcd|line_data[26,28,36,48,54,70,78,108,116,124,176,178,182,186,190,192..195,198,200,202,203,206,210,212,218,220,226,228,234,236,242,244,250,252]                                                                                                                                                                                                                                                       ; Merged with text_lcd:u_text_lcd|line_data[100]                            ;
; text_lcd:u_text_lcd|line_data[17,22,24,30,35,38,96,110,112,113,115,118,120,123,126]                                                                                                                                                                                                                                                                                                                                    ; Merged with text_lcd:u_text_lcd|line_data[102]                            ;
; text_lcd:u_text_lcd|line_data[56,59,62,67]                                                                                                                                                                                                                                                                                                                                                                             ; Merged with text_lcd:u_text_lcd|line_data[41]                             ;
; text_lcd:u_text_lcd|line_data[20,34,46,58,84,90,92,98,114,122,130,132,138,140,146,148,154,156,162,164,170,172]                                                                                                                                                                                                                                                                                                         ; Merged with text_lcd:u_text_lcd|line_data[106]                            ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[31]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[31] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[30]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[30] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[29]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[29] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[28]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[28] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[27]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[27] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[26]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[26] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[25]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[25] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[24]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[24] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[23]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[23] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[22]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[22] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[21]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[21] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[20]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[20] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[19]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[19] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[18]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[18] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[17]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[17] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[16]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[16] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[15]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[15] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[14]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[14] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[13]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[13] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[12]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[12] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[11]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[11] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[10]                                                                                                                                                                                                                                                                                                                                                          ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[10] ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[9]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[9]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[8]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[8]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[7]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[7]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[6]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[5]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[4]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[3]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[2]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[1]  ;
; switch_debounce:u_switch_debounce1|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; switch_debounce:u_switch_debounce2|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; switch_debounce:u_switch_debounce3|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; switch_debounce:u_switch_debounce4|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; switch_debounce:u_switch_debounce5|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; switch_debounce:u_switch_debounce6|nco:u_nco_clk_slow|cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow|cnt[0]  ;
; text_lcd:u_text_lcd|line_data[81,86]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with text_lcd:u_text_lcd|line_data[80]                             ;
; text_lcd:u_text_lcd|line_data[60,68]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with text_lcd:u_text_lcd|line_data[52]                             ;
; text_lcd:u_text_lcd|line_data[49,57,73]                                                                                                                                                                                                                                                                                                                                                                                ; Merged with text_lcd:u_text_lcd|line_data[43]                             ;
; text_lcd:u_text_lcd|line_data[74]                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with text_lcd:u_text_lcd|line_data[50]                             ;
; text_lcd:u_text_lcd|line_data[15]                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                    ;
; text_lcd:u_text_lcd|state~6                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                               ;
; text_lcd:u_text_lcd|state~7                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state~8                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state~9                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|cnt_h[2..15]                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|cnt_l[5..15]                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|cnt32[0..5]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|nco:u_nco|o_clk                                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|cnt_h[0,1]                                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|seq_rx[0,1]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|cnt_l[0..4]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state.IDLE                                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state.LEADCODE                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state.DATACODE                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                               ;
; ir_rx:u_ir_rx|state.COMPLETE                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                               ;
; text_lcd:u_text_lcd|line_data[18]                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with text_lcd:u_text_lcd|line_data[100]                            ;
; text_lcd:u_text_lcd|line_data[9,11]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                    ;
; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[1..27]                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                               ;
; Total Number of Removed Registers = 538                                                                                                                                                                                                                                                                                                                                                                                ;                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[27] ; Lost Fanouts              ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[26],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[25],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[24],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[23],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[22],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[21],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[20],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[19],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[18],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[17],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[16],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[15],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[14],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[13],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[12],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[11],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[10],                               ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[9],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[8],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[7],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[6],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[5],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[4],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[3],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[2],                                ;
;                                                   ;                           ; blink:u_blink|cnt_param:u_cnt_param_blk|o_cnt[1]                                 ;
; ir_rx:u_ir_rx|state~8                             ; Lost Fanouts              ; ir_rx:u_ir_rx|cnt_h[15], ir_rx:u_ir_rx|cnt_l[15], ir_rx:u_ir_rx|cnt32[5],        ;
;                                                   ;                           ; ir_rx:u_ir_rx|cnt32[4], ir_rx:u_ir_rx|cnt32[3], ir_rx:u_ir_rx|cnt32[2],          ;
;                                                   ;                           ; ir_rx:u_ir_rx|cnt32[1], ir_rx:u_ir_rx|cnt32[0], ir_rx:u_ir_rx|seq_rx[1],         ;
;                                                   ;                           ; ir_rx:u_ir_rx|seq_rx[0], ir_rx:u_ir_rx|state.IDLE, ir_rx:u_ir_rx|state.DATACODE, ;
;                                                   ;                           ; ir_rx:u_ir_rx|state.COMPLETE                                                     ;
; ir_rx:u_ir_rx|o_data[0]                           ; Lost Fanouts              ; ir_rx:u_ir_rx|data[0], ir_rx:u_ir_rx|nco:u_nco|o_clk                             ;
; ir_rx:u_ir_rx|state~9                             ; Lost Fanouts              ; ir_rx:u_ir_rx|cnt_h[14], ir_rx:u_ir_rx|state.LEADCODE                            ;
; text_lcd:u_text_lcd|line_data[255]                ; Stuck at GND              ; text_lcd:u_text_lcd|line_data[213]                                               ;
;                                                   ; due to stuck port data_in ;                                                                                  ;
; text_lcd:u_text_lcd|line_data[254]                ; Stuck at GND              ; text_lcd:u_text_lcd|line_data[214]                                               ;
;                                                   ; due to stuck port data_in ;                                                                                  ;
; text_lcd:u_text_lcd|line_data[253]                ; Stuck at GND              ; text_lcd:u_text_lcd|line_data[215]                                               ;
;                                                   ; due to stuck port data_in ;                                                                                  ;
; text_lcd:u_text_lcd|line_data[251]                ; Stuck at GND              ; text_lcd:u_text_lcd|line_data[217]                                               ;
;                                                   ; due to stuck port data_in ;                                                                                  ;
; text_lcd:u_text_lcd|line_data[249]                ; Stuck at GND              ; text_lcd:u_text_lcd|line_data[219]                                               ;
;                                                   ; due to stuck port data_in ;                                                                                  ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 369   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 278   ;
; Number of registers using Asynchronous Clear ; 355   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; buzz:u_buzz|nco:u_nco_buzz|cnt[17]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[18]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[19]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[20]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[21]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[22]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[23]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[24]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[25]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[26]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[27]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[28]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[29]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[30]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[31]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[16]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[15]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[14]        ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[10]        ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[11]        ; 4       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[13]        ; 6       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[12]        ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[8]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[9]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[7]         ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[1]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[6]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[2]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[4]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[5]         ; 3       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[3]         ; 3       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[16]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[17]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[18]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[19]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[20]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[21]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[22]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[23]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[24]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[25]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[26]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[27]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[28]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[29]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[30]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[31]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[14]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[15]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[8]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[9]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[7]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[6]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[0]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[1]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[2]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[3]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[4]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[5]      ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[10]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[11]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[12]     ; 2       ;
; led_ctrl:u_led_ctrl|nco:u_nco|cnt[13]     ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[5]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[6]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[3]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[4]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[7]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[8]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[9]            ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[10]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[11]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[12]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[13]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[14]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[15]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[16]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[17]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[18]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[19]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[20]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[21]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[22]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[23]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[24]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[25]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[26]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[31]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[27]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[28]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[29]           ; 2       ;
; ir_rx:u_ir_rx|nco:u_nco|cnt[30]           ; 2       ;
; buzz:u_buzz|nco:u_nco_buzz|cnt[0]         ; 1       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[24]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[22]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[23]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[20]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[21]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[17]  ; 2       ;
; blink:u_blink|nco:u_nco_clk_slow|cnt[18]  ; 2       ;
; Total number of inverted registers = 234* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_tp|ir_rx:u_ir_rx|cnt_h[5]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_tp|ir_rx:u_ir_rx|cnt_l[5]                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_hour|o_hms_cnt[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_sec|o_hms_cnt[1]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_min|o_hms_cnt[5]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec|o_hms_cnt[4]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_sec|o_hms_cnt[1]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_min|o_hms_cnt[0]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_min|o_hms_cnt[2]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hmc_cnt_hour|o_hms_cnt[4] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_hour|o_hms_cnt[2] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_tp|ir_rx:u_ir_rx|cnt32[0]                                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |top_tp|hourminsec_tp:u_hourminsec|Mux16                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_tp|hourminsec_tp:u_hourminsec|timer:u_timer|o_hms_cnt_sec[5]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |top_tp|led_ctrl:u_led_ctrl|Mux0                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |top_tp|hourminsec_tp:u_hourminsec|timer:u_timer|o_hms_cnt_hour[1]     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |top_tp|hourminsec_tp:u_hourminsec|timer:u_timer|o_hms_cnt_min[1]      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |top_tp|blink:u_blink|o_seg_blk[8]                                     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |top_tp|blink:u_blink|o_seg_blk[25]                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |top_tp|blink:u_blink|o_seg_blk[32]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:us_num_split ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; RANGE          ; 60    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:um_num_split ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; RANGE          ; 60    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:uh_num_split ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; RANGE          ; 24    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blink:u_blink|cnt_param:u_cnt_param_blk ;
+----------------+-----------+---------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                    ;
+----------------+-----------+---------------------------------------------------------+
; RANGE          ; 200000000 ; Signed Integer                                          ;
+----------------+-----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_ctrl:u_led_ctrl ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; NCO_NUM_SPEED  ; 100000 ; Signed Integer                         ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_ctrl:u_led_ctrl|cnt_param:u_cnt_param ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; RANGE          ; 6     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buzz:u_buzz|cnt_param:u_cnt_buzz ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; RANGE          ; 25    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:us_num_split_alm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RANGE          ; 60    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:um_num_split_alm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RANGE          ; 60    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: num_split:uh_num_split_alm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RANGE          ; 24    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:um_num_split|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:us_num_split|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:us_num_split|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:um_num_split|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:uh_num_split|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:uh_num_split|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:us_num_split_alm|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:um_num_split_alm|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: num_split:uh_num_split_alm|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Port Connectivity Checks: "text_lcd:u_text_lcd|nco:u_nco" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; i_num[5..4]  ; Input ; Info     ; Stuck at VCC            ;
; i_num[31..6] ; Input ; Info     ; Stuck at GND            ;
; i_num[3..2]  ; Input ; Info     ; Stuck at GND            ;
; i_num[1]     ; Input ; Info     ; Stuck at VCC            ;
; i_num[0]     ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_hr"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_as_hl"                                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_mr"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_ml"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_sr"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_to_asc:u_dec_to_asc_sl"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; o_asc_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "o_asc_num[7..4]" have no fanouts                      ;
; i_dec_num ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "i_dec_num[3..1]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num_split:uh_num_split_alm"                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; o_digit_l ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_l[3..1]" have no fanouts                  ;
; o_digit_r ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_r[3..1]" have no fanouts                  ;
; i_num     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "i_num[4..1]" will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num_split:um_num_split_alm"                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; o_digit_l ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_l[3..1]" have no fanouts                  ;
; o_digit_r ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_r[3..1]" have no fanouts                  ;
; i_num     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "i_num[5..1]" will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num_split:us_num_split_alm"                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; o_digit_l ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_l[3..1]" have no fanouts                  ;
; o_digit_r ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_digit_r[3..1]" have no fanouts                  ;
; i_num     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "i_num[5..1]" will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "buzz:u_buzz|nco:u_nco_buzz" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; i_num[31..18] ; Input ; Info     ; Stuck at GND        ;
; i_num[6..5]   ; Input ; Info     ; Stuck at GND        ;
; i_num[17]     ; Input ; Info     ; Stuck at VCC        ;
; i_num[16]     ; Input ; Info     ; Stuck at GND        ;
; i_num[10]     ; Input ; Info     ; Stuck at GND        ;
+---------------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buzz:u_buzz|buzz_reset:u_buzz_reset"                                                                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_cnt_buzz ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (1 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buzz:u_buzz|cnt_param:u_cnt_buzz"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_cnt[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_direct    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "buzz:u_buzz|nco:u_nco_beat" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; i_num[22..18] ; Input ; Info     ; Stuck at VCC        ;
; i_num[14..11] ; Input ; Info     ; Stuck at VCC        ;
; i_num[31..25] ; Input ; Info     ; Stuck at GND        ;
; i_num[10..7]  ; Input ; Info     ; Stuck at GND        ;
; i_num[5..0]   ; Input ; Info     ; Stuck at GND        ;
; i_num[24]     ; Input ; Info     ; Stuck at VCC        ;
; i_num[23]     ; Input ; Info     ; Stuck at GND        ;
; i_num[17]     ; Input ; Info     ; Stuck at GND        ;
; i_num[16]     ; Input ; Info     ; Stuck at VCC        ;
; i_num[15]     ; Input ; Info     ; Stuck at GND        ;
; i_num[6]      ; Input ; Info     ; Stuck at VCC        ;
+---------------+-------+----------+---------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "led_ctrl:u_led_ctrl|cnt_param:u_cnt_param" ;
+----------+-------+----------+-----------------------------------------+
; Port     ; Type  ; Severity ; Details                                 ;
+----------+-------+----------+-----------------------------------------+
; i_direct ; Input ; Info     ; Stuck at GND                            ;
+----------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "led_ctrl:u_led_ctrl|nco:u_nco" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; i_num[16..15] ; Input ; Info     ; Stuck at VCC           ;
; i_num[10..9]  ; Input ; Info     ; Stuck at VCC           ;
; i_num[31..17] ; Input ; Info     ; Stuck at GND           ;
; i_num[14..11] ; Input ; Info     ; Stuck at GND           ;
; i_num[4..0]   ; Input ; Info     ; Stuck at GND           ;
; i_num[8]      ; Input ; Info     ; Stuck at GND           ;
; i_num[7]      ; Input ; Info     ; Stuck at VCC           ;
; i_num[6]      ; Input ; Info     ; Stuck at GND           ;
; i_num[5]      ; Input ; Info     ; Stuck at VCC           ;
+---------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_ctrl:u_led_ctrl"                                                                                                                                   ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i_six_seg_dp[5] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; i_six_seg_dp[4] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_six_seg_dp[3] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; i_six_seg_dp[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_six_seg_dp[1] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; i_six_seg_dp[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_mode          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; i_position      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blink:u_blink|cnt_param:u_cnt_param_blk"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; o_cnt    ; Output ; Warning  ; Output or bidir port (28 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_cnt[27..1]" have no fanouts ;
; i_direct ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "blink:u_blink|nco:u_nco_clk_slow" ;
+---------------+-------+----------+---------------------------+
; Port          ; Type  ; Severity ; Details                   ;
+---------------+-------+----------+---------------------------+
; i_num[22..21] ; Input ; Info     ; Stuck at VCC              ;
; i_num[12..11] ; Input ; Info     ; Stuck at VCC              ;
; i_num[31..26] ; Input ; Info     ; Stuck at GND              ;
; i_num[24..23] ; Input ; Info     ; Stuck at GND              ;
; i_num[20..18] ; Input ; Info     ; Stuck at GND              ;
; i_num[16..15] ; Input ; Info     ; Stuck at GND              ;
; i_num[8..0]   ; Input ; Info     ; Stuck at GND              ;
; i_num[25]     ; Input ; Info     ; Stuck at VCC              ;
; i_num[17]     ; Input ; Info     ; Stuck at VCC              ;
; i_num[14]     ; Input ; Info     ; Stuck at VCC              ;
; i_num[13]     ; Input ; Info     ; Stuck at GND              ;
; i_num[10]     ; Input ; Info     ; Stuck at GND              ;
; i_num[9]      ; Input ; Info     ; Stuck at VCC              ;
+---------------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num_split:uh_num_split"                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_num ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_hour" ;
+-----------------+--------+----------+-----------------------------------------+
; Port            ; Type   ; Severity ; Details                                 ;
+-----------------+--------+----------+-----------------------------------------+
; o_max_hit       ; Output ; Info     ; Explicitly unconnected                  ;
; i_max_cnt[2..0] ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[5]    ; Input  ; Info     ; Stuck at GND                            ;
; i_max_cnt[4]    ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[3]    ; Input  ; Info     ; Stuck at GND                            ;
+-----------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_min" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; i_max_cnt[5..3] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[1..0] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[2]    ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_tim_sec" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; i_max_cnt[5..3] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[1..0] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[2]    ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_hour" ;
+-----------------+--------+----------+-----------------------------------------+
; Port            ; Type   ; Severity ; Details                                 ;
+-----------------+--------+----------+-----------------------------------------+
; o_max_hit       ; Output ; Info     ; Explicitly unconnected                  ;
; i_max_cnt[2..0] ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[5]    ; Input  ; Info     ; Stuck at GND                            ;
; i_max_cnt[4]    ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[3]    ; Input  ; Info     ; Stuck at GND                            ;
+-----------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_min" ;
+-----------------+--------+----------+----------------------------------------+
; Port            ; Type   ; Severity ; Details                                ;
+-----------------+--------+----------+----------------------------------------+
; o_max_hit       ; Output ; Info     ; Explicitly unconnected                 ;
; i_max_cnt[5..3] ; Input  ; Info     ; Stuck at VCC                           ;
; i_max_cnt[1..0] ; Input  ; Info     ; Stuck at VCC                           ;
; i_max_cnt[2]    ; Input  ; Info     ; Stuck at GND                           ;
+-----------------+--------+----------+----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_alm_sec" ;
+-----------------+--------+----------+----------------------------------------+
; Port            ; Type   ; Severity ; Details                                ;
+-----------------+--------+----------+----------------------------------------+
; o_max_hit       ; Output ; Info     ; Explicitly unconnected                 ;
; i_max_cnt[5..3] ; Input  ; Info     ; Stuck at VCC                           ;
; i_max_cnt[1..0] ; Input  ; Info     ; Stuck at VCC                           ;
; i_max_cnt[2]    ; Input  ; Info     ; Stuck at GND                           ;
+-----------------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hmc_cnt_hour" ;
+-----------------+--------+----------+-----------------------------------------+
; Port            ; Type   ; Severity ; Details                                 ;
+-----------------+--------+----------+-----------------------------------------+
; o_max_hit       ; Output ; Info     ; Explicitly unconnected                  ;
; i_max_cnt[2..0] ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[5]    ; Input  ; Info     ; Stuck at GND                            ;
; i_max_cnt[4]    ; Input  ; Info     ; Stuck at VCC                            ;
; i_max_cnt[3]    ; Input  ; Info     ; Stuck at GND                            ;
+-----------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_min" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; i_max_cnt[5..3] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[1..0] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[2]    ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; i_max_cnt[5..3] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[1..0] ; Input ; Info     ; Stuck at VCC                            ;
; i_max_cnt[2]    ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hourminsec_tp:u_hourminsec"                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; o_hour[5]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; sec_alm_lcd  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "sec_alm_lcd[5..1]" have no fanouts  ;
; min_alm_lcd  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "min_alm_lcd[5..1]" have no fanouts  ;
; hour_alm_lcd ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "hour_alm_lcd[5..1]" have no fanouts ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "controller_tp:u_controller|nco:u_nco_clk_1hz" ;
+---------------+-------+----------+---------------------------------------+
; Port          ; Type  ; Severity ; Details                               ;
+---------------+-------+----------+---------------------------------------+
; i_num[23..19] ; Input ; Info     ; Stuck at VCC                          ;
; i_num[15..12] ; Input ; Info     ; Stuck at VCC                          ;
; i_num[31..26] ; Input ; Info     ; Stuck at GND                          ;
; i_num[11..8]  ; Input ; Info     ; Stuck at GND                          ;
; i_num[6..0]   ; Input ; Info     ; Stuck at GND                          ;
; i_num[25]     ; Input ; Info     ; Stuck at VCC                          ;
; i_num[24]     ; Input ; Info     ; Stuck at GND                          ;
; i_num[18]     ; Input ; Info     ; Stuck at GND                          ;
; i_num[17]     ; Input ; Info     ; Stuck at VCC                          ;
; i_num[16]     ; Input ; Info     ; Stuck at GND                          ;
; i_num[7]      ; Input ; Info     ; Stuck at VCC                          ;
+---------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller_tp:u_controller"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_state_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "remote_controller:u_remote_controller"                                                                                                            ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "i_data[31..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ir_rx:u_ir_rx|nco:u_nco" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; i_num[5..4]  ; Input ; Info     ; Stuck at VCC      ;
; i_num[31..6] ; Input ; Info     ; Stuck at GND      ;
; i_num[3..2]  ; Input ; Info     ; Stuck at GND      ;
; i_num[1]     ; Input ; Info     ; Stuck at VCC      ;
; i_num[0]     ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ir_rx:u_ir_rx"                                                                                                                ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; o_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_data[31..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; i_num[19..16] ; Input ; Info     ; Stuck at VCC                                   ;
; i_num[31..20] ; Input ; Info     ; Stuck at GND                                   ;
; i_num[13..10] ; Input ; Info     ; Stuck at GND                                   ;
; i_num[8..7]   ; Input ; Info     ; Stuck at GND                                   ;
; i_num[5..0]   ; Input ; Info     ; Stuck at GND                                   ;
; i_num[15]     ; Input ; Info     ; Stuck at GND                                   ;
; i_num[14]     ; Input ; Info     ; Stuck at VCC                                   ;
; i_num[9]      ; Input ; Info     ; Stuck at VCC                                   ;
; i_num[6]      ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 369                         ;
;     CLR               ; 58                          ;
;     CLR SCLR SLD      ; 54                          ;
;     CLR SLD           ; 224                         ;
;     ENA CLR           ; 11                          ;
;     ENA CLR SCLR      ; 8                           ;
;     plain             ; 14                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 1079                        ;
;     arith             ; 376                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 329                         ;
;         3 data inputs ; 40                          ;
;     normal            ; 703                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 125                         ;
;         3 data inputs ; 163                         ;
;         4 data inputs ; 344                         ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 4.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Nov 17 12:15:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_tp -c top_tp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10261): Verilog HDL Event Control warning at tproject.v(725): Event Control contains a complex event expression File: C:/LogicDesign/TEAM/tproject.v Line: 725
Warning (10261): Verilog HDL Event Control warning at tproject.v(737): Event Control contains a complex event expression File: C:/LogicDesign/TEAM/tproject.v Line: 737
Warning (10261): Verilog HDL Event Control warning at tproject.v(749): Event Control contains a complex event expression File: C:/LogicDesign/TEAM/tproject.v Line: 749
Warning (10261): Verilog HDL Event Control warning at tproject.v(757): Event Control contains a complex event expression File: C:/LogicDesign/TEAM/tproject.v Line: 757
Warning (10261): Verilog HDL Event Control warning at tproject.v(769): Event Control contains a complex event expression File: C:/LogicDesign/TEAM/tproject.v Line: 769
Info (12021): Found 18 design units, including 18 entities, in source file tproject.v
    Info (12023): Found entity 1: hms_cnt File: C:/LogicDesign/TEAM/tproject.v Line: 2
    Info (12023): Found entity 2: dec_to_seg File: C:/LogicDesign/TEAM/tproject.v Line: 41
    Info (12023): Found entity 3: cnt_param File: C:/LogicDesign/TEAM/tproject.v Line: 62
    Info (12023): Found entity 4: nco File: C:/LogicDesign/TEAM/tproject.v Line: 97
    Info (12023): Found entity 5: num_split File: C:/LogicDesign/TEAM/tproject.v Line: 121
    Info (12023): Found entity 6: led_ctrl File: C:/LogicDesign/TEAM/tproject.v Line: 134
    Info (12023): Found entity 7: blink File: C:/LogicDesign/TEAM/tproject.v Line: 179
    Info (12023): Found entity 8: switch_debounce File: C:/LogicDesign/TEAM/tproject.v Line: 274
    Info (12023): Found entity 9: timer File: C:/LogicDesign/TEAM/tproject.v Line: 303
    Info (12023): Found entity 10: hourminsec_tp File: C:/LogicDesign/TEAM/tproject.v Line: 377
    Info (12023): Found entity 11: controller_tp File: C:/LogicDesign/TEAM/tproject.v Line: 634
    Info (12023): Found entity 12: buzz_reset File: C:/LogicDesign/TEAM/tproject.v Line: 1194
    Info (12023): Found entity 13: buzz File: C:/LogicDesign/TEAM/tproject.v Line: 1209
    Info (12023): Found entity 14: ir_rx File: C:/LogicDesign/TEAM/tproject.v Line: 1293
    Info (12023): Found entity 15: remote_controller File: C:/LogicDesign/TEAM/tproject.v Line: 1406
    Info (12023): Found entity 16: text_lcd File: C:/LogicDesign/TEAM/tproject.v Line: 1533
    Info (12023): Found entity 17: top_tp File: C:/LogicDesign/TEAM/tproject.v Line: 1719
    Info (12023): Found entity 18: dec_to_asc File: C:/LogicDesign/TEAM/tproject.v Line: 2204
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1832): created implicit net for "o_data" File: C:/LogicDesign/TEAM/tproject.v Line: 1832
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1871): created implicit net for "o_state" File: C:/LogicDesign/TEAM/tproject.v Line: 1871
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1872): created implicit net for "o_state_en" File: C:/LogicDesign/TEAM/tproject.v Line: 1872
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1873): created implicit net for "reset" File: C:/LogicDesign/TEAM/tproject.v Line: 1873
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1875): created implicit net for "direct_clk" File: C:/LogicDesign/TEAM/tproject.v Line: 1875
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1876): created implicit net for "direct_alm" File: C:/LogicDesign/TEAM/tproject.v Line: 1876
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1877): created implicit net for "direct_tim" File: C:/LogicDesign/TEAM/tproject.v Line: 1877
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1893): created implicit net for "i_sec_max_hit" File: C:/LogicDesign/TEAM/tproject.v Line: 1893
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1894): created implicit net for "i_min_max_hit" File: C:/LogicDesign/TEAM/tproject.v Line: 1894
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1896): created implicit net for "i_sec_max_hit_tim" File: C:/LogicDesign/TEAM/tproject.v Line: 1896
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1897): created implicit net for "i_min_max_hit_tim" File: C:/LogicDesign/TEAM/tproject.v Line: 1897
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1899): created implicit net for "o_state_tim" File: C:/LogicDesign/TEAM/tproject.v Line: 1899
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1941): created implicit net for "sec_alm_lcd" File: C:/LogicDesign/TEAM/tproject.v Line: 1941
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1942): created implicit net for "min_alm_lcd" File: C:/LogicDesign/TEAM/tproject.v Line: 1942
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(1943): created implicit net for "hour_alm_lcd" File: C:/LogicDesign/TEAM/tproject.v Line: 1943
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2087): created implicit net for "o_sec_alm_l" File: C:/LogicDesign/TEAM/tproject.v Line: 2087
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2088): created implicit net for "o_sec_alm_r" File: C:/LogicDesign/TEAM/tproject.v Line: 2088
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2094): created implicit net for "o_min_alm_l" File: C:/LogicDesign/TEAM/tproject.v Line: 2094
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2095): created implicit net for "o_min_alm_r" File: C:/LogicDesign/TEAM/tproject.v Line: 2095
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2101): created implicit net for "o_hour_alm_l" File: C:/LogicDesign/TEAM/tproject.v Line: 2101
Warning (10236): Verilog HDL Implicit Net warning at tproject.v(2102): created implicit net for "o_hour_alm_r" File: C:/LogicDesign/TEAM/tproject.v Line: 2102
Info (12127): Elaborating entity "top_tp" for the top level hierarchy
Info (12128): Elaborating entity "switch_debounce" for hierarchy "switch_debounce:u_switch_debounce0" File: C:/LogicDesign/TEAM/tproject.v Line: 1785
Info (12128): Elaborating entity "nco" for hierarchy "switch_debounce:u_switch_debounce0|nco:u_nco_clk_slow" File: C:/LogicDesign/TEAM/tproject.v Line: 290
Info (12128): Elaborating entity "ir_rx" for hierarchy "ir_rx:u_ir_rx" File: C:/LogicDesign/TEAM/tproject.v Line: 1838
Warning (10230): Verilog HDL assignment warning at tproject.v(1338): truncated value with size 32 to match size of target (16) File: C:/LogicDesign/TEAM/tproject.v Line: 1338
Warning (10230): Verilog HDL assignment warning at tproject.v(1343): truncated value with size 32 to match size of target (16) File: C:/LogicDesign/TEAM/tproject.v Line: 1343
Warning (10230): Verilog HDL assignment warning at tproject.v(1372): truncated value with size 32 to match size of target (6) File: C:/LogicDesign/TEAM/tproject.v Line: 1372
Info (10264): Verilog HDL Case Statement information at tproject.v(1392): all case item expressions in this case statement are onehot File: C:/LogicDesign/TEAM/tproject.v Line: 1392
Info (12128): Elaborating entity "remote_controller" for hierarchy "remote_controller:u_remote_controller" File: C:/LogicDesign/TEAM/tproject.v Line: 1864
Info (12128): Elaborating entity "controller_tp" for hierarchy "controller_tp:u_controller" File: C:/LogicDesign/TEAM/tproject.v Line: 1920
Warning (10036): Verilog HDL or VHDL warning at tproject.v(713): object "i_sw_t7" assigned a value but never read File: C:/LogicDesign/TEAM/tproject.v Line: 713
Warning (10230): Verilog HDL assignment warning at tproject.v(730): truncated value with size 32 to match size of target (2) File: C:/LogicDesign/TEAM/tproject.v Line: 730
Warning (10230): Verilog HDL assignment warning at tproject.v(744): truncated value with size 32 to match size of target (2) File: C:/LogicDesign/TEAM/tproject.v Line: 744
Warning (10230): Verilog HDL assignment warning at tproject.v(764): truncated value with size 32 to match size of target (1) File: C:/LogicDesign/TEAM/tproject.v Line: 764
Warning (10230): Verilog HDL assignment warning at tproject.v(776): truncated value with size 32 to match size of target (1) File: C:/LogicDesign/TEAM/tproject.v Line: 776
Warning (10270): Verilog HDL Case Statement warning at tproject.v(862): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 862
Warning (10270): Verilog HDL Case Statement warning at tproject.v(973): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 973
Warning (10270): Verilog HDL Case Statement warning at tproject.v(1082): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 1082
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_sec_cnt_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_min_cnt_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_hour_cnt_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_sec_alm_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_min_alm_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_hour_alm_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_sec_tim_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_min_tim_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable "o_hour_tim_clk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_hour_tim_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_min_tim_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_sec_tim_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_hour_alm_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_min_alm_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_sec_alm_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_hour_cnt_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_min_cnt_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (10041): Inferred latch for "o_sec_cnt_clk" at tproject.v(825) File: C:/LogicDesign/TEAM/tproject.v Line: 825
Info (12128): Elaborating entity "hourminsec_tp" for hierarchy "hourminsec_tp:u_hourminsec" File: C:/LogicDesign/TEAM/tproject.v Line: 1974
Info (12128): Elaborating entity "hms_cnt" for hierarchy "hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec" File: C:/LogicDesign/TEAM/tproject.v Line: 457
Warning (10230): Verilog HDL assignment warning at tproject.v(25): truncated value with size 32 to match size of target (6) File: C:/LogicDesign/TEAM/tproject.v Line: 25
Warning (10230): Verilog HDL assignment warning at tproject.v(33): truncated value with size 32 to match size of target (6) File: C:/LogicDesign/TEAM/tproject.v Line: 33
Info (12128): Elaborating entity "timer" for hierarchy "hourminsec_tp:u_hourminsec|timer:u_timer" File: C:/LogicDesign/TEAM/tproject.v Line: 548
Warning (10240): Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable "o_max_hit_min", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable "o_max_hit_sec", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 326
Info (10041): Inferred latch for "o_max_hit_sec" at tproject.v(368) File: C:/LogicDesign/TEAM/tproject.v Line: 368
Info (10041): Inferred latch for "o_max_hit_min" at tproject.v(368) File: C:/LogicDesign/TEAM/tproject.v Line: 368
Info (12128): Elaborating entity "num_split" for hierarchy "num_split:us_num_split" File: C:/LogicDesign/TEAM/tproject.v Line: 1985
Warning (10230): Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4) File: C:/LogicDesign/TEAM/tproject.v Line: 129
Warning (10230): Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4) File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12128): Elaborating entity "dec_to_seg" for hierarchy "dec_to_seg:u_dec_to_seg_l_s" File: C:/LogicDesign/TEAM/tproject.v Line: 1990
Warning (10270): Verilog HDL Case Statement warning at tproject.v(47): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at tproject.v(47): inferring latch(es) for variable "o_seg", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[0]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[1]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[2]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[3]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[4]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[5]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (10041): Inferred latch for "o_seg[6]" at tproject.v(47) File: C:/LogicDesign/TEAM/tproject.v Line: 47
Info (12128): Elaborating entity "num_split" for hierarchy "num_split:uh_num_split" File: C:/LogicDesign/TEAM/tproject.v Line: 2029
Warning (10230): Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4) File: C:/LogicDesign/TEAM/tproject.v Line: 129
Warning (10230): Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4) File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12128): Elaborating entity "blink" for hierarchy "blink:u_blink" File: C:/LogicDesign/TEAM/tproject.v Line: 2059
Warning (10270): Verilog HDL Case Statement warning at tproject.v(216): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 216
Warning (10270): Verilog HDL Case Statement warning at tproject.v(241): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at tproject.v(215): inferring latch(es) for variable "o_seg_blk", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 215
Info (10041): Inferred latch for "o_seg_blk[0]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[1]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[2]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[3]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[4]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[5]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[6]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[7]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[8]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[9]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[10]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[11]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[12]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[13]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[14]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[15]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[16]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[17]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[18]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[19]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[20]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[21]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[22]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[23]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[24]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[25]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[26]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[27]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[28]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[29]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[30]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[31]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[32]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[33]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[34]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[35]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[36]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[37]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[38]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[39]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[40]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (10041): Inferred latch for "o_seg_blk[41]" at tproject.v(239) File: C:/LogicDesign/TEAM/tproject.v Line: 239
Info (12128): Elaborating entity "cnt_param" for hierarchy "blink:u_blink|cnt_param:u_cnt_param_blk" File: C:/LogicDesign/TEAM/tproject.v Line: 211
Warning (10230): Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (28) File: C:/LogicDesign/TEAM/tproject.v Line: 76
Warning (10230): Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (28) File: C:/LogicDesign/TEAM/tproject.v Line: 83
Warning (10230): Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (28) File: C:/LogicDesign/TEAM/tproject.v Line: 87
Warning (10230): Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (28) File: C:/LogicDesign/TEAM/tproject.v Line: 89
Info (12128): Elaborating entity "led_ctrl" for hierarchy "led_ctrl:u_led_ctrl" File: C:/LogicDesign/TEAM/tproject.v Line: 2072
Info (12128): Elaborating entity "cnt_param" for hierarchy "led_ctrl:u_led_ctrl|cnt_param:u_cnt_param" File: C:/LogicDesign/TEAM/tproject.v Line: 162
Warning (10230): Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (3) File: C:/LogicDesign/TEAM/tproject.v Line: 76
Warning (10230): Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (3) File: C:/LogicDesign/TEAM/tproject.v Line: 83
Warning (10230): Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (3) File: C:/LogicDesign/TEAM/tproject.v Line: 87
Warning (10230): Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (3) File: C:/LogicDesign/TEAM/tproject.v Line: 89
Info (12128): Elaborating entity "buzz" for hierarchy "buzz:u_buzz" File: C:/LogicDesign/TEAM/tproject.v Line: 2081
Warning (10270): Verilog HDL Case Statement warning at tproject.v(1253): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (10240): Verilog HDL Always Construct warning at tproject.v(1253): inferring latch(es) for variable "buzz_freq", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[0]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[1]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[2]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[3]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[4]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[5]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[6]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[7]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[8]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[9]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[10]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[11]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[12]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[13]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[14]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[15]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[16]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[17]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[18]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[19]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[20]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[21]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[22]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[23]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[24]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[25]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[26]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[27]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[28]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[29]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[30]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (10041): Inferred latch for "buzz_freq[31]" at tproject.v(1253) File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Info (12128): Elaborating entity "cnt_param" for hierarchy "buzz:u_buzz|cnt_param:u_cnt_buzz" File: C:/LogicDesign/TEAM/tproject.v Line: 1242
Warning (10230): Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (5) File: C:/LogicDesign/TEAM/tproject.v Line: 76
Warning (10230): Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (5) File: C:/LogicDesign/TEAM/tproject.v Line: 83
Warning (10230): Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (5) File: C:/LogicDesign/TEAM/tproject.v Line: 87
Warning (10230): Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (5) File: C:/LogicDesign/TEAM/tproject.v Line: 89
Info (12128): Elaborating entity "buzz_reset" for hierarchy "buzz:u_buzz|buzz_reset:u_buzz_reset" File: C:/LogicDesign/TEAM/tproject.v Line: 1248
Info (12128): Elaborating entity "dec_to_asc" for hierarchy "dec_to_asc:u_dec_to_asc_sl" File: C:/LogicDesign/TEAM/tproject.v Line: 2117
Warning (10270): Verilog HDL Case Statement warning at tproject.v(2210): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (10240): Verilog HDL Always Construct warning at tproject.v(2210): inferring latch(es) for variable "o_asc_num", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[0]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[1]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[2]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[3]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[4]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[5]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[6]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (10041): Inferred latch for "o_asc_num[7]" at tproject.v(2210) File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (12128): Elaborating entity "text_lcd" for hierarchy "text_lcd:u_text_lcd" File: C:/LogicDesign/TEAM/tproject.v Line: 2199
Warning (10230): Verilog HDL assignment warning at tproject.v(1606): truncated value with size 32 to match size of target (2) File: C:/LogicDesign/TEAM/tproject.v Line: 1606
Warning (10230): Verilog HDL assignment warning at tproject.v(1639): truncated value with size 32 to match size of target (8) File: C:/LogicDesign/TEAM/tproject.v Line: 1639
Warning (10270): Verilog HDL Case Statement warning at tproject.v(1673): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 1673
Warning (10270): Verilog HDL Case Statement warning at tproject.v(1668): incomplete case statement has no default case item File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10264): Verilog HDL Case Statement information at tproject.v(1668): all case item expressions in this case statement are onehot File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Warning (10240): Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable "o_lcd_rs", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Warning (10240): Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable "o_lcd_rw", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Warning (10240): Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable "lcd_data", which holds its previous value in one or more paths through the always construct File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[0]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[1]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[2]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[3]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[4]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[5]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[6]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "lcd_data[7]" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "o_lcd_rw" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (10041): Inferred latch for "o_lcd_rs" at tproject.v(1668) File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[4]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[7]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[8]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[9]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[11]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[12]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[13]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[14]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[15]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[1]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[2]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "buzz:u_buzz|buzz_freq[3]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 1253
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_hr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_as_hl|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_mr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_ml|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_sr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_sl|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_hr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_mr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Warning (14026): LATCH primitive "dec_to_asc:u_dec_to_asc_sr|o_asc_num[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 2210
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:um_num_split|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:us_num_split|Div0" File: C:/LogicDesign/TEAM/tproject.v Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:us_num_split|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:um_num_split|Div0" File: C:/LogicDesign/TEAM/tproject.v Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:uh_num_split|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:uh_num_split|Div0" File: C:/LogicDesign/TEAM/tproject.v Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:us_num_split_alm|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:um_num_split_alm|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "num_split:uh_num_split_alm|Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12130): Elaborated megafunction instantiation "num_split:um_num_split|lpm_divide:Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12133): Instantiated megafunction "num_split:um_num_split|lpm_divide:Mod0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/LogicDesign/TEAM/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/LogicDesign/TEAM/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/LogicDesign/TEAM/db/alt_u_div_64f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/LogicDesign/TEAM/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/LogicDesign/TEAM/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "num_split:us_num_split|lpm_divide:Div0" File: C:/LogicDesign/TEAM/tproject.v Line: 129
Info (12133): Instantiated megafunction "num_split:us_num_split|lpm_divide:Div0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 129
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/LogicDesign/TEAM/db/lpm_divide_hhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "num_split:uh_num_split|lpm_divide:Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12133): Instantiated megafunction "num_split:uh_num_split|lpm_divide:Mod0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf
    Info (12023): Found entity 1: lpm_divide_j9m File: C:/LogicDesign/TEAM/db/lpm_divide_j9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/LogicDesign/TEAM/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: C:/LogicDesign/TEAM/db/alt_u_div_44f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "num_split:uh_num_split|lpm_divide:Div0" File: C:/LogicDesign/TEAM/tproject.v Line: 129
Info (12133): Instantiated megafunction "num_split:uh_num_split|lpm_divide:Div0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 129
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm File: C:/LogicDesign/TEAM/db/lpm_divide_ghm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "num_split:us_num_split_alm|lpm_divide:Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12133): Instantiated megafunction "num_split:us_num_split_alm|lpm_divide:Mod0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "num_split:uh_num_split_alm|lpm_divide:Mod0" File: C:/LogicDesign/TEAM/tproject.v Line: 130
Info (12133): Instantiated megafunction "num_split:uh_num_split_alm|lpm_divide:Mod0" with the following parameter: File: C:/LogicDesign/TEAM/tproject.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[0]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[1]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[1]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[1]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[2]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[2]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[2]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[3]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[3]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[3]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[4]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[4]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[4]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[5]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[5]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_s|o_seg[6]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_m|o_seg[6]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (14026): LATCH primitive "dec_to_seg:u_dec_to_seg_l_h|o_seg[6]" is permanently enabled File: C:/LogicDesign/TEAM/tproject.v Line: 47
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[0]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[1]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[2]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[3]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[4]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[5]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[6]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13047): Converted the fan-out from the tri-state buffer "text_lcd:u_text_lcd|lcd_data[7]" to the node "text_lcd:u_text_lcd|Equal1" into an OR gate File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "blink:u_blink|o_seg_blk[41]" merged with LATCH primitive "blink:u_blink|o_seg_blk[38]" File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[1]_1261" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[2]_1279" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[3]_1297" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[4]_1315" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[6]_1351" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Info (13026): Duplicate LATCH primitive "text_lcd:u_text_lcd|lcd_data[7]_1369" merged with LATCH primitive "text_lcd:u_text_lcd|lcd_data[0]_1243" File: C:/LogicDesign/TEAM/tproject.v Line: 1668
Warning (13012): Latch blink:u_blink|o_seg_blk[14] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[7] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[0] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[21] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[28] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[35] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[8] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[15] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[1] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[22] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[29] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[36] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[16] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[9] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[2] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[23] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[30] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[37] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[10] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[17] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[3] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[24] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[31] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[38] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[18] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[11] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[4] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[25] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[32] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[39] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[12] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[19] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[5] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[26] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[33] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[40] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[20] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[13] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[6] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[27] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch blink:u_blink|o_seg_blk[34] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch text_lcd:u_text_lcd|o_lcd_rs has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1536
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|state.EXCUTE_CMD File: C:/LogicDesign/TEAM/tproject.v Line: 1567
Warning (13012): Latch text_lcd:u_text_lcd|o_lcd_rw has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1537
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|state.EXCUTE_CMD File: C:/LogicDesign/TEAM/tproject.v Line: 1567
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[0] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[0] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[0] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[1] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[1] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[1] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[2] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[2] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[2] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[3] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[3] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[3] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[4] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[4] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[4] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[5] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[5] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[5] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_m|o_seg[6] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_s|o_seg[6] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch dec_to_seg:u_dec_to_seg_r_h|o_seg[6] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_sec_tim_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 657
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_hour_tim_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 659
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_min_tim_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 658
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_sec_cnt_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 649
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_sec_alm_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 653
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_mode[1] File: C:/LogicDesign/TEAM/tproject.v Line: 729
Warning (13012): Latch controller_tp:u_controller|o_min_cnt_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 650
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch controller_tp:u_controller|o_min_alm_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 654
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[0] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch controller_tp:u_controller|o_hour_cnt_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 651
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch controller_tp:u_controller|o_hour_alm_clk has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 655
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller|o_position[1] File: C:/LogicDesign/TEAM/tproject.v Line: 741
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[0] has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[0]_1243 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|state.BUSY_CHECK File: C:/LogicDesign/TEAM/tproject.v Line: 1567
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[1]~1 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[2]~2 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[3]~3 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[4]~4 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[5]~5 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[1] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[6]~6 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[6] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Warning (13012): Latch text_lcd:u_text_lcd|lcd_data[7]~7 has unsafe behavior File: C:/LogicDesign/TEAM/tproject.v Line: 1668
    Warning (13013): Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd|cnt_cmd[1] File: C:/LogicDesign/TEAM/tproject.v Line: 1616
Info (13000): Registers with preset signals will power-up high File: C:/LogicDesign/TEAM/tproject.v Line: 79
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "blink:u_blink|cnt_param:u_cnt_param_blk|Add0~0" File: C:/LogicDesign/TEAM/tproject.v Line: 83
Info (144001): Generated suppressed messages file C:/LogicDesign/TEAM/output_files/top_tp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_sw7" File: C:/LogicDesign/TEAM/tproject.v Line: 1740
    Warning (15610): No output dependent on input pin "i_ir_rxb" File: C:/LogicDesign/TEAM/tproject.v Line: 1742
Info (21057): Implemented 1145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1108 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Thu Nov 17 12:16:17 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/LogicDesign/TEAM/output_files/top_tp.map.smsg.


