<module name="DMPAC0_HTS_S_VBUSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMPAC_HTS_PIPELINE_CONTROL_0" acronym="DMPAC_HTS_PIPELINE_CONTROL_0" offset="0x0" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 0 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_1" acronym="DMPAC_HTS_PIPELINE_CONTROL_1" offset="0x4" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 1 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_2" acronym="DMPAC_HTS_PIPELINE_CONTROL_2" offset="0x8" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 2 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_3" acronym="DMPAC_HTS_PIPELINE_CONTROL_3" offset="0xC" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 3 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_4" acronym="DMPAC_HTS_PIPELINE_CONTROL_4" offset="0x10" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 4 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_5" acronym="DMPAC_HTS_PIPELINE_CONTROL_5" offset="0x14" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 5 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPELINE_CONTROL_6" acronym="DMPAC_HTS_PIPELINE_CONTROL_6" offset="0x18" width="32" description="Enable pipeline to activate all connected scheduler">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 6 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -&amp;amp;gt; pipeline is active , read '0' -&amp;amp;gt; pipeline is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA0_SCHEDULER_CONTROL" offset="0x50" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -&amp;amp;gt; HWA0 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA0 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA0 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA0 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_HOP" acronym="DMPAC_HTS_HWA0_HOP" offset="0x54" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_WDTIMER" acronym="DMPAC_HTS_HWA0_WDTIMER" offset="0x58" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA0 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA0 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_BW_LIMITER" acronym="DMPAC_HTS_HWA0_BW_LIMITER" offset="0x5C" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA0 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS0_CONTROL" acronym="DMPAC_HTS_HWA0_CONS0_CONTROL" offset="0x60" width="32" description="Controlling consumer socket 0 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS1_CONTROL" acronym="DMPAC_HTS_HWA0_CONS1_CONTROL" offset="0x64" width="32" description="Controlling consumer socket 1 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS2_CONTROL" acronym="DMPAC_HTS_HWA0_CONS2_CONTROL" offset="0x68" width="32" description="Controlling consumer socket 2 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS3_CONTROL" acronym="DMPAC_HTS_HWA0_CONS3_CONTROL" offset="0x6C" width="32" description="Controlling consumer socket 3 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 3" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 3 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS4_CONTROL" acronym="DMPAC_HTS_HWA0_CONS4_CONTROL" offset="0x70" width="32" description="Controlling consumer socket 4 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 4" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 4 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_CONS5_CONTROL" acronym="DMPAC_HTS_HWA0_CONS5_CONTROL" offset="0x74" width="32" description="Controlling consumer socket 5 for HWA0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA0 cons socket 5" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 5 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD0_CONTROL" acronym="DMPAC_HTS_HWA0_PROD0_CONTROL" offset="0x78" width="32" description="Controlling producer socket0 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD0_BUF_CONTROL" offset="0x7C" width="32" description="Controlling producer socket0 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD0_COUNT" acronym="DMPAC_HTS_HWA0_PROD0_COUNT" offset="0x80" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PA0_CONTROL" acronym="DMPAC_HTS_HWA0_PA0_CONTROL" offset="0x84" width="32" description="control register to manage pattern adapter on HWA0 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA0_PA0_PRODCOUNT" offset="0x88" width="32" description="count values for HWA0 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD1_CONTROL" acronym="DMPAC_HTS_HWA0_PROD1_CONTROL" offset="0x8C" width="32" description="Controlling producer socket1 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD1_BUF_CONTROL" offset="0x90" width="32" description="Controlling producer socket1 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD1_COUNT" acronym="DMPAC_HTS_HWA0_PROD1_COUNT" offset="0x94" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PA1_CONTROL" acronym="DMPAC_HTS_HWA0_PA1_CONTROL" offset="0x98" width="32" description="control register to manage pattern adapter on HWA0 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA0_PA1_PRODCOUNT" offset="0x9C" width="32" description="count values for HWA0 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD2_CONTROL" acronym="DMPAC_HTS_HWA0_PROD2_CONTROL" offset="0xA0" width="32" description="Controlling producer socket2 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD2_BUF_CONTROL" offset="0xA4" width="32" description="Controlling producer socket2 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD2_COUNT" acronym="DMPAC_HTS_HWA0_PROD2_COUNT" offset="0xA8" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD3_CONTROL" acronym="DMPAC_HTS_HWA0_PROD3_CONTROL" offset="0xB4" width="32" description="Controlling producer socket3 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD3_BUF_CONTROL" offset="0xB8" width="32" description="Controlling producer socket3 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD3_COUNT" acronym="DMPAC_HTS_HWA0_PROD3_COUNT" offset="0xBC" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD4_CONTROL" acronym="DMPAC_HTS_HWA0_PROD4_CONTROL" offset="0xC8" width="32" description="Controlling producer socket4 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD4_BUF_CONTROL" offset="0xCC" width="32" description="Controlling producer socket4 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD4_COUNT" acronym="DMPAC_HTS_HWA0_PROD4_COUNT" offset="0xD0" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD5_CONTROL" acronym="DMPAC_HTS_HWA0_PROD5_CONTROL" offset="0xDC" width="32" description="Controlling producer socket5 for HWA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD5_BUF_CONTROL" offset="0xE0" width="32" description="Controlling producer socket5 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD5_COUNT" acronym="DMPAC_HTS_HWA0_PROD5_COUNT" offset="0xE4" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD6_CONTROL" acronym="DMPAC_HTS_HWA0_PROD6_CONTROL" offset="0xF0" width="32" description="Controlling producer socket6 for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="3" begin="26" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 6.tdone_mask[mask_select] applies to prod_socket6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA0 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA0_PROD6_BUF_CONTROL" offset="0xF4" width="32" description="Controlling producer socket6 buffer for HWA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA0_PROD6_COUNT" acronym="DMPAC_HTS_HWA0_PROD6_COUNT" offset="0xF8" width="32" description="Defining count values for pre/post load for generating pend by HWA0 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA1_SCHEDULER_CONTROL" offset="0x104" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -&amp;amp;gt; HWA1 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA1 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA1 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA1 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_HOP" acronym="DMPAC_HTS_HWA1_HOP" offset="0x108" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_WDTIMER" acronym="DMPAC_HTS_HWA1_WDTIMER" offset="0x10C" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA1 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA1 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_BW_LIMITER" acronym="DMPAC_HTS_HWA1_BW_LIMITER" offset="0x110" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA1 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS0_CONTROL" acronym="DMPAC_HTS_HWA1_CONS0_CONTROL" offset="0x114" width="32" description="Controlling consumer socket 0 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS1_CONTROL" acronym="DMPAC_HTS_HWA1_CONS1_CONTROL" offset="0x118" width="32" description="Controlling consumer socket 1 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS2_CONTROL" acronym="DMPAC_HTS_HWA1_CONS2_CONTROL" offset="0x11C" width="32" description="Controlling consumer socket 2 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS3_CONTROL" acronym="DMPAC_HTS_HWA1_CONS3_CONTROL" offset="0x120" width="32" description="Controlling consumer socket 3 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 3" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 3 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS4_CONTROL" acronym="DMPAC_HTS_HWA1_CONS4_CONTROL" offset="0x124" width="32" description="Controlling consumer socket 4 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 4" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 4 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_CONS5_CONTROL" acronym="DMPAC_HTS_HWA1_CONS5_CONTROL" offset="0x128" width="32" description="Controlling consumer socket 5 for HWA1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA1 cons socket 5" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 5 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD0_CONTROL" acronym="DMPAC_HTS_HWA1_PROD0_CONTROL" offset="0x12C" width="32" description="Controlling producer socket0 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD0_BUF_CONTROL" offset="0x130" width="32" description="Controlling producer socket0 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD0_COUNT" acronym="DMPAC_HTS_HWA1_PROD0_COUNT" offset="0x134" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PA0_CONTROL" acronym="DMPAC_HTS_HWA1_PA0_CONTROL" offset="0x138" width="32" description="control register to manage pattern adapter on HWA1 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA1_PA0_PRODCOUNT" offset="0x13C" width="32" description="count values for HWA1 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD1_CONTROL" acronym="DMPAC_HTS_HWA1_PROD1_CONTROL" offset="0x140" width="32" description="Controlling producer socket1 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD1_BUF_CONTROL" offset="0x144" width="32" description="Controlling producer socket1 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD1_COUNT" acronym="DMPAC_HTS_HWA1_PROD1_COUNT" offset="0x148" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PA1_CONTROL" acronym="DMPAC_HTS_HWA1_PA1_CONTROL" offset="0x14C" width="32" description="control register to manage pattern adapter on HWA1 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA1_PA1_PRODCOUNT" offset="0x150" width="32" description="count values for HWA1 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD2_CONTROL" acronym="DMPAC_HTS_HWA1_PROD2_CONTROL" offset="0x154" width="32" description="Controlling producer socket2 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD2_BUF_CONTROL" offset="0x158" width="32" description="Controlling producer socket2 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD2_COUNT" acronym="DMPAC_HTS_HWA1_PROD2_COUNT" offset="0x15C" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD3_CONTROL" acronym="DMPAC_HTS_HWA1_PROD3_CONTROL" offset="0x168" width="32" description="Controlling producer socket3 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD3_BUF_CONTROL" offset="0x16C" width="32" description="Controlling producer socket3 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD3_COUNT" acronym="DMPAC_HTS_HWA1_PROD3_COUNT" offset="0x170" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD4_CONTROL" acronym="DMPAC_HTS_HWA1_PROD4_CONTROL" offset="0x17C" width="32" description="Controlling producer socket4 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD4_BUF_CONTROL" offset="0x180" width="32" description="Controlling producer socket4 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD4_COUNT" acronym="DMPAC_HTS_HWA1_PROD4_COUNT" offset="0x184" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD5_CONTROL" acronym="DMPAC_HTS_HWA1_PROD5_CONTROL" offset="0x190" width="32" description="Controlling producer socket5 for HWA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD5_BUF_CONTROL" offset="0x194" width="32" description="Controlling producer socket5 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD5_COUNT" acronym="DMPAC_HTS_HWA1_PROD5_COUNT" offset="0x198" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD6_CONTROL" acronym="DMPAC_HTS_HWA1_PROD6_CONTROL" offset="0x1A4" width="32" description="Controlling producer socket6 for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="3" begin="26" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 6.tdone_mask[mask_select] applies to prod_socket6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA1 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA1_PROD6_BUF_CONTROL" offset="0x1A8" width="32" description="Controlling producer socket6 buffer for HWA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA1_PROD6_COUNT" acronym="DMPAC_HTS_HWA1_PROD6_COUNT" offset="0x1AC" width="32" description="Defining count values for pre/post load for generating pend by HWA1 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA2_SCHEDULER_CONTROL" offset="0x1B8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOR_EN" width="1" begin="22" end="22" resetval="0x0" description="'1' -&amp;amp;gt; LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="21" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -&amp;amp;gt; HWA2 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA2 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA2 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA2 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_HOP" acronym="DMPAC_HTS_HWA2_HOP" offset="0x1BC" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_WDTIMER" acronym="DMPAC_HTS_HWA2_WDTIMER" offset="0x1C0" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA2 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA2 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_BW_LIMITER" acronym="DMPAC_HTS_HWA2_BW_LIMITER" offset="0x1C4" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA2 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_CONS0_CONTROL" acronym="DMPAC_HTS_HWA2_CONS0_CONTROL" offset="0x1C8" width="32" description="Controlling consumer socket 0 for HWA2">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA2 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_CONS1_CONTROL" acronym="DMPAC_HTS_HWA2_CONS1_CONTROL" offset="0x1CC" width="32" description="Controlling consumer socket 1 for HWA2">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA2 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_CONS2_CONTROL" acronym="DMPAC_HTS_HWA2_CONS2_CONTROL" offset="0x1D0" width="32" description="Controlling consumer socket 2 for HWA2">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA2 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD0_CONTROL" acronym="DMPAC_HTS_HWA2_PROD0_CONTROL" offset="0x1D4" width="32" description="Controlling producer socket0 for HWA2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD0_BUF_CONTROL" offset="0x1D8" width="32" description="Controlling producer socket0 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD0_COUNT" acronym="DMPAC_HTS_HWA2_PROD0_COUNT" offset="0x1DC" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA0_CONTROL" acronym="DMPAC_HTS_HWA2_PA0_CONTROL" offset="0x1E0" width="32" description="control register to manage pattern adapter on HWA2 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA0_PRODCOUNT" offset="0x1E4" width="32" description="count values for HWA2 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD1_CONTROL" acronym="DMPAC_HTS_HWA2_PROD1_CONTROL" offset="0x1E8" width="32" description="Controlling producer socket1 for HWA2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD1_BUF_CONTROL" offset="0x1EC" width="32" description="Controlling producer socket1 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD1_COUNT" acronym="DMPAC_HTS_HWA2_PROD1_COUNT" offset="0x1F0" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA1_CONTROL" acronym="DMPAC_HTS_HWA2_PA1_CONTROL" offset="0x1F4" width="32" description="control register to manage pattern adapter on HWA2 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA1_PRODCOUNT" offset="0x1F8" width="32" description="count values for HWA2 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD2_CONTROL" acronym="DMPAC_HTS_HWA2_PROD2_CONTROL" offset="0x1FC" width="32" description="Controlling producer socket2 for HWA2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD2_BUF_CONTROL" offset="0x200" width="32" description="Controlling producer socket2 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD2_COUNT" acronym="DMPAC_HTS_HWA2_PROD2_COUNT" offset="0x204" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA2_CONTROL" acronym="DMPAC_HTS_HWA2_PA2_CONTROL" offset="0x208" width="32" description="control register to manage pattern adapter on HWA2 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA2_PRODCOUNT" offset="0x20C" width="32" description="count values for HWA2 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD3_CONTROL" acronym="DMPAC_HTS_HWA2_PROD3_CONTROL" offset="0x210" width="32" description="Controlling producer socket3 for HWA2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD3_BUF_CONTROL" offset="0x214" width="32" description="Controlling producer socket3 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD3_COUNT" acronym="DMPAC_HTS_HWA2_PROD3_COUNT" offset="0x218" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA3_CONTROL" acronym="DMPAC_HTS_HWA2_PA3_CONTROL" offset="0x21C" width="32" description="control register to manage pattern adapter on HWA2 prod socket3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA3_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA3_PRODCOUNT" offset="0x220" width="32" description="count values for HWA2 prod socket3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD4_CONTROL" acronym="DMPAC_HTS_HWA2_PROD4_CONTROL" offset="0x224" width="32" description="Controlling producer socket4 for HWA2">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 4.tdone_mask[mask_select] applies to prod_socket4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD4_BUF_CONTROL" offset="0x228" width="32" description="Controlling producer socket4 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD4_COUNT" acronym="DMPAC_HTS_HWA2_PROD4_COUNT" offset="0x22C" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA4_CONTROL" acronym="DMPAC_HTS_HWA2_PA4_CONTROL" offset="0x230" width="32" description="control register to manage pattern adapter on HWA2 prod socket4">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA4_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA4_PRODCOUNT" offset="0x234" width="32" description="count values for HWA2 prod socket4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD5_CONTROL" acronym="DMPAC_HTS_HWA2_PROD5_CONTROL" offset="0x238" width="32" description="Controlling producer socket5 for HWA2">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 5.tdone_mask[mask_select] applies to prod_socket5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD5_BUF_CONTROL" offset="0x23C" width="32" description="Controlling producer socket5 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD5_COUNT" acronym="DMPAC_HTS_HWA2_PROD5_COUNT" offset="0x240" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA5_CONTROL" acronym="DMPAC_HTS_HWA2_PA5_CONTROL" offset="0x244" width="32" description="control register to manage pattern adapter on HWA2 prod socket5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA5_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA5_PRODCOUNT" offset="0x248" width="32" description="count values for HWA2 prod socket5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD6_CONTROL" acronym="DMPAC_HTS_HWA2_PROD6_CONTROL" offset="0x24C" width="32" description="Controlling producer socket6 for HWA2">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 6.tdone_mask[mask_select] applies to prod_socket6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD6_BUF_CONTROL" offset="0x250" width="32" description="Controlling producer socket6 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD6_COUNT" acronym="DMPAC_HTS_HWA2_PROD6_COUNT" offset="0x254" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA6_CONTROL" acronym="DMPAC_HTS_HWA2_PA6_CONTROL" offset="0x258" width="32" description="control register to manage pattern adapter on HWA2 prod socket6">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PA6_PRODCOUNT" acronym="DMPAC_HTS_HWA2_PA6_PRODCOUNT" offset="0x25C" width="32" description="count values for HWA2 prod socket6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD7_CONTROL" acronym="DMPAC_HTS_HWA2_PROD7_CONTROL" offset="0x260" width="32" description="Controlling producer socket7 for HWA2">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 7.tdone_mask[mask_select] applies to prod_socket7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA2 prod socket 7.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD7_BUF_CONTROL" acronym="DMPAC_HTS_HWA2_PROD7_BUF_CONTROL" offset="0x264" width="32" description="Controlling producer socket7 buffer for HWA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA2_PROD7_COUNT" acronym="DMPAC_HTS_HWA2_PROD7_COUNT" offset="0x268" width="32" description="Defining count values for pre/post load for generating pend by HWA2 prod7">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA3_SCHEDULER_CONTROL" offset="0x274" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOR_EN" width="1" begin="22" end="22" resetval="0x0" description="'1' -&amp;amp;gt; LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="21" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -&amp;amp;gt; HWA3 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA3 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA3 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA3 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_HOP" acronym="DMPAC_HTS_HWA3_HOP" offset="0x278" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_WDTIMER" acronym="DMPAC_HTS_HWA3_WDTIMER" offset="0x27C" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA3 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA3 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_BW_LIMITER" acronym="DMPAC_HTS_HWA3_BW_LIMITER" offset="0x280" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA3 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_CONS0_CONTROL" acronym="DMPAC_HTS_HWA3_CONS0_CONTROL" offset="0x284" width="32" description="Controlling consumer socket 0 for HWA3">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA3 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_CONS1_CONTROL" acronym="DMPAC_HTS_HWA3_CONS1_CONTROL" offset="0x288" width="32" description="Controlling consumer socket 1 for HWA3">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA3 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_CONS2_CONTROL" acronym="DMPAC_HTS_HWA3_CONS2_CONTROL" offset="0x28C" width="32" description="Controlling consumer socket 2 for HWA3">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA3 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD0_CONTROL" acronym="DMPAC_HTS_HWA3_PROD0_CONTROL" offset="0x290" width="32" description="Controlling producer socket0 for HWA3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD0_BUF_CONTROL" offset="0x294" width="32" description="Controlling producer socket0 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD0_COUNT" acronym="DMPAC_HTS_HWA3_PROD0_COUNT" offset="0x298" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA0_CONTROL" acronym="DMPAC_HTS_HWA3_PA0_CONTROL" offset="0x29C" width="32" description="control register to manage pattern adapter on HWA3 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA0_PRODCOUNT" offset="0x2A0" width="32" description="count values for HWA3 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD1_CONTROL" acronym="DMPAC_HTS_HWA3_PROD1_CONTROL" offset="0x2A4" width="32" description="Controlling producer socket1 for HWA3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD1_BUF_CONTROL" offset="0x2A8" width="32" description="Controlling producer socket1 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD1_COUNT" acronym="DMPAC_HTS_HWA3_PROD1_COUNT" offset="0x2AC" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA1_CONTROL" acronym="DMPAC_HTS_HWA3_PA1_CONTROL" offset="0x2B0" width="32" description="control register to manage pattern adapter on HWA3 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA1_PRODCOUNT" offset="0x2B4" width="32" description="count values for HWA3 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD2_CONTROL" acronym="DMPAC_HTS_HWA3_PROD2_CONTROL" offset="0x2B8" width="32" description="Controlling producer socket2 for HWA3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD2_BUF_CONTROL" offset="0x2BC" width="32" description="Controlling producer socket2 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD2_COUNT" acronym="DMPAC_HTS_HWA3_PROD2_COUNT" offset="0x2C0" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA2_CONTROL" acronym="DMPAC_HTS_HWA3_PA2_CONTROL" offset="0x2C4" width="32" description="control register to manage pattern adapter on HWA3 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA2_PRODCOUNT" offset="0x2C8" width="32" description="count values for HWA3 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD3_CONTROL" acronym="DMPAC_HTS_HWA3_PROD3_CONTROL" offset="0x2CC" width="32" description="Controlling producer socket3 for HWA3">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description="0: Normal behavior 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute 2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="" rwaccess="RW"/>
    <bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="17" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD3_BUF_CONTROL" offset="0x2D0" width="32" description="Controlling producer socket3 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD3_COUNT" acronym="DMPAC_HTS_HWA3_PROD3_COUNT" offset="0x2D4" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA3_CONTROL" acronym="DMPAC_HTS_HWA3_PA3_CONTROL" offset="0x2D8" width="32" description="control register to manage pattern adapter on HWA3 prod socket3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA3_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA3_PRODCOUNT" offset="0x2DC" width="32" description="count values for HWA3 prod socket3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD4_CONTROL" acronym="DMPAC_HTS_HWA3_PROD4_CONTROL" offset="0x2E0" width="32" description="Controlling producer socket4 for HWA3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 4.tdone_mask[mask_select] applies to prod_socket4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD4_BUF_CONTROL" offset="0x2E4" width="32" description="Controlling producer socket4 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD4_COUNT" acronym="DMPAC_HTS_HWA3_PROD4_COUNT" offset="0x2E8" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA4_CONTROL" acronym="DMPAC_HTS_HWA3_PA4_CONTROL" offset="0x2EC" width="32" description="control register to manage pattern adapter on HWA3 prod socket4">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA4_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA4_PRODCOUNT" offset="0x2F0" width="32" description="count values for HWA3 prod socket4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD5_CONTROL" acronym="DMPAC_HTS_HWA3_PROD5_CONTROL" offset="0x2F4" width="32" description="Controlling producer socket5 for HWA3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 5.tdone_mask[mask_select] applies to prod_socket5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD5_BUF_CONTROL" offset="0x2F8" width="32" description="Controlling producer socket5 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD5_COUNT" acronym="DMPAC_HTS_HWA3_PROD5_COUNT" offset="0x2FC" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA5_CONTROL" acronym="DMPAC_HTS_HWA3_PA5_CONTROL" offset="0x300" width="32" description="control register to manage pattern adapter on HWA3 prod socket5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA5_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA5_PRODCOUNT" offset="0x304" width="32" description="count values for HWA3 prod socket5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD6_CONTROL" acronym="DMPAC_HTS_HWA3_PROD6_CONTROL" offset="0x308" width="32" description="Controlling producer socket6 for HWA3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 6.tdone_mask[mask_select] applies to prod_socket6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD6_BUF_CONTROL" offset="0x30C" width="32" description="Controlling producer socket6 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD6_COUNT" acronym="DMPAC_HTS_HWA3_PROD6_COUNT" offset="0x310" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA6_CONTROL" acronym="DMPAC_HTS_HWA3_PA6_CONTROL" offset="0x314" width="32" description="control register to manage pattern adapter on HWA3 prod socket6">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PA6_PRODCOUNT" acronym="DMPAC_HTS_HWA3_PA6_PRODCOUNT" offset="0x318" width="32" description="count values for HWA3 prod socket6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD7_CONTROL" acronym="DMPAC_HTS_HWA3_PROD7_CONTROL" offset="0x31C" width="32" description="Controlling producer socket7 for HWA3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 7.tdone_mask[mask_select] applies to prod_socket7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA3 prod socket 7.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD7_BUF_CONTROL" acronym="DMPAC_HTS_HWA3_PROD7_BUF_CONTROL" offset="0x320" width="32" description="Controlling producer socket7 buffer for HWA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA3_PROD7_COUNT" acronym="DMPAC_HTS_HWA3_PROD7_COUNT" offset="0x324" width="32" description="Defining count values for pre/post load for generating pend by HWA3 prod7">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA4_SCHEDULER_CONTROL" offset="0x330" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA4 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA4 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA4 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA4 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_HOP" acronym="DMPAC_HTS_HWA4_HOP" offset="0x334" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_WDTIMER" acronym="DMPAC_HTS_HWA4_WDTIMER" offset="0x338" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA4 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA4 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_BW_LIMITER" acronym="DMPAC_HTS_HWA4_BW_LIMITER" offset="0x33C" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA4 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_CONS0_CONTROL" acronym="DMPAC_HTS_HWA4_CONS0_CONTROL" offset="0x340" width="32" description="Controlling consumer socket 0 for HWA4">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA4 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_CONS1_CONTROL" acronym="DMPAC_HTS_HWA4_CONS1_CONTROL" offset="0x344" width="32" description="Controlling consumer socket 1 for HWA4">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA4 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD0_CONTROL" acronym="DMPAC_HTS_HWA4_PROD0_CONTROL" offset="0x348" width="32" description="Controlling producer socket0 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD0_BUF_CONTROL" offset="0x34C" width="32" description="Controlling producer socket0 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD0_COUNT" acronym="DMPAC_HTS_HWA4_PROD0_COUNT" offset="0x350" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD1_CONTROL" acronym="DMPAC_HTS_HWA4_PROD1_CONTROL" offset="0x35C" width="32" description="Controlling producer socket1 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD1_BUF_CONTROL" offset="0x360" width="32" description="Controlling producer socket1 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD1_COUNT" acronym="DMPAC_HTS_HWA4_PROD1_COUNT" offset="0x364" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD2_CONTROL" acronym="DMPAC_HTS_HWA4_PROD2_CONTROL" offset="0x370" width="32" description="Controlling producer socket2 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD2_BUF_CONTROL" offset="0x374" width="32" description="Controlling producer socket2 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD2_COUNT" acronym="DMPAC_HTS_HWA4_PROD2_COUNT" offset="0x378" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD3_CONTROL" acronym="DMPAC_HTS_HWA4_PROD3_CONTROL" offset="0x384" width="32" description="Controlling producer socket3 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD3_BUF_CONTROL" offset="0x388" width="32" description="Controlling producer socket3 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD3_COUNT" acronym="DMPAC_HTS_HWA4_PROD3_COUNT" offset="0x38C" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD4_CONTROL" acronym="DMPAC_HTS_HWA4_PROD4_CONTROL" offset="0x398" width="32" description="Controlling producer socket4 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD4_BUF_CONTROL" offset="0x39C" width="32" description="Controlling producer socket4 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD4_COUNT" acronym="DMPAC_HTS_HWA4_PROD4_COUNT" offset="0x3A0" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD5_CONTROL" acronym="DMPAC_HTS_HWA4_PROD5_CONTROL" offset="0x3AC" width="32" description="Controlling producer socket5 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD5_BUF_CONTROL" offset="0x3B0" width="32" description="Controlling producer socket5 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD5_COUNT" acronym="DMPAC_HTS_HWA4_PROD5_COUNT" offset="0x3B4" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD6_CONTROL" acronym="DMPAC_HTS_HWA4_PROD6_CONTROL" offset="0x3C0" width="32" description="Controlling producer socket6 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD6_BUF_CONTROL" offset="0x3C4" width="32" description="Controlling producer socket6 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD6_COUNT" acronym="DMPAC_HTS_HWA4_PROD6_COUNT" offset="0x3C8" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD7_CONTROL" acronym="DMPAC_HTS_HWA4_PROD7_CONTROL" offset="0x3D4" width="32" description="Controlling producer socket7 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 7.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD7_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD7_BUF_CONTROL" offset="0x3D8" width="32" description="Controlling producer socket7 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD7_COUNT" acronym="DMPAC_HTS_HWA4_PROD7_COUNT" offset="0x3DC" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod7">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD8_CONTROL" acronym="DMPAC_HTS_HWA4_PROD8_CONTROL" offset="0x3E8" width="32" description="Controlling producer socket8 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 8.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD8_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD8_BUF_CONTROL" offset="0x3EC" width="32" description="Controlling producer socket8 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD8_COUNT" acronym="DMPAC_HTS_HWA4_PROD8_COUNT" offset="0x3F0" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod8">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD9_CONTROL" acronym="DMPAC_HTS_HWA4_PROD9_CONTROL" offset="0x3FC" width="32" description="Controlling producer socket9 for HWA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 9.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD9_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD9_BUF_CONTROL" offset="0x400" width="32" description="Controlling producer socket9 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD9_COUNT" acronym="DMPAC_HTS_HWA4_PROD9_COUNT" offset="0x404" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod9">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD10_CONTROL" acronym="DMPAC_HTS_HWA4_PROD10_CONTROL" offset="0x410" width="32" description="Controlling producer socket10 for HWA4">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 10.tdone_mask[mask_select] applies to prod_socket10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA4 prod socket 10.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD10_BUF_CONTROL" acronym="DMPAC_HTS_HWA4_PROD10_BUF_CONTROL" offset="0x414" width="32" description="Controlling producer socket10 buffer for HWA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA4_PROD10_COUNT" acronym="DMPAC_HTS_HWA4_PROD10_COUNT" offset="0x418" width="32" description="Defining count values for pre/post load for generating pend by HWA4 prod10">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA5_SCHEDULER_CONTROL" offset="0x424" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA5 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA5 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA5 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA5 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_HOP" acronym="DMPAC_HTS_HWA5_HOP" offset="0x428" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_WDTIMER" acronym="DMPAC_HTS_HWA5_WDTIMER" offset="0x42C" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA5 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA5 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_BW_LIMITER" acronym="DMPAC_HTS_HWA5_BW_LIMITER" offset="0x430" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA5 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_CONS0_CONTROL" acronym="DMPAC_HTS_HWA5_CONS0_CONTROL" offset="0x434" width="32" description="Controlling consumer socket 0 for HWA5">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA5 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_CONS1_CONTROL" acronym="DMPAC_HTS_HWA5_CONS1_CONTROL" offset="0x438" width="32" description="Controlling consumer socket 1 for HWA5">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA5 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD0_CONTROL" acronym="DMPAC_HTS_HWA5_PROD0_CONTROL" offset="0x43C" width="32" description="Controlling producer socket0 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD0_BUF_CONTROL" offset="0x440" width="32" description="Controlling producer socket0 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD0_COUNT" acronym="DMPAC_HTS_HWA5_PROD0_COUNT" offset="0x444" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD1_CONTROL" acronym="DMPAC_HTS_HWA5_PROD1_CONTROL" offset="0x450" width="32" description="Controlling producer socket1 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD1_BUF_CONTROL" offset="0x454" width="32" description="Controlling producer socket1 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD1_COUNT" acronym="DMPAC_HTS_HWA5_PROD1_COUNT" offset="0x458" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD2_CONTROL" acronym="DMPAC_HTS_HWA5_PROD2_CONTROL" offset="0x464" width="32" description="Controlling producer socket2 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD2_BUF_CONTROL" offset="0x468" width="32" description="Controlling producer socket2 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD2_COUNT" acronym="DMPAC_HTS_HWA5_PROD2_COUNT" offset="0x46C" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD3_CONTROL" acronym="DMPAC_HTS_HWA5_PROD3_CONTROL" offset="0x478" width="32" description="Controlling producer socket3 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD3_BUF_CONTROL" offset="0x47C" width="32" description="Controlling producer socket3 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD3_COUNT" acronym="DMPAC_HTS_HWA5_PROD3_COUNT" offset="0x480" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD4_CONTROL" acronym="DMPAC_HTS_HWA5_PROD4_CONTROL" offset="0x48C" width="32" description="Controlling producer socket4 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD4_BUF_CONTROL" offset="0x490" width="32" description="Controlling producer socket4 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD4_COUNT" acronym="DMPAC_HTS_HWA5_PROD4_COUNT" offset="0x494" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD5_CONTROL" acronym="DMPAC_HTS_HWA5_PROD5_CONTROL" offset="0x4A0" width="32" description="Controlling producer socket5 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 5.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD5_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD5_BUF_CONTROL" offset="0x4A4" width="32" description="Controlling producer socket5 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD5_COUNT" acronym="DMPAC_HTS_HWA5_PROD5_COUNT" offset="0x4A8" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod5">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD6_CONTROL" acronym="DMPAC_HTS_HWA5_PROD6_CONTROL" offset="0x4B4" width="32" description="Controlling producer socket6 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 6.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD6_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD6_BUF_CONTROL" offset="0x4B8" width="32" description="Controlling producer socket6 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD6_COUNT" acronym="DMPAC_HTS_HWA5_PROD6_COUNT" offset="0x4BC" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod6">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD7_CONTROL" acronym="DMPAC_HTS_HWA5_PROD7_CONTROL" offset="0x4C8" width="32" description="Controlling producer socket7 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 7.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD7_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD7_BUF_CONTROL" offset="0x4CC" width="32" description="Controlling producer socket7 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD7_COUNT" acronym="DMPAC_HTS_HWA5_PROD7_COUNT" offset="0x4D0" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod7">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD8_CONTROL" acronym="DMPAC_HTS_HWA5_PROD8_CONTROL" offset="0x4DC" width="32" description="Controlling producer socket8 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 8.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD8_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD8_BUF_CONTROL" offset="0x4E0" width="32" description="Controlling producer socket8 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD8_COUNT" acronym="DMPAC_HTS_HWA5_PROD8_COUNT" offset="0x4E4" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod8">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD9_CONTROL" acronym="DMPAC_HTS_HWA5_PROD9_CONTROL" offset="0x4F0" width="32" description="Controlling producer socket9 for HWA5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 9.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD9_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD9_BUF_CONTROL" offset="0x4F4" width="32" description="Controlling producer socket9 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD9_COUNT" acronym="DMPAC_HTS_HWA5_PROD9_COUNT" offset="0x4F8" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod9">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD10_CONTROL" acronym="DMPAC_HTS_HWA5_PROD10_CONTROL" offset="0x504" width="32" description="Controlling producer socket10 for HWA5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 10.tdone_mask[mask_select] applies to prod_socket10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA5 prod socket 10.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD10_BUF_CONTROL" acronym="DMPAC_HTS_HWA5_PROD10_BUF_CONTROL" offset="0x508" width="32" description="Controlling producer socket10 buffer for HWA5">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA5_PROD10_COUNT" acronym="DMPAC_HTS_HWA5_PROD10_COUNT" offset="0x50C" width="32" description="Defining count values for pre/post load for generating pend by HWA5 prod10">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA6_SCHEDULER_CONTROL" offset="0x518" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA6 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA6 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA6 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA6 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_HOP" acronym="DMPAC_HTS_HWA6_HOP" offset="0x51C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_WDTIMER" acronym="DMPAC_HTS_HWA6_WDTIMER" offset="0x520" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA6 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA6 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_BW_LIMITER" acronym="DMPAC_HTS_HWA6_BW_LIMITER" offset="0x524" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA6 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_CONS0_CONTROL" acronym="DMPAC_HTS_HWA6_CONS0_CONTROL" offset="0x528" width="32" description="Controlling consumer socket 0 for HWA6">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA6 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_CONS1_CONTROL" acronym="DMPAC_HTS_HWA6_CONS1_CONTROL" offset="0x52C" width="32" description="Controlling consumer socket 1 for HWA6">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA6 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD0_CONTROL" acronym="DMPAC_HTS_HWA6_PROD0_CONTROL" offset="0x530" width="32" description="Controlling producer socket0 for HWA6">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA6 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA6_PROD0_BUF_CONTROL" offset="0x534" width="32" description="Controlling producer socket0 buffer for HWA6">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD0_COUNT" acronym="DMPAC_HTS_HWA6_PROD0_COUNT" offset="0x538" width="32" description="Defining count values for pre/post load for generating pend by HWA6 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD1_CONTROL" acronym="DMPAC_HTS_HWA6_PROD1_CONTROL" offset="0x544" width="32" description="Controlling producer socket1 for HWA6">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA6 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA6_PROD1_BUF_CONTROL" offset="0x548" width="32" description="Controlling producer socket1 buffer for HWA6">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA6_PROD1_COUNT" acronym="DMPAC_HTS_HWA6_PROD1_COUNT" offset="0x54C" width="32" description="Defining count values for pre/post load for generating pend by HWA6 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA7_SCHEDULER_CONTROL" offset="0x558" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA7 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA7 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA7 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA7 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_HOP" acronym="DMPAC_HTS_HWA7_HOP" offset="0x55C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_WDTIMER" acronym="DMPAC_HTS_HWA7_WDTIMER" offset="0x560" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA7 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA7 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_BW_LIMITER" acronym="DMPAC_HTS_HWA7_BW_LIMITER" offset="0x564" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA7 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_CONS0_CONTROL" acronym="DMPAC_HTS_HWA7_CONS0_CONTROL" offset="0x568" width="32" description="Controlling consumer socket 0 for HWA7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA7 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_CONS1_CONTROL" acronym="DMPAC_HTS_HWA7_CONS1_CONTROL" offset="0x56C" width="32" description="Controlling consumer socket 1 for HWA7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA7 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_CONS2_CONTROL" acronym="DMPAC_HTS_HWA7_CONS2_CONTROL" offset="0x570" width="32" description="Controlling consumer socket 2 for HWA7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA7 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_CONS3_CONTROL" acronym="DMPAC_HTS_HWA7_CONS3_CONTROL" offset="0x574" width="32" description="Controlling consumer socket 3 for HWA7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA7 cons socket 3" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 3 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_CONS4_CONTROL" acronym="DMPAC_HTS_HWA7_CONS4_CONTROL" offset="0x578" width="32" description="Controlling consumer socket 4 for HWA7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA7 cons socket 4" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 4 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD0_CONTROL" acronym="DMPAC_HTS_HWA7_PROD0_CONTROL" offset="0x57C" width="32" description="Controlling producer socket0 for HWA7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA7 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA7_PROD0_BUF_CONTROL" offset="0x580" width="32" description="Controlling producer socket0 buffer for HWA7">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD0_COUNT" acronym="DMPAC_HTS_HWA7_PROD0_COUNT" offset="0x584" width="32" description="Defining count values for pre/post load for generating pend by HWA7 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA0_CONTROL" acronym="DMPAC_HTS_HWA7_PA0_CONTROL" offset="0x588" width="32" description="control register to manage pattern adapter on HWA7 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA7_PA0_PRODCOUNT" offset="0x58C" width="32" description="count values for HWA7 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD1_CONTROL" acronym="DMPAC_HTS_HWA7_PROD1_CONTROL" offset="0x590" width="32" description="Controlling producer socket1 for HWA7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA7 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA7_PROD1_BUF_CONTROL" offset="0x594" width="32" description="Controlling producer socket1 buffer for HWA7">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD1_COUNT" acronym="DMPAC_HTS_HWA7_PROD1_COUNT" offset="0x598" width="32" description="Defining count values for pre/post load for generating pend by HWA7 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA1_CONTROL" acronym="DMPAC_HTS_HWA7_PA1_CONTROL" offset="0x59C" width="32" description="control register to manage pattern adapter on HWA7 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA7_PA1_PRODCOUNT" offset="0x5A0" width="32" description="count values for HWA7 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD2_CONTROL" acronym="DMPAC_HTS_HWA7_PROD2_CONTROL" offset="0x5A4" width="32" description="Controlling producer socket2 for HWA7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA7 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA7_PROD2_BUF_CONTROL" offset="0x5A8" width="32" description="Controlling producer socket2 buffer for HWA7">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD2_COUNT" acronym="DMPAC_HTS_HWA7_PROD2_COUNT" offset="0x5AC" width="32" description="Defining count values for pre/post load for generating pend by HWA7 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA2_CONTROL" acronym="DMPAC_HTS_HWA7_PA2_CONTROL" offset="0x5B0" width="32" description="control register to manage pattern adapter on HWA7 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA7_PA2_PRODCOUNT" offset="0x5B4" width="32" description="count values for HWA7 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD3_CONTROL" acronym="DMPAC_HTS_HWA7_PROD3_CONTROL" offset="0x5B8" width="32" description="Controlling producer socket3 for HWA7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA7 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA7_PROD3_BUF_CONTROL" offset="0x5BC" width="32" description="Controlling producer socket3 buffer for HWA7">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD3_COUNT" acronym="DMPAC_HTS_HWA7_PROD3_COUNT" offset="0x5C0" width="32" description="Defining count values for pre/post load for generating pend by HWA7 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA3_CONTROL" acronym="DMPAC_HTS_HWA7_PA3_CONTROL" offset="0x5C4" width="32" description="control register to manage pattern adapter on HWA7 prod socket3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PA3_PRODCOUNT" acronym="DMPAC_HTS_HWA7_PA3_PRODCOUNT" offset="0x5C8" width="32" description="count values for HWA7 prod socket3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD4_CONTROL" acronym="DMPAC_HTS_HWA7_PROD4_CONTROL" offset="0x5CC" width="32" description="Controlling producer socket4 for HWA7">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 4.tdone_mask[mask_select] applies to prod_socket4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA7 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA7_PROD4_BUF_CONTROL" offset="0x5D0" width="32" description="Controlling producer socket4 buffer for HWA7">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA7_PROD4_COUNT" acronym="DMPAC_HTS_HWA7_PROD4_COUNT" offset="0x5D4" width="32" description="Defining count values for pre/post load for generating pend by HWA7 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA8_SCHEDULER_CONTROL" offset="0x5E0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA8 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA8 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA8 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA8 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_HOP" acronym="DMPAC_HTS_HWA8_HOP" offset="0x5E4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_WDTIMER" acronym="DMPAC_HTS_HWA8_WDTIMER" offset="0x5E8" width="32" description="Watchdog timer control register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA8 Scheduler watchdog timer count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -&amp;amp;gt; 128K , '0' -&amp;amp;gt; 64K" range="" rwaccess="RW"/>
    <bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA8 Scheduler watchdog timer status '1' -&amp;amp;gt; Timer Active '0' -&amp;amp;gt; Timer Inactive (count is stable)" range="" rwaccess="R"/>
    <bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -&amp;amp;gt; Disable watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_BW_LIMITER" acronym="DMPAC_HTS_HWA8_BW_LIMITER" offset="0x5EC" width="32" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description="Average Cycle count between successive Task Start" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description="Max Token count to create average BW" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Enable BW limiter function for HWA8 sch, '0' --&amp;amp;gt; Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_CONS0_CONTROL" acronym="DMPAC_HTS_HWA8_CONS0_CONTROL" offset="0x5F0" width="32" description="Controlling consumer socket 0 for HWA8">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA8 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_CONS1_CONTROL" acronym="DMPAC_HTS_HWA8_CONS1_CONTROL" offset="0x5F4" width="32" description="Controlling consumer socket 1 for HWA8">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA8 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_CONS2_CONTROL" acronym="DMPAC_HTS_HWA8_CONS2_CONTROL" offset="0x5F8" width="32" description="Controlling consumer socket 2 for HWA8">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA8 cons socket 2" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 2 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_CONS3_CONTROL" acronym="DMPAC_HTS_HWA8_CONS3_CONTROL" offset="0x5FC" width="32" description="Controlling consumer socket 3 for HWA8">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA8 cons socket 3" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 3 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_CONS4_CONTROL" acronym="DMPAC_HTS_HWA8_CONS4_CONTROL" offset="0x600" width="32" description="Controlling consumer socket 4 for HWA8">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA8 cons socket 4" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 4 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD0_CONTROL" acronym="DMPAC_HTS_HWA8_PROD0_CONTROL" offset="0x604" width="32" description="Controlling producer socket0 for HWA8">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA8 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA8_PROD0_BUF_CONTROL" offset="0x608" width="32" description="Controlling producer socket0 buffer for HWA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD0_COUNT" acronym="DMPAC_HTS_HWA8_PROD0_COUNT" offset="0x60C" width="32" description="Defining count values for pre/post load for generating pend by HWA8 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA0_CONTROL" acronym="DMPAC_HTS_HWA8_PA0_CONTROL" offset="0x610" width="32" description="control register to manage pattern adapter on HWA8 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA8_PA0_PRODCOUNT" offset="0x614" width="32" description="count values for HWA8 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD1_CONTROL" acronym="DMPAC_HTS_HWA8_PROD1_CONTROL" offset="0x618" width="32" description="Controlling producer socket1 for HWA8">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA8 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA8_PROD1_BUF_CONTROL" offset="0x61C" width="32" description="Controlling producer socket1 buffer for HWA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD1_COUNT" acronym="DMPAC_HTS_HWA8_PROD1_COUNT" offset="0x620" width="32" description="Defining count values for pre/post load for generating pend by HWA8 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA1_CONTROL" acronym="DMPAC_HTS_HWA8_PA1_CONTROL" offset="0x624" width="32" description="control register to manage pattern adapter on HWA8 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA8_PA1_PRODCOUNT" offset="0x628" width="32" description="count values for HWA8 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD2_CONTROL" acronym="DMPAC_HTS_HWA8_PROD2_CONTROL" offset="0x62C" width="32" description="Controlling producer socket2 for HWA8">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA8 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA8_PROD2_BUF_CONTROL" offset="0x630" width="32" description="Controlling producer socket2 buffer for HWA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD2_COUNT" acronym="DMPAC_HTS_HWA8_PROD2_COUNT" offset="0x634" width="32" description="Defining count values for pre/post load for generating pend by HWA8 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA2_CONTROL" acronym="DMPAC_HTS_HWA8_PA2_CONTROL" offset="0x638" width="32" description="control register to manage pattern adapter on HWA8 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA8_PA2_PRODCOUNT" offset="0x63C" width="32" description="count values for HWA8 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD3_CONTROL" acronym="DMPAC_HTS_HWA8_PROD3_CONTROL" offset="0x640" width="32" description="Controlling producer socket3 for HWA8">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA8 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA8_PROD3_BUF_CONTROL" offset="0x644" width="32" description="Controlling producer socket3 buffer for HWA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD3_COUNT" acronym="DMPAC_HTS_HWA8_PROD3_COUNT" offset="0x648" width="32" description="Defining count values for pre/post load for generating pend by HWA8 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA3_CONTROL" acronym="DMPAC_HTS_HWA8_PA3_CONTROL" offset="0x64C" width="32" description="control register to manage pattern adapter on HWA8 prod socket3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PA3_PRODCOUNT" acronym="DMPAC_HTS_HWA8_PA3_PRODCOUNT" offset="0x650" width="32" description="count values for HWA8 prod socket3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD4_CONTROL" acronym="DMPAC_HTS_HWA8_PROD4_CONTROL" offset="0x654" width="32" description="Controlling producer socket4 for HWA8">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK_SELECT" width="2" begin="25" end="24" resetval="0x0" description="define which tdone_mask apply to prod socket 4.tdone_mask[mask_select] applies to prod_socket4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA8 prod socket 4.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD4_BUF_CONTROL" acronym="DMPAC_HTS_HWA8_PROD4_BUF_CONTROL" offset="0x658" width="32" description="Controlling producer socket4 buffer for HWA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA8_PROD4_COUNT" acronym="DMPAC_HTS_HWA8_PROD4_COUNT" offset="0x65C" width="32" description="Defining count values for pre/post load for generating pend by HWA8 prod4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA12_SCHEDULER_CONTROL" offset="0x668" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA12" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA12 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA12 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA12 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA12 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_HOP" acronym="DMPAC_HTS_HWA12_HOP" offset="0x66C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_CONS0_CONTROL" acronym="DMPAC_HTS_HWA12_CONS0_CONTROL" offset="0x678" width="32" description="Controlling consumer socket 0 for HWA12">
    <bitfield id="EHWA_PROD" width="1" begin="31" end="31" resetval="0x0" description="'1' -&amp;amp;gt; spare consumer is connected to external host producer , '0' --&amp;amp;gt; no external host producer" range="" rwaccess="RW"/>
    <bitfield id="SET_PEND" width="1" begin="30" end="30" resetval="0x0" description="writing '1' sets pend on consumer socket" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA12 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_CONS1_CONTROL" acronym="DMPAC_HTS_HWA12_CONS1_CONTROL" offset="0x67C" width="32" description="Controlling consumer socket 1 for HWA12">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA12 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD0_CONTROL" acronym="DMPAC_HTS_HWA12_PROD0_CONTROL" offset="0x680" width="32" description="Controlling producer socket0 for HWA12">
    <bitfield id="EHWA_CONS" width="1" begin="31" end="31" resetval="0x0" description="'1' -&amp;amp;gt; spare consumer is connected to external host consumer , '0' --&amp;amp;gt; no external host consumer" range="" rwaccess="RW"/>
    <bitfield id="PROD_DEC" width="1" begin="30" end="30" resetval="0x0" description="writing '1' decrement prod count value" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="21" begin="29" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA12 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA12_PROD0_BUF_CONTROL" offset="0x684" width="32" description="Controlling producer socket0 buffer for HWA12">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD0_COUNT" acronym="DMPAC_HTS_HWA12_PROD0_COUNT" offset="0x688" width="32" description="Defining count values for pre/post load for generating pend by HWA12 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA0_CONTROL" acronym="DMPAC_HTS_HWA12_PA0_CONTROL" offset="0x68C" width="32" description="control register to manage pattern adapter on HWA12 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA12_PA0_PRODCOUNT" offset="0x690" width="32" description="count values for HWA12 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD1_CONTROL" acronym="DMPAC_HTS_HWA12_PROD1_CONTROL" offset="0x694" width="32" description="Controlling producer socket1 for HWA12">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA12 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA12_PROD1_BUF_CONTROL" offset="0x698" width="32" description="Controlling producer socket1 buffer for HWA12">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD1_COUNT" acronym="DMPAC_HTS_HWA12_PROD1_COUNT" offset="0x69C" width="32" description="Defining count values for pre/post load for generating pend by HWA12 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA1_CONTROL" acronym="DMPAC_HTS_HWA12_PA1_CONTROL" offset="0x6A0" width="32" description="control register to manage pattern adapter on HWA12 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA12_PA1_PRODCOUNT" offset="0x6A4" width="32" description="count values for HWA12 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD2_CONTROL" acronym="DMPAC_HTS_HWA12_PROD2_CONTROL" offset="0x6A8" width="32" description="Controlling producer socket2 for HWA12">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA12 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA12_PROD2_BUF_CONTROL" offset="0x6AC" width="32" description="Controlling producer socket2 buffer for HWA12">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD2_COUNT" acronym="DMPAC_HTS_HWA12_PROD2_COUNT" offset="0x6B0" width="32" description="Defining count values for pre/post load for generating pend by HWA12 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA2_CONTROL" acronym="DMPAC_HTS_HWA12_PA2_CONTROL" offset="0x6B4" width="32" description="control register to manage pattern adapter on HWA12 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA12_PA2_PRODCOUNT" offset="0x6B8" width="32" description="count values for HWA12 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD3_CONTROL" acronym="DMPAC_HTS_HWA12_PROD3_CONTROL" offset="0x6BC" width="32" description="Controlling producer socket3 for HWA12">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA12 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA12_PROD3_BUF_CONTROL" offset="0x6C0" width="32" description="Controlling producer socket3 buffer for HWA12">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA12_PROD3_COUNT" acronym="DMPAC_HTS_HWA12_PROD3_COUNT" offset="0x6C4" width="32" description="Defining count values for pre/post load for generating pend by HWA12 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA13_SCHEDULER_CONTROL" offset="0x6D0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA13" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA13 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA13 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA13 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA13 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_HOP" acronym="DMPAC_HTS_HWA13_HOP" offset="0x6D4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_CONS0_CONTROL" acronym="DMPAC_HTS_HWA13_CONS0_CONTROL" offset="0x6E0" width="32" description="Controlling consumer socket 0 for HWA13">
    <bitfield id="EHWA_PROD" width="1" begin="31" end="31" resetval="0x0" description="'1' -&amp;amp;gt; spare consumer is connected to external host producer , '0' --&amp;amp;gt; no external host producer" range="" rwaccess="RW"/>
    <bitfield id="SET_PEND" width="1" begin="30" end="30" resetval="0x0" description="writing '1' sets pend on consumer socket" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA13 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_CONS1_CONTROL" acronym="DMPAC_HTS_HWA13_CONS1_CONTROL" offset="0x6E4" width="32" description="Controlling consumer socket 1 for HWA13">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA13 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD0_CONTROL" acronym="DMPAC_HTS_HWA13_PROD0_CONTROL" offset="0x6E8" width="32" description="Controlling producer socket0 for HWA13">
    <bitfield id="EHWA_CONS" width="1" begin="31" end="31" resetval="0x0" description="'1' -&amp;amp;gt; spare consumer is connected to external host consumer , '0' --&amp;amp;gt; no external host consumer" range="" rwaccess="RW"/>
    <bitfield id="PROD_DEC" width="1" begin="30" end="30" resetval="0x0" description="writing '1' decrement prod count value" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="21" begin="29" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA13 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA13_PROD0_BUF_CONTROL" offset="0x6EC" width="32" description="Controlling producer socket0 buffer for HWA13">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD0_COUNT" acronym="DMPAC_HTS_HWA13_PROD0_COUNT" offset="0x6F0" width="32" description="Defining count values for pre/post load for generating pend by HWA13 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA0_CONTROL" acronym="DMPAC_HTS_HWA13_PA0_CONTROL" offset="0x6F4" width="32" description="control register to manage pattern adapter on HWA13 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA13_PA0_PRODCOUNT" offset="0x6F8" width="32" description="count values for HWA13 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD1_CONTROL" acronym="DMPAC_HTS_HWA13_PROD1_CONTROL" offset="0x6FC" width="32" description="Controlling producer socket1 for HWA13">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA13 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA13_PROD1_BUF_CONTROL" offset="0x700" width="32" description="Controlling producer socket1 buffer for HWA13">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD1_COUNT" acronym="DMPAC_HTS_HWA13_PROD1_COUNT" offset="0x704" width="32" description="Defining count values for pre/post load for generating pend by HWA13 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA1_CONTROL" acronym="DMPAC_HTS_HWA13_PA1_CONTROL" offset="0x708" width="32" description="control register to manage pattern adapter on HWA13 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA13_PA1_PRODCOUNT" offset="0x70C" width="32" description="count values for HWA13 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD2_CONTROL" acronym="DMPAC_HTS_HWA13_PROD2_CONTROL" offset="0x710" width="32" description="Controlling producer socket2 for HWA13">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA13 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA13_PROD2_BUF_CONTROL" offset="0x714" width="32" description="Controlling producer socket2 buffer for HWA13">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD2_COUNT" acronym="DMPAC_HTS_HWA13_PROD2_COUNT" offset="0x718" width="32" description="Defining count values for pre/post load for generating pend by HWA13 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA2_CONTROL" acronym="DMPAC_HTS_HWA13_PA2_CONTROL" offset="0x71C" width="32" description="control register to manage pattern adapter on HWA13 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA13_PA2_PRODCOUNT" offset="0x720" width="32" description="count values for HWA13 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD3_CONTROL" acronym="DMPAC_HTS_HWA13_PROD3_CONTROL" offset="0x724" width="32" description="Controlling producer socket3 for HWA13">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA13 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA13_PROD3_BUF_CONTROL" offset="0x728" width="32" description="Controlling producer socket3 buffer for HWA13">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA13_PROD3_COUNT" acronym="DMPAC_HTS_HWA13_PROD3_COUNT" offset="0x72C" width="32" description="Defining count values for pre/post load for generating pend by HWA13 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA14_SCHEDULER_CONTROL" offset="0x738" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA14" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA14 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA14 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA14 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA14 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_HOP" acronym="DMPAC_HTS_HWA14_HOP" offset="0x73C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_CONS0_CONTROL" acronym="DMPAC_HTS_HWA14_CONS0_CONTROL" offset="0x748" width="32" description="Controlling consumer socket 0 for HWA14">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA14 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_CONS1_CONTROL" acronym="DMPAC_HTS_HWA14_CONS1_CONTROL" offset="0x74C" width="32" description="Controlling consumer socket 1 for HWA14">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA14 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD0_CONTROL" acronym="DMPAC_HTS_HWA14_PROD0_CONTROL" offset="0x750" width="32" description="Controlling producer socket0 for HWA14">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA14 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA14_PROD0_BUF_CONTROL" offset="0x754" width="32" description="Controlling producer socket0 buffer for HWA14">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD0_COUNT" acronym="DMPAC_HTS_HWA14_PROD0_COUNT" offset="0x758" width="32" description="Defining count values for pre/post load for generating pend by HWA14 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA0_CONTROL" acronym="DMPAC_HTS_HWA14_PA0_CONTROL" offset="0x75C" width="32" description="control register to manage pattern adapter on HWA14 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA14_PA0_PRODCOUNT" offset="0x760" width="32" description="count values for HWA14 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD1_CONTROL" acronym="DMPAC_HTS_HWA14_PROD1_CONTROL" offset="0x764" width="32" description="Controlling producer socket1 for HWA14">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA14 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA14_PROD1_BUF_CONTROL" offset="0x768" width="32" description="Controlling producer socket1 buffer for HWA14">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD1_COUNT" acronym="DMPAC_HTS_HWA14_PROD1_COUNT" offset="0x76C" width="32" description="Defining count values for pre/post load for generating pend by HWA14 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA1_CONTROL" acronym="DMPAC_HTS_HWA14_PA1_CONTROL" offset="0x770" width="32" description="control register to manage pattern adapter on HWA14 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA14_PA1_PRODCOUNT" offset="0x774" width="32" description="count values for HWA14 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD2_CONTROL" acronym="DMPAC_HTS_HWA14_PROD2_CONTROL" offset="0x778" width="32" description="Controlling producer socket2 for HWA14">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA14 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA14_PROD2_BUF_CONTROL" offset="0x77C" width="32" description="Controlling producer socket2 buffer for HWA14">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD2_COUNT" acronym="DMPAC_HTS_HWA14_PROD2_COUNT" offset="0x780" width="32" description="Defining count values for pre/post load for generating pend by HWA14 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA2_CONTROL" acronym="DMPAC_HTS_HWA14_PA2_CONTROL" offset="0x784" width="32" description="control register to manage pattern adapter on HWA14 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA14_PA2_PRODCOUNT" offset="0x788" width="32" description="count values for HWA14 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD3_CONTROL" acronym="DMPAC_HTS_HWA14_PROD3_CONTROL" offset="0x78C" width="32" description="Controlling producer socket3 for HWA14">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA14 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA14_PROD3_BUF_CONTROL" offset="0x790" width="32" description="Controlling producer socket3 buffer for HWA14">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA14_PROD3_COUNT" acronym="DMPAC_HTS_HWA14_PROD3_COUNT" offset="0x794" width="32" description="Defining count values for pre/post load for generating pend by HWA14 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA15_SCHEDULER_CONTROL" offset="0x7A0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA15" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA15 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA15 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA15 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA15 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_HOP" acronym="DMPAC_HTS_HWA15_HOP" offset="0x7A4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_CONS0_CONTROL" acronym="DMPAC_HTS_HWA15_CONS0_CONTROL" offset="0x7B0" width="32" description="Controlling consumer socket 0 for HWA15">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA15 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_CONS1_CONTROL" acronym="DMPAC_HTS_HWA15_CONS1_CONTROL" offset="0x7B4" width="32" description="Controlling consumer socket 1 for HWA15">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA15 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD0_CONTROL" acronym="DMPAC_HTS_HWA15_PROD0_CONTROL" offset="0x7B8" width="32" description="Controlling producer socket0 for HWA15">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA15 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA15_PROD0_BUF_CONTROL" offset="0x7BC" width="32" description="Controlling producer socket0 buffer for HWA15">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD0_COUNT" acronym="DMPAC_HTS_HWA15_PROD0_COUNT" offset="0x7C0" width="32" description="Defining count values for pre/post load for generating pend by HWA15 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA0_CONTROL" acronym="DMPAC_HTS_HWA15_PA0_CONTROL" offset="0x7C4" width="32" description="control register to manage pattern adapter on HWA15 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA15_PA0_PRODCOUNT" offset="0x7C8" width="32" description="count values for HWA15 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD1_CONTROL" acronym="DMPAC_HTS_HWA15_PROD1_CONTROL" offset="0x7CC" width="32" description="Controlling producer socket1 for HWA15">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA15 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA15_PROD1_BUF_CONTROL" offset="0x7D0" width="32" description="Controlling producer socket1 buffer for HWA15">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD1_COUNT" acronym="DMPAC_HTS_HWA15_PROD1_COUNT" offset="0x7D4" width="32" description="Defining count values for pre/post load for generating pend by HWA15 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA1_CONTROL" acronym="DMPAC_HTS_HWA15_PA1_CONTROL" offset="0x7D8" width="32" description="control register to manage pattern adapter on HWA15 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA15_PA1_PRODCOUNT" offset="0x7DC" width="32" description="count values for HWA15 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD2_CONTROL" acronym="DMPAC_HTS_HWA15_PROD2_CONTROL" offset="0x7E0" width="32" description="Controlling producer socket2 for HWA15">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA15 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA15_PROD2_BUF_CONTROL" offset="0x7E4" width="32" description="Controlling producer socket2 buffer for HWA15">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD2_COUNT" acronym="DMPAC_HTS_HWA15_PROD2_COUNT" offset="0x7E8" width="32" description="Defining count values for pre/post load for generating pend by HWA15 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA2_CONTROL" acronym="DMPAC_HTS_HWA15_PA2_CONTROL" offset="0x7EC" width="32" description="control register to manage pattern adapter on HWA15 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA15_PA2_PRODCOUNT" offset="0x7F0" width="32" description="count values for HWA15 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD3_CONTROL" acronym="DMPAC_HTS_HWA15_PROD3_CONTROL" offset="0x7F4" width="32" description="Controlling producer socket3 for HWA15">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA15 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA15_PROD3_BUF_CONTROL" offset="0x7F8" width="32" description="Controlling producer socket3 buffer for HWA15">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA15_PROD3_COUNT" acronym="DMPAC_HTS_HWA15_PROD3_COUNT" offset="0x7FC" width="32" description="Defining count values for pre/post load for generating pend by HWA15 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA16_SCHEDULER_CONTROL" offset="0x808" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA16" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA16 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA16 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA16 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA16 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_HOP" acronym="DMPAC_HTS_HWA16_HOP" offset="0x80C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_CONS0_CONTROL" acronym="DMPAC_HTS_HWA16_CONS0_CONTROL" offset="0x818" width="32" description="Controlling consumer socket 0 for HWA16">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA16 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_CONS1_CONTROL" acronym="DMPAC_HTS_HWA16_CONS1_CONTROL" offset="0x81C" width="32" description="Controlling consumer socket 1 for HWA16">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA16 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD0_CONTROL" acronym="DMPAC_HTS_HWA16_PROD0_CONTROL" offset="0x820" width="32" description="Controlling producer socket0 for HWA16">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA16 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA16_PROD0_BUF_CONTROL" offset="0x824" width="32" description="Controlling producer socket0 buffer for HWA16">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD0_COUNT" acronym="DMPAC_HTS_HWA16_PROD0_COUNT" offset="0x828" width="32" description="Defining count values for pre/post load for generating pend by HWA16 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA0_CONTROL" acronym="DMPAC_HTS_HWA16_PA0_CONTROL" offset="0x82C" width="32" description="control register to manage pattern adapter on HWA16 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA16_PA0_PRODCOUNT" offset="0x830" width="32" description="count values for HWA16 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD1_CONTROL" acronym="DMPAC_HTS_HWA16_PROD1_CONTROL" offset="0x834" width="32" description="Controlling producer socket1 for HWA16">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA16 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA16_PROD1_BUF_CONTROL" offset="0x838" width="32" description="Controlling producer socket1 buffer for HWA16">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD1_COUNT" acronym="DMPAC_HTS_HWA16_PROD1_COUNT" offset="0x83C" width="32" description="Defining count values for pre/post load for generating pend by HWA16 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA1_CONTROL" acronym="DMPAC_HTS_HWA16_PA1_CONTROL" offset="0x840" width="32" description="control register to manage pattern adapter on HWA16 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA16_PA1_PRODCOUNT" offset="0x844" width="32" description="count values for HWA16 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD2_CONTROL" acronym="DMPAC_HTS_HWA16_PROD2_CONTROL" offset="0x848" width="32" description="Controlling producer socket2 for HWA16">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA16 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA16_PROD2_BUF_CONTROL" offset="0x84C" width="32" description="Controlling producer socket2 buffer for HWA16">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD2_COUNT" acronym="DMPAC_HTS_HWA16_PROD2_COUNT" offset="0x850" width="32" description="Defining count values for pre/post load for generating pend by HWA16 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA2_CONTROL" acronym="DMPAC_HTS_HWA16_PA2_CONTROL" offset="0x854" width="32" description="control register to manage pattern adapter on HWA16 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA16_PA2_PRODCOUNT" offset="0x858" width="32" description="count values for HWA16 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD3_CONTROL" acronym="DMPAC_HTS_HWA16_PROD3_CONTROL" offset="0x85C" width="32" description="Controlling producer socket3 for HWA16">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA16 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA16_PROD3_BUF_CONTROL" offset="0x860" width="32" description="Controlling producer socket3 buffer for HWA16">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA16_PROD3_COUNT" acronym="DMPAC_HTS_HWA16_PROD3_COUNT" offset="0x864" width="32" description="Defining count values for pre/post load for generating pend by HWA16 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA17_SCHEDULER_CONTROL" offset="0x870" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA17" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA17 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA17 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA17 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA17 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_HOP" acronym="DMPAC_HTS_HWA17_HOP" offset="0x874" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_CONS0_CONTROL" acronym="DMPAC_HTS_HWA17_CONS0_CONTROL" offset="0x880" width="32" description="Controlling consumer socket 0 for HWA17">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA17 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_CONS1_CONTROL" acronym="DMPAC_HTS_HWA17_CONS1_CONTROL" offset="0x884" width="32" description="Controlling consumer socket 1 for HWA17">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA17 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD0_CONTROL" acronym="DMPAC_HTS_HWA17_PROD0_CONTROL" offset="0x888" width="32" description="Controlling producer socket0 for HWA17">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA17 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA17_PROD0_BUF_CONTROL" offset="0x88C" width="32" description="Controlling producer socket0 buffer for HWA17">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD0_COUNT" acronym="DMPAC_HTS_HWA17_PROD0_COUNT" offset="0x890" width="32" description="Defining count values for pre/post load for generating pend by HWA17 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA0_CONTROL" acronym="DMPAC_HTS_HWA17_PA0_CONTROL" offset="0x894" width="32" description="control register to manage pattern adapter on HWA17 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA17_PA0_PRODCOUNT" offset="0x898" width="32" description="count values for HWA17 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD1_CONTROL" acronym="DMPAC_HTS_HWA17_PROD1_CONTROL" offset="0x89C" width="32" description="Controlling producer socket1 for HWA17">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA17 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA17_PROD1_BUF_CONTROL" offset="0x8A0" width="32" description="Controlling producer socket1 buffer for HWA17">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD1_COUNT" acronym="DMPAC_HTS_HWA17_PROD1_COUNT" offset="0x8A4" width="32" description="Defining count values for pre/post load for generating pend by HWA17 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA1_CONTROL" acronym="DMPAC_HTS_HWA17_PA1_CONTROL" offset="0x8A8" width="32" description="control register to manage pattern adapter on HWA17 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA17_PA1_PRODCOUNT" offset="0x8AC" width="32" description="count values for HWA17 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD2_CONTROL" acronym="DMPAC_HTS_HWA17_PROD2_CONTROL" offset="0x8B0" width="32" description="Controlling producer socket2 for HWA17">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA17 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA17_PROD2_BUF_CONTROL" offset="0x8B4" width="32" description="Controlling producer socket2 buffer for HWA17">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD2_COUNT" acronym="DMPAC_HTS_HWA17_PROD2_COUNT" offset="0x8B8" width="32" description="Defining count values for pre/post load for generating pend by HWA17 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA2_CONTROL" acronym="DMPAC_HTS_HWA17_PA2_CONTROL" offset="0x8BC" width="32" description="control register to manage pattern adapter on HWA17 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA17_PA2_PRODCOUNT" offset="0x8C0" width="32" description="count values for HWA17 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD3_CONTROL" acronym="DMPAC_HTS_HWA17_PROD3_CONTROL" offset="0x8C4" width="32" description="Controlling producer socket3 for HWA17">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA17 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA17_PROD3_BUF_CONTROL" offset="0x8C8" width="32" description="Controlling producer socket3 buffer for HWA17">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA17_PROD3_COUNT" acronym="DMPAC_HTS_HWA17_PROD3_COUNT" offset="0x8CC" width="32" description="Defining count values for pre/post load for generating pend by HWA17 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA18_SCHEDULER_CONTROL" offset="0x8D8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA18" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA18 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA18 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA18 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA18 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_HOP" acronym="DMPAC_HTS_HWA18_HOP" offset="0x8DC" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_CONS0_CONTROL" acronym="DMPAC_HTS_HWA18_CONS0_CONTROL" offset="0x8E8" width="32" description="Controlling consumer socket 0 for HWA18">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA18 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_CONS1_CONTROL" acronym="DMPAC_HTS_HWA18_CONS1_CONTROL" offset="0x8EC" width="32" description="Controlling consumer socket 1 for HWA18">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA18 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD0_CONTROL" acronym="DMPAC_HTS_HWA18_PROD0_CONTROL" offset="0x8F0" width="32" description="Controlling producer socket0 for HWA18">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA18 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA18_PROD0_BUF_CONTROL" offset="0x8F4" width="32" description="Controlling producer socket0 buffer for HWA18">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD0_COUNT" acronym="DMPAC_HTS_HWA18_PROD0_COUNT" offset="0x8F8" width="32" description="Defining count values for pre/post load for generating pend by HWA18 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA0_CONTROL" acronym="DMPAC_HTS_HWA18_PA0_CONTROL" offset="0x8FC" width="32" description="control register to manage pattern adapter on HWA18 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA18_PA0_PRODCOUNT" offset="0x900" width="32" description="count values for HWA18 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD1_CONTROL" acronym="DMPAC_HTS_HWA18_PROD1_CONTROL" offset="0x904" width="32" description="Controlling producer socket1 for HWA18">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA18 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA18_PROD1_BUF_CONTROL" offset="0x908" width="32" description="Controlling producer socket1 buffer for HWA18">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD1_COUNT" acronym="DMPAC_HTS_HWA18_PROD1_COUNT" offset="0x90C" width="32" description="Defining count values for pre/post load for generating pend by HWA18 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA1_CONTROL" acronym="DMPAC_HTS_HWA18_PA1_CONTROL" offset="0x910" width="32" description="control register to manage pattern adapter on HWA18 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA18_PA1_PRODCOUNT" offset="0x914" width="32" description="count values for HWA18 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD2_CONTROL" acronym="DMPAC_HTS_HWA18_PROD2_CONTROL" offset="0x918" width="32" description="Controlling producer socket2 for HWA18">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA18 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA18_PROD2_BUF_CONTROL" offset="0x91C" width="32" description="Controlling producer socket2 buffer for HWA18">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD2_COUNT" acronym="DMPAC_HTS_HWA18_PROD2_COUNT" offset="0x920" width="32" description="Defining count values for pre/post load for generating pend by HWA18 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA2_CONTROL" acronym="DMPAC_HTS_HWA18_PA2_CONTROL" offset="0x924" width="32" description="control register to manage pattern adapter on HWA18 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA18_PA2_PRODCOUNT" offset="0x928" width="32" description="count values for HWA18 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD3_CONTROL" acronym="DMPAC_HTS_HWA18_PROD3_CONTROL" offset="0x92C" width="32" description="Controlling producer socket3 for HWA18">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA18 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA18_PROD3_BUF_CONTROL" offset="0x930" width="32" description="Controlling producer socket3 buffer for HWA18">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA18_PROD3_COUNT" acronym="DMPAC_HTS_HWA18_PROD3_COUNT" offset="0x934" width="32" description="Defining count values for pre/post load for generating pend by HWA18 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_SCHEDULER_CONTROL" acronym="DMPAC_HTS_HWA19_SCHEDULER_CONTROL" offset="0x940" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -&amp;amp;gt; loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA19" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; HWA19 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; HWA19 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA19 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA19 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_HOP" acronym="DMPAC_HTS_HWA19_HOP" offset="0x944" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_CONS0_CONTROL" acronym="DMPAC_HTS_HWA19_CONS0_CONTROL" offset="0x950" width="32" description="Controlling consumer socket 0 for HWA19">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA19 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_CONS1_CONTROL" acronym="DMPAC_HTS_HWA19_CONS1_CONTROL" offset="0x954" width="32" description="Controlling consumer socket 1 for HWA19">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for HWA19 cons socket 1" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 1 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD0_CONTROL" acronym="DMPAC_HTS_HWA19_PROD0_CONTROL" offset="0x958" width="32" description="Controlling producer socket0 for HWA19">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA19 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_HWA19_PROD0_BUF_CONTROL" offset="0x95C" width="32" description="Controlling producer socket0 buffer for HWA19">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD0_COUNT" acronym="DMPAC_HTS_HWA19_PROD0_COUNT" offset="0x960" width="32" description="Defining count values for pre/post load for generating pend by HWA19 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA0_CONTROL" acronym="DMPAC_HTS_HWA19_PA0_CONTROL" offset="0x964" width="32" description="control register to manage pattern adapter on HWA19 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA0_PRODCOUNT" acronym="DMPAC_HTS_HWA19_PA0_PRODCOUNT" offset="0x968" width="32" description="count values for HWA19 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD1_CONTROL" acronym="DMPAC_HTS_HWA19_PROD1_CONTROL" offset="0x96C" width="32" description="Controlling producer socket1 for HWA19">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA19 prod socket 1.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD1_BUF_CONTROL" acronym="DMPAC_HTS_HWA19_PROD1_BUF_CONTROL" offset="0x970" width="32" description="Controlling producer socket1 buffer for HWA19">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD1_COUNT" acronym="DMPAC_HTS_HWA19_PROD1_COUNT" offset="0x974" width="32" description="Defining count values for pre/post load for generating pend by HWA19 prod1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA1_CONTROL" acronym="DMPAC_HTS_HWA19_PA1_CONTROL" offset="0x978" width="32" description="control register to manage pattern adapter on HWA19 prod socket1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA1_PRODCOUNT" acronym="DMPAC_HTS_HWA19_PA1_PRODCOUNT" offset="0x97C" width="32" description="count values for HWA19 prod socket1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD2_CONTROL" acronym="DMPAC_HTS_HWA19_PROD2_CONTROL" offset="0x980" width="32" description="Controlling producer socket2 for HWA19">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA19 prod socket 2.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD2_BUF_CONTROL" acronym="DMPAC_HTS_HWA19_PROD2_BUF_CONTROL" offset="0x984" width="32" description="Controlling producer socket2 buffer for HWA19">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD2_COUNT" acronym="DMPAC_HTS_HWA19_PROD2_COUNT" offset="0x988" width="32" description="Defining count values for pre/post load for generating pend by HWA19 prod2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA2_CONTROL" acronym="DMPAC_HTS_HWA19_PA2_CONTROL" offset="0x98C" width="32" description="control register to manage pattern adapter on HWA19 prod socket2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PA2_PRODCOUNT" acronym="DMPAC_HTS_HWA19_PA2_PRODCOUNT" offset="0x990" width="32" description="count values for HWA19 prod socket2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD3_CONTROL" acronym="DMPAC_HTS_HWA19_PROD3_CONTROL" offset="0x994" width="32" description="Controlling producer socket3 for HWA19">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for HWA19 prod socket 3.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD3_BUF_CONTROL" acronym="DMPAC_HTS_HWA19_PROD3_BUF_CONTROL" offset="0x998" width="32" description="Controlling producer socket3 buffer for HWA19">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_HWA19_PROD3_COUNT" acronym="DMPAC_HTS_HWA19_PROD3_COUNT" offset="0x99C" width="32" description="Defining count values for pre/post load for generating pend by HWA19 prod3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA0_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA0_SCHEDULER_CONTROL" offset="0x9A8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA0" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA0 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA0 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA0 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA0 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA0_HOP" acronym="DMPAC_HTS_DMA0_HOP" offset="0x9AC" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA0_PROD0_CONTROL" acronym="DMPAC_HTS_DMA0_PROD0_CONTROL" offset="0x9B8" width="32" description="Controlling producer socket0 for DMA0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA0 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA0_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA0_PROD0_BUF_CONTROL" offset="0x9BC" width="32" description="Controlling producer socket0 buffer for DMA0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA0_PROD0_COUNT" acronym="DMPAC_HTS_DMA0_PROD0_COUNT" offset="0x9C0" width="32" description="Defining count values for pre/post load for generating pend by DMA0 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA1_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA1_SCHEDULER_CONTROL" offset="0x9C4" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA1" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA1 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA1 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA1 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA1 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA1_HOP" acronym="DMPAC_HTS_DMA1_HOP" offset="0x9C8" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA1_PROD0_CONTROL" acronym="DMPAC_HTS_DMA1_PROD0_CONTROL" offset="0x9D4" width="32" description="Controlling producer socket0 for DMA1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA1 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA1_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA1_PROD0_BUF_CONTROL" offset="0x9D8" width="32" description="Controlling producer socket0 buffer for DMA1">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA1_PROD0_COUNT" acronym="DMPAC_HTS_DMA1_PROD0_COUNT" offset="0x9DC" width="32" description="Defining count values for pre/post load for generating pend by DMA1 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA2_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA2_SCHEDULER_CONTROL" offset="0x9E0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA2" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA2 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA2 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA2 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA2 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA2_HOP" acronym="DMPAC_HTS_DMA2_HOP" offset="0x9E4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA2_PROD0_CONTROL" acronym="DMPAC_HTS_DMA2_PROD0_CONTROL" offset="0x9F0" width="32" description="Controlling producer socket0 for DMA2">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA2 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA2_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA2_PROD0_BUF_CONTROL" offset="0x9F4" width="32" description="Controlling producer socket0 buffer for DMA2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA2_PROD0_COUNT" acronym="DMPAC_HTS_DMA2_PROD0_COUNT" offset="0x9F8" width="32" description="Defining count values for pre/post load for generating pend by DMA2 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA3_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA3_SCHEDULER_CONTROL" offset="0x9FC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA3" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA3 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA3 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA3 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA3 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA3_HOP" acronym="DMPAC_HTS_DMA3_HOP" offset="0xA00" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA3_PROD0_CONTROL" acronym="DMPAC_HTS_DMA3_PROD0_CONTROL" offset="0xA0C" width="32" description="Controlling producer socket0 for DMA3">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA3 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA3_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA3_PROD0_BUF_CONTROL" offset="0xA10" width="32" description="Controlling producer socket0 buffer for DMA3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA3_PROD0_COUNT" acronym="DMPAC_HTS_DMA3_PROD0_COUNT" offset="0xA14" width="32" description="Defining count values for pre/post load for generating pend by DMA3 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA4_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA4_SCHEDULER_CONTROL" offset="0xA18" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA4" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA4 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA4 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA4 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA4 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA4_HOP" acronym="DMPAC_HTS_DMA4_HOP" offset="0xA1C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA4_PROD0_CONTROL" acronym="DMPAC_HTS_DMA4_PROD0_CONTROL" offset="0xA28" width="32" description="Controlling producer socket0 for DMA4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA4 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA4_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA4_PROD0_BUF_CONTROL" offset="0xA2C" width="32" description="Controlling producer socket0 buffer for DMA4">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA4_PROD0_COUNT" acronym="DMPAC_HTS_DMA4_PROD0_COUNT" offset="0xA30" width="32" description="Defining count values for pre/post load for generating pend by DMA4 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA8_SCHEDULER_CONTROL" offset="0xA88" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA8" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA8 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA8 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA8 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA8 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_HOP" acronym="DMPAC_HTS_DMA8_HOP" offset="0xA8C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_PROD0_CONTROL" acronym="DMPAC_HTS_DMA8_PROD0_CONTROL" offset="0xA98" width="32" description="Controlling producer socket0 for DMA8">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA8 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA8_PROD0_BUF_CONTROL" offset="0xA9C" width="32" description="Controlling producer socket0 buffer for DMA8">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_PROD0_COUNT" acronym="DMPAC_HTS_DMA8_PROD0_COUNT" offset="0xAA0" width="32" description="Defining count values for pre/post load for generating pend by DMA8 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_PA0_CONTROL" acronym="DMPAC_HTS_DMA8_PA0_CONTROL" offset="0xAA4" width="32" description="control register to manage pattern adapter on DMA8 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA8_PA0_PRODCOUNT" acronym="DMPAC_HTS_DMA8_PA0_PRODCOUNT" offset="0xAA8" width="32" description="count values for HWA8 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA9_SCHEDULER_CONTROL" offset="0xAAC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA9" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA9 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA9 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA9 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA9 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_HOP" acronym="DMPAC_HTS_DMA9_HOP" offset="0xAB0" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_PROD0_CONTROL" acronym="DMPAC_HTS_DMA9_PROD0_CONTROL" offset="0xABC" width="32" description="Controlling producer socket0 for DMA9">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA9 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA9_PROD0_BUF_CONTROL" offset="0xAC0" width="32" description="Controlling producer socket0 buffer for DMA9">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_PROD0_COUNT" acronym="DMPAC_HTS_DMA9_PROD0_COUNT" offset="0xAC4" width="32" description="Defining count values for pre/post load for generating pend by DMA9 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_PA0_CONTROL" acronym="DMPAC_HTS_DMA9_PA0_CONTROL" offset="0xAC8" width="32" description="control register to manage pattern adapter on DMA9 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA9_PA0_PRODCOUNT" acronym="DMPAC_HTS_DMA9_PA0_PRODCOUNT" offset="0xACC" width="32" description="count values for HWA9 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA10_SCHEDULER_CONTROL" offset="0xAD0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA10" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA10 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA10 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA10 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA10 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_HOP" acronym="DMPAC_HTS_DMA10_HOP" offset="0xAD4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_PROD0_CONTROL" acronym="DMPAC_HTS_DMA10_PROD0_CONTROL" offset="0xAE0" width="32" description="Controlling producer socket0 for DMA10">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA10 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA10_PROD0_BUF_CONTROL" offset="0xAE4" width="32" description="Controlling producer socket0 buffer for DMA10">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_PROD0_COUNT" acronym="DMPAC_HTS_DMA10_PROD0_COUNT" offset="0xAE8" width="32" description="Defining count values for pre/post load for generating pend by DMA10 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_PA0_CONTROL" acronym="DMPAC_HTS_DMA10_PA0_CONTROL" offset="0xAEC" width="32" description="control register to manage pattern adapter on DMA10 prod socket0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description="destination count for pattern adaptation (N), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description="source count for pattern adaptation (M), M --&amp;amp;gt; N" range="" rwaccess="RW"/>
    <bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -&amp;amp;gt; Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter.Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="" rwaccess="RW"/>
    <bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; post pattern adaptation, decrement ps count by count_dec , '0' -&amp;amp;gt; post pattern adaptation, decrement ps count by pa_cs_maxcount" range="" rwaccess="RW"/>
    <bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; pa enable, '0' -&amp;amp;gt; disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA10_PA0_PRODCOUNT" acronym="DMPAC_HTS_DMA10_PA0_PRODCOUNT" offset="0xAF0" width="32" description="count values for HWA10 prod socket0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="" rwaccess="R"/>
    <bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA32_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA32_SCHEDULER_CONTROL" offset="0xD40" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA32" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA32 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA32 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA32 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA32 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA32_HOP" acronym="DMPAC_HTS_DMA32_HOP" offset="0xD44" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA32_PROD0_CONTROL" acronym="DMPAC_HTS_DMA32_PROD0_CONTROL" offset="0xD50" width="32" description="Controlling producer socket0 for DMA32">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA32 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA32_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA32_PROD0_BUF_CONTROL" offset="0xD54" width="32" description="Controlling producer socket0 buffer for DMA32">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA32_PROD0_COUNT" acronym="DMPAC_HTS_DMA32_PROD0_COUNT" offset="0xD58" width="32" description="Defining count values for pre/post load for generating pend by DMA32 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA40_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA40_SCHEDULER_CONTROL" offset="0xE20" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA40" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA40 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA40 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA40 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA40 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA40_HOP" acronym="DMPAC_HTS_DMA40_HOP" offset="0xE24" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA40_PROD0_CONTROL" acronym="DMPAC_HTS_DMA40_PROD0_CONTROL" offset="0xE30" width="32" description="Controlling producer socket0 for DMA40">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA40 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA40_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA40_PROD0_BUF_CONTROL" offset="0xE34" width="32" description="Controlling producer socket0 buffer for DMA40">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA40_PROD0_COUNT" acronym="DMPAC_HTS_DMA40_PROD0_COUNT" offset="0xE38" width="32" description="Defining count values for pre/post load for generating pend by DMA40 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA48_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA48_SCHEDULER_CONTROL" offset="0xF00" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA48" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA48 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA48 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA48 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA48 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA48_HOP" acronym="DMPAC_HTS_DMA48_HOP" offset="0xF04" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA48_PROD0_CONTROL" acronym="DMPAC_HTS_DMA48_PROD0_CONTROL" offset="0xF10" width="32" description="Controlling producer socket0 for DMA48">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA48 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA48_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA48_PROD0_BUF_CONTROL" offset="0xF14" width="32" description="Controlling producer socket0 buffer for DMA48">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA48_PROD0_COUNT" acronym="DMPAC_HTS_DMA48_PROD0_COUNT" offset="0xF18" width="32" description="Defining count values for pre/post load for generating pend by DMA48 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA56_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA56_SCHEDULER_CONTROL" offset="0xFE0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA56" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA56 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA56 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA56 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA56 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA56_HOP" acronym="DMPAC_HTS_DMA56_HOP" offset="0xFE4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA56_PROD0_CONTROL" acronym="DMPAC_HTS_DMA56_PROD0_CONTROL" offset="0xFF0" width="32" description="Controlling producer socket0 for DMA56">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA56 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA56_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA56_PROD0_BUF_CONTROL" offset="0xFF4" width="32" description="Controlling producer socket0 buffer for DMA56">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA56_PROD0_COUNT" acronym="DMPAC_HTS_DMA56_PROD0_COUNT" offset="0xFF8" width="32" description="Defining count values for pre/post load for generating pend by DMA56 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA57_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA57_SCHEDULER_CONTROL" offset="0xFFC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA57" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA57 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA57 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA57 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA57 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA57_HOP" acronym="DMPAC_HTS_DMA57_HOP" offset="0x1000" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA57_PROD0_CONTROL" acronym="DMPAC_HTS_DMA57_PROD0_CONTROL" offset="0x100C" width="32" description="Controlling producer socket0 for DMA57">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA57 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA57_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA57_PROD0_BUF_CONTROL" offset="0x1010" width="32" description="Controlling producer socket0 buffer for DMA57">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA57_PROD0_COUNT" acronym="DMPAC_HTS_DMA57_PROD0_COUNT" offset="0x1014" width="32" description="Defining count values for pre/post load for generating pend by DMA57 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA58_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA58_SCHEDULER_CONTROL" offset="0x1018" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA58" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA58 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA58 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA58 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA58 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA58_HOP" acronym="DMPAC_HTS_DMA58_HOP" offset="0x101C" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA58_PROD0_CONTROL" acronym="DMPAC_HTS_DMA58_PROD0_CONTROL" offset="0x1028" width="32" description="Controlling producer socket0 for DMA58">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA58 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA58_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA58_PROD0_BUF_CONTROL" offset="0x102C" width="32" description="Controlling producer socket0 buffer for DMA58">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA58_PROD0_COUNT" acronym="DMPAC_HTS_DMA58_PROD0_COUNT" offset="0x1030" width="32" description="Defining count values for pre/post load for generating pend by DMA58 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA59_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA59_SCHEDULER_CONTROL" offset="0x1034" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA59" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA59 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA59 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA59 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA59 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA59_HOP" acronym="DMPAC_HTS_DMA59_HOP" offset="0x1038" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA59_PROD0_CONTROL" acronym="DMPAC_HTS_DMA59_PROD0_CONTROL" offset="0x1044" width="32" description="Controlling producer socket0 for DMA59">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA59 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA59_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA59_PROD0_BUF_CONTROL" offset="0x1048" width="32" description="Controlling producer socket0 buffer for DMA59">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA59_PROD0_COUNT" acronym="DMPAC_HTS_DMA59_PROD0_COUNT" offset="0x104C" width="32" description="Defining count values for pre/post load for generating pend by DMA59 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA64_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA64_SCHEDULER_CONTROL" offset="0x10C0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA64" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA64 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA64 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA64 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA64 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA64_HOP" acronym="DMPAC_HTS_DMA64_HOP" offset="0x10C4" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA64_PROD0_CONTROL" acronym="DMPAC_HTS_DMA64_PROD0_CONTROL" offset="0x10D0" width="32" description="Controlling producer socket0 for DMA64">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA64 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA64_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA64_PROD0_BUF_CONTROL" offset="0x10D4" width="32" description="Controlling producer socket0 buffer for DMA64">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA64_PROD0_COUNT" acronym="DMPAC_HTS_DMA64_PROD0_COUNT" offset="0x10D8" width="32" description="Defining count values for pre/post load for generating pend by DMA64 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA65_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA65_SCHEDULER_CONTROL" offset="0x10DC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA65" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA65 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA65 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA65 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA65 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA65_HOP" acronym="DMPAC_HTS_DMA65_HOP" offset="0x10E0" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA65_PROD0_CONTROL" acronym="DMPAC_HTS_DMA65_PROD0_CONTROL" offset="0x10EC" width="32" description="Controlling producer socket0 for DMA65">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA65 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA65_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA65_PROD0_BUF_CONTROL" offset="0x10F0" width="32" description="Controlling producer socket0 buffer for DMA65">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA65_PROD0_COUNT" acronym="DMPAC_HTS_DMA65_PROD0_COUNT" offset="0x10F4" width="32" description="Defining count values for pre/post load for generating pend by DMA65 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA66_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA66_SCHEDULER_CONTROL" offset="0x10F8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA66" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA66 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA66 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA66 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA66 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA66_HOP" acronym="DMPAC_HTS_DMA66_HOP" offset="0x10FC" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA66_PROD0_CONTROL" acronym="DMPAC_HTS_DMA66_PROD0_CONTROL" offset="0x1108" width="32" description="Controlling producer socket0 for DMA66">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA66 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA66_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA66_PROD0_BUF_CONTROL" offset="0x110C" width="32" description="Controlling producer socket0 buffer for DMA66">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA66_PROD0_COUNT" acronym="DMPAC_HTS_DMA66_PROD0_COUNT" offset="0x1110" width="32" description="Defining count values for pre/post load for generating pend by DMA66 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA67_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA67_SCHEDULER_CONTROL" offset="0x1114" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA67" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA67 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA67 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA67 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA67 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA67_HOP" acronym="DMPAC_HTS_DMA67_HOP" offset="0x1118" width="32" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler .">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description="Number of Task count for Head of pipe" range="" rwaccess="RW"/>
    <bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Head of Pipe producer Sch , '0' -&amp;amp;gt; No hop" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA67_PROD0_CONTROL" acronym="DMPAC_HTS_DMA67_PROD0_CONTROL" offset="0x1124" width="32" description="Controlling producer socket0 for DMA67">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description="consumer select for DMA67 prod socket 0.Used in decrementing count of producer buffer" range="" rwaccess="RW"/>
    <bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Producer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA67_PROD0_BUF_CONTROL" acronym="DMPAC_HTS_DMA67_PROD0_BUF_CONTROL" offset="0x1128" width="32" description="Controlling producer socket0 buffer for DMA67">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT_DEC" width="6" begin="26" end="21" resetval="0x1" description="Count decrement value for prod count" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="20" end="13" resetval="0x1" description="Count threshold to generate pend for consumer" range="" rwaccess="RW"/>
    <bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description="Maximum number of producer buffer count" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA67_PROD0_COUNT" acronym="DMPAC_HTS_DMA67_PROD0_COUNT" offset="0x112C" width="32" description="Defining count values for pre/post load for generating pend by DMA67 prod0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="13" begin="28" end="16" resetval="0x0" description="current count value" range="" rwaccess="R"/>
    <bitfield id="COUNT_POSTLOAD" width="8" begin="15" end="8" resetval="0x0" description="count postload after producer max thread count reached" range="" rwaccess="RW"/>
    <bitfield id="COUNT_PRELOAD" width="8" begin="7" end="0" resetval="0x0" description="count preload after scheduler start/init" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA240_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA240_SCHEDULER_CONTROL" offset="0x21B4" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA240" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA240 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA240 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA240 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA240 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA240_CONS0_CONTROL" acronym="DMPAC_HTS_DMA240_CONS0_CONTROL" offset="0x21C4" width="32" description="Controlling consumer socket 0 for DMA240">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA240 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA241_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA241_SCHEDULER_CONTROL" offset="0x21C8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA241" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA241 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA241 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA241 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA241 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA241_CONS0_CONTROL" acronym="DMPAC_HTS_DMA241_CONS0_CONTROL" offset="0x21D8" width="32" description="Controlling consumer socket 0 for DMA241">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA241 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA242_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA242_SCHEDULER_CONTROL" offset="0x21DC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA242" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA242 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA242 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA242 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA242 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA242_CONS0_CONTROL" acronym="DMPAC_HTS_DMA242_CONS0_CONTROL" offset="0x21EC" width="32" description="Controlling consumer socket 0 for DMA242">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA242 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA243_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA243_SCHEDULER_CONTROL" offset="0x21F0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA243" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA243 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA243 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA243 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA243 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA243_CONS0_CONTROL" acronym="DMPAC_HTS_DMA243_CONS0_CONTROL" offset="0x2200" width="32" description="Controlling consumer socket 0 for DMA243">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA243 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA244_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA244_SCHEDULER_CONTROL" offset="0x2204" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA244" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA244 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA244 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA244 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA244 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA244_CONS0_CONTROL" acronym="DMPAC_HTS_DMA244_CONS0_CONTROL" offset="0x2214" width="32" description="Controlling consumer socket 0 for DMA244">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA244 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA245_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA245_SCHEDULER_CONTROL" offset="0x2218" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA245" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA245 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA245 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA245 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA245 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA245_CONS0_CONTROL" acronym="DMPAC_HTS_DMA245_CONS0_CONTROL" offset="0x2228" width="32" description="Controlling consumer socket 0 for DMA245">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA245 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA256_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA256_SCHEDULER_CONTROL" offset="0x222C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA256" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA256 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA256 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA256 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA256 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA256_CONS0_CONTROL" acronym="DMPAC_HTS_DMA256_CONS0_CONTROL" offset="0x223C" width="32" description="Controlling consumer socket 0 for DMA256">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA256 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA257_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA257_SCHEDULER_CONTROL" offset="0x2240" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA257" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA257 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA257 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA257 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA257 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA257_CONS0_CONTROL" acronym="DMPAC_HTS_DMA257_CONS0_CONTROL" offset="0x2250" width="32" description="Controlling consumer socket 0 for DMA257">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA257 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA258_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA258_SCHEDULER_CONTROL" offset="0x2254" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA258" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA258 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA258 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA258 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA258 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA258_CONS0_CONTROL" acronym="DMPAC_HTS_DMA258_CONS0_CONTROL" offset="0x2264" width="32" description="Controlling consumer socket 0 for DMA258">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA258 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA259_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA259_SCHEDULER_CONTROL" offset="0x2268" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA259" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA259 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA259 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA259 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA259 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA259_CONS0_CONTROL" acronym="DMPAC_HTS_DMA259_CONS0_CONTROL" offset="0x2278" width="32" description="Controlling consumer socket 0 for DMA259">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA259 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA260_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA260_SCHEDULER_CONTROL" offset="0x227C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA260" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA260 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA260 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA260 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA260 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA260_CONS0_CONTROL" acronym="DMPAC_HTS_DMA260_CONS0_CONTROL" offset="0x228C" width="32" description="Controlling consumer socket 0 for DMA260">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA260 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA261_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA261_SCHEDULER_CONTROL" offset="0x2290" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA261" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA261 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA261 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA261 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA261 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA261_CONS0_CONTROL" acronym="DMPAC_HTS_DMA261_CONS0_CONTROL" offset="0x22A0" width="32" description="Controlling consumer socket 0 for DMA261">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA261 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA272_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA272_SCHEDULER_CONTROL" offset="0x22A4" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA272" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA272 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA272 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA272 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA272 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA272_CONS0_CONTROL" acronym="DMPAC_HTS_DMA272_CONS0_CONTROL" offset="0x22B4" width="32" description="Controlling consumer socket 0 for DMA272">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA272 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA273_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA273_SCHEDULER_CONTROL" offset="0x22B8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA273" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA273 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA273 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA273 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA273 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA273_CONS0_CONTROL" acronym="DMPAC_HTS_DMA273_CONS0_CONTROL" offset="0x22C8" width="32" description="Controlling consumer socket 0 for DMA273">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA273 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA274_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA274_SCHEDULER_CONTROL" offset="0x22CC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA274" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA274 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA274 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA274 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA274 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA274_CONS0_CONTROL" acronym="DMPAC_HTS_DMA274_CONS0_CONTROL" offset="0x22DC" width="32" description="Controlling consumer socket 0 for DMA274">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA274 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA275_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA275_SCHEDULER_CONTROL" offset="0x22E0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA275" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA275 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA275 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA275 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA275 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA275_CONS0_CONTROL" acronym="DMPAC_HTS_DMA275_CONS0_CONTROL" offset="0x22F0" width="32" description="Controlling consumer socket 0 for DMA275">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA275 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA288_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA288_SCHEDULER_CONTROL" offset="0x22F4" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA288" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA288 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA288 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA288 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA288 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA288_CONS0_CONTROL" acronym="DMPAC_HTS_DMA288_CONS0_CONTROL" offset="0x2304" width="32" description="Controlling consumer socket 0 for DMA288">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA288 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA289_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA289_SCHEDULER_CONTROL" offset="0x2308" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA289" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA289 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA289 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA289 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA289 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA289_CONS0_CONTROL" acronym="DMPAC_HTS_DMA289_CONS0_CONTROL" offset="0x2318" width="32" description="Controlling consumer socket 0 for DMA289">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA289 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA290_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA290_SCHEDULER_CONTROL" offset="0x231C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA290" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA290 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA290 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA290 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA290 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA290_CONS0_CONTROL" acronym="DMPAC_HTS_DMA290_CONS0_CONTROL" offset="0x232C" width="32" description="Controlling consumer socket 0 for DMA290">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA290 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA291_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA291_SCHEDULER_CONTROL" offset="0x2330" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA291" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA291 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA291 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA291 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA291 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA291_CONS0_CONTROL" acronym="DMPAC_HTS_DMA291_CONS0_CONTROL" offset="0x2340" width="32" description="Controlling consumer socket 0 for DMA291">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA291 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA304_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA304_SCHEDULER_CONTROL" offset="0x2344" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA304" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA304 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA304 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA304 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA304 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA304_CONS0_CONTROL" acronym="DMPAC_HTS_DMA304_CONS0_CONTROL" offset="0x2354" width="32" description="Controlling consumer socket 0 for DMA304">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA304 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA305_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA305_SCHEDULER_CONTROL" offset="0x2358" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA305" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA305 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA305 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA305 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA305 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA305_CONS0_CONTROL" acronym="DMPAC_HTS_DMA305_CONS0_CONTROL" offset="0x2368" width="32" description="Controlling consumer socket 0 for DMA305">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA305 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA306_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA306_SCHEDULER_CONTROL" offset="0x236C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA306" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA306 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA306 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA306 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA306 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA306_CONS0_CONTROL" acronym="DMPAC_HTS_DMA306_CONS0_CONTROL" offset="0x237C" width="32" description="Controlling consumer socket 0 for DMA306">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA306 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA307_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA307_SCHEDULER_CONTROL" offset="0x2380" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA307" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA307 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA307 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA307 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA307 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA307_CONS0_CONTROL" acronym="DMPAC_HTS_DMA307_CONS0_CONTROL" offset="0x2390" width="32" description="Controlling consumer socket 0 for DMA307">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA307 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA308_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA308_SCHEDULER_CONTROL" offset="0x2394" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA308" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA308 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA308 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA308 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA308 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA308_CONS0_CONTROL" acronym="DMPAC_HTS_DMA308_CONS0_CONTROL" offset="0x23A4" width="32" description="Controlling consumer socket 0 for DMA308">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA308 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA309_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA309_SCHEDULER_CONTROL" offset="0x23A8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA309" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA309 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA309 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA309 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA309 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA309_CONS0_CONTROL" acronym="DMPAC_HTS_DMA309_CONS0_CONTROL" offset="0x23B8" width="32" description="Controlling consumer socket 0 for DMA309">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA309 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA310_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA310_SCHEDULER_CONTROL" offset="0x23BC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA310" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA310 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA310 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA310 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA310 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA310_CONS0_CONTROL" acronym="DMPAC_HTS_DMA310_CONS0_CONTROL" offset="0x23CC" width="32" description="Controlling consumer socket 0 for DMA310">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA310 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA311_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA311_SCHEDULER_CONTROL" offset="0x23D0" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA311" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA311 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA311 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA311 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA311 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA311_CONS0_CONTROL" acronym="DMPAC_HTS_DMA311_CONS0_CONTROL" offset="0x23E0" width="32" description="Controlling consumer socket 0 for DMA311">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA311 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA312_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA312_SCHEDULER_CONTROL" offset="0x23E4" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA312" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA312 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA312 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA312 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA312 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA312_CONS0_CONTROL" acronym="DMPAC_HTS_DMA312_CONS0_CONTROL" offset="0x23F4" width="32" description="Controlling consumer socket 0 for DMA312">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA312 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA313_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA313_SCHEDULER_CONTROL" offset="0x23F8" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA313" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA313 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA313 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA313 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA313 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA313_CONS0_CONTROL" acronym="DMPAC_HTS_DMA313_CONS0_CONTROL" offset="0x2408" width="32" description="Controlling consumer socket 0 for DMA313">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA313 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA336_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA336_SCHEDULER_CONTROL" offset="0x240C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA336" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA336 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA336 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA336 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA336 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA336_CONS0_CONTROL" acronym="DMPAC_HTS_DMA336_CONS0_CONTROL" offset="0x241C" width="32" description="Controlling consumer socket 0 for DMA336">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA336 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA352_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA352_SCHEDULER_CONTROL" offset="0x2420" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA352" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA352 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA352 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA352 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA352 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA352_CONS0_CONTROL" acronym="DMPAC_HTS_DMA352_CONS0_CONTROL" offset="0x2430" width="32" description="Controlling consumer socket 0 for DMA352">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA352 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA353_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA353_SCHEDULER_CONTROL" offset="0x2434" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA353" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA353 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA353 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA353 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA353 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA353_CONS0_CONTROL" acronym="DMPAC_HTS_DMA353_CONS0_CONTROL" offset="0x2444" width="32" description="Controlling consumer socket 0 for DMA353">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA353 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA354_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA354_SCHEDULER_CONTROL" offset="0x2448" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA354" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA354 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA354 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA354 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA354 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA354_CONS0_CONTROL" acronym="DMPAC_HTS_DMA354_CONS0_CONTROL" offset="0x2458" width="32" description="Controlling consumer socket 0 for DMA354">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA354 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA355_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA355_SCHEDULER_CONTROL" offset="0x245C" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA355" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA355 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA355 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA355 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA355 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA355_CONS0_CONTROL" acronym="DMPAC_HTS_DMA355_CONS0_CONTROL" offset="0x246C" width="32" description="Controlling consumer socket 0 for DMA355">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA355 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA368_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA368_SCHEDULER_CONTROL" offset="0x2470" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA368" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA368 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA368 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA368 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA368 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA368_CONS0_CONTROL" acronym="DMPAC_HTS_DMA368_CONS0_CONTROL" offset="0x2480" width="32" description="Controlling consumer socket 0 for DMA368">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA368 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA369_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA369_SCHEDULER_CONTROL" offset="0x2484" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA369" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA369 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA369 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA369 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA369 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA369_CONS0_CONTROL" acronym="DMPAC_HTS_DMA369_CONS0_CONTROL" offset="0x2494" width="32" description="Controlling consumer socket 0 for DMA369">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA369 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA370_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA370_SCHEDULER_CONTROL" offset="0x2498" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA370" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA370 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA370 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA370 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA370 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA370_CONS0_CONTROL" acronym="DMPAC_HTS_DMA370_CONS0_CONTROL" offset="0x24A8" width="32" description="Controlling consumer socket 0 for DMA370">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA370 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA371_SCHEDULER_CONTROL" acronym="DMPAC_HTS_DMA371_SCHEDULER_CONTROL" offset="0x24AC" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA371" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -&amp;amp;gt; DMA371 Scheduler resources must not be read during halted state.'1'-&amp;amp;gt; DMA371 Scheduler resources are readable during halted state" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA371 Scheduler" range="" rwaccess="R"/>
    <bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; pause/suspend scheduler , '0' -&amp;amp;gt; resume scheduler" range="" rwaccess="RW"/>
    <bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Streaming input enable, '0' No streaming input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA371 Scheduler" range="" rwaccess="RW"/>
    <bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable write '1' to enable scheduler" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DMA371_CONS0_CONTROL" acronym="DMPAC_HTS_DMA371_CONS0_CONTROL" offset="0x24BC" width="32" description="Controlling consumer socket 0 for DMA371">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description="producer select for DMA371 cons socket 0" range="" rwaccess="RW"/>
    <bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Consumer socket 0 enable , '0' Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_PIPE_DBG_CNTL" acronym="DMPAC_HTS_PIPE_DBG_CNTL" offset="0x2650" width="32" description="Pipeline Debug Control register is used by debug software to control pipeline debug behavior">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEBUG_STATE" width="3" begin="19" end="17" resetval="0x0" description="Current state of Debug activity" range="" rwaccess="R"/>
    <bitfield id="ABORT_DEBUG" width="1" begin="16" end="16" resetval="0x0" description="'1' -&amp;amp;gt; Abort Debug activity on debug enabled pipelines, '0' no impact" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_6" width="1" begin="6" end="6" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline6 doesn't respond to debug events, '0' Pipeline5 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_5" width="1" begin="5" end="5" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline5 doesn't respond to debug events, '0' Pipeline5 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_4" width="1" begin="4" end="4" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline4 doesn't respond to debug events, '0' Pipeline4 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_3" width="1" begin="3" end="3" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline3 doesn't respond to debug events, '0' Pipeline3 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_2" width="1" begin="2" end="2" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline2 doesn't respond to debug events, '0' Pipeline2 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_1" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline1 doesn't respond to debug events, '0' Pipeline1 respond to debug events" range="" rwaccess="RW"/>
    <bitfield id="PIPE_DBG_DIS_0" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; Pipeline0 doesn't respond to debug events, '0' Pipeline0 respond to debug events" range="" rwaccess="RW"/>
  </register>
  <register id="DMPAC_HTS_DBG_CAP" acronym="DMPAC_HTS_DBG_CAP" offset="0x2654" width="32" description="Debug Capability register is used by debug software to determine which optional debug modules are present and how many instances of each module exist.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DBG_INT_STEP_SUP" width="1" begin="30" end="30" resetval="0x0" description="Indicates that debug execution control can determine if single step blocks or allows interrupts.b0 No step/interrupt control b1 Step interrupt control via DBG_INT_STEP_IN" range="" rwaccess="R"/>
    <bitfield id="DBG_WP_DATA_SUP" width="1" begin="29" end="29" resetval="0x0" description="Indicates if the WP resources has corresponding data qualification.b0 - Not supported. b1 - Data qualifiers are supported." range="" rwaccess="R"/>
    <bitfield id="DBG_OWN_SUP" width="1" begin="28" end="28" resetval="0x0" description="Indicates if the HWA supports an module ownership.v2.0 and above. b0 - Not Supported. b1 - Ownership supported." range="" rwaccess="R"/>
    <bitfield id="DBG_INDIRECT_SUP" width="1" begin="27" end="27" resetval="0x0" description="Indicates if the HWA supports an indirect memory access port.v2.0 and above. b0 - Not Supported. b1 - Indirect port supported." range="" rwaccess="R"/>
    <bitfield id="DBG_SWBP_SUP" width="1" begin="26" end="26" resetval="0x0" description="Whether HWA Core supports SWBP or not.b0 - Not Supported. b1 - Supported." range="" rwaccess="R"/>
    <bitfield id="DBQ_RESET_SUP" width="1" begin="25" end="25" resetval="0x0" description="Whether HWA Core reset is supported or not which does not affect debug logic.b0 - Not Supported. b1 - Supported." range="" rwaccess="R"/>
    <bitfield id="SYS_EXE_REQ" width="1" begin="24" end="24" resetval="0x0" description="Whether HWA Core Execution status and control is supported.b0 - Not Supported. b1 - Supported." range="" rwaccess="R"/>
    <bitfield id="TRIG_OUTPUT" width="1" begin="23" end="23" resetval="0x1" description="b0 - Trigger Outputs are not supported. b1 - Trigger Outputs are supported." range="" rwaccess="R"/>
    <bitfield id="TRIG_INPUT" width="1" begin="22" end="22" resetval="0x1" description="b0 - Trigger Inputs are not supported. b1 - Trigger Inputs are supported." range="" rwaccess="R"/>
    <bitfield id="TRIG_CHNS" width="2" begin="21" end="20" resetval="0x1" description="Number of Trigger Channels Supported.b00 ------ No channels supported. b01 ------ One channel supported. b10 ------ Two channels supported. Others ---- Reserved." range="" rwaccess="R"/>
    <bitfield id="NUM_CNTRS" width="4" begin="19" end="16" resetval="0x0" description="The number of counter modules that exist.The registers supporting the counter modules must be implemented consecutively in the memory map." range="" rwaccess="R"/>
    <bitfield id="NUM_WPS" width="4" begin="15" end="12" resetval="0x0" description="The number of watchpoint modules that exist.The registers supporting the watchpoint modules must be implemented consecutively in the memory map" range="" rwaccess="R"/>
    <bitfield id="NUM_BPS" width="4" begin="11" end="8" resetval="0x0" description="The number of breakpoint modules that exist.The registers supporting the breakpoint modules must be implemented consecutively in the memory map." range="" rwaccess="R"/>
    <bitfield id="REV_MAJ" width="4" begin="7" end="4" resetval="0x2" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="REV_MIN" width="4" begin="3" end="0" resetval="0x0" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_HTS_DBG_CNTL" acronym="DMPAC_HTS_DBG_CNTL" offset="0x2658" width="32" description="Debug Control register is used by debug software to control all of the basic debug functions.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_RESET_OCC" width="1" begin="26" end="26" resetval="0x0" description="Sticky status bit to reflect reset has been generated" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_EMU0_CNTL" width="4" begin="19" end="16" resetval="0x0" description="EMU0 output control.The cross trigger output control. The value in this field determines the behavior of the outputs generated on EMU0. NOTE: The effect of setting any non-zero value is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state. DBG_EMUn_CNTL Output Enable Output Pulse Description 0 De-asserted 0 NA No output. Input only 1 Stopping 0 Yes Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state. 2 HWBP 0 Yes Pulse when any HWBP triggers 3 HWWP 0 Yes Pulse when any HWWP triggers 4 Asserted 1 No Drive pin high 5 Asserted 0 No Drive pin low 6-15 - - Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_HALT_EMU0" width="1" begin="12" end="12" resetval="0x0" description="Execution halted due to trigger in on EMU0 input Set to '1' when halt due to EMU0 input completes Set to '0' when execution resumes" range="" rwaccess="R"/>
    <bitfield id="DBG_HALT_USER" width="1" begin="11" end="11" resetval="0x0" description="Execution halted due to register update of DBG_HALT Set to '1' when halt due to DBG_HALT update completes Set to '0' when execution resumes" range="" rwaccess="R"/>
    <bitfield id="DBG_HALT_STEP" width="1" begin="10" end="10" resetval="0x0" description="Execution halted due to single step completion Set to '1' when the single step completes Set to '0' when execution resumes" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_EXE_STAT" width="1" begin="7" end="7" resetval="0x0" description="The execution status of the module Set to '1' when halted due to debug event Set to '0' when execution resumes" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_EMU0_EN" width="1" begin="5" end="5" resetval="0x0" description="EMU0 input trigger enable Writing '1' enables halting on the falling edge of the EMU0 input Writing '0' disables halts via EMU0 input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_SINGLE_STEP_EN" width="1" begin="2" end="2" resetval="0x0" description="Single Step Execution enable.When this bit is set, the accelerator core shall be halted upon execution of a single instruction. This is after the accelerator core has left the halted state by clearing the DBG_HALT control bit. Writing '1' enables halting when the next instruction following exit from halted state is executed. Writing '0' disables halts via single step. NOTE: 1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." range="" rwaccess="RW"/>
    <bitfield id="DBG_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Debug Restart Status bit.This bit is normally set when the DBG_HALT bit transitions from '1' to '0' when the natural execution state is entered.It is a sticky bit.It may also be set when a synchronous run causes the accelerator to leave halted state. Reading '1' means HWA Core exited halted state (at least temporarily). Reading '0' means HWA Core did not exit halted state. Writing '1' shall clear the bit if set. There is no restriction on when it can be cleared. Writing '0' shall have no effect." range="" rwaccess="RW"/>
    <bitfield id="DBG_HALT" width="1" begin="0" end="0" resetval="0x0" description="Global debug run control.The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control. Writing '1' when read '0' shall cause a halt on the next possible halt boundary.Writing '0' when read '1' returns the system to the natural execution state.A synchronous run hardware request has the same effect.Reading '1' means that the halted state has been reached or been requested by the manual halt mechanism.Reading '0' means that the target is in its natural execution state.NOTE: 1. The natural execution state means the FSM state entered prior to last entry into Halted state. 2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." range="" rwaccess="RW"/>
  </register>
</module>
