Analysis & Synthesis report for vga
Thu Nov 24 15:59:06 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated
 18. Source assignments for VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component|altsyncram_0tp1:auto_generated
 19. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 20. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 21. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 22. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll
 23. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
 24. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: VGA:VGA_DISP|pll:C|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
 32. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
 33. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 34. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 35. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 36. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 37. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 38. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 39. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 40. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller
 41. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
 44. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6
 47. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2
 48. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7
 49. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8
 50. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9
 51. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10
 52. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3
 53. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11
 54. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0
 55. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14
 56. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13
 57. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12
 58. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15
 59. Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0
 60. altpll Parameter Settings by Entity Instance
 61. altsyncram Parameter Settings by Entity Instance
 62. scfifo Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"
 64. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 65. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller"
 66. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1"
 67. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll"
 68. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 69. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal"
 70. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0"
 71. Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr"
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 24 15:59:06 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; vga                                         ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,293                                       ;
;     Total combinational functions  ; 4,225                                       ;
;     Dedicated logic registers      ; 349                                         ;
; Total registers                    ; 349                                         ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; vga                ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                        ; Library   ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+
; quartus/hello_adc/synthesis/hello_adc.v                                         ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v                                         ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v                ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v              ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v                       ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v                       ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v             ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v             ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v             ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; hello_adc ;
; quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; hello_adc ;
; fpga/src/paddle.vhd                                                             ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd                                                             ;           ;
; sevsegxdec.vhd                                                                  ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/sevsegxdec.vhd                                                                  ;           ;
; sync.vhd                                                                        ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/sync.vhd                                                                        ;           ;
; VGA.vhd                                                                         ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/VGA.vhd                                                                         ;           ;
; pll.v                                                                           ; yes             ; User Wizard-Generated File             ; /home/asr/Documents/GitHub/city2077/pll.v                                                                           ;           ;
; pcgsprite.vhd                                                                   ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/pcgsprite.vhd                                                                   ;           ;
; DE10_LITE_Golden_Top.v                                                          ; yes             ; User Verilog HDL File                  ; /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v                                                          ;           ;
; txtscreen.vhd                                                                   ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/txtscreen.vhd                                                                   ;           ;
; dispmem.v                                                                       ; yes             ; User Wizard-Generated File             ; /home/asr/Documents/GitHub/city2077/dispmem.v                                                                       ;           ;
; charrom.v                                                                       ; yes             ; User Wizard-Generated File             ; /home/asr/Documents/GitHub/city2077/charrom.v                                                                       ;           ;
; pcgsprite2.vhd                                                                  ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/pcgsprite2.vhd                                                                  ;           ;
; char2std.vhd                                                                    ; yes             ; User VHDL File                         ; /home/asr/Documents/GitHub/city2077/char2std.vhd                                                                    ;           ;
; altpll.tdf                                                                      ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                            ;           ;
; aglobal201.inc                                                                  ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                        ;           ;
; stratix_pll.inc                                                                 ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;           ;
; stratixii_pll.inc                                                               ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;           ;
; cycloneii_pll.inc                                                               ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;           ;
; db/pll_altpll.v                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/pll_altpll.v                                                                 ;           ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;           ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;           ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;           ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;           ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;           ;
; altrom.inc                                                                      ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                            ;           ;
; altram.inc                                                                      ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                            ;           ;
; altdpram.inc                                                                    ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                          ;           ;
; db/altsyncram_ag91.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/altsyncram_ag91.tdf                                                          ;           ;
; font18x12.hex                                                                   ; yes             ; Auto-Found Memory Initialization File  ; /home/asr/Documents/GitHub/city2077/font18x12.hex                                                                   ;           ;
; db/altsyncram_0tp1.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/altsyncram_0tp1.tdf                                                          ;           ;
; ramstart.mif                                                                    ; yes             ; Auto-Found Memory Initialization File  ; /home/asr/Documents/GitHub/city2077/ramstart.mif                                                                    ;           ;
; altera_std_synchronizer.v                                                       ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                             ;           ;
; scfifo.tdf                                                                      ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;           ;
; a_regfifo.inc                                                                   ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;           ;
; a_dpfifo.inc                                                                    ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;           ;
; a_i2fifo.inc                                                                    ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;           ;
; a_fffifo.inc                                                                    ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;           ;
; a_f2fifo.inc                                                                    ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;           ;
; db/scfifo_ds61.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf                                                              ;           ;
; db/a_dpfifo_3o41.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf                                                            ;           ;
; db/a_fefifo_c6e.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/a_fefifo_c6e.tdf                                                             ;           ;
; db/cntr_337.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/cntr_337.tdf                                                                 ;           ;
; db/altsyncram_rqn1.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf                                                          ;           ;
; db/cntr_n2b.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/cntr_n2b.tdf                                                                 ;           ;
; lpm_divide.tdf                                                                  ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;           ;
; abs_divider.inc                                                                 ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;           ;
; sign_div_unsign.inc                                                             ; yes             ; Megafunction                           ; /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;           ;
; db/lpm_divide_ekl.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_ekl.tdf                                                           ;           ;
; db/sign_div_unsign_dkh.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_dkh.tdf                                                      ;           ;
; db/alt_u_div_4fe.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf                                                            ;           ;
; db/add_sub_t3c.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/add_sub_t3c.tdf                                                              ;           ;
; db/add_sub_u3c.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/add_sub_u3c.tdf                                                              ;           ;
; db/lpm_divide_8sl.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_8sl.tdf                                                           ;           ;
; db/sign_div_unsign_akh.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_akh.tdf                                                      ;           ;
; db/alt_u_div_uee.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_uee.tdf                                                            ;           ;
; db/lpm_divide_25o.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_25o.tdf                                                           ;           ;
; db/abs_divider_4dg.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/abs_divider_4dg.tdf                                                          ;           ;
; db/alt_u_div_ske.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_ske.tdf                                                            ;           ;
; db/lpm_abs_8b9.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_abs_8b9.tdf                                                              ;           ;
; db/lpm_divide_inl.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_inl.tdf                                                           ;           ;
; db/sign_div_unsign_hnh.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_hnh.tdf                                                      ;           ;
; db/alt_u_div_cle.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_cle.tdf                                                            ;           ;
; db/lpm_divide_8nl.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_8nl.tdf                                                           ;           ;
; db/sign_div_unsign_7nh.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_7nh.tdf                                                      ;           ;
; db/alt_u_div_oke.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_oke.tdf                                                            ;           ;
; db/lpm_divide_fbo.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_divide_fbo.tdf                                                           ;           ;
; db/abs_divider_kbg.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/abs_divider_kbg.tdf                                                          ;           ;
; db/alt_u_div_she.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/alt_u_div_she.tdf                                                            ;           ;
; db/lpm_abs_o99.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/asr/Documents/GitHub/city2077/db/lpm_abs_o99.tdf                                                              ;           ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,293                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 4225                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 1315                                                                                  ;
;     -- 3 input functions                    ; 1169                                                                                  ;
;     -- <=2 input functions                  ; 1741                                                                                  ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 2943                                                                                  ;
;     -- arithmetic mode                      ; 1282                                                                                  ;
;                                             ;                                                                                       ;
; Total registers                             ; 349                                                                                   ;
;     -- Dedicated logic registers            ; 349                                                                                   ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 185                                                                                   ;
; Total memory bits                           ; 49152                                                                                 ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 2                                                                                     ;
;     -- PLLs                                 ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; VGA:VGA_DISP|pll:C|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 204                                                                                   ;
; Total fan-out                               ; 13752                                                                                 ;
; Average fan-out                             ; 2.73                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                             ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                              ; 4225 (1)            ; 349 (0)                   ; 49152       ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                           ; DE10_LITE_Golden_Top                   ; work         ;
;    |VGA:VGA_DISP|                                                                  ; 4224 (1)            ; 349 (0)                   ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP                                                                                                                                                                                                                                              ; VGA                                    ; work         ;
;       |SYNC:C1|                                                                    ; 4223 (999)          ; 349 (274)                 ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1                                                                                                                                                                                                                                      ; SYNC                                   ; work         ;
;          |lpm_divide:Div2|                                                         ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_8sl:auto_generated|                                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2|lpm_divide_8sl:auto_generated                                                                                                                                                                                        ; lpm_divide_8sl                         ; work         ;
;                |sign_div_unsign_akh:divider|                                       ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                            ; sign_div_unsign_akh                    ; work         ;
;                   |alt_u_div_uee:divider|                                          ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                                                                                                                                      ; alt_u_div_uee                          ; work         ;
;          |lpm_divide:Div3|                                                         ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_8sl:auto_generated|                                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3|lpm_divide_8sl:auto_generated                                                                                                                                                                                        ; lpm_divide_8sl                         ; work         ;
;                |sign_div_unsign_akh:divider|                                       ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                            ; sign_div_unsign_akh                    ; work         ;
;                   |alt_u_div_uee:divider|                                          ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                                                                                                                                      ; alt_u_div_uee                          ; work         ;
;          |lpm_divide:Mod10|                                                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10|lpm_divide_ekl:auto_generated                                                                                                                                                                                       ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                           ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                     ; alt_u_div_4fe                          ; work         ;
;          |lpm_divide:Mod11|                                                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11|lpm_divide_ekl:auto_generated                                                                                                                                                                                       ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                           ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                     ; alt_u_div_4fe                          ; work         ;
;          |lpm_divide:Mod12|                                                        ; 728 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_inl:auto_generated|                                        ; 728 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12|lpm_divide_inl:auto_generated                                                                                                                                                                                       ; lpm_divide_inl                         ; work         ;
;                |sign_div_unsign_hnh:divider|                                       ; 728 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider                                                                                                                                                           ; sign_div_unsign_hnh                    ; work         ;
;                   |alt_u_div_cle:divider|                                          ; 728 (728)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_cle:divider                                                                                                                                     ; alt_u_div_cle                          ; work         ;
;          |lpm_divide:Mod13|                                                        ; 669 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_inl:auto_generated|                                        ; 669 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13|lpm_divide_inl:auto_generated                                                                                                                                                                                       ; lpm_divide_inl                         ; work         ;
;                |sign_div_unsign_hnh:divider|                                       ; 669 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider                                                                                                                                                           ; sign_div_unsign_hnh                    ; work         ;
;                   |alt_u_div_cle:divider|                                          ; 669 (669)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_cle:divider                                                                                                                                     ; alt_u_div_cle                          ; work         ;
;          |lpm_divide:Mod14|                                                        ; 686 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_inl:auto_generated|                                        ; 686 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14|lpm_divide_inl:auto_generated                                                                                                                                                                                       ; lpm_divide_inl                         ; work         ;
;                |sign_div_unsign_hnh:divider|                                       ; 686 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider                                                                                                                                                           ; sign_div_unsign_hnh                    ; work         ;
;                   |alt_u_div_cle:divider|                                          ; 686 (686)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14|lpm_divide_inl:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_cle:divider                                                                                                                                     ; alt_u_div_cle                          ; work         ;
;          |lpm_divide:Mod15|                                                        ; 183 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15                                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_8nl:auto_generated|                                        ; 183 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15|lpm_divide_8nl:auto_generated                                                                                                                                                                                       ; lpm_divide_8nl                         ; work         ;
;                |sign_div_unsign_7nh:divider|                                       ; 183 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                           ; sign_div_unsign_7nh                    ; work         ;
;                   |alt_u_div_oke:divider|                                          ; 183 (183)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                                                                                                                                     ; alt_u_div_oke                          ; work         ;
;          |lpm_divide:Mod6|                                                         ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6|lpm_divide_ekl:auto_generated                                                                                                                                                                                        ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                            ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                      ; alt_u_div_4fe                          ; work         ;
;          |lpm_divide:Mod7|                                                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7|lpm_divide_ekl:auto_generated                                                                                                                                                                                        ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                            ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                      ; alt_u_div_4fe                          ; work         ;
;          |lpm_divide:Mod8|                                                         ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8|lpm_divide_ekl:auto_generated                                                                                                                                                                                        ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                            ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                      ; alt_u_div_4fe                          ; work         ;
;          |lpm_divide:Mod9|                                                         ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9                                                                                                                                                                                                                      ; lpm_divide                             ; work         ;
;             |lpm_divide_ekl:auto_generated|                                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9|lpm_divide_ekl:auto_generated                                                                                                                                                                                        ; lpm_divide_ekl                         ; work         ;
;                |sign_div_unsign_dkh:divider|                                       ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                            ; sign_div_unsign_dkh                    ; work         ;
;                   |alt_u_div_4fe:divider|                                          ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider                                                                                                                                      ; alt_u_div_4fe                          ; work         ;
;          |paddles:paddlePositions|                                                 ; 52 (4)              ; 74 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions                                                                                                                                                                                                              ; paddles                                ; work         ;
;             |hello_adc:qsys_u0|                                                    ; 48 (0)              ; 56 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0                                                                                                                                                                                            ; hello_adc                              ; hello_adc    ;
;                |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                                                                                                                     ; altera_reset_controller                ; hello_adc    ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                          ; altera_reset_synchronizer              ; hello_adc    ;
;                |hello_adc_adc_control_core:adc_control_core|                       ; 48 (0)              ; 53 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                                                                                                                                ; hello_adc_adc_control_core             ; hello_adc    ;
;                   |altera_modular_adc_control:control_internal|                    ; 48 (0)              ; 53 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; hello_adc    ;
;                      |altera_modular_adc_control_fsm:u_control_fsm|                ; 45 (45)             ; 53 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; hello_adc    ;
;                         |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                         |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                      |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; hello_adc    ;
;                         |chsel_code_converter_sw_to_hw:decoder|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; hello_adc    ;
;                         |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; hello_adc    ;
;                |hello_adc_altpll:altpll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                                                                                                                    ; hello_adc_altpll                       ; hello_adc    ;
;                   |hello_adc_altpll_altpll_5b92:sd1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1                                                                                                                                   ; hello_adc_altpll_altpll_5b92           ; hello_adc    ;
;          |sevSegxDec:digit0|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit0                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |sevSegxDec:digit1|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit1                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |sevSegxDec:digit2|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit2                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |sevSegxDec:digit3|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit3                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |sevSegxDec:digit4|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit4                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |sevSegxDec:digit5|                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit5                                                                                                                                                                                                                    ; sevSegxDec                             ; work         ;
;          |txtScreen:txtscr|                                                        ; 522 (40)            ; 1 (1)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr                                                                                                                                                                                                                     ; txtScreen                              ; work         ;
;             |charrom:font8x12_inst|                                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst                                                                                                                                                                                               ; charrom                                ; work         ;
;                |altsyncram:altsyncram_component|                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component                                                                                                                                                               ; altsyncram                             ; work         ;
;                   |altsyncram_ag91:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated                                                                                                                                ; altsyncram_ag91                        ; work         ;
;             |dispmem:dispmem_inst|                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst                                                                                                                                                                                                ; dispmem                                ; work         ;
;                |altsyncram:altsyncram_component|                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component                                                                                                                                                                ; altsyncram                             ; work         ;
;                   |altsyncram_0tp1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component|altsyncram_0tp1:auto_generated                                                                                                                                 ; altsyncram_0tp1                        ; work         ;
;             |lpm_divide:Div0|                                                      ; 95 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;                |lpm_divide_fbo:auto_generated|                                     ; 95 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0|lpm_divide_fbo:auto_generated                                                                                                                                                                       ; lpm_divide_fbo                         ; work         ;
;                   |abs_divider_kbg:divider|                                        ; 95 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                                                                                                                               ; abs_divider_kbg                        ; work         ;
;                      |alt_u_div_she:divider|                                       ; 95 (95)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider                                                                                                                         ; alt_u_div_she                          ; work         ;
;             |lpm_divide:Mod0|                                                      ; 387 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0                                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;                |lpm_divide_25o:auto_generated|                                     ; 387 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                                                                                                                                       ; lpm_divide_25o                         ; work         ;
;                   |abs_divider_4dg:divider|                                        ; 387 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                               ; abs_divider_4dg                        ; work         ;
;                      |alt_u_div_ske:divider|                                       ; 387 (387)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                         ; alt_u_div_ske                          ; work         ;
;       |pll:C|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|pll:C                                                                                                                                                                                                                                        ; pll                                    ; work         ;
;          |altpll:altpll_component|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|pll:C|altpll:altpll_component                                                                                                                                                                                                                ; altpll                                 ; work         ;
;             |pll_altpll:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|pll:C|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                      ; pll_altpll                             ; work         ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; font18x12.hex ;
; VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component|altsyncram_0tp1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; ramstart.mif  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                              ; IP Include File        ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|pll:C                                                                                                                                     ; pll.v                  ;
; N/A    ; Qsys                       ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0                                                                                         ; quartus/hello_adc.qsys ;
; Altera ; altera_modular_adc         ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                             ; quartus/hello_adc.qsys ;
; Altera ; altera_modular_adc_control ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ; quartus/hello_adc.qsys ;
; Altera ; altpll                     ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                 ; quartus/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                  ; quartus/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001                                              ; quartus/hello_adc.qsys ;
; Altera ; RAM: 2-PORT                ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst                                                                                             ; dispmem.v              ;
; Altera ; ROM: 1-PORT                ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst                                                                                            ; charrom.v              ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                    ; yes                                                              ; yes                                        ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                    ; yes                                                              ; yes                                        ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA:VGA_DISP|SYNC:C1|RD1[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|GD0[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|ballSpeed[0,3,4]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|req_channel[0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|req_channel[2..4]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2..4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2..4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0..3]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|GRIDB[1..3]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with VGA:VGA_DISP|SYNC:C1|GRIDB[0]                                                                                                                                                                                           ;
; VGA:VGA_DISP|SYNC:C1|GRIDG[0..3]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with VGA:VGA_DISP|SYNC:C1|GRIDB[0]                                                                                                                                                                                           ;
; VGA:VGA_DISP|SYNC:C1|GRIDR[0..3]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with VGA:VGA_DISP|SYNC:C1|GRIDB[0]                                                                                                                                                                                           ;
; VGA:VGA_DISP|SYNC:C1|BT[1..3]                                                                                                                                                                                                                                                                                                                                                                    ; Merged with VGA:VGA_DISP|SYNC:C1|BT[0]                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|GT[0..3]                                                                                                                                                                                                                                                                                                                                                                    ; Merged with VGA:VGA_DISP|SYNC:C1|BT[0]                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|RT[0..3]                                                                                                                                                                                                                                                                                                                                                                    ; Merged with VGA:VGA_DISP|SYNC:C1|BT[0]                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|BD1[1..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BD1[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|GD1[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BD1[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|BD0[1..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BD0[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|RD0[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BD0[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|BBL[1..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BBL[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|GBL[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BBL[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|RBL[0..3]                                                                                                                                                                                                                                                                                                                                                                   ; Merged with VGA:VGA_DISP|SYNC:C1|BBL[0]                                                                                                                                                                                             ;
; VGA:VGA_DISP|SYNC:C1|bl_xdelta[5]                                                                                                                                                                                                                                                                                                                                                                ; Merged with VGA:VGA_DISP|SYNC:C1|bl_xdelta[4]                                                                                                                                                                                       ;
; VGA:VGA_DISP|SYNC:C1|ballSpeed[2]                                                                                                                                                                                                                                                                                                                                                                ; Merged with VGA:VGA_DISP|SYNC:C1|ballSpeed[1]                                                                                                                                                                                       ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                     ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]            ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|charpos[0]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with VGA:VGA_DISP|SYNC:C1|scrAddress[0]                                                                                                                                                                                      ;
; VGA:VGA_DISP|SYNC:C1|bl_xdelta[0]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|BL_X1[0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]            ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|bl_xdelta[4]                                                                                                                                                                                                                                                                                                                                                                ; Merged with VGA:VGA_DISP|SYNC:C1|bl_xdelta[3]                                                                                                                                                                                       ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready           ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                              ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0]                                                                                                                                                                           ; Merged with VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                ;
; Total Number of Removed Registers = 144                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|req_channel[4]                                                                                                                                                        ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                            ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                         ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                            ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5] ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                  ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                    ;                           ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                         ;
; VGA:VGA_DISP|SYNC:C1|ballSpeed[0]                                                                                                                                                                                  ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|bl_xdelta[0], VGA:VGA_DISP|SYNC:C1|BL_X1[0]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                               ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|req_channel[2]                                                                                                                                                        ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2]                                                                                                                                                                            ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|req_channel[3]                                                                                                                                                        ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]                                                                                                                                                                            ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                 ;
;                                                                                                                                                                                                                    ; due to stuck port data_in ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 349   ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 214   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA:VGA_DISP|SYNC:C1|player1serve                                                                                                                                                                            ; 13      ;
; VGA:VGA_DISP|SYNC:C1|BL_X1[5]                                                                                                                                                                                ; 5       ;
; VGA:VGA_DISP|SYNC:C1|BL_X1[4]                                                                                                                                                                                ; 5       ;
; VGA:VGA_DISP|SYNC:C1|BL_X1[3]                                                                                                                                                                                ; 5       ;
; VGA:VGA_DISP|SYNC:C1|BL_X1[2]                                                                                                                                                                                ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y1[2]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y1[3]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y1[4]                                                                                                                                                                                 ; 6       ;
; VGA:VGA_DISP|SYNC:C1|P_Y2[2]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y2[3]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y2[4]                                                                                                                                                                                 ; 6       ;
; VGA:VGA_DISP|SYNC:C1|P_Y2[6]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y2[7]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y1[6]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|P_Y1[7]                                                                                                                                                                                 ; 5       ;
; VGA:VGA_DISP|SYNC:C1|BL_Y1[7]                                                                                                                                                                                ; 6       ;
; VGA:VGA_DISP|SYNC:C1|BL_Y1[6]                                                                                                                                                                                ; 6       ;
; VGA:VGA_DISP|SYNC:C1|BL_Y1[4]                                                                                                                                                                                ; 6       ;
; VGA:VGA_DISP|SYNC:C1|BL_Y1[3]                                                                                                                                                                                ; 6       ;
; VGA:VGA_DISP|SYNC:C1|BL_Y1[2]                                                                                                                                                                                ; 6       ;
; VGA:VGA_DISP|SYNC:C1|bl_xdelta[1]                                                                                                                                                                            ; 2       ;
; VGA:VGA_DISP|SYNC:C1|bl_ydelta[1]                                                                                                                                                                            ; 4       ;
; VGA:VGA_DISP|SYNC:C1|ballSpeed[1]                                                                                                                                                                            ; 12      ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; 53      ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; 1       ;
; VGA:VGA_DISP|SYNC:C1|scrAddress[0]                                                                                                                                                                           ; 12      ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2] ; 4       ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 3       ;
; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; 1       ;
; Total number of inverted registers = 30                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|player2games[3]                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|player1games[6]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|BL_Y1[5]                                                                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|player2score[0]                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|bl_ydelta[4]                                                                                                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|player1score[4]                                                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|BL_X1[8]                                                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|bl_xdelta[3]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|BL_Y1[7]                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|BL_X1[2]                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component|altsyncram_0tp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|pll:C|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------+
; Parameter Name                ; Value                 ; Type                            ;
+-------------------------------+-----------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                         ;
; PLL_TYPE                      ; AUTO                  ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                         ;
; LOCK_HIGH                     ; 1                     ; Untyped                         ;
; LOCK_LOW                      ; 1                     ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                         ;
; SKIP_VCO                      ; OFF                   ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                         ;
; BANDWIDTH                     ; 0                     ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                         ;
; DOWN_SPREAD                   ; 0                     ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 2000                  ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                         ;
; DPA_DIVIDER                   ; 0                     ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                         ;
; VCO_MIN                       ; 0                     ; Untyped                         ;
; VCO_MAX                       ; 0                     ; Untyped                         ;
; VCO_CENTER                    ; 0                     ; Untyped                         ;
; PFD_MIN                       ; 0                     ; Untyped                         ;
; PFD_MAX                       ; 0                     ; Untyped                         ;
; M_INITIAL                     ; 0                     ; Untyped                         ;
; M                             ; 0                     ; Untyped                         ;
; N                             ; 1                     ; Untyped                         ;
; M2                            ; 1                     ; Untyped                         ;
; N2                            ; 1                     ; Untyped                         ;
; SS                            ; 1                     ; Untyped                         ;
; C0_HIGH                       ; 0                     ; Untyped                         ;
; C1_HIGH                       ; 0                     ; Untyped                         ;
; C2_HIGH                       ; 0                     ; Untyped                         ;
; C3_HIGH                       ; 0                     ; Untyped                         ;
; C4_HIGH                       ; 0                     ; Untyped                         ;
; C5_HIGH                       ; 0                     ; Untyped                         ;
; C6_HIGH                       ; 0                     ; Untyped                         ;
; C7_HIGH                       ; 0                     ; Untyped                         ;
; C8_HIGH                       ; 0                     ; Untyped                         ;
; C9_HIGH                       ; 0                     ; Untyped                         ;
; C0_LOW                        ; 0                     ; Untyped                         ;
; C1_LOW                        ; 0                     ; Untyped                         ;
; C2_LOW                        ; 0                     ; Untyped                         ;
; C3_LOW                        ; 0                     ; Untyped                         ;
; C4_LOW                        ; 0                     ; Untyped                         ;
; C5_LOW                        ; 0                     ; Untyped                         ;
; C6_LOW                        ; 0                     ; Untyped                         ;
; C7_LOW                        ; 0                     ; Untyped                         ;
; C8_LOW                        ; 0                     ; Untyped                         ;
; C9_LOW                        ; 0                     ; Untyped                         ;
; C0_INITIAL                    ; 0                     ; Untyped                         ;
; C1_INITIAL                    ; 0                     ; Untyped                         ;
; C2_INITIAL                    ; 0                     ; Untyped                         ;
; C3_INITIAL                    ; 0                     ; Untyped                         ;
; C4_INITIAL                    ; 0                     ; Untyped                         ;
; C5_INITIAL                    ; 0                     ; Untyped                         ;
; C6_INITIAL                    ; 0                     ; Untyped                         ;
; C7_INITIAL                    ; 0                     ; Untyped                         ;
; C8_INITIAL                    ; 0                     ; Untyped                         ;
; C9_INITIAL                    ; 0                     ; Untyped                         ;
; C0_MODE                       ; BYPASS                ; Untyped                         ;
; C1_MODE                       ; BYPASS                ; Untyped                         ;
; C2_MODE                       ; BYPASS                ; Untyped                         ;
; C3_MODE                       ; BYPASS                ; Untyped                         ;
; C4_MODE                       ; BYPASS                ; Untyped                         ;
; C5_MODE                       ; BYPASS                ; Untyped                         ;
; C6_MODE                       ; BYPASS                ; Untyped                         ;
; C7_MODE                       ; BYPASS                ; Untyped                         ;
; C8_MODE                       ; BYPASS                ; Untyped                         ;
; C9_MODE                       ; BYPASS                ; Untyped                         ;
; C0_PH                         ; 0                     ; Untyped                         ;
; C1_PH                         ; 0                     ; Untyped                         ;
; C2_PH                         ; 0                     ; Untyped                         ;
; C3_PH                         ; 0                     ; Untyped                         ;
; C4_PH                         ; 0                     ; Untyped                         ;
; C5_PH                         ; 0                     ; Untyped                         ;
; C6_PH                         ; 0                     ; Untyped                         ;
; C7_PH                         ; 0                     ; Untyped                         ;
; C8_PH                         ; 0                     ; Untyped                         ;
; C9_PH                         ; 0                     ; Untyped                         ;
; L0_HIGH                       ; 1                     ; Untyped                         ;
; L1_HIGH                       ; 1                     ; Untyped                         ;
; G0_HIGH                       ; 1                     ; Untyped                         ;
; G1_HIGH                       ; 1                     ; Untyped                         ;
; G2_HIGH                       ; 1                     ; Untyped                         ;
; G3_HIGH                       ; 1                     ; Untyped                         ;
; E0_HIGH                       ; 1                     ; Untyped                         ;
; E1_HIGH                       ; 1                     ; Untyped                         ;
; E2_HIGH                       ; 1                     ; Untyped                         ;
; E3_HIGH                       ; 1                     ; Untyped                         ;
; L0_LOW                        ; 1                     ; Untyped                         ;
; L1_LOW                        ; 1                     ; Untyped                         ;
; G0_LOW                        ; 1                     ; Untyped                         ;
; G1_LOW                        ; 1                     ; Untyped                         ;
; G2_LOW                        ; 1                     ; Untyped                         ;
; G3_LOW                        ; 1                     ; Untyped                         ;
; E0_LOW                        ; 1                     ; Untyped                         ;
; E1_LOW                        ; 1                     ; Untyped                         ;
; E2_LOW                        ; 1                     ; Untyped                         ;
; E3_LOW                        ; 1                     ; Untyped                         ;
; L0_INITIAL                    ; 1                     ; Untyped                         ;
; L1_INITIAL                    ; 1                     ; Untyped                         ;
; G0_INITIAL                    ; 1                     ; Untyped                         ;
; G1_INITIAL                    ; 1                     ; Untyped                         ;
; G2_INITIAL                    ; 1                     ; Untyped                         ;
; G3_INITIAL                    ; 1                     ; Untyped                         ;
; E0_INITIAL                    ; 1                     ; Untyped                         ;
; E1_INITIAL                    ; 1                     ; Untyped                         ;
; E2_INITIAL                    ; 1                     ; Untyped                         ;
; E3_INITIAL                    ; 1                     ; Untyped                         ;
; L0_MODE                       ; BYPASS                ; Untyped                         ;
; L1_MODE                       ; BYPASS                ; Untyped                         ;
; G0_MODE                       ; BYPASS                ; Untyped                         ;
; G1_MODE                       ; BYPASS                ; Untyped                         ;
; G2_MODE                       ; BYPASS                ; Untyped                         ;
; G3_MODE                       ; BYPASS                ; Untyped                         ;
; E0_MODE                       ; BYPASS                ; Untyped                         ;
; E1_MODE                       ; BYPASS                ; Untyped                         ;
; E2_MODE                       ; BYPASS                ; Untyped                         ;
; E3_MODE                       ; BYPASS                ; Untyped                         ;
; L0_PH                         ; 0                     ; Untyped                         ;
; L1_PH                         ; 0                     ; Untyped                         ;
; G0_PH                         ; 0                     ; Untyped                         ;
; G1_PH                         ; 0                     ; Untyped                         ;
; G2_PH                         ; 0                     ; Untyped                         ;
; G3_PH                         ; 0                     ; Untyped                         ;
; E0_PH                         ; 0                     ; Untyped                         ;
; E1_PH                         ; 0                     ; Untyped                         ;
; E2_PH                         ; 0                     ; Untyped                         ;
; E3_PH                         ; 0                     ; Untyped                         ;
; M_PH                          ; 0                     ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                         ;
; CLK0_COUNTER                  ; G0                    ; Untyped                         ;
; CLK1_COUNTER                  ; G0                    ; Untyped                         ;
; CLK2_COUNTER                  ; G0                    ; Untyped                         ;
; CLK3_COUNTER                  ; G0                    ; Untyped                         ;
; CLK4_COUNTER                  ; G0                    ; Untyped                         ;
; CLK5_COUNTER                  ; G0                    ; Untyped                         ;
; CLK6_COUNTER                  ; E0                    ; Untyped                         ;
; CLK7_COUNTER                  ; E1                    ; Untyped                         ;
; CLK8_COUNTER                  ; E2                    ; Untyped                         ;
; CLK9_COUNTER                  ; E3                    ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                         ;
; M_TIME_DELAY                  ; 0                     ; Untyped                         ;
; N_TIME_DELAY                  ; 0                     ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                         ;
; VCO_POST_SCALE                ; 0                     ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                         ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                         ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                  ;
+-------------------------------+-----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; font18x12.hex        ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ag91      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; ramstart.mif         ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0tp1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                            ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                             ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                      ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                       ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                               ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                               ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                       ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod8 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod9 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod10 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                      ;
; LPM_WIDTHD             ; 27             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_inl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                      ;
; LPM_WIDTHD             ; 27             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_inl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                      ;
; LPM_WIDTHD             ; 27             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_inl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; VGA:VGA_DISP|pll:C|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                  ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                     ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll" ;
+--------------------+--------+----------+---------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                                    ;
; write              ; Input  ; Info     ; Explicitly unconnected                                                    ;
; address            ; Input  ; Info     ; Explicitly unconnected                                                    ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                                    ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                                    ;
; areset             ; Input  ; Info     ; Explicitly unconnected                                                    ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                                    ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                                    ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                                    ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                                    ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                                    ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                                    ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                              ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                              ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                              ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                              ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                              ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                              ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0"                                                        ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_control_core_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_response_data[3..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; hp[31..10] ; Input ; Info     ; Stuck at GND                      ;
; vp[31..10] ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 349                         ;
;     CLR               ; 38                          ;
;     ENA               ; 77                          ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 119                         ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 84                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 4232                        ;
;     arith             ; 1282                        ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 983                         ;
;     normal            ; 2950                        ;
;         0 data inputs ; 93                          ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 1311                        ;
;         3 data inputs ; 186                         ;
;         4 data inputs ; 1315                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 16                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 51.80                       ;
; Average LUT depth     ; 31.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 24 15:58:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/hello_adc.v
    Info (12023): Found entity 1: hello_adc File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 38
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 99
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 131
    Info (12023): Found entity 4: hello_adc_altpll File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v
    Info (12023): Found entity 1: hello_adc_adc_control_core File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file fpga/src/paddle.vhd
    Info (12022): Found design unit 1: paddles-A File: /home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd Line: 21
    Info (12023): Found entity 1: paddles File: /home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sevsegxdec.vhd
    Info (12022): Found design unit 1: sevSegxDec-bhv File: /home/asr/Documents/GitHub/city2077/sevsegxdec.vhd Line: 18
    Info (12023): Found entity 1: sevSegxDec File: /home/asr/Documents/GitHub/city2077/sevsegxdec.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file quadrature_decoder.vhd
    Info (12022): Found design unit 1: quadrature_decoder-logic File: /home/asr/Documents/GitHub/city2077/quadrature_decoder.vhd Line: 40
    Info (12023): Found entity 1: quadrature_decoder File: /home/asr/Documents/GitHub/city2077/quadrature_decoder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 32
    Info (12023): Found entity 1: SYNC File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file VGA.vhd
    Info (12022): Found design unit 1: VGA-MAIN File: /home/asr/Documents/GitHub/city2077/VGA.vhd Line: 29
    Info (12023): Found entity 1: VGA File: /home/asr/Documents/GitHub/city2077/VGA.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/asr/Documents/GitHub/city2077/pll.v Line: 40
Info (12021): Found 2 design units, including 0 entities, in source file pcgsprite.vhd
    Info (12022): Found design unit 1: DW File: /home/asr/Documents/GitHub/city2077/pcgsprite.vhd Line: 5
    Info (12022): Found design unit 2: DW-body File: /home/asr/Documents/GitHub/city2077/pcgsprite.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file txtscreen.vhd
    Info (12022): Found design unit 1: txtScreen-RTL File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 23
    Info (12023): Found entity 1: txtScreen File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file dispmem.v
    Info (12023): Found entity 1: dispmem File: /home/asr/Documents/GitHub/city2077/dispmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file charrom.v
    Info (12023): Found entity 1: charrom File: /home/asr/Documents/GitHub/city2077/charrom.v Line: 40
Info (12021): Found 2 design units, including 0 entities, in source file pcgsprite2.vhd
    Info (12022): Found design unit 1: DW2 File: /home/asr/Documents/GitHub/city2077/pcgsprite2.vhd Line: 5
    Info (12022): Found design unit 2: DW2-body File: /home/asr/Documents/GitHub/city2077/pcgsprite2.vhd Line: 10
Info (12021): Found 2 design units, including 0 entities, in source file char2std.vhd
    Info (12022): Found design unit 1: CHAR2STD File: /home/asr/Documents/GitHub/city2077/char2std.vhd Line: 6
    Info (12022): Found design unit 2: CHAR2STD-body File: /home/asr/Documents/GitHub/city2077/char2std.vhd Line: 11
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 107
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_DISP" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 144
Info (12128): Elaborating entity "pll" for hierarchy "VGA:VGA_DISP|pll:C" File: /home/asr/Documents/GitHub/city2077/VGA.vhd Line: 79
Info (12128): Elaborating entity "altpll" for hierarchy "VGA:VGA_DISP|pll:C|altpll:altpll_component" File: /home/asr/Documents/GitHub/city2077/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|pll:C|altpll:altpll_component" File: /home/asr/Documents/GitHub/city2077/pll.v Line: 91
Info (12133): Instantiated megafunction "VGA:VGA_DISP|pll:C|altpll:altpll_component" with the following parameter: File: /home/asr/Documents/GitHub/city2077/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/asr/Documents/GitHub/city2077/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "VGA:VGA_DISP|pll:C|altpll:altpll_component|pll_altpll:auto_generated" File: /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SYNC" for hierarchy "VGA:VGA_DISP|SYNC:C1" File: /home/asr/Documents/GitHub/city2077/VGA.vhd Line: 80
Warning (10540): VHDL Signal Declaration warning at sync.vhd(91): used explicit default value for signal "P_X1" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 91
Warning (10540): VHDL Signal Declaration warning at sync.vhd(93): used explicit default value for signal "P_X2" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at sync.vhd(136): used explicit default value for signal "scaleP" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 136
Warning (10540): VHDL Signal Declaration warning at sync.vhd(137): used explicit default value for signal "scaleBL" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 137
Warning (10540): VHDL Signal Declaration warning at sync.vhd(165): used explicit default value for signal "paddle" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 165
Warning (10540): VHDL Signal Declaration warning at sync.vhd(177): used explicit default value for signal "ball" because signal was never assigned a value File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 177
Warning (10873): Using initial value X (don't care) for net "led[4..1]" at sync.vhd(20) File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 20
Warning (10873): Using initial value X (don't care) for net "HEX2[7]" at sync.vhd(23) File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 23
Warning (10873): Using initial value X (don't care) for net "HEX3[7]" at sync.vhd(24) File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 24
Info (12128): Elaborating entity "txtScreen" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 191
Warning (10492): VHDL Process Statement warning at txtscreen.vhd(89): signal "q_8x12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 89
Info (12128): Elaborating entity "charrom" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component" File: /home/asr/Documents/GitHub/city2077/charrom.v Line: 82
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component" File: /home/asr/Documents/GitHub/city2077/charrom.v Line: 82
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/asr/Documents/GitHub/city2077/charrom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "font18x12.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ag91.tdf
    Info (12023): Found entity 1: altsyncram_ag91 File: /home/asr/Documents/GitHub/city2077/db/altsyncram_ag91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ag91" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|charrom:font8x12_inst|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated" File: /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "font18x12.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 72 warnings, reporting 10 File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "font18x12.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/asr/Documents/GitHub/city2077/font18x12.hex Line: 10
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1152) in the Memory Initialization File "/home/asr/Documents/GitHub/city2077/font18x12.hex" -- setting initial value for remaining addresses to 0 File: /home/asr/Documents/GitHub/city2077/charrom.v Line: 82
Info (12128): Elaborating entity "dispmem" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component" File: /home/asr/Documents/GitHub/city2077/dispmem.v Line: 89
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component" File: /home/asr/Documents/GitHub/city2077/dispmem.v Line: 89
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/asr/Documents/GitHub/city2077/dispmem.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramstart.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tp1.tdf
    Info (12023): Found entity 1: altsyncram_0tp1 File: /home/asr/Documents/GitHub/city2077/db/altsyncram_0tp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0tp1" for hierarchy "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|dispmem:dispmem_inst|altsyncram:altsyncram_component|altsyncram_0tp1:auto_generated" File: /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "paddles" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at paddle.vhd(54): object "cur_channel" assigned a value but never read File: /home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd Line: 54
Info (12128): Elaborating entity "hello_adc" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0" File: /home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd Line: 117
Info (12128): Elaborating entity "hello_adc_adc_control_core" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v Line: 44
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /home/asr/Documents/GitHub/city2077/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/asr/Documents/GitHub/city2077/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /home/asr/Documents/GitHub/city2077/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/asr/Documents/GitHub/city2077/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "hello_adc_altpll" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v Line: 71
Info (12128): Elaborating entity "hello_adc_altpll_stdsync_sv6" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 289
Info (12128): Elaborating entity "hello_adc_altpll_dffpipe_l2c" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 117
Info (12128): Elaborating entity "hello_adc_altpll_altpll_5b92" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v Line: 295
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sevSegxDec" for hierarchy "VGA:VGA_DISP|SYNC:C1|sevSegxDec:digit0" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 213
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: /home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod6" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Div2" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod7" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod8" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod9" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 216
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod10" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 217
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Div3" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 218
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod11" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 218
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|Mod0" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod14" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 254
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod13" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 240
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod12" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 226
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|Mod15" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 592
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|Div0" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 213
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod6" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf
    Info (12023): Found entity 1: lpm_divide_ekl File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_ekl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf
    Info (12023): Found entity 1: alt_u_div_4fe File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/asr/Documents/GitHub/city2077/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/asr/Documents/GitHub/city2077/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 214
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Div2" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 214
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_8sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_uee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 68
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Mod0" with the following parameter: File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: /home/asr/Documents/GitHub/city2077/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: /home/asr/Documents/GitHub/city2077/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 254
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod14" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 254
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_inl.tdf
    Info (12023): Found entity 1: lpm_divide_inl File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_inl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_hnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf
    Info (12023): Found entity 1: alt_u_div_cle File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_cle.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 240
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod13" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 240
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 226
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod12" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 226
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15" File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 592
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15" with the following parameter: File: /home/asr/Documents/GitHub/city2077/sync.vhd Line: 592
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf
    Info (12023): Found entity 1: lpm_divide_8nl File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_8nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: /home/asr/Documents/GitHub/city2077/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf
    Info (12023): Found entity 1: alt_u_div_oke File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_oke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0" File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 67
Info (12133): Instantiated megafunction "VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr|lpm_divide:Div0" with the following parameter: File: /home/asr/Documents/GitHub/city2077/txtscreen.vhd Line: 67
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: /home/asr/Documents/GitHub/city2077/db/lpm_divide_fbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: /home/asr/Documents/GitHub/city2077/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: /home/asr/Documents/GitHub/city2077/db/lpm_abs_o99.tdf Line: 25
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 115
Info (13000): Registers with preset signals will power-up high File: /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 114
    Warning (13010): Node "GPIO[9]~synth" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod7|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_6_result_int[0]~0" File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf Line: 57
    Info (17048): Logic cell "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod11|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider|add_sub_6_result_int[0]~0" File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf Line: 57
    Info (17048): Logic cell "VGA:VGA_DISP|SYNC:C1|lpm_divide:Mod15|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|add_sub_12_result_int[0]~26" File: /home/asr/Documents/GitHub/city2077/db/alt_u_div_oke.tdf Line: 47
Info (144001): Generated suppressed messages file /home/asr/Documents/GitHub/city2077/output_files/vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 4510 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 4306 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 491 megabytes
    Info: Processing ended: Thu Nov 24 15:59:06 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/asr/Documents/GitHub/city2077/output_files/vga.map.smsg.


