$date
	Fri Dec  2 02:41:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bic_testbench $end
$var wire 1 ! nextChar $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var wire 1 ! nextChar $end
$var reg 4 % whichBit [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
x#
0"
0!
$end
#5
1#
0$
1"
#10
0"
#15
b1 %
1"
#20
0"
#25
b10 %
1"
#30
0"
#35
b11 %
1"
#40
0"
#45
b100 %
1"
#50
0"
#55
b101 %
1"
#60
0"
#65
b110 %
1"
#70
0"
#75
b111 %
1"
#80
0"
#85
b1000 %
1"
#90
0"
#95
1!
b1001 %
1"
#100
0"
#105
0!
b0 %
1"
#110
0"
#115
0#
b1 %
1"
#120
0"
#125
b0 %
1"
#130
0"
#135
1"
