transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v}

