{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 20:50:36 2015 " "Info: Processing started: Wed Aug 12 20:50:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7Bteset2 -c Lab7B " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7Bteset2 -c Lab7B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7displayforsecond.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7displayforsecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7DisplayforSecond " "Info: Found entity 1: seg7DisplayforSecond" {  } { { "seg7DisplayforSecond.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforSecond.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7displayforfirst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7displayforfirst.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7DisplayforFirst " "Info: Found entity 1: seg7DisplayforFirst" {  } { { "seg7DisplayforFirst.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforFirst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onesecclock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file onesecclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecClock " "Info: Found entity 1: oneSecClock" {  } { { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7displayforlast.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7displayforlast.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7DisplayforLast " "Info: Found entity 1: seg7DisplayforLast" {  } { { "seg7DisplayforLast.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforLast.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "originalcu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file originalcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 originalCU " "Info: Found entity 1: originalCU" {  } { { "originalCU.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/originalCU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7displayforthird.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7displayforthird.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7DisplayforThird " "Info: Found entity 1: seg7DisplayforThird" {  } { { "seg7DisplayforThird.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforThird.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7btest2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab7btest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7B " "Info: Found entity 1: Lab7B" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countDown " "Info: Found entity 1: countDown" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR Lab7Btest2.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at Lab7Btest2.v(10): created implicit net for \"LEDR\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "myClock dataPath.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at dataPath.v(12): created implicit net for \"myClock\"" {  } { { "dataPath.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7B " "Info: Elaborating entity \"Lab7B\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR Lab7Btest2.v(10) " "Warning (10036): Verilog HDL or VHDL warning at Lab7Btest2.v(10): object \"LEDR\" assigned a value but never read" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 Lab7Btest2.v(10) " "Warning (10230): Verilog HDL assignment warning at Lab7Btest2.v(10): truncated value with size 10 to match size of target (1)" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] Lab7Btest2.v(6) " "Warning (10034): Output port \"LEDG\[3\]\" at Lab7Btest2.v(6) has no driver" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:TEST " "Info: Elaborating entity \"dataPath\" for hierarchy \"dataPath:TEST\"" {  } { { "Lab7Btest2.v" "TEST" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecClock dataPath:TEST\|oneSecClock:clock " "Info: Elaborating entity \"oneSecClock\" for hierarchy \"dataPath:TEST\|oneSecClock:clock\"" {  } { { "dataPath.v" "clock" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 oneSecClock.v(23) " "Warning (10230): Verilog HDL assignment warning at oneSecClock.v(23): truncated value with size 32 to match size of target (25)" {  } { { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown dataPath:TEST\|countDown:counter " "Info: Elaborating entity \"countDown\" for hierarchy \"dataPath:TEST\|countDown:counter\"" {  } { { "dataPath.v" "counter" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countDown.v(28) " "Warning (10230): Verilog HDL assignment warning at countDown.v(28): truncated value with size 32 to match size of target (4)" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 countDown.v(33) " "Warning (10230): Verilog HDL assignment warning at countDown.v(33): truncated value with size 32 to match size of target (2)" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7DisplayforFirst dataPath:TEST\|seg7DisplayforFirst:leftHEX " "Info: Elaborating entity \"seg7DisplayforFirst\" for hierarchy \"dataPath:TEST\|seg7DisplayforFirst:leftHEX\"" {  } { { "dataPath.v" "leftHEX" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7DisplayforSecond dataPath:TEST\|seg7DisplayforSecond:secHEX " "Info: Elaborating entity \"seg7DisplayforSecond\" for hierarchy \"dataPath:TEST\|seg7DisplayforSecond:secHEX\"" {  } { { "dataPath.v" "secHEX" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7DisplayforThird dataPath:TEST\|seg7DisplayforThird:thirdHEX " "Info: Elaborating entity \"seg7DisplayforThird\" for hierarchy \"dataPath:TEST\|seg7DisplayforThird:thirdHEX\"" {  } { { "dataPath.v" "thirdHEX" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7DisplayforLast dataPath:TEST\|seg7DisplayforLast:rightHEX " "Info: Elaborating entity \"seg7DisplayforLast\" for hierarchy \"dataPath:TEST\|seg7DisplayforLast:rightHEX\"" {  } { { "dataPath.v" "rightHEX" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:integ " "Info: Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:integ\"" {  } { { "Lab7Btest2.v" "integ" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dataPath:TEST\|countDown:counter\|tensDigit\[0\] dataPath:TEST\|countDown:counter\|tensDigit\[0\]~_emulated dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch " "Warning (13310): Register \"dataPath:TEST\|countDown:counter\|tensDigit\[0\]\" is converted into an equivalent circuit using register \"dataPath:TEST\|countDown:counter\|tensDigit\[0\]~_emulated\" and latch \"dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch\"" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dataPath:TEST\|countDown:counter\|tensDigit\[1\] dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch " "Warning (13310): Register \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]\" is converted into an equivalent circuit using register \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated\" and latch \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch\"" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:integ\|state~4 " "Info: Register \"controlUnit:integ\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:integ\|state~5 " "Info: Register \"controlUnit:integ\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:integ\|state~6 " "Info: Register \"controlUnit:integ\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 20:50:37 2015 " "Info: Processing ended: Wed Aug 12 20:50:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
