<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Eusci_a_spi_api</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Eusci_a_spi_api</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga075c092ffc9beab39c8f38e5e8659917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga075c092ffc9beab39c8f38e5e8659917">EUSCI_A_SPI_masterInit</a> (uint16_t baseAddress, uint8_t selectClockSource, uint32_t clockSourceFrequency, uint32_t desiredSpiClock, uint16_t msbFirst, uint16_t clockPhase, uint16_t clockPolarity, uint16_t spiMode)</td></tr>
<tr class="memdesc:ga075c092ffc9beab39c8f38e5e8659917"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEPRECATED - Initializes the SPI Master block.  <a href="#ga075c092ffc9beab39c8f38e5e8659917">More...</a><br/></td></tr>
<tr class="separator:ga075c092ffc9beab39c8f38e5e8659917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fac820247ff9eb27cea15e795c3f3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster</a> (uint16_t baseAddress, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html">EUSCI_A_SPI_initMasterParam</a> *param)</td></tr>
<tr class="memdesc:ga28fac820247ff9eb27cea15e795c3f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SPI Master block.  <a href="#ga28fac820247ff9eb27cea15e795c3f3c">More...</a><br/></td></tr>
<tr class="separator:ga28fac820247ff9eb27cea15e795c3f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3a03a1689c77be07c4275e2622e848"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gacc3a03a1689c77be07c4275e2622e848">EUSCI_A_SPI_select4PinFunctionality</a> (uint16_t baseAddress, uint8_t select4PinFunctionality)</td></tr>
<tr class="memdesc:gacc3a03a1689c77be07c4275e2622e848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects 4Pin Functionality.  <a href="#gacc3a03a1689c77be07c4275e2622e848">More...</a><br/></td></tr>
<tr class="separator:gacc3a03a1689c77be07c4275e2622e848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6028206b0a25fddcb61b47ed4287283"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gae6028206b0a25fddcb61b47ed4287283">EUSCI_A_SPI_masterChangeClock</a> (uint16_t baseAddress, uint32_t clockSourceFrequency, uint32_t desiredSpiClock)</td></tr>
<tr class="memdesc:gae6028206b0a25fddcb61b47ed4287283"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEPRECATED - Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled.  <a href="#gae6028206b0a25fddcb61b47ed4287283">More...</a><br/></td></tr>
<tr class="separator:gae6028206b0a25fddcb61b47ed4287283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede23884d973a7bcaf4203b39b1b0fdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock</a> (uint16_t baseAddress, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html">EUSCI_A_SPI_changeMasterClockParam</a> *param)</td></tr>
<tr class="memdesc:gaede23884d973a7bcaf4203b39b1b0fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled.  <a href="#gaede23884d973a7bcaf4203b39b1b0fdf">More...</a><br/></td></tr>
<tr class="separator:gaede23884d973a7bcaf4203b39b1b0fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb526b25f6d8b85d5da911d9dd5436ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gacb526b25f6d8b85d5da911d9dd5436ee">EUSCI_A_SPI_slaveInit</a> (uint16_t baseAddress, uint16_t msbFirst, uint16_t clockPhase, uint16_t clockPolarity, uint16_t spiMode)</td></tr>
<tr class="memdesc:gacb526b25f6d8b85d5da911d9dd5436ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEPRECATED - Initializes the SPI Slave block.  <a href="#gacb526b25f6d8b85d5da911d9dd5436ee">More...</a><br/></td></tr>
<tr class="separator:gacb526b25f6d8b85d5da911d9dd5436ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ea4cbe0fcca41c1bcb70412c66f09e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave</a> (uint16_t baseAddress, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html">EUSCI_A_SPI_initSlaveParam</a> *param)</td></tr>
<tr class="memdesc:ga76ea4cbe0fcca41c1bcb70412c66f09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SPI Slave block.  <a href="#ga76ea4cbe0fcca41c1bcb70412c66f09e">More...</a><br/></td></tr>
<tr class="separator:ga76ea4cbe0fcca41c1bcb70412c66f09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae566374a62c75e9ea74cea2a84287226"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity</a> (uint16_t baseAddress, uint16_t clockPhase, uint16_t clockPolarity)</td></tr>
<tr class="memdesc:gae566374a62c75e9ea74cea2a84287226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Changes the SPI clock phase and polarity. At the end of this function call, SPI module is left enabled.  <a href="#gae566374a62c75e9ea74cea2a84287226">More...</a><br/></td></tr>
<tr class="separator:gae566374a62c75e9ea74cea2a84287226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad64c84c41eeed8eb2b391c5a5e4b88c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gaad64c84c41eeed8eb2b391c5a5e4b88c">EUSCI_A_SPI_transmitData</a> (uint16_t baseAddress, uint8_t transmitData)</td></tr>
<tr class="memdesc:gaad64c84c41eeed8eb2b391c5a5e4b88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmits a byte from the SPI Module.  <a href="#gaad64c84c41eeed8eb2b391c5a5e4b88c">More...</a><br/></td></tr>
<tr class="separator:gaad64c84c41eeed8eb2b391c5a5e4b88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ea9ababaf4161809dfa1de8bf5062f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga78ea9ababaf4161809dfa1de8bf5062f">EUSCI_A_SPI_receiveData</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga78ea9ababaf4161809dfa1de8bf5062f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receives a byte that has been sent to the SPI Module.  <a href="#ga78ea9ababaf4161809dfa1de8bf5062f">More...</a><br/></td></tr>
<tr class="separator:ga78ea9ababaf4161809dfa1de8bf5062f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0494b51f3cfe976a070a256fce3ca4fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga0494b51f3cfe976a070a256fce3ca4fa">EUSCI_A_SPI_enableInterrupt</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:ga0494b51f3cfe976a070a256fce3ca4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables individual SPI interrupt sources.  <a href="#ga0494b51f3cfe976a070a256fce3ca4fa">More...</a><br/></td></tr>
<tr class="separator:ga0494b51f3cfe976a070a256fce3ca4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d3afb337e2966e9bc5273fcadade59"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gab2d3afb337e2966e9bc5273fcadade59">EUSCI_A_SPI_disableInterrupt</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:gab2d3afb337e2966e9bc5273fcadade59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables individual SPI interrupt sources.  <a href="#gab2d3afb337e2966e9bc5273fcadade59">More...</a><br/></td></tr>
<tr class="separator:gab2d3afb337e2966e9bc5273fcadade59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346b242110d8fa7117a30df56b43dfea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga346b242110d8fa7117a30df56b43dfea">EUSCI_A_SPI_getInterruptStatus</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:ga346b242110d8fa7117a30df56b43dfea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the current SPI interrupt status.  <a href="#ga346b242110d8fa7117a30df56b43dfea">More...</a><br/></td></tr>
<tr class="separator:ga346b242110d8fa7117a30df56b43dfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9380eac4f0717c608ece7709c1c8fc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gac9380eac4f0717c608ece7709c1c8fc6">EUSCI_A_SPI_clearInterruptFlag</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:gac9380eac4f0717c608ece7709c1c8fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the selected SPI interrupt status flag.  <a href="#gac9380eac4f0717c608ece7709c1c8fc6">More...</a><br/></td></tr>
<tr class="separator:gac9380eac4f0717c608ece7709c1c8fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887a169b3b6bb10316576f04a43e212d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d">EUSCI_A_SPI_enable</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga887a169b3b6bb10316576f04a43e212d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI block.  <a href="#ga887a169b3b6bb10316576f04a43e212d">More...</a><br/></td></tr>
<tr class="separator:ga887a169b3b6bb10316576f04a43e212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a75a79ce93830e157147b1eff1c82c9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga9a75a79ce93830e157147b1eff1c82c9">EUSCI_A_SPI_disable</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga9a75a79ce93830e157147b1eff1c82c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI block.  <a href="#ga9a75a79ce93830e157147b1eff1c82c9">More...</a><br/></td></tr>
<tr class="separator:ga9a75a79ce93830e157147b1eff1c82c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e64e21421f0952074484ab116124d02"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga4e64e21421f0952074484ab116124d02">EUSCI_A_SPI_getReceiveBufferAddress</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga4e64e21421f0952074484ab116124d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of the RX Buffer of the SPI for the DMA module.  <a href="#ga4e64e21421f0952074484ab116124d02">More...</a><br/></td></tr>
<tr class="separator:ga4e64e21421f0952074484ab116124d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac170dfce3401bd736c7eec0da58e494b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#gac170dfce3401bd736c7eec0da58e494b">EUSCI_A_SPI_getTransmitBufferAddress</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gac170dfce3401bd736c7eec0da58e494b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of the TX Buffer of the SPI for the DMA module.  <a href="#gac170dfce3401bd736c7eec0da58e494b">More...</a><br/></td></tr>
<tr class="separator:gac170dfce3401bd736c7eec0da58e494b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2a3af00d3f109afc6bbf6f98445a4d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__spi__api.html#ga4c2a3af00d3f109afc6bbf6f98445a4d">EUSCI_A_SPI_isBusy</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga4c2a3af00d3f109afc6bbf6f98445a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether or not the SPI bus is busy.  <a href="#ga4c2a3af00d3f109afc6bbf6f98445a4d">More...</a><br/></td></tr>
<tr class="separator:ga4c2a3af00d3f109afc6bbf6f98445a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga075c092ffc9beab39c8f38e5e8659917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_masterInit </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>selectClockSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockSourceFrequency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>desiredSpiClock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>msbFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPolarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>spiMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEPRECATED - Initializes the SPI Master block. </p>
<p>Upon successful initialization of the SPI master block, this function will have set the bus speed for the master, but the SPI Master block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d" title="Enables the SPI block. ">EUSCI_A_SPI_enable()</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI Master module. </td></tr>
    <tr><td class="paramname">selectClockSource</td><td>selects Clock source. Valid values are:<ul>
<li><b>EUSCI_A_SPI_CLOCKSOURCE_ACLK</b> </li>
<li><b>EUSCI_A_SPI_CLOCKSOURCE_SMCLK</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockSourceFrequency</td><td>is the frequency of the selected clock source </td></tr>
    <tr><td class="paramname">desiredSpiClock</td><td>is the desired clock rate for SPI communication </td></tr>
    <tr><td class="paramname">msbFirst</td><td>controls the direction of the receive and transmit shift register. Valid values are:<ul>
<li><b>EUSCI_A_SPI_MSB_FIRST</b> </li>
<li><b>EUSCI_A_SPI_LSB_FIRST</b> [Default] </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPhase</td><td>is clock phase select. Valid values are:<ul>
<li><b>EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</b> [Default]</li>
<li><b>EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPolarity</td><td>is clock polarity select Valid values are:<ul>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</b> </li>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</b> [Default] </li>
</ul>
</td></tr>
    <tr><td class="paramname">spiMode</td><td>is SPI mode select Valid values are:<ul>
<li><b>EUSCI_A_SPI_3PIN</b> </li>
<li><b>EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH</b> </li>
<li><b>EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCCKPH</b>, <b>UCCKPL</b>, <b>UC7BIT</b>, <b>UCMSB</b>, <b>UCSSELx</b> and <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#ae1b0f6e5c4739935f65ffad39e3b6a59">EUSCI_A_SPI_initMasterParam::clockPhase</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a0f3ff944b362aa3aa3cdf56b4829293e">EUSCI_A_SPI_initMasterParam::clockPolarity</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a17cc422191818cdc2690507fbc9a9261">EUSCI_A_SPI_initMasterParam::clockSourceFrequency</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a78752d05c1b2a78815819152e7845945">EUSCI_A_SPI_initMasterParam::desiredSpiClock</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a67c8dc4aae17ddeb3dc1f59a09d79546">EUSCI_A_SPI_initMasterParam::msbFirst</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a9f6e5c38ade25f458c1e93e091f0e230">EUSCI_A_SPI_initMasterParam::selectClockSource</a>, and <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a7ab28f54ac728ca6a93be9d9f8c6af93">EUSCI_A_SPI_initMasterParam::spiMode</a>.</p>

</div>
</div>
<a class="anchor" id="ga28fac820247ff9eb27cea15e795c3f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_initMaster </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html">EUSCI_A_SPI_initMasterParam</a> *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the SPI Master block. </p>
<p>Upon successful initialization of the SPI master block, this function will have set the bus speed for the master, but the SPI Master block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d" title="Enables the SPI block. ">EUSCI_A_SPI_enable()</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI Master module. </td></tr>
    <tr><td class="paramname">param</td><td>is the pointer to struct for master initialization.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCCKPH</b>, <b>UCCKPL</b>, <b>UC7BIT</b>, <b>UCMSB</b>, <b>UCSSELx</b> and <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#ae1b0f6e5c4739935f65ffad39e3b6a59">EUSCI_A_SPI_initMasterParam::clockPhase</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a0f3ff944b362aa3aa3cdf56b4829293e">EUSCI_A_SPI_initMasterParam::clockPolarity</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a17cc422191818cdc2690507fbc9a9261">EUSCI_A_SPI_initMasterParam::clockSourceFrequency</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a78752d05c1b2a78815819152e7845945">EUSCI_A_SPI_initMasterParam::desiredSpiClock</a>, <a class="el" href="eusci__a__spi_8h.html#a5554af574b261c91c3892c1c095114f5">EUSCI_A_SPI_3PIN</a>, <a class="el" href="eusci__a__spi_8h.html#ab3654fc4d2085af3961cb3a3923a5ec6">EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH</a>, <a class="el" href="eusci__a__spi_8h.html#ae7e82e1c49855f47adfd1766dcbd3bee">EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW</a>, <a class="el" href="eusci__a__spi_8h.html#abf3a40ac852c1842e120846b61d1c8cb">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</a>, <a class="el" href="eusci__a__spi_8h.html#a3eead8e81eb04e4d452ed8572b7393a5">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</a>, <a class="el" href="eusci__a__spi_8h.html#a4adee015e41efcc7d253af3416ae2373">EUSCI_A_SPI_CLOCKSOURCE_ACLK</a>, <a class="el" href="eusci__a__spi_8h.html#a233a5e6b984da97f6c008a563bf73004">EUSCI_A_SPI_CLOCKSOURCE_SMCLK</a>, <a class="el" href="eusci__a__spi_8h.html#a88985d436f0b74a72cda0f8e9f5510e8">EUSCI_A_SPI_LSB_FIRST</a>, <a class="el" href="eusci__a__spi_8h.html#a5159695382924dbd96a051ba904cb788">EUSCI_A_SPI_MSB_FIRST</a>, <a class="el" href="eusci__a__spi_8h.html#a9dacf82eebe5307247e819bcb23f94b9">EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</a>, <a class="el" href="eusci__a__spi_8h.html#a1ded0434e7ec85334c90d32f85f59200">EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a67c8dc4aae17ddeb3dc1f59a09d79546">EUSCI_A_SPI_initMasterParam::msbFirst</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a9f6e5c38ade25f458c1e93e091f0e230">EUSCI_A_SPI_initMasterParam::selectClockSource</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_master_param.html#a7ab28f54ac728ca6a93be9d9f8c6af93">EUSCI_A_SPI_initMasterParam::spiMode</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>.</p>

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga075c092ffc9beab39c8f38e5e8659917">EUSCI_A_SPI_masterInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc3a03a1689c77be07c4275e2622e848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_select4PinFunctionality </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>select4PinFunctionality</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects 4Pin Functionality. </p>
<p>This function should be invoked only in 4-wire mode. Invoking this function has no effect in 3-wire mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">select4PinFunctionality</td><td>selects 4 pin functionality Valid values are:<ul>
<li><b>EUSCI_A_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS</b> </li>
<li><b>EUSCI_A_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSTEM</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#aa02e646ff9b4f490911dd285f54de727">EUSCI_A_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE</a>, <a class="el" href="eusci__a__spi_8h.html#a86c4d4f7e9443cbc51da086074dcdf0f">EUSCI_A_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7">UCSTEM</a>.</p>

</div>
</div>
<a class="anchor" id="gae6028206b0a25fddcb61b47ed4287283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_masterChangeClock </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockSourceFrequency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>desiredSpiClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEPRECATED - Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">clockSourceFrequency</td><td>is the frequency of the selected clock source </td></tr>
    <tr><td class="paramname">desiredSpiClock</td><td>is the desired clock rate for SPI communication</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html#ae4c42e28fdeac6cb22aee6e249e93656">EUSCI_A_SPI_changeMasterClockParam::clockSourceFrequency</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html#a4ce8fb5c1d8b0c271fb02dc77df065b3">EUSCI_A_SPI_changeMasterClockParam::desiredSpiClock</a>, and <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>.</p>

</div>
</div>
<a class="anchor" id="gaede23884d973a7bcaf4203b39b1b0fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_changeMasterClock </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html">EUSCI_A_SPI_changeMasterClockParam</a> *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">param</td><td>is the pointer to struct for master clock setting.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html#ae4c42e28fdeac6cb22aee6e249e93656">EUSCI_A_SPI_changeMasterClockParam::clockSourceFrequency</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__change_master_clock_param.html#a4ce8fb5c1d8b0c271fb02dc77df065b3">EUSCI_A_SPI_changeMasterClockParam::desiredSpiClock</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae6028206b0a25fddcb61b47ed4287283">EUSCI_A_SPI_masterChangeClock()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb526b25f6d8b85d5da911d9dd5436ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_slaveInit </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>msbFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPolarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>spiMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEPRECATED - Initializes the SPI Slave block. </p>
<p>Upon successful initialization of the SPI slave block, this function will have initialized the slave block, but the SPI Slave block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d" title="Enables the SPI block. ">EUSCI_A_SPI_enable()</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI Slave module. </td></tr>
    <tr><td class="paramname">msbFirst</td><td>controls the direction of the receive and transmit shift register. Valid values are:<ul>
<li><b>EUSCI_A_SPI_MSB_FIRST</b> </li>
<li><b>EUSCI_A_SPI_LSB_FIRST</b> [Default] </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPhase</td><td>is clock phase select. Valid values are:<ul>
<li><b>EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</b> [Default]</li>
<li><b>EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPolarity</td><td>is clock polarity select Valid values are:<ul>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</b> </li>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</b> [Default] </li>
</ul>
</td></tr>
    <tr><td class="paramname">spiMode</td><td>is SPI mode select Valid values are:<ul>
<li><b>EUSCI_A_SPI_3PIN</b> </li>
<li><b>EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH</b> </li>
<li><b>EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCMSB</b>, <b>UCMST</b>, <b>UC7BIT</b>, <b>UCCKPL</b>, <b>UCCKPH</b>, <b>UCMODE</b> and <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#ab3e6980ef0c8f2690f62d663421cf12e">EUSCI_A_SPI_initSlaveParam::clockPhase</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#a7fd66f83ae925dd2ce59cb13c6450e85">EUSCI_A_SPI_initSlaveParam::clockPolarity</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#adb017c707e99e9f741ba0dd60bc850aa">EUSCI_A_SPI_initSlaveParam::msbFirst</a>, and <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#a12f5090d6d7041adf018d4bec19152f0">EUSCI_A_SPI_initSlaveParam::spiMode</a>.</p>

</div>
</div>
<a class="anchor" id="ga76ea4cbe0fcca41c1bcb70412c66f09e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_initSlave </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html">EUSCI_A_SPI_initSlaveParam</a> *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the SPI Slave block. </p>
<p>Upon successful initialization of the SPI slave block, this function will have initialized the slave block, but the SPI Slave block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d" title="Enables the SPI block. ">EUSCI_A_SPI_enable()</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI Slave module. </td></tr>
    <tr><td class="paramname">param</td><td>is the pointer to struct for slave initialization.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCMSB</b>, <b>UCMST</b>, <b>UC7BIT</b>, <b>UCCKPL</b>, <b>UCCKPH</b>, <b>UCMODE</b> and <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#ab3e6980ef0c8f2690f62d663421cf12e">EUSCI_A_SPI_initSlaveParam::clockPhase</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#a7fd66f83ae925dd2ce59cb13c6450e85">EUSCI_A_SPI_initSlaveParam::clockPolarity</a>, <a class="el" href="eusci__a__spi_8h.html#a5554af574b261c91c3892c1c095114f5">EUSCI_A_SPI_3PIN</a>, <a class="el" href="eusci__a__spi_8h.html#ab3654fc4d2085af3961cb3a3923a5ec6">EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH</a>, <a class="el" href="eusci__a__spi_8h.html#ae7e82e1c49855f47adfd1766dcbd3bee">EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW</a>, <a class="el" href="eusci__a__spi_8h.html#abf3a40ac852c1842e120846b61d1c8cb">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</a>, <a class="el" href="eusci__a__spi_8h.html#a3eead8e81eb04e4d452ed8572b7393a5">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</a>, <a class="el" href="eusci__a__spi_8h.html#a88985d436f0b74a72cda0f8e9f5510e8">EUSCI_A_SPI_LSB_FIRST</a>, <a class="el" href="eusci__a__spi_8h.html#a5159695382924dbd96a051ba904cb788">EUSCI_A_SPI_MSB_FIRST</a>, <a class="el" href="eusci__a__spi_8h.html#a9dacf82eebe5307247e819bcb23f94b9">EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</a>, <a class="el" href="eusci__a__spi_8h.html#a1ded0434e7ec85334c90d32f85f59200">EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#adb017c707e99e9f741ba0dd60bc850aa">EUSCI_A_SPI_initSlaveParam::msbFirst</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="struct_e_u_s_c_i___a___s_p_i__init_slave_param.html#a12f5090d6d7041adf018d4bec19152f0">EUSCI_A_SPI_initSlaveParam::spiMode</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>.</p>

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gacb526b25f6d8b85d5da911d9dd5436ee">EUSCI_A_SPI_slaveInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gae566374a62c75e9ea74cea2a84287226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_changeClockPhasePolarity </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Changes the SPI clock phase and polarity. At the end of this function call, SPI module is left enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">clockPhase</td><td>is clock phase select. Valid values are:<ul>
<li><b>EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</b> [Default]</li>
<li><b>EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPolarity</td><td>is clock polarity select Valid values are:<ul>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</b> </li>
<li><b>EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</b> [Default]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCCKPL</b>, <b>UCCKPH</b> and <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#abf3a40ac852c1842e120846b61d1c8cb">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH</a>, <a class="el" href="eusci__a__spi_8h.html#a3eead8e81eb04e4d452ed8572b7393a5">EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW</a>, <a class="el" href="eusci__a__spi_8h.html#a9dacf82eebe5307247e819bcb23f94b9">EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT</a>, <a class="el" href="eusci__a__spi_8h.html#a1ded0434e7ec85334c90d32f85f59200">EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

</div>
</div>
<a class="anchor" id="gaad64c84c41eeed8eb2b391c5a5e4b88c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_transmitData </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>transmitData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmits a byte from the SPI Module. </p>
<p>This function will place the supplied data into SPI transmit data register to start transmission.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">transmitData</td><td>data to be transmitted from the SPI module</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga78ea9ababaf4161809dfa1de8bf5062f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t EUSCI_A_SPI_receiveData </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receives a byte that has been sent to the SPI Module. </p>
<p>This function reads a byte of data from the SPI receive data Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the byte received from by the SPI module, cast as an uint8_t. </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga0494b51f3cfe976a070a256fce3ca4fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables individual SPI interrupt sources. </p>
<p>Enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. Does not clear interrupt flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the bit mask of the interrupt sources to be enabled. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_SPI_TRANSMIT_INTERRUPT</b> </li>
<li><b>EUSCI_A_SPI_RECEIVE_INTERRUPT</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxIFG</b> register and bits of <b>UCAxIE</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#ab2b335140ba4db885a73b12df5ed6183">EUSCI_A_SPI_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__spi_8h.html#a599e66604df930685e2f1e8427f23fc6">EUSCI_A_SPI_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab2d3afb337e2966e9bc5273fcadade59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables individual SPI interrupt sources. </p>
<p>Disables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the bit mask of the interrupt sources to be disabled. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_SPI_TRANSMIT_INTERRUPT</b> </li>
<li><b>EUSCI_A_SPI_RECEIVE_INTERRUPT</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxIE</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#ab2b335140ba4db885a73b12df5ed6183">EUSCI_A_SPI_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__spi_8h.html#a599e66604df930685e2f1e8427f23fc6">EUSCI_A_SPI_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga346b242110d8fa7117a30df56b43dfea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t EUSCI_A_SPI_getInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the current SPI interrupt status. </p>
<p>This returns the interrupt status for the SPI module based on which flag is passed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag status to be returned. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_SPI_TRANSMIT_INTERRUPT</b> </li>
<li><b>EUSCI_A_SPI_RECEIVE_INTERRUPT</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Logical OR of any of the following:<ul>
<li><b>EUSCI_A_SPI_TRANSMIT_INTERRUPT</b> </li>
<li><b>EUSCI_A_SPI_RECEIVE_INTERRUPT</b> <br/>
 indicating the status of the masked interrupts </li>
</ul>
</dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#ab2b335140ba4db885a73b12df5ed6183">EUSCI_A_SPI_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__spi_8h.html#a599e66604df930685e2f1e8427f23fc6">EUSCI_A_SPI_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>.</p>

</div>
</div>
<a class="anchor" id="gac9380eac4f0717c608ece7709c1c8fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_clearInterruptFlag </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the selected SPI interrupt status flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag to be cleared. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_SPI_TRANSMIT_INTERRUPT</b> </li>
<li><b>EUSCI_A_SPI_RECEIVE_INTERRUPT</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxIFG</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__spi_8h.html#ab2b335140ba4db885a73b12df5ed6183">EUSCI_A_SPI_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__spi_8h.html#a599e66604df930685e2f1e8427f23fc6">EUSCI_A_SPI_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>.</p>

</div>
</div>
<a class="anchor" id="ga887a169b3b6bb10316576f04a43e212d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_enable </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the SPI block. </p>
<p>This will enable operation of the SPI block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a75a79ce93830e157147b1eff1c82c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_SPI_disable </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the SPI block. </p>
<p>This will disable operation of the SPI block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTLW0</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e64e21421f0952074484ab116124d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EUSCI_A_SPI_getReceiveBufferAddress </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the address of the RX Buffer of the SPI for the DMA module. </p>
<p>Returns the address of the SPI RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the address of the RX Buffer </dd></dl>

<p>References <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="gac170dfce3401bd736c7eec0da58e494b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EUSCI_A_SPI_getTransmitBufferAddress </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the address of the TX Buffer of the SPI for the DMA module. </p>
<p>Returns the address of the SPI TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the address of the TX Buffer </dd></dl>

<p>References <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c2a3af00d3f109afc6bbf6f98445a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t EUSCI_A_SPI_isBusy </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates whether or not the SPI bus is busy. </p>
<p>This function returns an indication of whether or not the SPI bus is busy.This function checks the status of the bus via UCBBUSY bit</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_SPI module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>One of the following:<ul>
<li><b>EUSCI_A_SPI_BUSY</b> </li>
<li><b>EUSCI_A_SPI_NOT_BUSY</b> <br/>
 indicating if the EUSCI_A_SPI is busy </li>
</ul>
</dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c">OFS_UCAxSTATW</a>, and <a class="el" href="_c_c_s_2msp430f5xx__6xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67">UCBUSY</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
