In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 374 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 373 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16078 faults were added to fault list.
 0            7199   5539         0/0/0    65.04%      0.01
 0            1455   4084         0/0/0    74.11%      0.02
 0            1045   3038         1/0/1    80.63%      0.02
 0             809   2226         3/0/3    85.69%      0.03
 0             345   1875         6/0/3    87.87%      0.04
 0             348   1526         7/0/3    90.05%      0.04
 0             196   1327         9/0/3    91.29%      0.05
 0             148   1179         9/0/4    92.21%      0.05
 0             207    971        10/0/6    93.51%      0.05
 0             243    727        11/0/6    95.03%      0.06
 0             195    531        12/0/8    96.26%      0.06
 0             120    409       14/0/11    97.02%      0.07
 0              92    312       18/0/14    97.62%      0.07
 0              80    222       23/0/17    98.18%      0.07
 0              53    164       27/0/20    98.54%      0.08
 0              53    101       33/0/22    98.94%      0.08
 0              50     42       39/0/23    99.31%      0.09
 0               0     42       39/0/23    99.31%      0.09
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15871
 Possibly detected                PT          0
 Undetectable                     UD         96
 ATPG untestable                  AU         69
 Not detected                     ND         42
 -----------------------------------------------
 total faults                             16078
 test coverage                            99.31%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
