<<<

[#SH1ADD_UW_CHERI,reftext="{SH1ADD_UW_CHERI} ({cheri_base64_ext_name})"]
==== {SH1ADD_UW_CHERI}
See <<SH4ADD_UW_CHERI>>.

[#SH2ADD_UW_CHERI,reftext="{SH2ADD_UW_CHERI} ({cheri_base64_ext_name})"]
==== {SH2ADD_UW_CHERI}
See <<SH4ADD_UW_CHERI>>.

[#SH3ADD_UW_CHERI,reftext="{SH3ADD_UW_CHERI} ({cheri_base64_ext_name})"]
==== {SH3ADD_UW_CHERI}
See <<SH4ADD_UW_CHERI>>.

[#SH4ADD_UW_CHERI,reftext="{SH4ADD_UW_CHERI} ({cheri_base64_ext_name})"]
==== {SH4ADD_UW_CHERI} ({cheri_base64_ext_name})

Synopsis::
Shift by _n_ and add unsigned words for address generation ({SH1ADD_UW_CHERI}, {SH2ADD_UW_CHERI}, {SH3ADD_UW_CHERI}, {SH4ADD_UW_CHERI})

Mnemonics ({cheri_base64_ext_name})::
`{sh1add_uw_cheri_lc} cd, rs1, cs2` +
`{sh2add_uw_cheri_lc} cd, rs1, cs2` +
`{sh3add_uw_cheri_lc} cd, rs1, cs2` +
`{sh4add_uw_cheri_lc} cd, rs1, cs2`

Encoding::
[wavedrom, , svg,subs=attributes+]
....
{reg:[
    { bits:  7, name: 0x3b, attr: ['OP-32'] },
    { bits:  5, name: 'cd' },
    { bits:  3, name: 'func3', attr: ['rv64: {SH1ADD_UW_CHERI}=011', 'rv64: {SH2ADD_UW_CHERI}=101', 'rv64: {SH3ADD_UW_CHERI}=000', 'rv64: {SH4ADD_UW_CHERI}=111'] },
    { bits:  5, name: 'rs1' },
    { bits:  5, name: 'cs2' },
    { bits:  7, name: 0x10 },
]}
....

Description::
Copy the capability in `cs2` to `cd`.
+
Increment `cd.address` by the unsigned word `rs1` shifted left by _n_ bit positions.
+
Set `cd.tag=0` if `cs2` is sealed.
+
include::rep_range_check.adoc[]
+
include::malformed_cs2_clear_tag.adoc[]

Operation::
+
sail::execute[clause="ZBA_RTYPEUW_capmode(_, _, _, _)",part=body,unindent]
