TimeQuest Timing Analyzer report for cinnabon_fpga
Thu Mar 05 03:20:03 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 49. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; cinnabon_fpga                                           ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX150DF31C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.1%      ;
;     Processor 3            ;  10.0%      ;
;     Processor 4            ;   9.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                           ;
+---------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                       ; Status ; Read at                  ;
+---------------------------------------------------------------------+--------+--------------------------+
; cinnabon_fpga.SDC                                                   ; OK     ; Thu Mar 05 03:19:58 2020 ;
; cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Mar 05 03:19:58 2020 ;
; cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Thu Mar 05 03:19:58 2020 ;
+---------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { altera_reserved_tck }                                 ;
; CLOCK2_50                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK2_50 }                                           ;
; CLOCK3_50                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK3_50 }                                           ;
; CLOCK_50                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 4.000   ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_100|altpll_component|auto_generated|pll1|inclk[0] ; { pll_100|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 16.000  ; 62.5 MHz  ; 0.000 ; 8.000  ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_100|altpll_component|auto_generated|pll1|inclk[0] ; { pll_100|altpll_component|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 77.35 MHz  ; 77.35 MHz       ; altera_reserved_tck                                 ;      ;
; 87.82 MHz  ; 87.82 MHz       ; CLOCK_50                                            ;      ;
; 96.84 MHz  ; 96.84 MHz       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 250.25 MHz ; 250.25 MHz      ; pll_100|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.004  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 5.674  ; 0.000         ;
; CLOCK_50                                            ; 8.613  ; 0.000         ;
; altera_reserved_tck                                 ; 43.536 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.248 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.307 ; 0.000         ;
; altera_reserved_tck                                 ; 0.394 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.394 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.079 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.985 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 1.500  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.619  ; 0.000         ;
; CLOCK_50                                            ; 9.643  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.719 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.004 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.475      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.149 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.760      ;
; 0.150 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.328      ;
; 0.170 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.308      ;
; 0.189 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.289      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.197 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.282      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.198 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.711      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.213 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.696      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.217 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.262      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.236 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.242      ;
; 0.256 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.222      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.279 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.630      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.280 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.629      ;
; 0.282 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.196      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.287 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.089     ; 3.622      ;
; 0.302 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.176      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.304 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.090     ; 3.604      ;
; 0.321 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.520     ; 3.157      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.326 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.550     ; 3.122      ;
; 0.335 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.144      ;
; 0.335 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.144      ;
; 0.335 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.144      ;
; 0.335 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.144      ;
; 0.335 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.519     ; 3.144      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.674 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.932      ;
; 5.723 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.883      ;
; 5.734 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.872      ;
; 5.783 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.831      ;
; 5.806 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.800      ;
; 5.820 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.794      ;
; 5.825 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.781      ;
; 5.826 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.788      ;
; 5.835 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.771      ;
; 5.840 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.766      ;
; 5.854 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.760      ;
; 5.855 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.751      ;
; 5.866 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.740      ;
; 5.874 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.732      ;
; 5.885 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.721      ;
; 5.887 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.727      ;
; 5.902 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.712      ;
; 5.915 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.699      ;
; 5.938 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.668      ;
; 5.939 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.675      ;
; 5.942 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.664      ;
; 5.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.669      ;
; 5.952 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.662      ;
; 5.957 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.649      ;
; 5.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.656      ;
; 5.967 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.639      ;
; 5.969 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.645      ;
; 5.972 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.634      ;
; 5.973 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.641      ;
; 5.986 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.620      ;
; 5.986 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.628      ;
; 5.987 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.619      ;
; 5.989 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.394     ; 9.615      ;
; 5.991 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.615      ;
; 5.998 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.608      ;
; 6.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.600      ;
; 6.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.608      ;
; 6.017 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.589      ;
; 6.019 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.595      ;
; 6.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.580      ;
; 6.036 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.570      ;
; 6.040 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.566      ;
; 6.045 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.569      ;
; 6.047 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.567      ;
; 6.049 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.557      ;
; 6.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.546      ;
; 6.070 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.536      ;
; 6.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.543      ;
; 6.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.543      ;
; 6.072 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.534      ;
; 6.073 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.533      ;
; 6.074 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.532      ;
; 6.076 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.538      ;
; 6.077 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.537      ;
; 6.080 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.534      ;
; 6.084 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.530      ;
; 6.085 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.529      ;
; 6.088 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.526      ;
; 6.089 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.517      ;
; 6.090 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.524      ;
; 6.093 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.513      ;
; 6.099 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.507      ;
; 6.101 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.513      ;
; 6.102 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.504      ;
; 6.104 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.502      ;
; 6.105 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.509      ;
; 6.106 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.508      ;
; 6.108 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.394     ; 9.496      ;
; 6.116 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.490      ;
; 6.118 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.488      ;
; 6.118 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.496      ;
; 6.119 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.487      ;
; 6.121 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.394     ; 9.483      ;
; 6.123 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.483      ;
; 6.130 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.476      ;
; 6.135 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.471      ;
; 6.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.470      ;
; 6.138 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.468      ;
; 6.138 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.476      ;
; 6.149 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.457      ;
; 6.149 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.457      ;
; 6.151 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.463      ;
; 6.156 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[2]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.458      ;
; 6.164 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.450      ;
; 6.166 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.448      ;
; 6.168 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.438      ;
; 6.172 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.434      ;
; 6.177 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.437      ;
; 6.179 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.435      ;
; 6.181 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.425      ;
; 6.181 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.425      ;
; 6.186 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[7]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.428      ;
; 6.187 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.419      ;
; 6.190 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.424      ;
; 6.191 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.415      ;
; 6.192 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.392     ; 9.414      ;
; 6.195 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[0]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.419      ;
; 6.195 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.419      ;
; 6.198 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[4]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.416      ;
; 6.199 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[3]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.384     ; 9.415      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.613  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 11.540     ;
; 8.623  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 11.584     ;
; 8.641  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 11.525     ;
; 8.704  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 11.468     ;
; 8.784  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 11.427     ;
; 8.810  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 11.400     ;
; 8.815  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 11.393     ;
; 8.834  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 11.379     ;
; 8.922  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 11.217     ;
; 9.018  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a106~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 11.188     ;
; 9.065  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a110~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 11.136     ;
; 9.075  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 11.102     ;
; 9.079  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.103     ;
; 9.131  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 11.074     ;
; 9.157  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 11.046     ;
; 9.318  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a121~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 10.835     ;
; 9.353  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a82~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 10.819     ;
; 9.356  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 10.786     ;
; 9.369  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 10.789     ;
; 9.471  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 10.712     ;
; 9.502  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 10.675     ;
; 9.506  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 10.684     ;
; 9.534  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 10.666     ;
; 9.613  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 10.516     ;
; 9.614  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 10.531     ;
; 9.623  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a107~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 10.513     ;
; 9.633  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 10.512     ;
; 9.646  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a123~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 10.506     ;
; 9.653  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 10.544     ;
; 9.654  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 10.545     ;
; 9.657  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a109~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 10.537     ;
; 9.773  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 10.426     ;
; 9.935  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 10.227     ;
; 9.940  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 10.237     ;
; 9.947  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a17~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 10.289     ;
; 9.972  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.212     ;
; 9.984  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.130      ; 10.184     ;
; 9.987  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 10.217     ;
; 10.004 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 10.200     ;
; 10.019 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.130      ; 10.149     ;
; 10.036 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 10.109     ;
; 10.058 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 10.117     ;
; 10.108 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.076     ;
; 10.143 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.041     ;
; 10.241 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 9.988      ;
; 10.256 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.975      ;
; 10.267 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a96~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 9.958      ;
; 10.271 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a94~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.964      ;
; 10.275 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a81~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.959      ;
; 10.303 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 9.924      ;
; 10.324 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 9.862      ;
; 10.327 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 9.853      ;
; 10.337 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 9.835      ;
; 10.359 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a29~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 9.844      ;
; 10.388 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 9.812      ;
; 10.390 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 9.808      ;
; 10.392 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 9.783      ;
; 10.396 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 9.816      ;
; 10.399 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 9.798      ;
; 10.404 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 9.821      ;
; 10.430 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 9.794      ;
; 10.434 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 9.749      ;
; 10.435 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 9.787      ;
; 10.454 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 9.773      ;
; 10.456 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 9.755      ;
; 10.471 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 9.714      ;
; 10.497 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 9.666      ;
; 10.522 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 9.675      ;
; 10.566 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.587      ;
; 10.573 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 9.610      ;
; 10.575 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 9.592      ;
; 10.609 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a68~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 9.591      ;
; 10.610 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a126~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.567      ;
; 10.666 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 9.476      ;
; 10.668 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.485      ;
; 10.682 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a35~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 9.515      ;
; 10.686 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.493      ;
; 10.689 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 9.493      ;
; 10.695 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 9.444      ;
; 10.704 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 9.425      ;
; 10.705 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 9.469      ;
; 10.709 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.468      ;
; 10.714 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 9.480      ;
; 10.724 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 9.469      ;
; 10.738 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.439      ;
; 10.751 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 9.468      ;
; 10.761 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.416      ;
; 10.777 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 9.440      ;
; 10.791 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 9.422      ;
; 10.793 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 9.396      ;
; 10.870 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a76~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.130      ; 9.298      ;
; 10.883 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a31~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 9.297      ;
; 10.902 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a73~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 9.272      ;
; 10.953 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 9.240      ;
; 10.966 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a118~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 9.257      ;
; 10.967 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 9.206      ;
; 10.986 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a35~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 9.211      ;
; 10.989 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 9.229      ;
; 11.006 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 9.180      ;
; 11.059 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a86~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 9.091      ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 6.384      ;
; 43.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 6.258      ;
; 43.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 6.204      ;
; 43.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 6.092      ;
; 43.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.993      ;
; 44.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.875      ;
; 44.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.810      ;
; 44.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.744      ;
; 44.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.719      ;
; 44.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 5.658      ;
; 44.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 5.676      ;
; 44.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.567      ;
; 44.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.416      ;
; 44.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 5.233      ;
; 44.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 5.101      ;
; 44.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 5.071      ;
; 45.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.040     ; 4.640      ;
; 45.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 4.350      ;
; 45.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 4.275      ;
; 46.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.880      ;
; 46.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.683      ;
; 46.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.656      ;
; 46.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.608      ;
; 46.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.064      ;
; 47.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.542      ;
; 47.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.485      ;
; 47.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.468      ;
; 47.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.358      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.053      ;
; 48.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.643      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 9.315      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 90.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 9.161      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 8.757      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.689      ;
; 91.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.670      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.535      ;
; 91.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.516      ;
; 91.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.457      ;
; 91.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.457      ;
; 91.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.457      ;
; 91.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.457      ;
; 91.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.457      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a173~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 0.921      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][53]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a53~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 0.988      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 0.987      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 0.988      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.979      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a151~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.014      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 0.991      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.013      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][89]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 0.995      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][62]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.004      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][42]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 0.996      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 0.995      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.994      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][58]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.994      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.019      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][31]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.005      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][61]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.021      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.020      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][21]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.010      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][87]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.011      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][85]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.013      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.020      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.019      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][82]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.019      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.011      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 0.997      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.028      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][34]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a129~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.022      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.020      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][50]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a145~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.026      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a147~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.035      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][33]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.024      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][40]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.030      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a170~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.022      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][69]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.040      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.023      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.065      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 1.064      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a123~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.045      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][68]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.035      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][68]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.038      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a75~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.049      ;
; 0.392 ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][58]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.056      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.397 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                                                                                                                                                                                                            ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][19]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][19]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][22]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][22]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][25]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][25]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][52]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][52]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][55]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][55]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][15]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][15]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][8]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][8]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][47]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][47]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][18]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][18]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][20]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][20]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][24]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][24]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.307 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 0.983      ;
; 0.310 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 0.986      ;
; 0.314 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 0.990      ;
; 0.315 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 0.991      ;
; 0.316 ; adcproc:uuu|adcraw:adcraw_inst|o_data[16]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 0.993      ;
; 0.319 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 0.996      ;
; 0.319 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 0.996      ;
; 0.319 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 0.997      ;
; 0.322 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 0.999      ;
; 0.322 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.000      ;
; 0.328 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.006      ;
; 0.337 ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.014      ;
; 0.339 ; adcproc:uuu|adcraw:adcraw_inst|o_data[32]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.016      ;
; 0.340 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.018      ;
; 0.343 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.020      ;
; 0.343 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.019      ;
; 0.343 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.019      ;
; 0.348 ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.025      ;
; 0.349 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.026      ;
; 0.349 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.027      ;
; 0.350 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.026      ;
; 0.356 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.033      ;
; 0.356 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.034      ;
; 0.360 ; adcproc:uuu|adcraw:adcraw_inst|o_data[19]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.455      ; 1.037      ;
; 0.365 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.456      ; 1.043      ;
; 0.367 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.442      ; 1.031      ;
; 0.367 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.443      ; 1.032      ;
; 0.378 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.054      ;
; 0.402 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.674      ;
; 0.417 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.690      ;
; 0.418 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.691      ;
; 0.419 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.692      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.694      ;
; 0.422 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.695      ;
; 0.424 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.697      ;
; 0.438 ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.FOURTH_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.715      ;
; 0.438 ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                      ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.715      ;
; 0.444 ; adcproc:uuu|adcraw:adcraw_inst|current_state.FIRST_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.721      ;
; 0.447 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.720      ;
; 0.452 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.725      ;
; 0.452 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.725      ;
; 0.453 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.726      ;
; 0.461 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.734      ;
; 0.548 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.821      ;
; 0.562 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.837      ;
; 0.563 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.838      ;
; 0.564 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.839      ;
; 0.566 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.841      ;
; 0.571 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.846      ;
; 0.575 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[51]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.852      ;
; 0.585 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.860      ;
; 0.585 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.860      ;
; 0.585 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.860      ;
; 0.588 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.863      ;
; 0.588 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.863      ;
; 0.593 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[0]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[9]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.594 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.869      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.868      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.868      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.868      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.868      ;
; 0.595 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.868      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.869      ;
; 0.596 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.869      ;
; 0.597 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                        ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.872      ;
; 0.597 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.870      ;
; 0.598 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.871      ;
; 0.598 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.871      ;
; 0.600 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[48]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[48]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.877      ;
; 0.602 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                                                            ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.875      ;
; 0.617 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.890      ;
; 0.620 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[41]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.896      ;
; 0.621 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[25]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.897      ;
; 0.627 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.904      ;
; 0.633 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.905      ;
; 0.633 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.905      ;
; 0.635 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.907      ;
; 0.635 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.907      ;
; 0.635 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.907      ;
; 0.635 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.907      ;
; 0.636 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.913      ;
; 0.636 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.908      ;
; 0.636 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.908      ;
; 0.645 ; adcproc:uuu|adcraw:adcraw_inst|o_data[48]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a36~porta_datain_reg0                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.307      ;
; 0.648 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.925      ;
; 0.649 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[5]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[5]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.926      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.684      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.689      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.394 ; clkdiv:cd|div     ; clkdiv:cd|div     ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.507 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.244      ;
; 0.516 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.221      ;
; 0.519 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.256      ;
; 0.524 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.261      ;
; 0.534 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.239      ;
; 0.538 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.243      ;
; 0.550 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.255      ;
; 0.613 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.905      ;
; 0.614 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.906      ;
; 0.628 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.904      ;
; 0.628 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.365      ;
; 0.631 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.925      ;
; 0.632 ; clkdiv:cd|ctr[17] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.926      ;
; 0.633 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.927      ;
; 0.633 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.370      ;
; 0.634 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.926      ;
; 0.635 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.929      ;
; 0.635 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.927      ;
; 0.635 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.927      ;
; 0.636 ; clkdiv:cd|ctr[30] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.930      ;
; 0.636 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.928      ;
; 0.637 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.342      ;
; 0.645 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.382      ;
; 0.650 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.388      ;
; 0.652 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.928      ;
; 0.653 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.929      ;
; 0.654 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.930      ;
; 0.655 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.931      ;
; 0.655 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.931      ;
; 0.655 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.360      ;
; 0.659 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.364      ;
; 0.660 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.365      ;
; 0.664 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.369      ;
; 0.665 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.370      ;
; 0.678 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.383      ;
; 0.683 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.388      ;
; 0.701 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.406      ;
; 0.706 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.411      ;
; 0.754 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.550      ; 1.490      ;
; 0.759 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.550      ; 1.495      ;
; 0.760 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.497      ;
; 0.763 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.468      ;
; 0.778 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.515      ;
; 0.781 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.486      ;
; 0.791 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.496      ;
; 0.792 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.084      ;
; 0.796 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.088      ;
; 0.802 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.507      ;
; 0.803 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.079      ;
; 0.807 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.512      ;
; 0.809 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.514      ;
; 0.832 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.537      ;
; 0.880 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.550      ; 1.616      ;
; 0.886 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.623      ;
; 0.904 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 1.641      ;
; 0.912 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.617      ;
; 0.917 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.622      ;
; 0.930 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.635      ;
; 0.931 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.137      ; 1.254      ;
; 0.933 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.638      ;
; 0.935 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.640      ;
; 0.936 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.137      ; 1.259      ;
; 0.941 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.233      ;
; 0.948 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.242      ;
; 0.951 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.243      ;
; 0.953 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.658      ;
; 0.958 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 1.663      ;
; 0.962 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.256      ;
; 0.963 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.255      ;
; 0.968 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.260      ;
; 0.968 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.244      ;
; 0.969 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.245      ;
; 0.969 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.245      ;
; 0.980 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.256      ;
; 0.980 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.256      ;
; 0.981 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.257      ;
; 0.981 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.257      ;
; 0.982 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.258      ;
; 0.982 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.258      ;
; 0.984 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.260      ;
; 0.985 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.261      ;
; 0.985 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.261      ;
; 0.986 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.262      ;
; 0.986 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.262      ;
; 0.987 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.263      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.823      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.831      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.776      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.765      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.792      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.811      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.848      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.780      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.784      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.259      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.601      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.601      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.677      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.764      ;
; 1.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.984      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.991      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.993      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.493      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.485      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.503      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 5.448      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.437      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
; 5.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 5.465      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 54.868 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 83.6 MHz   ; 83.6 MHz        ; altera_reserved_tck                                 ;      ;
; 94.07 MHz  ; 94.07 MHz       ; CLOCK_50                                            ;      ;
; 107.37 MHz ; 107.37 MHz      ; pll_100|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 270.93 MHz ; 270.93 MHz      ; pll_100|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.309  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 6.686  ; 0.000         ;
; CLOCK_50                                            ; 9.370  ; 0.000         ;
; altera_reserved_tck                                 ; 44.019 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.260 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.308 ; 0.000         ;
; altera_reserved_tck                                 ; 0.345 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.345 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.618 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.887 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 1.500  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.623  ; 0.000         ;
; CLOCK_50                                            ; 9.637  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.714 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.309 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.213      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.464 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.455      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.478 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 3.044      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.512 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.407      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.526 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.995      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.529 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.477     ; 2.993      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.531 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.388      ;
; 0.557 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.964      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.576 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.343      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.580 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.339      ;
; 0.584 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.937      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.586 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.080     ; 3.333      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.609 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.884      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.611 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.307      ;
; 0.613 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.478     ; 2.908      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.621 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.506     ; 2.872      ;
; 0.636 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.282      ;
; 0.636 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.081     ; 3.282      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 6.686 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.965      ;
; 6.727 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.924      ;
; 6.732 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.919      ;
; 6.786 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.873      ;
; 6.802 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.849      ;
; 6.818 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.841      ;
; 6.827 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.832      ;
; 6.831 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.820      ;
; 6.837 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.814      ;
; 6.839 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.812      ;
; 6.843 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.808      ;
; 6.848 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.803      ;
; 6.850 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.809      ;
; 6.872 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.779      ;
; 6.877 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.774      ;
; 6.883 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.776      ;
; 6.902 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.757      ;
; 6.918 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.733      ;
; 6.931 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.728      ;
; 6.932 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.719      ;
; 6.934 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.725      ;
; 6.943 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.716      ;
; 6.947 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.704      ;
; 6.953 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.698      ;
; 6.955 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.696      ;
; 6.958 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.701      ;
; 6.959 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.692      ;
; 6.963 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.696      ;
; 6.964 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.687      ;
; 6.966 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.693      ;
; 6.972 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.687      ;
; 6.982 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.669      ;
; 6.984 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.667      ;
; 6.988 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.663      ;
; 6.993 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.658      ;
; 6.994 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.349     ; 8.656      ;
; 6.995 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.664      ;
; 6.999 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.660      ;
; 7.018 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.641      ;
; 7.024 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.627      ;
; 7.026 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.625      ;
; 7.028 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.631      ;
; 7.029 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.630      ;
; 7.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.617      ;
; 7.037 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.614      ;
; 7.041 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.610      ;
; 7.047 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.612      ;
; 7.048 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.603      ;
; 7.050 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.609      ;
; 7.055 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.604      ;
; 7.058 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.593      ;
; 7.059 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.600      ;
; 7.059 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.592      ;
; 7.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.599      ;
; 7.063 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.588      ;
; 7.064 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.595      ;
; 7.066 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.593      ;
; 7.069 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.582      ;
; 7.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.580      ;
; 7.074 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.585      ;
; 7.075 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.576      ;
; 7.077 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.574      ;
; 7.079 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.580      ;
; 7.080 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.571      ;
; 7.081 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[12] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.570      ;
; 7.082 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.577      ;
; 7.086 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.573      ;
; 7.088 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.571      ;
; 7.095 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.556      ;
; 7.098 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.553      ;
; 7.100 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.551      ;
; 7.103 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.556      ;
; 7.104 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.547      ;
; 7.109 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.542      ;
; 7.110 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.349     ; 8.540      ;
; 7.111 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.548      ;
; 7.111 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[11] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.540      ;
; 7.115 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.544      ;
; 7.115 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[13] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.536      ;
; 7.125 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[15] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.526      ;
; 7.130 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[2]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.529      ;
; 7.134 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.525      ;
; 7.139 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.349     ; 8.511      ;
; 7.140 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.511      ;
; 7.142 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.509      ;
; 7.144 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.515      ;
; 7.145 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.514      ;
; 7.150 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[27] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.501      ;
; 7.153 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.498      ;
; 7.156 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[14] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.495      ;
; 7.157 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.494      ;
; 7.160 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[7]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.499      ;
; 7.163 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.496      ;
; 7.164 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.487      ;
; 7.166 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.493      ;
; 7.169 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.482      ;
; 7.170 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[0]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.489      ;
; 7.171 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[4]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.488      ;
; 7.171 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.340     ; 8.488      ;
; 7.171 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.348     ; 8.480      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.370  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 10.752     ;
; 9.374  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 10.800     ;
; 9.400  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 10.734     ;
; 9.450  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 10.691     ;
; 9.535  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 10.646     ;
; 9.558  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.620     ;
; 9.565  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 10.612     ;
; 9.575  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 10.607     ;
; 9.656  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.452     ;
; 9.777  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a106~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 10.396     ;
; 9.799  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 10.348     ;
; 9.803  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 10.349     ;
; 9.821  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a110~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 10.349     ;
; 9.856  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 10.319     ;
; 9.879  ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.293     ;
; 10.034 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a121~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 10.092     ;
; 10.060 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 10.053     ;
; 10.064 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a82~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 10.077     ;
; 10.074 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 10.055     ;
; 10.172 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 9.984      ;
; 10.198 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.949      ;
; 10.203 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 9.958      ;
; 10.225 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 9.943      ;
; 10.303 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 9.796      ;
; 10.306 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.810      ;
; 10.308 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a107~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 9.801      ;
; 10.321 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.795      ;
; 10.340 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a123~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 9.785      ;
; 10.380 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 9.786      ;
; 10.382 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.787      ;
; 10.382 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a109~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 9.779      ;
; 10.459 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.710      ;
; 10.601 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 9.531      ;
; 10.628 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.517      ;
; 10.647 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.492      ;
; 10.648 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a17~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 9.558      ;
; 10.666 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.505      ;
; 10.677 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.462      ;
; 10.678 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.476      ;
; 10.692 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.424      ;
; 10.718 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.427      ;
; 10.754 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.417      ;
; 10.771 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.383      ;
; 10.793 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.361      ;
; 10.934 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 9.266      ;
; 10.948 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 9.253      ;
; 10.951 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.195      ;
; 10.952 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.201      ;
; 10.959 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a94~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 9.245      ;
; 10.963 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a81~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 9.240      ;
; 10.964 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a96~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 9.231      ;
; 10.976 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 9.165      ;
; 10.994 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 9.204      ;
; 11.014 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a29~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 9.164      ;
; 11.024 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.121      ;
; 11.026 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 9.142      ;
; 11.037 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 9.156      ;
; 11.037 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 9.132      ;
; 11.038 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 9.128      ;
; 11.045 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 9.139      ;
; 11.060 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 9.130      ;
; 11.067 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 9.122      ;
; 11.073 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 9.083      ;
; 11.077 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 9.117      ;
; 11.091 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 9.090      ;
; 11.099 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 9.058      ;
; 11.149 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 9.017      ;
; 11.170 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.950      ;
; 11.176 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.960      ;
; 11.182 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.952      ;
; 11.281 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.841      ;
; 11.285 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 8.828      ;
; 11.285 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a68~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 8.885      ;
; 11.293 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a35~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 8.875      ;
; 11.302 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 8.850      ;
; 11.307 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 8.845      ;
; 11.309 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 8.799      ;
; 11.319 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 8.780      ;
; 11.324 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 8.821      ;
; 11.332 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 8.816      ;
; 11.335 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 8.829      ;
; 11.336 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 8.827      ;
; 11.355 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 8.792      ;
; 11.358 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.829      ;
; 11.366 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 8.781      ;
; 11.381 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 8.803      ;
; 11.400 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 8.758      ;
; 11.401 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 8.781      ;
; 11.462 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 8.691      ;
; 11.495 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a31~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 8.656      ;
; 11.501 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a126~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 8.647      ;
; 11.549 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 8.615      ;
; 11.580 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 8.567      ;
; 11.580 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a35~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 8.588      ;
; 11.582 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a118~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 8.613      ;
; 11.603 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 8.587      ;
; 11.656 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a86~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.465      ;
; 11.659 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a48~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.479      ;
; 11.661 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 8.495      ;
; 11.674 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 8.494      ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.907      ;
; 44.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 5.840      ;
; 44.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 5.789      ;
; 44.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 5.685      ;
; 44.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 5.596      ;
; 44.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.437      ;
; 44.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.423      ;
; 44.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.281      ;
; 44.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.045     ; 5.288      ;
; 44.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.254      ;
; 44.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 5.232      ;
; 44.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 5.179      ;
; 44.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.993      ;
; 45.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.837      ;
; 45.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.752      ;
; 45.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 4.728      ;
; 45.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.040     ; 4.280      ;
; 45.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 4.072      ;
; 45.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.964      ;
; 46.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.542      ;
; 46.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.325      ;
; 46.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.309      ;
; 46.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.282      ;
; 47.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.809      ;
; 47.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.265      ;
; 47.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.245      ;
; 47.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.240      ;
; 47.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.109      ;
; 48.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.848      ;
; 48.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.502      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 8.631      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 8.485      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 8.062      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.040      ;
; 91.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 8.024      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.894      ;
; 92.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.878      ;
; 92.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jki:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a173~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.865      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][53]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a53~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 0.925      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.924      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.925      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a151~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 0.945      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][62]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.935      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.918      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.926      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.946      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][89]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.927      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.927      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.925      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][58]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.925      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][42]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.933      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.948      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 0.955      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][31]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.940      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][61]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 0.956      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][21]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.942      ;
; 0.344 ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.953      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][82]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.949      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][50]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a145~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.951      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a147~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.960      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][34]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a129~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.951      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.948      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.933      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][85]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.950      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][87]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.951      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.955      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.947      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][40]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.959      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.964      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][69]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.966      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.951      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][33]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.957      ;
; 0.355 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                                                                                                                                                                                                            ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.608      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a170~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.956      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.955      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 0.996      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.995      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a123~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.976      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][68]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.969      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][5]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][5]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][19]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][19]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][22]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][22]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][25]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][25]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][55]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][55]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][8]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][8]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][10]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][10]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][11]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][11]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][47]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][47]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][63]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][63]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][63]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][15]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][15]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][41]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][41]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.308 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.915      ;
; 0.310 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.917      ;
; 0.314 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.921      ;
; 0.315 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.922      ;
; 0.319 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.926      ;
; 0.320 ; adcproc:uuu|adcraw:adcraw_inst|o_data[16]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.929      ;
; 0.320 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.927      ;
; 0.322 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.929      ;
; 0.322 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.929      ;
; 0.324 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.931      ;
; 0.331 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.938      ;
; 0.341 ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.950      ;
; 0.343 ; adcproc:uuu|adcraw:adcraw_inst|o_data[32]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.952      ;
; 0.343 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.950      ;
; 0.345 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.952      ;
; 0.346 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.953      ;
; 0.346 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.953      ;
; 0.349 ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.958      ;
; 0.352 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.959      ;
; 0.352 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.959      ;
; 0.354 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.961      ;
; 0.358 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.965      ;
; 0.359 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.608      ;
; 0.360 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.967      ;
; 0.361 ; adcproc:uuu|adcraw:adcraw_inst|o_data[19]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.970      ;
; 0.368 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.975      ;
; 0.371 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 0.967      ;
; 0.373 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 0.969      ;
; 0.375 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.624      ;
; 0.376 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.626      ;
; 0.377 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.626      ;
; 0.379 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.406      ; 0.986      ;
; 0.384 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.634      ;
; 0.385 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.636      ;
; 0.387 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.636      ;
; 0.388 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.637      ;
; 0.389 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.639      ;
; 0.403 ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.FOURTH_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.655      ;
; 0.403 ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                      ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.655      ;
; 0.407 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.656      ;
; 0.408 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.657      ;
; 0.409 ; adcproc:uuu|adcraw:adcraw_inst|current_state.FIRST_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.661      ;
; 0.409 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.658      ;
; 0.410 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.660      ;
; 0.424 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.673      ;
; 0.496 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.745      ;
; 0.502 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.511 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.762      ;
; 0.513 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.764      ;
; 0.513 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.764      ;
; 0.514 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.765      ;
; 0.515 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.766      ;
; 0.530 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[51]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.783      ;
; 0.533 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.784      ;
; 0.534 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.785      ;
; 0.534 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.785      ;
; 0.534 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.785      ;
; 0.535 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.786      ;
; 0.540 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[0]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[9]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.542 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.792      ;
; 0.543 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.543 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.543 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.544 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.793      ;
; 0.544 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.793      ;
; 0.544 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.545 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.794      ;
; 0.546 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.546 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.795      ;
; 0.549 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                        ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.551 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                                                            ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.800      ;
; 0.552 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[48]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[48]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.805      ;
; 0.563 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.812      ;
; 0.568 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[41]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.569 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[25]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.575 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.578 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.827      ;
; 0.578 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.827      ;
; 0.578 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.827      ;
; 0.579 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.828      ;
; 0.580 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.829      ;
; 0.581 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.833      ;
; 0.581 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.830      ;
; 0.582 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.831      ;
; 0.582 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.831      ;
; 0.592 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.844      ;
; 0.593 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.845      ;
; 0.593 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[5]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[5]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.845      ;
; 0.593 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[13]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|clkctr[13]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.845      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.619      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.638      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.639      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.345 ; clkdiv:cd|div     ; clkdiv:cd|div     ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.457 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.135      ;
; 0.457 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.135      ;
; 0.467 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.115      ;
; 0.468 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.146      ;
; 0.480 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.128      ;
; 0.486 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.134      ;
; 0.487 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.135      ;
; 0.556 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.234      ;
; 0.559 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.826      ;
; 0.561 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.828      ;
; 0.566 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.214      ;
; 0.567 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.245      ;
; 0.568 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.246      ;
; 0.576 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.577 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.846      ;
; 0.578 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.845      ;
; 0.578 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.847      ;
; 0.579 ; clkdiv:cd|ctr[17] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.848      ;
; 0.579 ; clkdiv:cd|ctr[30] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.848      ;
; 0.579 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.846      ;
; 0.579 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.846      ;
; 0.579 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.227      ;
; 0.579 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.257      ;
; 0.580 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.847      ;
; 0.580 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.849      ;
; 0.586 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.234      ;
; 0.586 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.234      ;
; 0.594 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.846      ;
; 0.595 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.847      ;
; 0.596 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.848      ;
; 0.597 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.245      ;
; 0.597 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.245      ;
; 0.598 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.850      ;
; 0.598 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.850      ;
; 0.599 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.851      ;
; 0.599 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.851      ;
; 0.600 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.248      ;
; 0.611 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.259      ;
; 0.619 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.267      ;
; 0.649 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.297      ;
; 0.667 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.344      ;
; 0.676 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.324      ;
; 0.678 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.356      ;
; 0.678 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.355      ;
; 0.689 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.337      ;
; 0.692 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.370      ;
; 0.706 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.354      ;
; 0.707 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.355      ;
; 0.717 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.365      ;
; 0.721 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.369      ;
; 0.731 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.998      ;
; 0.737 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.004      ;
; 0.744 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.996      ;
; 0.759 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.407      ;
; 0.777 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.454      ;
; 0.788 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.466      ;
; 0.802 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.480      ;
; 0.806 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.454      ;
; 0.817 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.465      ;
; 0.820 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.468      ;
; 0.827 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.475      ;
; 0.831 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.479      ;
; 0.837 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 1.133      ;
; 0.839 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.487      ;
; 0.847 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.114      ;
; 0.848 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 1.144      ;
; 0.865 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.117      ;
; 0.865 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.134      ;
; 0.867 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.134      ;
; 0.867 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.134      ;
; 0.868 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.137      ;
; 0.869 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.517      ;
; 0.878 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.145      ;
; 0.883 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.135      ;
; 0.884 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.884 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.884 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.884 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.886 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.138      ;
; 0.887 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.139      ;
; 0.887 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.139      ;
; 0.887 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.564      ;
; 0.893 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.145      ;
; 0.894 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.146      ;
; 0.894 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.146      ;
; 0.895 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.147      ;
; 0.896 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.544      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.298      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.309      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.269      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.289      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.251      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.241      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.323      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.262      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.257      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.261      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.467      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.467      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.526      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.621      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.820      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.817      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.828      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.933      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.892      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.915      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.878      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 4.925      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
; 4.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.867      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 55.350 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 2.087  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 10.840 ; 0.000         ;
; CLOCK_50                                            ; 13.529 ; 0.000         ;
; altera_reserved_tck                                 ; 46.973 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.084 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.120 ; 0.000         ;
; altera_reserved_tck                                 ; 0.176 ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.176 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.786 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.483 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 1.731  ; 0.000         ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 7.728  ; 0.000         ;
; CLOCK_50                                            ; 9.244  ; 0.000         ;
; CLOCK2_50                                           ; 16.000 ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; altera_reserved_tck                                 ; 49.414 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.087 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.649      ;
; 2.093 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.642      ;
; 2.097 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.638      ;
; 2.102 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.633      ;
; 2.146 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.589      ;
; 2.153 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.582      ;
; 2.157 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.578      ;
; 2.161 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.574      ;
; 2.165 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.570      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.165 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.571      ;
; 2.170 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.565      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.178 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.763      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.194 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.251     ; 1.542      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.195 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.540      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.204 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.737      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.206 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.735      ;
; 2.214 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.521      ;
; 2.217 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.518      ;
; 2.221 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.514      ;
; 2.229 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.506      ;
; 2.230 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.048     ; 1.709      ;
; 2.233 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.502      ;
; 2.234 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.048     ; 1.705      ;
; 2.235 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.706      ;
; 2.238 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.252     ; 1.497      ;
; 2.239 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.048     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.240 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.047     ; 1.700      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.241 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.261     ; 1.485      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.248 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.693      ;
; 2.253 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
; 2.253 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.046     ; 1.688      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 10.840 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.949      ;
; 10.851 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.938      ;
; 10.856 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.940      ;
; 10.860 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.936      ;
; 10.868 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.921      ;
; 10.879 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.910      ;
; 10.892 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.897      ;
; 10.903 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.886      ;
; 10.908 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.881      ;
; 10.909 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.887      ;
; 10.913 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.883      ;
; 10.914 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.882      ;
; 10.918 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.878      ;
; 10.919 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.870      ;
; 10.924 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.872      ;
; 10.925 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.871      ;
; 10.928 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.868      ;
; 10.929 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.867      ;
; 10.936 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.853      ;
; 10.941 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.855      ;
; 10.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.851      ;
; 10.945 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.844      ;
; 10.947 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.842      ;
; 10.948 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.841      ;
; 10.956 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.833      ;
; 10.959 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.830      ;
; 10.960 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.829      ;
; 10.962 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.199     ; 4.826      ;
; 10.966 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.199     ; 4.822      ;
; 10.971 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.818      ;
; 10.976 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.813      ;
; 10.977 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.819      ;
; 10.981 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.815      ;
; 10.982 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.814      ;
; 10.986 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.810      ;
; 10.987 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.802      ;
; 10.992 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.804      ;
; 10.993 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.803      ;
; 10.996 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.800      ;
; 10.997 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.799      ;
; 11.002 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.794      ;
; 11.004 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.785      ;
; 11.006 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.790      ;
; 11.009 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.787      ;
; 11.013 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.783      ;
; 11.013 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.776      ;
; 11.015 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.774      ;
; 11.016 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.773      ;
; 11.017 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.779      ;
; 11.020 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.769      ;
; 11.021 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.775      ;
; 11.024 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.765      ;
; 11.026 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.770      ;
; 11.027 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.762      ;
; 11.028 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.761      ;
; 11.030 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[12]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.766      ;
; 11.030 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.199     ; 4.758      ;
; 11.031 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[17] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.758      ;
; 11.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.762      ;
; 11.034 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_b[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.199     ; 4.754      ;
; 11.038 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.758      ;
; 11.038 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.758      ;
; 11.038 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[8]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.758      ;
; 11.039 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.750      ;
; 11.042 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[11]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.754      ;
; 11.042 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[17]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.754      ;
; 11.044 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.745      ;
; 11.044 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[1]                                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ftk:auto_generated|pipeline_dffe[13] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; 0.000      ; 4.943      ;
; 11.045 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.751      ;
; 11.046 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.743      ;
; 11.048 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[1]                                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ftk:auto_generated|pipeline_dffe[12] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; 0.000      ; 4.939      ;
; 11.049 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[14]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.747      ;
; 11.050 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.746      ;
; 11.051 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.738      ;
; 11.054 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[5]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.742      ;
; 11.055 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[1]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.734      ;
; 11.057 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.732      ;
; 11.057 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.732      ;
; 11.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.736      ;
; 11.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.736      ;
; 11.060 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.729      ;
; 11.061 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.735      ;
; 11.062 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[0]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.727      ;
; 11.063 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.726      ;
; 11.064 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[9]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.732      ;
; 11.064 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[15]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.732      ;
; 11.065 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[10]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.731      ;
; 11.068 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.721      ;
; 11.070 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.726      ;
; 11.071 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.718      ;
; 11.072 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[29]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.717      ;
; 11.074 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[1]    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[32]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.722      ;
; 11.074 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[34]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.715      ;
; 11.077 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.719      ;
; 11.081 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[16]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[30]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.715      ;
; 11.081 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[16] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.708      ;
; 11.083 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.706      ;
; 11.083 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[28]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.706      ;
; 11.084 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|q_a[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[31]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.198     ; 4.705      ;
; 11.085 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|q_a[13]   ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 16.000       ; -0.191     ; 4.711      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.529 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 6.494      ;
; 13.536 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 6.539      ;
; 13.549 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.486      ;
; 13.564 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.476      ;
; 13.644 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 6.435      ;
; 13.657 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 6.420      ;
; 13.661 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 6.414      ;
; 13.670 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.410      ;
; 13.680 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.329      ;
; 13.700 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a106~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.374      ;
; 13.732 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a110~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 6.338      ;
; 13.812 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 6.233      ;
; 13.816 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 6.234      ;
; 13.837 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 6.235      ;
; 13.850 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 6.220      ;
; 13.956 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a121~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.070      ;
; 13.963 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.051      ;
; 13.976 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.052      ;
; 13.980 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a82~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.060      ;
; 14.031 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 6.025      ;
; 14.044 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 6.003      ;
; 14.049 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.010      ;
; 14.066 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 5.999      ;
; 14.069 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.059      ; 5.999      ;
; 14.069 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 5.997      ;
; 14.071 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a109~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 5.991      ;
; 14.107 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a107~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.903      ;
; 14.113 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.887      ;
; 14.118 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a119~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.896      ;
; 14.124 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.894      ;
; 14.162 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a123~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.862      ;
; 14.201 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a50~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.059      ; 5.867      ;
; 14.238 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a17~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 5.866      ;
; 14.252 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 5.793      ;
; 14.255 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 5.799      ;
; 14.264 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 5.808      ;
; 14.296 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.736      ;
; 14.303 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a22~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.715      ;
; 14.316 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.724      ;
; 14.328 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a42~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 5.744      ;
; 14.332 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.708      ;
; 14.382 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 5.665      ;
; 14.407 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a41~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 5.647      ;
; 14.411 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a93~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 5.686      ;
; 14.419 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a94~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 5.683      ;
; 14.419 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a28~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 5.680      ;
; 14.423 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a81~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 5.677      ;
; 14.424 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 5.634      ;
; 14.440 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a96~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 5.652      ;
; 14.459 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 5.636      ;
; 14.503 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a29~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 5.575      ;
; 14.517 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 5.553      ;
; 14.521 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a59~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 5.526      ;
; 14.521 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a4~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 5.560      ;
; 14.530 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.510      ;
; 14.533 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a46~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 5.532      ;
; 14.544 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a37~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 5.522      ;
; 14.564 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 5.492      ;
; 14.566 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.027      ; 5.470      ;
; 14.584 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 5.468      ;
; 14.585 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 5.462      ;
; 14.594 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.485      ;
; 14.603 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 5.453      ;
; 14.629 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a126~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 5.425      ;
; 14.637 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 5.422      ;
; 14.639 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 5.433      ;
; 14.639 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a68~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 5.428      ;
; 14.664 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.427      ;
; 14.677 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.412      ;
; 14.681 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 5.406      ;
; 14.690 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 5.402      ;
; 14.691 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a39~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.323      ;
; 14.693 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.316      ;
; 14.693 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 5.356      ;
; 14.696 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 5.327      ;
; 14.697 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 5.364      ;
; 14.698 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a3~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.302      ;
; 14.700 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a55~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.321      ;
; 14.708 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a45~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 5.337      ;
; 14.708 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a35~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.361      ;
; 14.710 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a43~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 5.325      ;
; 14.712 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a57~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 5.338      ;
; 14.726 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 5.326      ;
; 14.732 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a32~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 5.315      ;
; 14.739 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 5.326      ;
; 14.762 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a18~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 5.283      ;
; 14.772 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a76~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.032      ; 5.269      ;
; 14.774 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a31~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 5.276      ;
; 14.783 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a38~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 5.297      ;
; 14.785 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a53~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 5.278      ;
; 14.792 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a73~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 5.258      ;
; 14.794 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 5.265      ;
; 14.857 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a114~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 5.227      ;
; 14.870 ; adcproc:uuu|pio_full_address_ptr[4] ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 5.212      ;
; 14.875 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 5.172      ;
; 14.891 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 5.174      ;
; 14.891 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a118~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 5.205      ;
; 14.895 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a86~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.127      ;
; 14.895 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a48~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.027      ; 5.141      ;
; 14.901 ; heart_beat:heart_beat_clk50|cnt[0]  ; cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5n42:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.190      ;
+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 3.323      ;
; 47.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 3.248      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.142      ;
; 47.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 3.079      ;
; 47.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 3.031      ;
; 47.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.976      ;
; 47.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.928      ;
; 47.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 2.913      ;
; 47.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.831      ;
; 47.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 2.805      ;
; 47.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.812      ;
; 47.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.809      ;
; 47.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.660      ;
; 47.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.582      ;
; 47.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.603      ;
; 47.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.576      ;
; 47.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.361      ;
; 48.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 2.171      ;
; 48.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.158      ;
; 48.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.951      ;
; 48.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.832      ;
; 48.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.809      ;
; 48.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.764      ;
; 48.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 1.506      ;
; 49.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.238      ;
; 49.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 1.217      ;
; 49.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.202      ;
; 49.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.139      ;
; 49.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 0.970      ;
; 49.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.810      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.850      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.776      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 4.865      ;
; 95.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a171~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 4.864      ;
; 95.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 4.861      ;
; 95.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a112~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 4.828      ;
; 95.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a58~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 4.694      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a62~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 4.668      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.476      ;
; 95.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 4.668      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.504      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.489      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a151~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 4.653      ;
; 95.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a66~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 4.653      ;
; 95.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a50~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 4.648      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.430      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a173~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.423      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][53]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a53~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.461      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a151~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.474      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.451      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.461      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.462      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.476      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.475      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][62]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.470      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.464      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][76]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][89]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.464      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][61]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.476      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.465      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][42]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.467      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.471      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][56]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.464      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][58]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.464      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][31]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.470      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][66]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.480      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a147~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.481      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.499      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.470      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.476      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][82]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][85]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][87]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][40]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][69]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.484      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][34]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a129~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a170~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][21]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][50]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a145~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.478      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][72]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.498      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][33]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.483      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][84]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.467      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.478      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][28]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a123~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.487      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a79~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][68]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.485      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][58]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][68]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.486      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ui24:auto_generated|ram_block1a75~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.490      ;
; 0.174 ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; adcproc:uuu|pio_full_address_ptr[0]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_i841:auto_generated|sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][24]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][24]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][19]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][19]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][19]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][22]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; cinnabon_fpga_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][15]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][15]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][35]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][35]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][51]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][51]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][8]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][8]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.120 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.463      ;
; 0.122 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.465      ;
; 0.125 ; adcproc:uuu|adcraw:adcraw_inst|o_data[16]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.464      ;
; 0.125 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.468      ;
; 0.125 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[6]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.468      ;
; 0.126 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.471      ;
; 0.127 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.470      ;
; 0.127 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                    ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.470      ;
; 0.129 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.474      ;
; 0.130 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.473      ;
; 0.132 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.477      ;
; 0.133 ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.472      ;
; 0.135 ; adcproc:uuu|adcraw:adcraw_inst|o_data[32]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.474      ;
; 0.135 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.480      ;
; 0.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.479      ;
; 0.136 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.479      ;
; 0.139 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.482      ;
; 0.139 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.484      ;
; 0.140 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.483      ;
; 0.140 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[5]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.483      ;
; 0.143 ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                        ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.482      ;
; 0.143 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.488      ;
; 0.144 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.487      ;
; 0.146 ; adcproc:uuu|adcraw:adcraw_inst|o_data[19]                                                                       ; adcproc:uuu|bram1:bram1_inst|altsyncram:altsyncram_component|altsyncram_oij1:auto_generated|ram_block1a0~porta_datain_reg0                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.492      ;
; 0.151 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~portb_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.485      ;
; 0.152 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0~porta_address_reg0 ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                     ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_kv91:auto_generated|ram_block1a0~porta_address_reg0   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.496      ;
; 0.183 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[2]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.316      ;
; 0.187 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.316      ;
; 0.189 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.319      ;
; 0.192 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.321      ;
; 0.193 ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                      ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; adcproc:uuu|adcraw:adcraw_inst|current_state.THIRD_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.FOURTH_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.326      ;
; 0.197 ; adcproc:uuu|adcraw:adcraw_inst|current_state.FIRST_SAMPLE                                                       ; adcproc:uuu|adcraw:adcraw_inst|current_state.SECOND_SAMPLE                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.329      ;
; 0.198 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.328      ;
; 0.206 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.335      ;
; 0.207 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.336      ;
; 0.207 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.336      ;
; 0.208 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.337      ;
; 0.241 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.373      ;
; 0.242 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.374      ;
; 0.242 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.374      ;
; 0.242 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.374      ;
; 0.244 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.376      ;
; 0.246 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[33]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.376      ;
; 0.248 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[51]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.381      ;
; 0.250 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.382      ;
; 0.250 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.382      ;
; 0.250 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.382      ;
; 0.250 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.379      ;
; 0.251 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.251 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.254 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                       ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.386      ;
; 0.257 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[48]                                                                      ; adcproc:uuu|adcraw:adcraw_inst|o_data[48]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[0]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[0]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.259 ; adcproc:uuu|adcraw:adcraw_inst|r_odata[9]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|o_data[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.390      ;
; 0.261 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[20]                                                                                        ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.392      ;
; 0.261 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.390      ;
; 0.261 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.391      ;
; 0.262 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]                                                 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.391      ;
; 0.263 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.392      ;
; 0.263 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                  ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.392      ;
; 0.265 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[20]                                                          ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                                                            ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.394      ;
; 0.271 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.400      ;
; 0.275 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[25]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.405      ;
; 0.275 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[41]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.405      ;
; 0.281 ; adcproc:uuu|adcraw:adcraw_inst|fakeadcdata[9]                                                                   ; adcproc:uuu|adcraw:adcraw_inst|r_odata[57]                                                                                                              ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.413      ;
; 0.284 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[1]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.416      ;
; 0.288 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[8]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.417      ;
; 0.288 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[5]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.417      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[9]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[7]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[6]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[4]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]  ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[3]                                          ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.290 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10] ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[10]                                         ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.294 ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[35]                                                       ; nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|is_zero                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                       ; adcproc:uuu|adcraw:adcraw_inst|clkctr[15]                                                                                                               ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[0]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[0]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                        ; adcproc:uuu|adcraw:adcraw_inst|clkctr[3]                                                                                                                ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.428      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_100|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.176 ; clkdiv:cd|div     ; clkdiv:cd|div     ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.231 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.566      ;
; 0.232 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.578      ;
; 0.242 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.588      ;
; 0.243 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.578      ;
; 0.243 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.578      ;
; 0.245 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.591      ;
; 0.252 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.587      ;
; 0.277 ; clkdiv:cd|ctr[3]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.417      ;
; 0.278 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[2]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.418      ;
; 0.286 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.417      ;
; 0.288 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; clkdiv:cd|ctr[5]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.428      ;
; 0.289 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; clkdiv:cd|ctr[17] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; clkdiv:cd|ctr[30] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; clkdiv:cd|ctr[21] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.429      ;
; 0.294 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.629      ;
; 0.295 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.641      ;
; 0.297 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[0]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.428      ;
; 0.297 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.428      ;
; 0.298 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[4]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[11] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; clkdiv:cd|ctr[29] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.429      ;
; 0.299 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[18] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.430      ;
; 0.299 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.645      ;
; 0.305 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.640      ;
; 0.306 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.641      ;
; 0.306 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.641      ;
; 0.308 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.643      ;
; 0.308 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[21] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.654      ;
; 0.309 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.644      ;
; 0.311 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.657      ;
; 0.314 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.649      ;
; 0.317 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.652      ;
; 0.318 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.653      ;
; 0.321 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.656      ;
; 0.355 ; clkdiv:cd|ctr[9]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.495      ;
; 0.355 ; clkdiv:cd|ctr[10] ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.495      ;
; 0.360 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.491      ;
; 0.360 ; clkdiv:cd|ctr[1]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.695      ;
; 0.362 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.707      ;
; 0.365 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.710      ;
; 0.365 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.711      ;
; 0.372 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[5]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.707      ;
; 0.374 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.709      ;
; 0.377 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.723      ;
; 0.383 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.718      ;
; 0.384 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[9]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.719      ;
; 0.387 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[10] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.722      ;
; 0.387 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.722      ;
; 0.428 ; clkdiv:cd|ctr[11] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.773      ;
; 0.430 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.776      ;
; 0.436 ; clkdiv:cd|ctr[2]  ; clkdiv:cd|ctr[3]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.576      ;
; 0.436 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[15] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.586      ;
; 0.437 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.772      ;
; 0.437 ; clkdiv:cd|ctr[13] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.577      ;
; 0.437 ; clkdiv:cd|ctr[15] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.577      ;
; 0.439 ; clkdiv:cd|ctr[14] ; clkdiv:cd|ctr[16] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.589      ;
; 0.440 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.775      ;
; 0.443 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[30] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.789      ;
; 0.444 ; clkdiv:cd|ctr[0]  ; clkdiv:cd|ctr[1]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.575      ;
; 0.446 ; clkdiv:cd|ctr[7]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.577      ;
; 0.446 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.781      ;
; 0.447 ; clkdiv:cd|ctr[19] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.578      ;
; 0.447 ; clkdiv:cd|ctr[23] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.578      ;
; 0.447 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.587      ;
; 0.447 ; clkdiv:cd|ctr[16] ; clkdiv:cd|ctr[17] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.587      ;
; 0.448 ; clkdiv:cd|ctr[25] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; clkdiv:cd|ctr[27] ; clkdiv:cd|ctr[28] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.579      ;
; 0.449 ; clkdiv:cd|ctr[8]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.784      ;
; 0.450 ; clkdiv:cd|ctr[12] ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.590      ;
; 0.450 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[13] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.785      ;
; 0.453 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[12] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.788      ;
; 0.453 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[14] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 0.788      ;
; 0.456 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[7]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.457 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[19] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[23] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; clkdiv:cd|ctr[28] ; clkdiv:cd|ctr[29] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[25] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; clkdiv:cd|ctr[26] ; clkdiv:cd|ctr[27] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.459 ; clkdiv:cd|ctr[4]  ; clkdiv:cd|ctr[6]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.590      ;
; 0.459 ; clkdiv:cd|ctr[6]  ; clkdiv:cd|ctr[8]  ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.590      ;
; 0.460 ; clkdiv:cd|ctr[20] ; clkdiv:cd|ctr[22] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.591      ;
; 0.460 ; clkdiv:cd|ctr[18] ; clkdiv:cd|ctr[20] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.591      ;
; 0.460 ; clkdiv:cd|ctr[22] ; clkdiv:cd|ctr[24] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.591      ;
; 0.460 ; clkdiv:cd|ctr[24] ; clkdiv:cd|ctr[26] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.591      ;
+-------+-------------------+-------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.154      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.162      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.143      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.121      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.104      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.093      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.179      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.111      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
; 96.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.116      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.613      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.763      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.763      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.786      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.866      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.857      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.876      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.821      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.838      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
; 2.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 2.811      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 57.421 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 0.004  ; 0.084 ; 94.079   ; 0.483   ; 1.500               ;
;  CLOCK2_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                            ; 8.613  ; 0.084 ; N/A      ; N/A     ; 9.244               ;
;  altera_reserved_tck                                 ; 43.536 ; 0.176 ; 94.079   ; 0.483   ; 49.414              ;
;  pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.004  ; 0.176 ; N/A      ; N/A     ; 1.500               ;
;  pll_100|altpll_component|auto_generated|pll1|clk[2] ; 5.674  ; 0.120 ; N/A      ; N/A     ; 7.619               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_100|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_100|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; POWER_ON            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SMA_CLKIN           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADC_DA[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DA[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_OTR_A      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_OTR_B      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_OSC_SMA_ADC4   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_SMA_DAC4       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADA_SDA        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_ADC_DB[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_ADC_DB[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADA_SCL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_ADC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_OEB_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_ADC_OEB_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_CLK_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_CLK_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_DB[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_MODE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_WRT_A      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_DAC_WRT_B      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; POWER_ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_ADA_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 9523       ; 0        ; 64       ; 0        ;
; CLOCK_50                                            ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                 ; CLOCK_50                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 16010      ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 1361       ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 39840      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 9523       ; 0        ; 64       ; 0        ;
; CLOCK_50                                            ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                 ; CLOCK_50                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 16010      ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[1] ; pll_100|altpll_component|auto_generated|pll1|clk[1] ; 1361       ; 0        ; 0        ; 0        ;
; pll_100|altpll_component|auto_generated|pll1|clk[2] ; pll_100|altpll_component|auto_generated|pll1|clk[2] ; 39840      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 294        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 294        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 9     ; 9    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                        ; Clock                                                                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; CLOCK2_50                                                                                                                     ; CLOCK2_50                                                                                                                     ; Base      ; Constrained ;
; CLOCK3_50                                                                                                                     ; CLOCK3_50                                                                                                                     ; Base      ; Constrained ;
; CLOCK_50                                                                                                                      ; CLOCK_50                                                                                                                      ; Base      ; Constrained ;
; altera_reserved_tck                                                                                                           ; altera_reserved_tck                                                                                                           ; Base      ; Constrained ;
; pll_100|altpll_component|auto_generated|pll1|clk[1]                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[1]                                                                           ; Generated ; Constrained ;
; pll_100|altpll_component|auto_generated|pll1|clk[2]                                                                           ; pll_100|altpll_component|auto_generated|pll1|clk[2]                                                                           ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]  ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout            ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout            ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout        ; Generated ; Illegal     ;
; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout           ; Generated ; Illegal     ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; Generated ; Illegal     ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; Generated ; Illegal     ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_OTR_A      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_OTR_B      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_DB[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_OTR_A      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_OTR_B      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_ADC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_CLK_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DA[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_DB[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSMC_DAC_WRT_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu Mar 05 03:19:55 2020
Info: Command: quartus_sta cinnabon_fpga -c cinnabon_fpga
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 3 assignments for entity "add" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cinnabon_fpga.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {pll_100|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {pll_100|altpll_component|auto_generated|pll1|clk[1]} {pll_100|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_100|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {pll_100|altpll_component|auto_generated|pll1|clk[2]} {pll_100|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332054): Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.004               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.674               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.613               0.000 CLOCK_50 
    Info (332119):    43.536               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.248               0.000 CLOCK_50 
    Info (332119):     0.307               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.394               0.000 altera_reserved_tck 
    Info (332119):     0.394               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 94.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.079               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.985               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.500               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.619               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.643               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.868 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.686               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.370               0.000 CLOCK_50 
    Info (332119):    44.019               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.260               0.000 CLOCK_50 
    Info (332119):     0.308               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.345               0.000 altera_reserved_tck 
    Info (332119):     0.345               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 94.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.618               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.887               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.500               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.623               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.637               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.714               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 55.350 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pma0|clockout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|transmit_pcs0|hiptxclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout Reason: Clock derived from ignored clock: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|receive_pma0|clockout Reason: Clock derived from ignored clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 2.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.087               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.840               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.529               0.000 CLOCK_50 
    Info (332119):    46.973               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 CLOCK_50 
    Info (332119):     0.120               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.176               0.000 altera_reserved_tck 
    Info (332119):     0.176               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.786               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.731               0.000 pll_100|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.728               0.000 pll_100|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.244               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.414               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 57.421 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 5094 megabytes
    Info: Processing ended: Thu Mar 05 03:20:03 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


