module debounce #(
  parameter [15:0] DWELL_CNT
)  (
  input   clk,
  input   sig_in,
  output  sig_out
);

// TODO:
// declare reg signals here for the 16-bit counter and 1-bit state

initial
begin
  // TODO: can add initialization values to registers here
end

always @(posedge clk)
begin
end

// TODO: assign sig_out to the 1-bit reg that's tracking the debounce state
assign sig_out = 1'b0;
     
endmodule
     
