

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9'
================================================================
* Date:           Fri Nov 18 15:03:24 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_182_8_VITIS_LOOP_183_9  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 6 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_7 = alloca i32 1"   --->   Operation 7 'alloca' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i_8"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i13 %indvar_flatten13" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 17 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln182 = icmp_eq  i13 %indvar_flatten13_load, i13 4096" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 18 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%add_ln182 = add i13 %indvar_flatten13_load, i13 1" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 19 'add' 'add_ln182' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %fpga_resource_limit_hint.for.inc85.31_begin, void %for.inc105.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 20 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_8_load = load i7 %i_8" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 21 'load' 'i_8_load' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_7_load = load i7 %j_7" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 22 'load' 'j_7_load' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln183 = icmp_eq  i7 %i_8_load, i7 64" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 23 'icmp' 'icmp_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%select_ln182 = select i1 %icmp_ln183, i7 0, i7 %i_8_load" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 24 'select' 'select_ln182' <Predicate = (!icmp_ln182)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln182_1 = add i7 %j_7_load, i7 1" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 25 'add' 'add_ln182_1' <Predicate = (!icmp_ln182)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%select_ln182_1 = select i1 %icmp_ln183, i7 %add_ln182_1, i7 %j_7_load" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 26 'select' 'select_ln182_1' <Predicate = (!icmp_ln182)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv159_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln182_1, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 27 'partselect' 'indvars_iv159_udiv_mid2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i7 %select_ln182_1" [correlation-max-sharing/src/correlation.cpp:182]   --->   Operation 28 'trunc' 'trunc_ln182' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 29 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 30 'specregionbegin' 'rbegin17' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 31 'specregionbegin' 'rbegin18' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i7 %select_ln182" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 32 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln189, i5 %indvars_iv159_udiv_mid2" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 33 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i11 %add_ln2" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 34 'zext' 'zext_ln189' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln189" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 35 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln189" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 36 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 37 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln182)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 38 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln182)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln189" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 39 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln189" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 40 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %trunc_ln182, void %arrayidx842610.case.0, void %arrayidx842610.case.1" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 41 'br' 'br_ln190' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 42 'specresourcelimit' 'specresourcelimit_ln191' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin18" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 43 'specregionend' 'rend94' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 44 'specresourcelimit' 'specresourcelimit_ln191' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin17" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 45 'specregionend' 'rend92' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 46 'specresourcelimit' 'specresourcelimit_ln191' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin" [correlation-max-sharing/src/correlation.cpp:191]   --->   Operation 47 'specregionend' 'rend90' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln183 = add i7 %select_ln182, i7 1" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 48 'add' 'add_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln183 = store i13 %add_ln182, i13 %indvar_flatten13" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 49 'store' 'store_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln183 = store i7 %select_ln182_1, i7 %j_7" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 50 'store' 'store_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln183 = store i7 %add_ln183, i7 %i_8" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 51 'store' 'store_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln183 = br void %for.inc85" [correlation-max-sharing/src/correlation.cpp:183]   --->   Operation 52 'br' 'br_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 53 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 54 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln182" [correlation-max-sharing/src/correlation.cpp:189]   --->   Operation 55 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (4.72ns)   --->   "%mul = hmul i16 %val1, i16 %val1" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 56 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_182_8_VITIS_LOOP_183_9_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:188]   --->   Operation 59 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 60 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (4.72ns)   --->   "%mul = hmul i16 %val1, i16 %val1" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 61 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln190 = store i16 %mul, i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 62 'store' 'store_ln190' <Predicate = (!trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln190 = br void %fpga_resource_limit_hint.for.inc85.33_end" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 63 'br' 'br_ln190' <Predicate = (!trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln190 = store i16 %mul, i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 64 'store' 'store_ln190' <Predicate = (trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln190 = br void %fpga_resource_limit_hint.for.inc85.33_end" [correlation-max-sharing/src/correlation.cpp:190]   --->   Operation 65 'br' 'br_ln190' <Predicate = (trunc_ln182)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                     (alloca           ) [ 0100]
j_7                     (alloca           ) [ 0100]
indvar_flatten13        (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
indvar_flatten13_load   (load             ) [ 0000]
icmp_ln182              (icmp             ) [ 0110]
add_ln182               (add              ) [ 0000]
br_ln182                (br               ) [ 0000]
i_8_load                (load             ) [ 0000]
j_7_load                (load             ) [ 0000]
icmp_ln183              (icmp             ) [ 0000]
select_ln182            (select           ) [ 0000]
add_ln182_1             (add              ) [ 0000]
select_ln182_1          (select           ) [ 0000]
indvars_iv159_udiv_mid2 (partselect       ) [ 0000]
trunc_ln182             (trunc            ) [ 0111]
rbegin                  (specregionbegin  ) [ 0000]
rbegin17                (specregionbegin  ) [ 0000]
rbegin18                (specregionbegin  ) [ 0000]
trunc_ln189             (trunc            ) [ 0000]
add_ln2                 (bitconcatenate   ) [ 0000]
zext_ln189              (zext             ) [ 0000]
reg_file_2_0_addr       (getelementptr    ) [ 0110]
reg_file_2_1_addr       (getelementptr    ) [ 0110]
reg_file_6_0_addr       (getelementptr    ) [ 0111]
reg_file_6_1_addr       (getelementptr    ) [ 0111]
br_ln190                (br               ) [ 0000]
specresourcelimit_ln191 (specresourcelimit) [ 0000]
rend94                  (specregionend    ) [ 0000]
specresourcelimit_ln191 (specresourcelimit) [ 0000]
rend92                  (specregionend    ) [ 0000]
specresourcelimit_ln191 (specresourcelimit) [ 0000]
rend90                  (specregionend    ) [ 0000]
add_ln183               (add              ) [ 0000]
store_ln183             (store            ) [ 0000]
store_ln183             (store            ) [ 0000]
store_ln183             (store            ) [ 0000]
br_ln183                (br               ) [ 0000]
reg_file_2_0_load       (load             ) [ 0000]
reg_file_2_1_load       (load             ) [ 0000]
val1                    (mux              ) [ 0101]
specloopname_ln0        (specloopname     ) [ 0000]
empty                   (speclooptripcount) [ 0000]
specpipeline_ln188      (specpipeline     ) [ 0000]
specloopname_ln132      (specloopname     ) [ 0000]
mul                     (hmul             ) [ 0000]
store_ln190             (store            ) [ 0000]
br_ln190                (br               ) [ 0000]
store_ln190             (store            ) [ 0000]
br_ln190                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_182_8_VITIS_LOOP_183_9_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_8_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_7_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten13_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_file_2_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="reg_file_2_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reg_file_6_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="reg_file_6_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln190_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="2"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln190_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="2"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="13" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten13_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln182_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="13" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln182_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_8_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_7_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln183_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln182_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln182/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln182_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln182_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln182_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvars_iv159_udiv_mid2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv159_udiv_mid2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln182_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln189_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln189_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln183_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln183_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="0" index="1" bw="13" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln183_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln183_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="val1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="1"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_8_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_7_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten13_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln182_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="308" class="1005" name="trunc_ln182_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln182 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_file_2_0_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_file_2_1_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_file_6_0_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="2"/>
<pin id="325" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="reg_file_6_1_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="2"/>
<pin id="330" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="val1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="183" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="186" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="189" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="186" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="209" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="195" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="217" pin="4"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="255"><net_src comp="195" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="177" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="209" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="251" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="102" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="108" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="272" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="282"><net_src comp="272" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="286"><net_src comp="76" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="293"><net_src comp="80" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="300"><net_src comp="84" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="307"><net_src comp="171" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="227" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="316"><net_src comp="88" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="321"><net_src comp="95" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="326"><net_src comp="114" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="331"><net_src comp="121" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="336"><net_src comp="272" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {3 }
	Port: reg_file_6_0 | {3 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 : reg_file_2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln182 : 2
		add_ln182 : 2
		br_ln182 : 3
		i_8_load : 1
		j_7_load : 1
		icmp_ln183 : 2
		select_ln182 : 3
		add_ln182_1 : 2
		select_ln182_1 : 3
		indvars_iv159_udiv_mid2 : 4
		trunc_ln182 : 4
		trunc_ln189 : 4
		add_ln2 : 5
		zext_ln189 : 6
		reg_file_2_0_addr : 7
		reg_file_2_1_addr : 7
		reg_file_2_0_load : 8
		reg_file_2_1_load : 8
		reg_file_6_0_addr : 7
		reg_file_6_1_addr : 7
		br_ln190 : 5
		rend94 : 1
		rend92 : 1
		rend90 : 1
		add_ln183 : 4
		store_ln183 : 3
		store_ln183 : 4
		store_ln183 : 5
	State 2
		val1 : 1
		mul : 2
	State 3
		store_ln190 : 1
		store_ln190 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   hmul   |           grp_fu_138           |    2    |    64   |    34   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln182_fu_177        |    0    |    0    |    20   |
|    add   |       add_ln182_1_fu_203       |    0    |    0    |    14   |
|          |        add_ln183_fu_251        |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln182_fu_171       |    0    |    0    |    12   |
|          |        icmp_ln183_fu_189       |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln182_fu_195      |    0    |    0    |    7    |
|          |      select_ln182_1_fu_209     |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|    mux   |           val1_fu_272          |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|partselect| indvars_iv159_udiv_mid2_fu_217 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln182_fu_227       |    0    |    0    |    0    |
|          |       trunc_ln189_fu_231       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|         add_ln2_fu_235         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln189_fu_243       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    64   |   127   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_8_reg_283       |    7   |
|    icmp_ln182_reg_304   |    1   |
| indvar_flatten13_reg_297|   13   |
|       j_7_reg_290       |    7   |
|reg_file_2_0_addr_reg_313|   11   |
|reg_file_2_1_addr_reg_318|   11   |
|reg_file_6_0_addr_reg_323|   11   |
|reg_file_6_1_addr_reg_328|   11   |
|   trunc_ln182_reg_308   |    1   |
|       val1_reg_333      |   16   |
+-------------------------+--------+
|          Total          |   89   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_138    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_138    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   64   |   127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   153  |   163  |
+-----------+--------+--------+--------+--------+
