module underdesigned_multiplier8(op1_i, op2_i, product_o);
input [7:0] op1_i;
input [7:0] op2_i;
output [15:0] product_o;
  
wire [2:0] pp0,pp1,pp2,pp3,pp4,pp5;

small_multiplier sm0(op1_i[1:0],op2_i[1:0],pp0);
small_multiplier sm1(op1_i[3:2],op2_i[1:0],pp1);
small_multiplier sm2(op1_i[1:0],op2_i[3:2],pp2);
small_multiplier sm3(op1_i[3:2],op2_i[3:2],pp3);
  


endmodule
