Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Actual FIFO Depth = 1024
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
Error: A RESET cycle must be observed before the first use of the FIFO instance.
Time: 1050 ns  Iteration: 4  Process: /fifo_test_wrapper/fifo_test_i/fifo_generator_0/inst/gntve_bi_beh_sim.inst_fifo_gen_ntve/gconvfifo/rf/gbi/bi/v7_bi_fifo/fblk/\gextw(1)\/gnll_fifo/inst_extd/gonep/inst_prim/gf36e1_inst/sngfifo36e1/FIFO36E1_inst/prcs_rst_wren_drc  File: D:\vivado\Vivado\2018.2\data/vhdl/src/unisims/primitive/FIFO36E1.vhd
Error: A RESET cycle must be observed before the first use of the FIFO instance.
Time: 1050 ns  Iteration: 4  Process: /fifo_test_wrapper/fifo_test_i/fifo_generator_0/inst/gntve_bi_beh_sim.inst_fifo_gen_ntve/gconvfifo/rf/gbi/bi/v7_bi_fifo/fblk/\gextw(2)\/gnll_fifo/inst_extd/gonep/inst_prim/gf36e1_inst/sngfifo36e1/FIFO36E1_inst/prcs_rst_wren_drc  File: D:\vivado\Vivado\2018.2\data/vhdl/src/unisims/primitive/FIFO36E1.vhd
Error: DRC Error : Reset is unsuccessful.  RST must be held high for at least five WRCLK clock cycles, and WREN must be low before RST becomes active high, and WREN remains low during this reset cycle.
Time: 1550100 ps  Iteration: 4  Process: /fifo_test_wrapper/fifo_test_i/fifo_generator_0/inst/gntve_bi_beh_sim.inst_fifo_gen_ntve/gconvfifo/rf/gbi/bi/v7_bi_fifo/fblk/\gextw(1)\/gnll_fifo/inst_extd/gonep/inst_prim/gf36e1_inst/sngfifo36e1/FIFO36E1_inst/s_7/prcs_2clkrst  File: D:\vivado\Vivado\2018.2\data/vhdl/src/unisims/primitive/FIFO36E1.vhd
Error: DRC Error : Reset is unsuccessful.  RST must be held high for at least five WRCLK clock cycles, and WREN must be low before RST becomes active high, and WREN remains low during this reset cycle.
Time: 1550100 ps  Iteration: 4  Process: /fifo_test_wrapper/fifo_test_i/fifo_generator_0/inst/gntve_bi_beh_sim.inst_fifo_gen_ntve/gconvfifo/rf/gbi/bi/v7_bi_fifo/fblk/\gextw(2)\/gnll_fifo/inst_extd/gonep/inst_prim/gf36e1_inst/sngfifo36e1/FIFO36E1_inst/s_7/prcs_2clkrst  File: D:\vivado\Vivado\2018.2\data/vhdl/src/unisims/primitive/FIFO36E1.vhd
