Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 16 19:41:49 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               65          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (10)

1. checking no_clock (154)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: fsm/reset_turnos_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (10)
-----------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.669      -28.199                      4                  385        0.067        0.000                      0                  385        4.020        0.000                       0                   286  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.669      -28.199                      4                  368        0.067        0.000                      0                  368        4.020        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.787        0.000                      0                   17        1.116        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.669ns,  Total Violation      -28.199ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.669ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.618ns  (logic 7.800ns (44.273%)  route 9.818ns (55.727%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=23, routed)          0.689     6.386    dados_aleatorios/dados[0][1]_repN
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.510 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.510    dados_aleatorios/resultado[4]_i_104__2_n_1
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.967 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.398     7.366    dados_aleatorios/resultado_reg[4]_i_66__1_n_3
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.329     7.695 r  dados_aleatorios/resultado[4]_i_118__1/O
                         net (fo=2, routed)           0.311     8.005    dados_aleatorios/resultado[4]_i_118__1_n_1
    SLICE_X38Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  dados_aleatorios/resultado[4]_i_106__1/O
                         net (fo=1, routed)           0.340     8.469    dados_aleatorios/resultado[4]_i_106__1_n_1
    SLICE_X42Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.957 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.504     9.461    dados_aleatorios/resultado_reg[4]_i_67__1_n_3
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.332     9.793 f  dados_aleatorios/resultado[4]_i_121__1/O
                         net (fo=1, routed)           0.295    10.088    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.212 r  dados_aleatorios/resultado[4]_i_114__1/O
                         net (fo=1, routed)           0.471    10.683    dados_aleatorios/resultado[4]_i_114__1_n_1
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.148 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.365    11.513    dados_aleatorios/resultado_reg[4]_i_88__1_n_3
    SLICE_X44Y95         LUT6 (Prop_lut6_I5_O)        0.329    11.842 r  dados_aleatorios/resultado[4]_i_82__1/O
                         net (fo=5, routed)           0.691    12.532    dados_aleatorios/resultado[4]_i_82__1_n_1
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.656 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.520    13.177    dados_aleatorios/resultado[4]_i_110__1_n_1
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.642 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=11, routed)          0.579    14.220    dados_aleatorios/resultado_reg[4]_i_81__1_n_3
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.329    14.549 r  dados_aleatorios/resultado[4]_i_45__1/O
                         net (fo=10, routed)          0.680    15.229    dados_aleatorios/resultado[4]_i_45__1_n_1
    SLICE_X43Y94         LUT4 (Prop_lut4_I0_O)        0.124    15.353 r  dados_aleatorios/resultado[4]_i_79__1/O
                         net (fo=1, routed)           0.000    15.353    dados_aleatorios/resultado[4]_i_79__1_n_1
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.810 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=21, routed)          0.637    16.447    dados_aleatorios/resultado_reg[4]_i_39__1_n_3
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.329    16.776 f  dados_aleatorios/resultado[4]_i_52__1/O
                         net (fo=6, routed)           0.616    17.392    dados_aleatorios/resultado[4]_i_52__1_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I4_O)        0.124    17.516 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.195    17.711    dados_aleatorios/resultado[4]_i_85__1_n_1
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.176 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.692    18.868    dados_aleatorios/resultado_reg[4]_i_48__1_n_3
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.329    19.197 r  dados_aleatorios/resultado[4]_i_95__1/O
                         net (fo=1, routed)           0.000    19.197    dados_aleatorios/resultado[4]_i_95__1_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.688 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.340    20.028    dados_aleatorios/resultado_reg[4]_i_56__1_n_3
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.329    20.357 r  dados_aleatorios/resultado[4]_i_20__1/O
                         net (fo=1, routed)           0.000    20.357    dados_aleatorios/resultado[4]_i_20__1_n_1
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.937 f  dados_aleatorios/resultado_reg[4]_i_7__1/O[2]
                         net (fo=1, routed)           0.555    21.492    dados_aleatorios/resultado_reg[4]_i_7__1_n_6
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.302    21.794 r  dados_aleatorios/resultado[4]_i_3__5_comp/O
                         net (fo=1, routed)           0.942    22.736    dados_aleatorios/resultado[4]_i_3__5_n_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I2_O)        0.124    22.860 r  dados_aleatorios/resultado[4]_i_1__5_comp_1/O
                         net (fo=1, routed)           0.000    22.860    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X48Y93         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.513    14.936    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.031    15.190    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.860    
  -------------------------------------------------------------------
                         slack                                 -7.669    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.885ns  (logic 7.672ns (45.436%)  route 9.213ns (54.564%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][0]_replica/Q
                         net (fo=30, routed)          0.872     6.570    dados_aleatorios/dados[1][0]_repN
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.694    dados_aleatorios/resultado[4]_i_104_n_1
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.152 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=25, routed)          0.501     7.653    dados_aleatorios/resultado_reg[4]_i_66__2_n_3
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.332     7.985 r  dados_aleatorios/resultado[4]_i_106__2_comp/O
                         net (fo=1, routed)           0.195     8.180    dados_aleatorios/resultado[4]_i_106__2_n_1
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.645 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=19, routed)          0.406     9.050    dados_aleatorios/resultado_reg[4]_i_67__2_n_3
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.329     9.379 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=11, routed)          0.614     9.994    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124    10.118 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.118    dados_aleatorios/resultado[4]_i_71__2_n_1
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.575 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=32, routed)          0.421    10.996    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.329    11.325 f  dados_aleatorios/resultado[4]_i_119__2/O
                         net (fo=2, routed)           0.557    11.882    dados_aleatorios/resultado[4]_i_119__2_n_1
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.006 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.353    12.359    dados_aleatorios/resultado[4]_i_110__2_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    12.847 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=10, routed)          0.398    13.245    dados_aleatorios/resultado_reg[4]_i_81__2_n_3
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.332    13.577 r  dados_aleatorios/resultado[4]_i_54__2/O
                         net (fo=7, routed)           0.739    14.316    dados_aleatorios/resultado[4]_i_54__2_n_1
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.440 r  dados_aleatorios/resultado[4]_i_92__2/O
                         net (fo=1, routed)           0.000    14.440    dados_aleatorios/resultado[4]_i_92__2_n_1
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    14.897 r  dados_aleatorios/resultado_reg[4]_i_51__2/CO[1]
                         net (fo=21, routed)          0.562    15.459    dados_aleatorios/resultado_reg[4]_i_51__2_n_3
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.329    15.788 r  dados_aleatorios/resultado[4]_i_65__2/O
                         net (fo=5, routed)           0.662    16.450    dados_aleatorios/resultado[4]_i_65__2_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.574 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.330    16.903    dados_aleatorios/resultado[4]_i_85__2_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.391 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.524    17.915    dados_aleatorios/resultado_reg[4]_i_48__2_n_3
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.332    18.247 r  dados_aleatorios/resultado[4]_i_94__2_comp_1/O
                         net (fo=1, routed)           0.324    18.571    dados_aleatorios/resultado[4]_i_94__2_n_1
    SLICE_X37Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.036 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.561    19.597    dados_aleatorios/resultado_reg[4]_i_56__2_n_3
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.329    19.926 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    19.926    dados_aleatorios/resultado[4]_i_20__2_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.506 f  dados_aleatorios/resultado_reg[4]_i_7__2/O[2]
                         net (fo=1, routed)           0.407    20.913    dados_aleatorios/resultado_reg[4]_i_7__2_n_6
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.302    21.215 r  dados_aleatorios/resultado[4]_i_3__6_comp/O
                         net (fo=1, routed)           0.788    22.003    dados_aleatorios/resultado[4]_i_3__6_n_1
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.127 r  dados_aleatorios/resultado[4]_i_1__6_comp_1/O
                         net (fo=1, routed)           0.000    22.127    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X35Y92         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.518    14.941    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.031    15.195    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -22.127    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.854ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.710ns  (logic 7.668ns (45.889%)  route 9.042ns (54.111%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=23, routed)          0.952     6.649    dados_aleatorios/dados[0][1]_repN
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.773 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.773    dados_aleatorios/resultado[4]_i_104__0_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.230 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=26, routed)          0.690     7.920    dados_aleatorios/resultado_reg[4]_i_66_n_3
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.329     8.249 r  dados_aleatorios/resultado[4]_i_106_comp/O
                         net (fo=1, routed)           0.195     8.444    dados_aleatorios/resultado[4]_i_106_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.909 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=19, routed)          0.516     9.426    dados_aleatorios/resultado_reg[4]_i_67_n_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.329     9.755 r  dados_aleatorios/resultado[4]_i_123/O
                         net (fo=1, routed)           0.294    10.049    dados_aleatorios/resultado[4]_i_123_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.173 r  dados_aleatorios/resultado[4]_i_116/O
                         net (fo=1, routed)           0.000    10.173    dados_aleatorios/resultado[4]_i_116_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.630 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=7, routed)           0.361    10.991    dados_aleatorios/resultado_reg[4]_i_88_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.329    11.320 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=3, routed)           0.860    12.180    dados_aleatorios/resultado[4]_i_83_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.336    12.640    dados_aleatorios/resultado[4]_i_110_n_1
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.128 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=11, routed)          0.401    13.529    dados_aleatorios/resultado_reg[4]_i_81_n_3
    SLICE_X45Y98         LUT5 (Prop_lut5_I4_O)        0.332    13.861 r  dados_aleatorios/resultado[4]_i_45/O
                         net (fo=10, routed)          0.692    14.552    dados_aleatorios/resultado[4]_i_45_n_1
    SLICE_X44Y98         LUT4 (Prop_lut4_I0_O)        0.124    14.676 r  dados_aleatorios/resultado[4]_i_79/O
                         net (fo=1, routed)           0.000    14.676    dados_aleatorios/resultado[4]_i_79_n_1
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.133 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=21, routed)          0.371    15.505    dados_aleatorios/resultado_reg[4]_i_39_n_3
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.329    15.834 f  dados_aleatorios/resultado[4]_i_52/O
                         net (fo=6, routed)           0.822    16.656    dados_aleatorios/resultado[4]_i_52_n_1
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.780 r  dados_aleatorios/resultado[4]_i_85/O
                         net (fo=1, routed)           0.330    17.110    dados_aleatorios/resultado[4]_i_85_n_1
    SLICE_X44Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.575 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=20, routed)          0.519    18.094    dados_aleatorios/resultado_reg[4]_i_48_n_3
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.329    18.423 r  dados_aleatorios/resultado[4]_i_94_comp_1/O
                         net (fo=1, routed)           0.330    18.753    dados_aleatorios/resultado[4]_i_94_n_1
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.241 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.472    19.713    dados_aleatorios/resultado_reg[4]_i_56_n_3
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.332    20.045 r  dados_aleatorios/resultado[4]_i_20/O
                         net (fo=1, routed)           0.000    20.045    dados_aleatorios/resultado[4]_i_20_n_1
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.625 f  dados_aleatorios/resultado_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.494    21.119    dados_aleatorios/resultado_reg[4]_i_7_n_6
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.302    21.421 f  dados_aleatorios/resultado[4]_i_3__3_comp_1/O
                         net (fo=1, routed)           0.407    21.828    dados_aleatorios/resultado[4]_i_3__3_n_1
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124    21.952 r  dados_aleatorios/resultado[4]_i_1__1_comp_1/O
                         net (fo=1, routed)           0.000    21.952    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X45Y100        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.500    14.922    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X45Y100        FDCE (Setup_fdce_C_D)        0.031    15.098    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.952    
  -------------------------------------------------------------------
                         slack                                 -6.854    

Slack (VIOLATED) :        -6.744ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.604ns  (logic 7.352ns (44.279%)  route 9.252ns (55.721%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][0]_replica/Q
                         net (fo=30, routed)          0.828     6.526    dados_aleatorios/dados[1][0]_repN
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.650    dados_aleatorios/resultado[4]_i_104__1_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.107 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=25, routed)          0.677     7.784    dados_aleatorios/resultado_reg[4]_i_66__0_n_3
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.329     8.113 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.190     8.303    dados_aleatorios/resultado[4]_i_106__0_n_1
    SLICE_X35Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.768 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=18, routed)          0.903     9.671    dados_aleatorios/resultado_reg[4]_i_67__0_n_3
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.329    10.000 r  dados_aleatorios/resultado[4]_i_68__0/O
                         net (fo=1, routed)           0.612    10.613    dados_aleatorios/resultado[4]_i_68__0_n_1
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.069 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=32, routed)          0.369    11.438    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.332    11.770 f  dados_aleatorios/resultado[4]_i_119__0/O
                         net (fo=2, routed)           0.438    12.207    dados_aleatorios/resultado[4]_i_119__0_n_1
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.331 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.189    12.521    dados_aleatorios/resultado[4]_i_110__0_n_1
    SLICE_X38Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.009 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=10, routed)          0.376    13.385    dados_aleatorios/resultado_reg[4]_i_81__0_n_3
    SLICE_X38Y98         LUT5 (Prop_lut5_I4_O)        0.332    13.717 r  dados_aleatorios/resultado[4]_i_54__0/O
                         net (fo=7, routed)           0.627    14.344    dados_aleatorios/resultado[4]_i_54__0_n_1
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.468 r  dados_aleatorios/resultado[4]_i_92__0/O
                         net (fo=1, routed)           0.000    14.468    dados_aleatorios/resultado[4]_i_92__0_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    14.926 r  dados_aleatorios/resultado_reg[4]_i_51__0/CO[1]
                         net (fo=21, routed)          0.658    15.585    dados_aleatorios/resultado_reg[4]_i_51__0_n_3
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.332    15.917 r  dados_aleatorios/resultado[4]_i_65__0/O
                         net (fo=5, routed)           0.697    16.613    dados_aleatorios/resultado[4]_i_65__0_n_1
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.737 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.190    16.927    dados_aleatorios/resultado[4]_i_85__0_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.392 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.565    17.957    dados_aleatorios/resultado_reg[4]_i_48__0_n_3
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.329    18.286 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.333    18.620    dados_aleatorios/resultado[4]_i_94__0_n_1
    SLICE_X33Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.085 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.345    19.430    dados_aleatorios/resultado_reg[4]_i_56__0_n_3
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.329    19.759 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.330    20.088    dados_aleatorios/resultado[4]_i_24__0_n_1
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    20.495 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[1]
                         net (fo=1, routed)           0.774    21.270    dados_aleatorios/resultado_reg[4]_i_8__0_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.303    21.573 r  dados_aleatorios/resultado[4]_i_4__3/O
                         net (fo=1, routed)           0.149    21.722    dados_aleatorios/resultado[4]_i_4__3_n_1
    SLICE_X35Y100        LUT6 (Prop_lut6_I2_O)        0.124    21.846 r  dados_aleatorios/resultado[4]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    21.846    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X35Y100        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.504    14.926    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X35Y100        FDCE (Setup_fdce_C_D)        0.031    15.102    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 -6.744    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.200ns (13.670%)  route 7.578ns (86.330%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=95, routed)          3.259     8.958    dados_aleatorios/dados[3][2]
    SLICE_X60Y99         LUT3 (Prop_lut3_I1_O)        0.124     9.082 r  dados_aleatorios/resultado[4]_i_8__1/O
                         net (fo=2, routed)           0.800     9.882    dados_aleatorios/resultado[4]_i_8__1_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.006 r  dados_aleatorios/resultado[4]_i_7/O
                         net (fo=2, routed)           0.528    10.533    dados_aleatorios/resultado[4]_i_7_n_1
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.657 r  dados_aleatorios/resultado[0]_i_9/O
                         net (fo=1, routed)           1.105    11.762    dados_aleatorios/resultado[0]_i_9_n_1
    SLICE_X59Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.619    12.505    dados_aleatorios/resultado[0]_i_3_n_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           1.268    13.897    puntuaciones2/instance_case_t/p_0_in
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.124    14.021 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    14.021    puntuaciones2/instance_case_t/resultado[0]_i_1_n_1
    SLICE_X56Y99         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.506    14.929    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)        0.081    15.161    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 1.200ns (13.744%)  route 7.531ns (86.256%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=95, routed)          3.259     8.958    dados_aleatorios/dados[3][2]
    SLICE_X60Y99         LUT3 (Prop_lut3_I1_O)        0.124     9.082 r  dados_aleatorios/resultado[4]_i_8__1/O
                         net (fo=2, routed)           0.800     9.882    dados_aleatorios/resultado[4]_i_8__1_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.006 r  dados_aleatorios/resultado[4]_i_7/O
                         net (fo=2, routed)           0.528    10.533    dados_aleatorios/resultado[4]_i_7_n_1
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.657 r  dados_aleatorios/resultado[0]_i_9/O
                         net (fo=1, routed)           1.105    11.762    dados_aleatorios/resultado[0]_i_9_n_1
    SLICE_X59Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.619    12.505    dados_aleatorios/resultado[0]_i_3_n_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           1.221    13.850    puntuaciones1/instance_case_t/p_0_in
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.974 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    puntuaciones1/instance_case_t/resultado[0]_i_1_n_1
    SLICE_X56Y99         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.506    14.929    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)        0.077    15.157    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 1.436ns (17.283%)  route 6.873ns (82.717%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[2][1]/Q
                         net (fo=65, routed)          3.551     9.248    dados_aleatorios/dados[2][1]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.152     9.400 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=14, routed)          0.896    10.296    dados_aleatorios/resultado_i[0]_i_3_n_1
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.332    10.628 r  dados_aleatorios/resultado[4]_i_9__2/O
                         net (fo=1, routed)           0.670    11.299    dados_aleatorios/resultado[4]_i_9__2_n_1
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  dados_aleatorios/resultado[4]_i_8__0/O
                         net (fo=2, routed)           0.304    11.726    dados_aleatorios/resultado[4]_i_8__0_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  dados_aleatorios/resultado[4]_i_10/O
                         net (fo=1, routed)           1.017    12.868    dados_aleatorios/resultado[4]_i_10_n_1
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.992 r  dados_aleatorios/resultado[4]_i_3__0/O
                         net (fo=1, routed)           0.435    13.426    dados_aleatorios/resultado[4]_i_3__0_n_1
    SLICE_X58Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.550 r  dados_aleatorios/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.550    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X58Y101        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.494    14.916    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X58Y101        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)        0.081    15.142    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 1.904ns (23.294%)  route 6.270ns (76.706%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=35, routed)          2.670     8.367    dados_aleatorios/dados[1][0]
    SLICE_X58Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.491 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.806     9.297    dados_aleatorios/resultado_i[9]_i_9__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  dados_aleatorios/resultado_i[9]_i_12__0/O
                         net (fo=1, routed)           1.135    10.556    dados_aleatorios/resultado_i[9]_i_12__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.154    10.710 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.854    11.564    dados_aleatorios/resultado_i[9]_i_4__0_n_1
    SLICE_X56Y102        LUT5 (Prop_lut5_I3_O)        0.327    11.891 r  dados_aleatorios/resultado_i[4]_i_2__2/O
                         net (fo=2, routed)           0.806    12.697    dados_aleatorios/resultado_i[4]_i_2__2_n_1
    SLICE_X55Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.082 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.082    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_1
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.416 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.416    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X55Y103        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.488    14.910    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.062    15.117    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 1.793ns (22.238%)  route 6.270ns (77.762%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=35, routed)          2.670     8.367    dados_aleatorios/dados[1][0]
    SLICE_X58Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.491 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.806     9.297    dados_aleatorios/resultado_i[9]_i_9__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  dados_aleatorios/resultado_i[9]_i_12__0/O
                         net (fo=1, routed)           1.135    10.556    dados_aleatorios/resultado_i[9]_i_12__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.154    10.710 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.854    11.564    dados_aleatorios/resultado_i[9]_i_4__0_n_1
    SLICE_X56Y102        LUT5 (Prop_lut5_I3_O)        0.327    11.891 r  dados_aleatorios/resultado_i[4]_i_2__2/O
                         net (fo=2, routed)           0.806    12.697    dados_aleatorios/resultado_i[4]_i_2__2_n_1
    SLICE_X55Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.082 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.082    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_1
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.305 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.305    puntuaciones2/instance6/resultado_i_reg[9]_0[4]
    SLICE_X55Y103        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.488    14.910    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.062    15.117    puntuaciones2/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 1.904ns (23.846%)  route 6.081ns (76.154%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=35, routed)          2.670     8.367    dados_aleatorios/dados[1][0]
    SLICE_X58Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.491 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.806     9.297    dados_aleatorios/resultado_i[9]_i_9__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  dados_aleatorios/resultado_i[9]_i_12__0/O
                         net (fo=1, routed)           1.135    10.556    dados_aleatorios/resultado_i[9]_i_12__0_n_1
    SLICE_X59Y102        LUT4 (Prop_lut4_I3_O)        0.154    10.710 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.854    11.564    dados_aleatorios/resultado_i[9]_i_4__0_n_1
    SLICE_X56Y102        LUT5 (Prop_lut5_I3_O)        0.327    11.891 r  dados_aleatorios/resultado_i[4]_i_2__2/O
                         net (fo=2, routed)           0.616    12.507    dados_aleatorios/resultado_i[4]_i_2__2_n_1
    SLICE_X54Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.903 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_1
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.226 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.226    puntuaciones1/instance6/resultado_i_reg[9]_0[5]
    SLICE_X54Y103        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.488    14.910    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)        0.109    15.164    puntuaciones1/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  1.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.556     1.475    down/U1/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.056     1.672    down/U1/SREG_reg_n_1_[0]
    SLICE_X46Y113        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.991    down/U1/clk_IBUF_BUFG
    SLICE_X46Y113        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.605    down/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fsm/segundo_enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instancia_punt_total/ready_total_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.868%)  route 0.258ns (58.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.557     1.476    fsm/clk_IBUF_BUFG
    SLICE_X51Y111        FDRE                                         r  fsm/segundo_enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsm/segundo_enter_reg/Q
                         net (fo=2, routed)           0.258     1.876    puntuaciones2/instance1/segundo_enter
    SLICE_X57Y111        LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  puntuaciones2/instance1/ready_total_i_1/O
                         net (fo=1, routed)           0.000     1.921    puntuaciones2/instancia_punt_total/ready_total_reg_0
    SLICE_X57Y111        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X57Y111        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X57Y111        FDCE (Hold_fdce_C_D)         0.091     1.832    puntuaciones2/instancia_punt_total/ready_total_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 puntuaciones2/instancia_punt_total/ready_total_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.527%)  route 0.262ns (58.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.557     1.476    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X57Y111        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDCE (Prop_fdce_C_Q)         0.141     1.617 f  puntuaciones2/instancia_punt_total/ready_total_reg/Q
                         net (fo=5, routed)           0.262     1.879    enter/U2/puntuacion_listos_2
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.924 r  enter/U2/FSM_onehot_etapa[13]_i_1/O
                         net (fo=1, routed)           0.000     1.924    fsm/D[7]
    SLICE_X48Y111        FDCE                                         r  fsm/FSM_onehot_etapa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.994    fsm/clk_IBUF_BUFG
    SLICE_X48Y111        FDCE                                         r  fsm/FSM_onehot_etapa_reg[13]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y111        FDCE (Hold_fdce_C_D)         0.092     1.835    fsm/FSM_onehot_etapa_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.707%)  route 0.307ns (62.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X52Y106        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.307     1.926    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.971    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_2
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.836     2.001    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y98         FDPE (Hold_fdpe_C_D)         0.091     1.846    dados_aleatorios/dados_i_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.556     1.475    enter/U1/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.733    enter/U1/SREG_reg_n_1_[0]
    SLICE_X46Y113        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.991    enter/U1/clk_IBUF_BUFG
    SLICE_X46Y113        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.603    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.588%)  route 0.271ns (54.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.563     1.482    fsm/clk_IBUF_BUFG
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.271     1.881    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X41Y95         LUT4 (Prop_lut4_I2_O)        0.099     1.980 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_3
    SLICE_X41Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.840     2.005    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X41Y95         FDPE (Hold_fdpe_C_D)         0.091     1.850    dados_aleatorios/dados_i_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.555     1.474    fsm/clk_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  fsm/primer_enter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fsm/primer_enter_reg[7]/Q
                         net (fo=1, routed)           0.111     1.727    puntuaciones2/instance_case_t/ready_reg_0[0]
    SLICE_X56Y112        LUT3 (Prop_lut3_I1_O)        0.045     1.772 r  puntuaciones2/instance_case_t/ready_i_1/O
                         net (fo=1, routed)           0.000     1.772    puntuaciones2/instance_case_t/ready_i_1_n_1
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.825     1.990    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/C
                         clock pessimism             -0.479     1.510    
    SLICE_X56Y112        FDCE (Hold_fdce_C_D)         0.121     1.631    puntuaciones2/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.678%)  route 0.321ns (63.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.563     1.482    fsm/clk_IBUF_BUFG
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fsm/tirar_dados_reg[3]/Q
                         net (fo=3, routed)           0.321     1.945    dados_aleatorios/lfsr_generators[3].LFSR_inst/tirar_dados[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.990 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_3
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X44Y94         FDPE (Hold_fdpe_C_D)         0.092     1.849    dados_aleatorios/dados_i_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_y/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.556     1.475    fsm/clk_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  fsm/primer_enter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsm/primer_enter_reg[9]/Q
                         net (fo=1, routed)           0.114     1.731    puntuaciones2/ready_reg_5[3]
    SLICE_X56Y111        LUT3 (Prop_lut3_I1_O)        0.045     1.776 r  puntuaciones2/ready_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    puntuaciones2/instance_case_y/ready_reg_0
    SLICE_X56Y111        FDCE                                         r  puntuaciones2/instance_case_y/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instance_case_y/clk_IBUF_BUFG
    SLICE_X56Y111        FDCE                                         r  puntuaciones2/instance_case_y/ready_reg/C
                         clock pessimism             -0.479     1.512    
    SLICE_X56Y111        FDCE (Hold_fdce_C_D)         0.121     1.633    puntuaciones2/instance_case_y/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.567     1.486    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y91         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.081     1.709    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_1_[3]
    SLICE_X43Y91         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.837     2.002    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y91         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y91         FDPE (Hold_fdpe_C_D)         0.075     1.561    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X46Y95    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y95    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y96    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X37Y96    dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y95    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y95    dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y95    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X39Y96    dados_aleatorios/dados_i_reg[0][1]_replica/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y95    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y95    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y113   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y95    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y95    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.552ns (15.127%)  route 3.097ns (84.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.813     8.867    puntuaciones2/instance2/E[0]
    SLICE_X57Y112        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X57Y112        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.552ns (15.127%)  route 3.097ns (84.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.813     8.867    puntuaciones2/instance3/E[0]
    SLICE_X57Y112        FDCE                                         f  puntuaciones2/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X57Y112        FDCE                                         r  puntuaciones2/instance3/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    puntuaciones2/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.552ns (15.127%)  route 3.097ns (84.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.813     8.867    puntuaciones2/instance4/E[0]
    SLICE_X57Y112        FDCE                                         f  puntuaciones2/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance4/clk_IBUF_BUFG
    SLICE_X57Y112        FDCE                                         r  puntuaciones2/instance4/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    puntuaciones2/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.552ns (15.127%)  route 3.097ns (84.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.813     8.867    puntuaciones2/instance5/E[0]
    SLICE_X57Y112        FDCE                                         f  puntuaciones2/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X57Y112        FDCE                                         r  puntuaciones2/instance5/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    puntuaciones2/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.552ns (15.051%)  route 3.115ns (84.949%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.831     8.886    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X48Y93         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.513    14.936    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.675    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.552ns (15.049%)  route 3.116ns (84.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.832     8.886    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X35Y92         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.518    14.941    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X35Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.680    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.552ns (15.170%)  route 3.087ns (84.830%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.802     8.857    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X55Y111        FDCE                                         f  puntuaciones2/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.552ns (15.127%)  route 3.097ns (84.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.813     8.867    puntuaciones2/instance_caso_fullh/E[0]
    SLICE_X56Y112        FDCE                                         f  puntuaciones2/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.485    14.907    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_caso_fullh/ready_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X56Y112        FDCE (Recov_fdce_C_CLR)     -0.361    14.699    puntuaciones2/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.552ns (15.092%)  route 3.106ns (84.908%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.821     8.876    puntuaciones1/instance_caso_eg/E[0]
    SLICE_X35Y100        FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.504    14.926    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X35Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.745    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.552ns (15.112%)  route 3.101ns (84.888%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.284     6.958    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.054 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          1.816     8.871    puntuaciones1/instance_caso_ep/E[0]
    SLICE_X45Y100        FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.500    14.922    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.741    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_y/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.167ns (12.725%)  route 1.145ns (87.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.620     2.790    puntuaciones2/instance_case_y/E[0]
    SLICE_X56Y111        FDCE                                         f  puntuaciones2/instance_case_y/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instance_case_y/clk_IBUF_BUFG
    SLICE_X56Y111        FDCE                                         r  puntuaciones2/instance_case_y/ready_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.674    puntuaciones2/instance_case_y/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.167ns (12.725%)  route 1.145ns (87.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.620     2.790    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X56Y111        FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X56Y111        FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.674    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.167ns (12.725%)  route 1.145ns (87.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.620     2.790    puntuaciones2/instance_caso_m/E[0]
    SLICE_X56Y111        FDCE                                         f  puntuaciones2/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X56Y111        FDCE                                         r  puntuaciones2/instance_caso_m/ready_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.674    puntuaciones2/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.167ns (12.715%)  route 1.146ns (87.285%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.621     2.791    puntuaciones2/instance1/E[0]
    SLICE_X56Y108        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.993    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X56Y108        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X56Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.167ns (12.634%)  route 1.155ns (87.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.630     2.799    puntuaciones2/instance6/E[0]
    SLICE_X56Y112        FDCE                                         f  puntuaciones2/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.825     1.990    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance6/ready_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X56Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    puntuaciones2/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_c/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.167ns (12.634%)  route 1.155ns (87.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.630     2.799    puntuaciones2/instance_case_c/E[0]
    SLICE_X56Y112        FDCE                                         f  puntuaciones2/instance_case_c/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.825     1.990    puntuaciones2/instance_case_c/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_case_c/ready_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X56Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    puntuaciones2/instance_case_c/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.167ns (12.634%)  route 1.155ns (87.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.630     2.799    puntuaciones2/instance_case_t/E[0]
    SLICE_X56Y112        FDCE                                         f  puntuaciones2/instance_case_t/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.825     1.990    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X56Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    puntuaciones2/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.167ns (12.634%)  route 1.155ns (87.366%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.630     2.799    puntuaciones2/instance_caso_fullh/E[0]
    SLICE_X56Y112        FDCE                                         f  puntuaciones2/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.825     1.990    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  puntuaciones2/instance_caso_fullh/ready_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X56Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    puntuaciones2/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.167ns (12.649%)  route 1.153ns (87.351%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.628     2.798    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X35Y92         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.840     2.005    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.667    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.167ns (12.636%)  route 1.155ns (87.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.525     2.144    reset_turnos
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.170 f  reset_turnos_BUFG_inst/O
                         net (fo=27, routed)          0.629     2.799    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X48Y93         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.837     2.002    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X48Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.135    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 3.023ns (26.787%)  route 8.262ns (73.213%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.828     4.782    fsm/puntos[7]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.326     5.108 r  fsm/centenas0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.108    display/UTB1/segmentos[3]_i_11_0[0]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.652 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232     6.884    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301     7.185 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.706    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.110 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.004     9.114    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.891    10.129    fsm/segmentos[1]_i_11_n_1
    SLICE_X38Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.253 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.667    10.920    fsm/segmentos[1]_i_4_n_1
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    11.044    fsm/segmentos[1]_i_2_n_1
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    11.285 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.285    display/segmentos_vector[7]__0[1]
    SLICE_X38Y106        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.233ns  (logic 3.020ns (26.885%)  route 8.213ns (73.115%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.828     4.782    fsm/puntos[7]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.326     5.108 r  fsm/centenas0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.108    display/UTB1/segmentos[3]_i_11_0[0]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.652 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232     6.884    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301     7.185 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.706    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.110 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.226     9.337    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.733    10.194    fsm/segmentos[4]_i_11_n_1
    SLICE_X37Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.318 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.553    10.871    fsm/segmentos[4]_i_4_n_1
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.995 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.995    fsm/segmentos[4]_i_2_n_1
    SLICE_X37Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    11.233 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.233    display/segmentos_vector[7]__0[4]
    SLICE_X37Y105        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.142ns  (logic 3.020ns (27.105%)  route 8.122ns (72.895%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.828     4.782    fsm/puntos[7]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.326     5.108 r  fsm/centenas0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.108    display/UTB1/segmentos[3]_i_11_0[0]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.652 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232     6.884    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301     7.185 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.706    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.110 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.060     9.171    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y107        LUT6 (Prop_lut6_I4_O)        0.124     9.295 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.822    10.116    fsm/segmentos[5]_i_11_n_1
    SLICE_X38Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.240 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.540    10.780    fsm/segmentos[5]_i_4_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.904 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.904    fsm/segmentos[5]_i_2_n_1
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    11.142 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.142    display/segmentos_vector[7]__0[5]
    SLICE_X36Y106        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.011ns  (logic 3.686ns (33.474%)  route 7.325ns (66.526%))
  Logic Levels:           12  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.898     4.852    fsm/puntos[7]
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.326     5.178 r  fsm/decenas1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.178    display/UTB1/decenas1__13_carry__0_i_2_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.725 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965     6.690    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302     6.992 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     6.992    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.393 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.615 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.531     9.146    display/UTB1/decenas1__13_carry__0_n_8
    SLICE_X40Y104        LUT6 (Prop_lut6_I5_O)        0.299     9.445 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000     9.445    display/UTB1/segmentos[2]_i_13_n_1
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     9.662 r  display/UTB1/segmentos_reg[2]_i_5/O
                         net (fo=1, routed)           0.812    10.474    fsm/segmentos_reg[2]
    SLICE_X39Y105        LUT6 (Prop_lut6_I2_O)        0.299    10.773 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    10.773    fsm/segmentos[2]_i_2_n_1
    SLICE_X39Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    11.011 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.011    display/segmentos_vector[7]__0[2]
    SLICE_X39Y105        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 3.680ns (33.640%)  route 7.259ns (66.360%))
  Logic Levels:           12  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.898     4.852    fsm/puntos[7]
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.326     5.178 r  fsm/decenas1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.178    display/UTB1/decenas1__13_carry__0_i_2_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.725 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965     6.690    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302     6.992 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     6.992    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.393 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.632 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.177     8.809    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.302     9.111 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000     9.111    display/UTB1/segmentos[3]_i_13_n_1
    SLICE_X40Y106        MUXF7 (Prop_muxf7_I1_O)      0.217     9.328 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           1.100    10.428    fsm/segmentos_reg[3]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.299    10.727 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.727    fsm/segmentos[3]_i_2_n_1
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    10.939 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.939    display/segmentos_vector[7]__0[3]
    SLICE_X36Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 3.020ns (27.834%)  route 7.830ns (72.166%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.828     4.782    fsm/puntos[7]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.326     5.108 r  fsm/centenas0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.108    display/UTB1/segmentos[3]_i_11_0[0]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.652 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232     6.884    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301     7.185 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.706    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.110 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.055     9.166    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.290 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.647     9.937    fsm/segmentos[6]_i_12_n_1
    SLICE_X39Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.427    10.488    fsm/segmentos[6]_i_4_n_1
    SLICE_X37Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.612    fsm/segmentos[6]_i_2_n_1
    SLICE_X37Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    10.850 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.850    display/segmentos_vector[7]__0[6]
    SLICE_X37Y106        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 3.660ns (33.915%)  route 7.132ns (66.085%))
  Logic Levels:           12  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[9]/G
    SLICE_X55Y104        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance6/resultado_reg[9]/Q
                         net (fo=2, routed)           0.812     1.371    puntuaciones1/instancia_demux/Q[5]
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.495 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_10/O
                         net (fo=9, routed)           1.307     2.802    mux_fin/puntos_1[1]
    SLICE_X47Y107        LUT3 (Prop_lut3_I1_O)        0.152     2.954 r  mux_fin/centenas0_carry__0_i_17/O
                         net (fo=28, routed)          1.898     4.852    fsm/puntos[7]
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.326     5.178 r  fsm/decenas1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.178    display/UTB1/decenas1__13_carry__0_i_2_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.725 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965     6.690    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302     6.992 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     6.992    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.393 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.615 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.346     8.961    display/UTB1/decenas1__13_carry__0_n_8
    SLICE_X41Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.260 r  display/UTB1/segmentos[0]_i_13/O
                         net (fo=1, routed)           0.000     9.260    display/UTB1/segmentos[0]_i_13_n_1
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     9.477 r  display/UTB1/segmentos_reg[0]_i_5/O
                         net (fo=1, routed)           0.804    10.281    fsm/segmentos_reg[0]_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I2_O)        0.299    10.580 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.580    fsm/segmentos[0]_i_2_n_1
    SLICE_X39Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    10.792 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.792    display/segmentos_vector[7]__0[0]
    SLICE_X39Y105        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.673ns (49.371%)  route 4.792ns (50.629%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y107        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.757     1.519    display/digictrl_reg[7]_LDC_n_1
    SLICE_X28Y106        LUT3 (Prop_lut3_I1_O)        0.150     1.669 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.035     5.704    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.466 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.466    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 4.460ns (48.407%)  route 4.754ns (51.593%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y107        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.997     1.759    display/digictrl_reg[7]_LDC_n_1
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124     1.883 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.757     5.640    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.214 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.214    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.674ns (52.289%)  route 4.265ns (47.711%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y107        LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.842     1.604    display/digictrl_reg[7]_LDC_n_1
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.152     1.756 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.422     5.179    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.938 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.938    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.785%)  route 0.112ns (44.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.112     0.253    display/ROTATE_LEFT[0]
    SLICE_X30Y107        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.385%)  route 0.135ns (47.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.135     0.283    display/ROTATE_LEFT[5]
    SLICE_X30Y107        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    display/ROTATE_LEFT[4]
    SLICE_X30Y107        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.175     0.339    display/ROTATE_LEFT[1]
    SLICE_X30Y107        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.148ns (42.919%)  route 0.197ns (57.081%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.197     0.345    display/ROTATE_LEFT[6]
    SLICE_X32Y107        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.188     0.352    display/ROTATE_LEFT[3]
    SLICE_X30Y107        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.045%)  route 0.220ns (60.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.220     0.361    display/ROTATE_LEFT[7]
    SLICE_X32Y107        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.332%)  route 0.196ns (51.668%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.196     0.337    display/Q[1]
    SLICE_X36Y107        LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  display/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display/p_1_in[2]
    SLICE_X36Y107        FDRE                                         r  display/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.196     0.337    display/Q[1]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  display/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    display/p_1_in[1]
    SLICE_X36Y107        FDRE                                         r  display/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.223ns (57.906%)  route 0.162ns (42.094%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
    SLICE_X58Y115        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/Q
                         net (fo=8, routed)           0.162     0.340    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[1]
    SLICE_X56Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  puntuaciones2/instancia_caso_turnos/turno_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    puntuaciones2/instancia_caso_turnos/turno[5]
    SLICE_X56Y115        LDCE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.138ns  (logic 4.014ns (33.069%)  route 8.124ns (66.931%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.544    11.189    fsm/puntos[2]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    11.313    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.714 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.714    display/UTB1/decenas1_carry_n_1
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.828 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.828    display/UTB1/decenas1_carry__0_n_1
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.067 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965    13.032    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302    13.334 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000    13.334    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.735 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.735    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.957 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.531    15.489    display/UTB1/decenas1__13_carry__0_n_8
    SLICE_X40Y104        LUT6 (Prop_lut6_I5_O)        0.299    15.788 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000    15.788    display/UTB1/segmentos[2]_i_13_n_1
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    16.005 r  display/UTB1/segmentos_reg[2]_i_5/O
                         net (fo=1, routed)           0.812    16.817    fsm/segmentos_reg[2]
    SLICE_X39Y105        LUT6 (Prop_lut6_I2_O)        0.299    17.116 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    17.116    fsm/segmentos[2]_i_2_n_1
    SLICE_X39Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    17.354 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.354    display/segmentos_vector[7]__0[2]
    SLICE_X39Y105        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 4.008ns (33.216%)  route 8.058ns (66.784%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.544    11.189    fsm/puntos[2]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    11.313    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.714 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.714    display/UTB1/decenas1_carry_n_1
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.828 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.828    display/UTB1/decenas1_carry__0_n_1
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.067 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965    13.032    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302    13.334 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000    13.334    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.735 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.735    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.974 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.177    15.152    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.302    15.454 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000    15.454    display/UTB1/segmentos[3]_i_13_n_1
    SLICE_X40Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    15.671 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           1.100    16.771    fsm/segmentos_reg[3]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.299    17.070 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.070    fsm/segmentos[3]_i_2_n_1
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    17.282 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.282    display/segmentos_vector[7]__0[3]
    SLICE_X36Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.003ns  (logic 3.332ns (27.761%)  route 8.671ns (72.239%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.083    10.728    fsm/puntos[2]
    SLICE_X46Y105        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.852    display/UTB1/S[3]
    SLICE_X46Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.228 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.228    display/UTB1/centenas0_carry_n_1
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.345    display/UTB1/centenas0_carry__0_n_1
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.584 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232    12.816    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301    13.117 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    13.639    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.043 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.004    15.047    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.171 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.891    16.062    fsm/segmentos[1]_i_11_n_1
    SLICE_X38Y108        LUT6 (Prop_lut6_I4_O)        0.124    16.186 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.667    16.853    fsm/segmentos[1]_i_4_n_1
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.977 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    16.977    fsm/segmentos[1]_i_2_n_1
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    17.218 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.218    display/segmentos_vector[7]__0[1]
    SLICE_X38Y106        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.950ns  (logic 3.329ns (27.857%)  route 8.621ns (72.143%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.083    10.728    fsm/puntos[2]
    SLICE_X46Y105        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.852    display/UTB1/S[3]
    SLICE_X46Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.228 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.228    display/UTB1/centenas0_carry_n_1
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.345    display/UTB1/centenas0_carry__0_n_1
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.584 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232    12.816    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301    13.117 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    13.639    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.043 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.226    15.269    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.393 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.733    16.126    fsm/segmentos[4]_i_11_n_1
    SLICE_X37Y108        LUT6 (Prop_lut6_I4_O)        0.124    16.250 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.553    16.803    fsm/segmentos[4]_i_4_n_1
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.927 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    16.927    fsm/segmentos[4]_i_2_n_1
    SLICE_X37Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    17.165 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.165    display/segmentos_vector[7]__0[4]
    SLICE_X37Y105        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 3.988ns (33.460%)  route 7.931ns (66.540%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.544    11.189    fsm/puntos[2]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    11.313    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.714 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.714    display/UTB1/decenas1_carry_n_1
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.828 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.828    display/UTB1/decenas1_carry__0_n_1
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.067 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965    13.032    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302    13.334 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000    13.334    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.735 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.735    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.957 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.346    15.303    display/UTB1/decenas1__13_carry__0_n_8
    SLICE_X41Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.602 r  display/UTB1/segmentos[0]_i_13/O
                         net (fo=1, routed)           0.000    15.602    display/UTB1/segmentos[0]_i_13_n_1
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    15.819 r  display/UTB1/segmentos_reg[0]_i_5/O
                         net (fo=1, routed)           0.804    16.623    fsm/segmentos_reg[0]_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I2_O)        0.299    16.922 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    16.922    fsm/segmentos[0]_i_2_n_1
    SLICE_X39Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    17.134 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.134    display/segmentos_vector[7]__0[0]
    SLICE_X39Y105        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 4.157ns (34.990%)  route 7.723ns (65.010%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.544    11.189    fsm/puntos[2]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.313 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    11.313    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.714 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.714    display/UTB1/decenas1_carry_n_1
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.828 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.828    display/UTB1/decenas1_carry__0_n_1
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.067 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.965    13.032    fsm/decenas1__13_carry[2]
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.302    13.334 r  fsm/decenas1__13_carry_i_1/O
                         net (fo=1, routed)           0.000    13.334    display/UTB1/segmentos_reg[0]_i_5_0[3]
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.735 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.735    display/UTB1/decenas1__13_carry_n_1
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.069 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          0.995    15.065    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X40Y107        LUT6 (Prop_lut6_I3_O)        0.303    15.368 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000    15.368    display/UTB1/segmentos[5]_i_13_n_1
    SLICE_X40Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    15.613 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.947    16.560    fsm/segmentos_reg[5]
    SLICE_X36Y106        LUT6 (Prop_lut6_I2_O)        0.298    16.858 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    16.858    fsm/segmentos[5]_i_2_n_1
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    17.096 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.096    display/segmentos_vector[7]__0[5]
    SLICE_X36Y106        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.567ns  (logic 3.329ns (28.780%)  route 8.238ns (71.220%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.613     5.215    fsm/clk_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.511     8.245    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.369 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     8.369    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_1
    SLICE_X53Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.586 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           0.760     9.346    mux_fin/decenas1__13_carry_8
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.299     9.645 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.083    10.728    fsm/puntos[2]
    SLICE_X46Y105        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.852    display/UTB1/S[3]
    SLICE_X46Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.228 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.228    display/UTB1/centenas0_carry_n_1
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.345    display/UTB1/centenas0_carry__0_n_1
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.584 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.232    12.816    fsm/O[2]
    SLICE_X43Y108        LUT5 (Prop_lut5_I1_O)        0.301    13.117 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    13.639    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.043 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.055    15.098    fsm/segmentos[3]_i_4_0[0]
    SLICE_X43Y107        LUT6 (Prop_lut6_I5_O)        0.124    15.222 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.647    15.869    fsm/segmentos[6]_i_12_n_1
    SLICE_X39Y107        LUT6 (Prop_lut6_I4_O)        0.124    15.993 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.427    16.420    fsm/segmentos[6]_i_4_n_1
    SLICE_X37Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.544 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    16.544    fsm/segmentos[6]_i_2_n_1
    SLICE_X37Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    16.782 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.782    display/segmentos_vector[7]__0[6]
    SLICE_X37Y106        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.376ns (44.564%)  route 5.444ns (55.436%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X45Y110        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  fsm/etapa_reg[2]/Q
                         net (fo=25, routed)          1.370     7.045    fsm/etapa_reg_n_1_[2]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.146     7.191 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.074    11.265    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.774    15.040 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.040    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.134ns (42.332%)  route 5.632ns (57.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X45Y110        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  fsm/etapa_reg[2]/Q
                         net (fo=25, routed)          1.370     7.045    fsm/etapa_reg_n_1_[2]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.169 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.262    11.431    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.985 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.985    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 4.396ns (45.263%)  route 5.316ns (54.737%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X44Y111        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456     5.674 r  fsm/etapa_reg[1]/Q
                         net (fo=25, routed)          1.611     7.286    fsm/etapa_reg[1]_0[1]
    SLICE_X42Y101        LUT4 (Prop_lut4_I1_O)        0.157     7.443 r  fsm/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.704    11.147    leds_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.783    14.930 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.930    leds[6]
    V17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  puntuaciones2/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.116     1.735    puntuaciones2/instance6/resultado_i_reg_n_1_[9]
    SLICE_X54Y105        LDCE                                         r  puntuaciones2/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.564     1.483    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  puntuaciones1/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.113     1.737    puntuaciones1/instance5/resultado_i_reg_n_1_[3]
    SLICE_X56Y96         LDCE                                         r  puntuaciones1/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.564     1.483    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  puntuaciones1/instance5/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.116     1.741    puntuaciones1/instance5/resultado_i_reg_n_1_[4]
    SLICE_X54Y98         LDCE                                         r  puntuaciones1/instance5/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.484    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  puntuaciones1/instance2/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.127     1.753    puntuaciones2/instance2/centenas0_carry_i_34[0]
    SLICE_X55Y95         LDCE                                         r  puntuaciones2/instance2/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.477    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  puntuaciones1/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.112     1.753    puntuaciones1/instance6/resultado_i_reg_n_1_[9]
    SLICE_X55Y104        LDCE                                         r  puntuaciones1/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.908%)  route 0.160ns (53.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.478    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones2/instance6/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.160     1.779    puntuaciones2/instance6/resultado_i_reg_n_1_[3]
    SLICE_X53Y99         LDCE                                         r  puntuaciones2/instance6/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.752%)  route 0.161ns (53.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.478    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones2/instance6/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.161     1.780    puntuaciones2/instance6/resultado_i_reg_n_1_[2]
    SLICE_X53Y99         LDCE                                         r  puntuaciones2/instance6/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.495%)  route 0.169ns (54.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.478    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones2/instance6/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.169     1.788    puntuaciones2/instance6/resultado_i_reg_n_1_[4]
    SLICE_X57Y101        LDCE                                         r  puntuaciones2/instance6/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.735%)  route 0.179ns (58.265%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.484    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  puntuaciones1/instance2/resultado_i_reg[3]/Q
                         net (fo=2, routed)           0.179     1.791    puntuaciones2/instance2/centenas0_carry_i_34[2]
    SLICE_X54Y99         LDCE                                         r  puntuaciones2/instance2/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.478    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones2/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.173     1.793    puntuaciones2/instance3/resultado_i_reg_n_1_[4]
    SLICE_X56Y100        LDCE                                         r  puntuaciones2/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 1.659ns (19.562%)  route 6.822ns (80.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.221     8.481    dados_aleatorios/reset
    SLICE_X39Y94         FDPE                                         f  dados_aleatorios/dados_i_reg[0][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][2]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 1.659ns (19.562%)  route 6.822ns (80.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.221     8.481    dados_aleatorios/reset
    SLICE_X39Y94         FDPE                                         f  dados_aleatorios/dados_i_reg[0][2]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.291ns  (logic 1.659ns (20.011%)  route 6.632ns (79.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.031     8.291    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X40Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X40Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.291ns  (logic 1.659ns (20.011%)  route 6.632ns (79.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.031     8.291    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X40Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X40Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.659ns (20.021%)  route 6.627ns (79.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.026     8.286    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X41Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.659ns (20.021%)  route 6.627ns (79.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.026     8.286    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X41Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.659ns (20.021%)  route 6.627ns (79.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.026     8.286    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X41Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.659ns (20.021%)  route 6.627ns (79.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          3.026     8.286    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X41Y99         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.186ns  (logic 1.659ns (20.266%)  route 6.527ns (79.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          2.926     8.186    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X36Y95         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X36Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.186ns  (logic 1.659ns (20.266%)  route 6.527ns (79.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=41, routed)          3.601     5.108    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.152     5.260 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/FSM_onehot_etapa[15]_i_2/O
                         net (fo=77, routed)          2.926     8.186    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X36Y95         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.519     4.942    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X36Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_punt_total/ready_total_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.223ns (31.640%)  route 0.482ns (68.360%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
    SLICE_X58Y115        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/Q
                         net (fo=8, routed)           0.171     0.349    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[1]
    SLICE_X58Y115        LUT5 (Prop_lut5_I3_O)        0.045     0.394 f  puntuaciones2/instancia_caso_turnos/ready_total_i_2/O
                         net (fo=1, routed)           0.311     0.705    puntuaciones2/instancia_punt_total/reset_pt
    SLICE_X57Y111        FDCE                                         f  puntuaciones2/instancia_punt_total/ready_total_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.992    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X57Y111        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.254ns (18.601%)  route 1.110ns (81.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           1.110     1.363    up/U1/boton_arriba_IBUF
    SLICE_X47Y113        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.991    up/U1/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.280ns (20.045%)  route 1.115ns (79.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.115     1.350    fsm/sw_enclave_IBUF[1]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.395 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.395    fsm/tirar_dados[1]_i_1_n_1
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.248ns (16.254%)  route 1.277ns (83.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.277     1.525    down/U1/boton_abajo_IBUF
    SLICE_X47Y113        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.991    down/U1/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/intermitente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.320ns (20.686%)  route 1.225ns (79.314%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=41, routed)          1.225     1.500    fsm/reset_IBUF
    SLICE_X41Y109        LUT4 (Prop_lut4_I1_O)        0.045     1.545 r  fsm/intermitente_i_1/O
                         net (fo=1, routed)           0.000     1.545    fsm/intermitente_i_1_n_1
    SLICE_X41Y109        FDRE                                         r  fsm/intermitente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X41Y109        FDRE                                         r  fsm/intermitente_reg/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.244ns (15.615%)  route 1.321ns (84.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.566    enter/U1/boton_enter_IBUF
    SLICE_X47Y113        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.991    enter/U1/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/contador_dado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.320ns (17.744%)  route 1.482ns (82.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=41, routed)          1.482     1.756    fsm/reset_IBUF
    SLICE_X49Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  fsm/contador_dado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    fsm/contador_dado[0]_i_1_n_1
    SLICE_X49Y110        FDRE                                         r  fsm/contador_dado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.994    fsm/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  fsm/contador_dado_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/tirar_dados_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.337ns (18.642%)  route 1.469ns (81.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.469     1.760    fsm/sw_enclave_IBUF[4]
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  fsm/tirar_dados[4]_i_3/O
                         net (fo=1, routed)           0.000     1.805    fsm/tirar_dados[4]_i_3_n_1
    SLICE_X45Y102        FDRE                                         r  fsm/tirar_dados_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fsm/tirar_dados_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.315ns (17.186%)  route 1.516ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.516     1.786    fsm/sw_enclave_IBUF[0]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    fsm/tirar_dados[0]_i_1_n_1
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X44Y102        FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/FSM_onehot_etapa_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.396ns (21.450%)  route 1.449ns (78.550%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.154     1.388    fsm/sw_enclave_IBUF[1]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.049     1.437 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           0.295     1.732    fsm/flag_sw
    SLICE_X47Y110        LUT6 (Prop_lut6_I4_O)        0.112     1.844 r  fsm/FSM_onehot_etapa[9]_i_1/O
                         net (fo=1, routed)           0.000     1.844    fsm/FSM_onehot_etapa[9]_i_1_n_1
    SLICE_X47Y110        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.994    fsm/clk_IBUF_BUFG
    SLICE_X47Y110        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/C





