INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/EE470PROJ/LFSR32/LFSR32.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_32BIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/EE470PROJ/LFSR32/LFSR32.srcs/sim_1/new/LFSRT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_32BIT_T
