
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Other features/stub.rst:3 language
msgid "Stub"
msgstr "存根"
#: ../../source/SpinalHDL/Other features/stub.rst:5 language
msgid "You can emtpy an Component Hierarchy as stub:"
msgstr "您可以将组件层次结构清空为存根："
#: ../../source/SpinalHDL/Other features/stub.rst:20 language
msgid "It will generate the following Verilog code for example:"
msgstr "例如，它将生成以下 Verilog 代码："
#: ../../source/SpinalHDL/Other features/stub.rst:43 language
msgid "You can also emtpy the top Compoent"
msgstr "您还可以清空顶部组件"
#: ../../source/SpinalHDL/Other features/stub.rst:49 language
msgid "what `stub` do"
msgstr "“存根”做什么"
#: ../../source/SpinalHDL/Other features/stub.rst:51 language
msgid "first walk all the component and find out clock ,then keep clock"
msgstr "首先遍历所有组件并找出时钟，然后保留时钟"
#: ../../source/SpinalHDL/Other features/stub.rst:52 language
msgid "remove all children component"
msgstr "删除所有子组件"
#: ../../source/SpinalHDL/Other features/stub.rst:53 language
msgid "reomove all assignment and logic we dont wan't"
msgstr "删除所有我们不想要的分配和逻辑"
#: ../../source/SpinalHDL/Other features/stub.rst:54 language
msgid "tile 0 to output port"
msgstr "平铺 0 到输出端口"
