# RISCV-CPU-Verilog
This is a personal project implementing a simple RISCV CPU in Verilog, designed for lerning purposes.
