module parity_davio( D, F );

input [6:0] D;
output F;

wire f6_0;
wire f6_2;
wire f5_0;
wire f5_2;

assign f6_0 =
	
assign f6_2 =

assign f5_0 =
			
assign f5_2 =
	
assign F =

endmodule

