<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>DigitRec</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>9004</Best-caseLatency>
            <Average-caseLatency>4770146006</Average-caseLatency>
            <Worst-caseLatency>9540283007</Worst-caseLatency>
            <Best-caseRealTimeLatency>90.040 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>47.701 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>95.403 sec</Worst-caseRealTimeLatency>
            <Interval-min>9005</Interval-min>
            <Interval-max>9540283008</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <TEST_LOOP>
                <Slack>7.30</Slack>
                <TripCount>2000</TripCount>
                <Latency>9540272000</Latency>
                <AbsoluteTimeLatency>95402720000</AbsoluteTimeLatency>
                <IterationLatency>4770136</IterationLatency>
                <InstanceList/>
                <TRAINING_LOOP_LANES>
                    <Slack>7.30</Slack>
                    <TripCount>18000</TripCount>
                    <Latency>4770000</Latency>
                    <AbsoluteTimeLatency>47700000</AbsoluteTimeLatency>
                    <IterationLatency>265</IterationLatency>
                    <InstanceList/>
                </TRAINING_LOOP_LANES>
            </TEST_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>115</BRAM_18K>
            <DSP>1</DSP>
            <FF>5235</FF>
            <LUT>6665</LUT>
            <URAM>4</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>DigitRec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>global_training_set_address0</name>
            <Object>global_training_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_training_set_ce0</name>
            <Object>global_training_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_training_set_q0</name>
            <Object>global_training_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_test_set_address0</name>
            <Object>global_test_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_test_set_ce0</name>
            <Object>global_test_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_test_set_q0</name>
            <Object>global_test_set</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_results_address0</name>
            <Object>global_results</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_results_ce0</name>
            <Object>global_results</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_results_we0</name>
            <Object>global_results</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>global_results_d0</name>
            <Object>global_results</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>run</name>
            <Object>run</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>DigitRec</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_VITIS_LOOP_212_2_fu_46240</InstName>
                    <ModuleName>DigitRec_Pipeline_VITIS_LOOP_212_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46240</ID>
                    <BindInstances>add_ln212_fu_81_p2 add_ln214_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_VITIS_LOOP_216_3_fu_46248</InstName>
                    <ModuleName>DigitRec_Pipeline_VITIS_LOOP_216_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46248</ID>
                    <BindInstances>add_ln216_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_VITIS_LOOP_205_1_fu_46256</InstName>
                    <ModuleName>DigitRec_Pipeline_VITIS_LOOP_205_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46256</ID>
                    <BindInstances>add_ln205_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_VITIS_LOOP_254_4_fu_46264</InstName>
                    <ModuleName>DigitRec_Pipeline_VITIS_LOOP_254_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46264</ID>
                    <BindInstances>add_ln254_fu_78_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER_fu_46272</InstName>
                    <ModuleName>DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46272</ID>
                    <BindInstances>empty_29_fu_1156_p2 add_ln130_fu_1168_p2 add_ln130_1_fu_1209_p2 p_mid1_fu_1231_p2 tmp_s_fu_1277_p121 add_ln132_fu_1589_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_VITIS_LOOP_51_1_fu_46519</InstName>
                    <ModuleName>DigitRec_Pipeline_VITIS_LOOP_51_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46519</ID>
                    <BindInstances>i_2_fu_74_p2 cnt_1_fu_99_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_FIND_MAX_DIST_fu_46525</InstName>
                    <ModuleName>DigitRec_Pipeline_FIND_MAX_DIST</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46525</ID>
                    <BindInstances>add_ln76_fu_1066_p2 tmp_s_fu_1084_p121</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DigitRec_Pipeline_INCREMENT_fu_46772</InstName>
                    <ModuleName>DigitRec_Pipeline_INCREMENT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46772</ID>
                    <BindInstances>add_ln160_fu_272_p2 vote_list_10_fu_347_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln221_fu_46809_p2 add_ln234_fu_46826_p2 add_ln234_1_fu_46846_p2 mac_muladd_6ns_9ns_9ns_15_4_1_U285 mac_muladd_6ns_9ns_9ns_15_4_1_U285 sub_ln78_fu_46895_p2 add_ln87_fu_47041_p2 add_ln237_fu_47046_p2 training_set_V_U test_set_V_U results_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>DigitRec_Pipeline_VITIS_LOOP_212_2</Name>
            <Loops>
                <VITIS_LOOP_212_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9002</Best-caseLatency>
                    <Average-caseLatency>9002</Average-caseLatency>
                    <Worst-caseLatency>9002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_212_2>
                        <Name>VITIS_LOOP_212_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9000</TripCount>
                        <Latency>9000</Latency>
                        <AbsoluteTimeLatency>90.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_212_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_212_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_81_p2" SOURCE="digitrec.cpp:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_212_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_100_p2" SOURCE="digitrec.cpp:214" URAM="0" VARIABLE="add_ln214"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_VITIS_LOOP_216_3</Name>
            <Loops>
                <VITIS_LOOP_216_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2002</Best-caseLatency>
                    <Average-caseLatency>2002</Average-caseLatency>
                    <Worst-caseLatency>2002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_3>
                        <Name>VITIS_LOOP_216_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2000</TripCount>
                        <Latency>2000</Latency>
                        <AbsoluteTimeLatency>20.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_216_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_79_p2" SOURCE="digitrec.cpp:216" URAM="0" VARIABLE="add_ln216"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_VITIS_LOOP_51_1</Name>
            <Loops>
                <VITIS_LOOP_51_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_1>
                        <Name>VITIS_LOOP_51_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_74_p2" SOURCE="digitrec.cpp:51" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_99_p2" SOURCE="digitrec.cpp:52" URAM="0" VARIABLE="cnt_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_FIND_MAX_DIST</Name>
            <Loops>
                <FIND_MAX_DIST/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.194</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FIND_MAX_DIST>
                        <Name>FIND_MAX_DIST</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FIND_MAX_DIST>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>778</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FIND_MAX_DIST" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_1066_p2" SOURCE="digitrec.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FIND_MAX_DIST" OPTYPE="add" PRAGMA="" RTLNAME="tmp_s_fu_1084_p121" SOURCE="digitrec.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER</Name>
            <Loops>
                <LANES_INSERTION_SORT_OUTER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LANES_INSERTION_SORT_OUTER>
                        <Name>LANES_INSERTION_SORT_OUTER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>120</Latency>
                        <AbsoluteTimeLatency>1.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LANES_INSERTION_SORT_OUTER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>210</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1266</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="sub" PRAGMA="" RTLNAME="empty_29_fu_1156_p2" SOURCE="digitrec.cpp:130" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1168_p2" SOURCE="digitrec.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_1_fu_1209_p2" SOURCE="digitrec.cpp:130" URAM="0" VARIABLE="add_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_1231_p2" SOURCE="digitrec.cpp:130" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="add" PRAGMA="" RTLNAME="tmp_s_fu_1277_p121" SOURCE="digitrec.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LANES_INSERTION_SORT_OUTER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1589_p2" SOURCE="digitrec.cpp:132" URAM="0" VARIABLE="add_ln132"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_INCREMENT</Name>
            <Loops>
                <INCREMENT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.304</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INCREMENT>
                        <Name>INCREMENT</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INCREMENT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>325</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>263</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INCREMENT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_272_p2" SOURCE="digitrec.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INCREMENT" OPTYPE="add" PRAGMA="" RTLNAME="vote_list_10_fu_347_p2" SOURCE="digitrec.cpp:163" URAM="0" VARIABLE="vote_list_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_VITIS_LOOP_254_4</Name>
            <Loops>
                <VITIS_LOOP_254_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.346</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2002</Best-caseLatency>
                    <Average-caseLatency>2002</Average-caseLatency>
                    <Worst-caseLatency>2002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_4>
                        <Name>VITIS_LOOP_254_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2000</TripCount>
                        <Latency>2000</Latency>
                        <AbsoluteTimeLatency>20.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_78_p2" SOURCE="digitrec.cpp:254" URAM="0" VARIABLE="add_ln254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec_Pipeline_VITIS_LOOP_205_1</Name>
            <Loops>
                <VITIS_LOOP_205_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9002</Best-caseLatency>
                    <Average-caseLatency>9002</Average-caseLatency>
                    <Worst-caseLatency>9002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_205_1>
                        <Name>VITIS_LOOP_205_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9000</TripCount>
                        <Latency>9000</Latency>
                        <AbsoluteTimeLatency>90.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_205_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_79_p2" SOURCE="digitrec.cpp:205" URAM="0" VARIABLE="add_ln205"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DigitRec</Name>
            <Loops>
                <TEST_LOOP>
                    <TRAINING_LOOP_LANES/>
                </TEST_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9004</Best-caseLatency>
                    <Average-caseLatency>4770146006</Average-caseLatency>
                    <Worst-caseLatency>9540283007</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.701 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.403 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9005 ~ 9540283008</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TEST_LOOP>
                        <Name>TEST_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2000</TripCount>
                        <Latency>9540272000</Latency>
                        <AbsoluteTimeLatency>95.403 sec</AbsoluteTimeLatency>
                        <IterationLatency>4770136</IterationLatency>
                        <PipelineDepth>4770136</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DigitRec_Pipeline_LANES_INSERTION_SORT_OUTER_fu_46272</Instance>
                            <Instance>grp_DigitRec_Pipeline_INCREMENT_fu_46772</Instance>
                        </InstanceList>
                        <TRAINING_LOOP_LANES>
                            <Name>TRAINING_LOOP_LANES</Name>
                            <Slack>7.30</Slack>
                            <TripCount>18000</TripCount>
                            <Latency>4770000</Latency>
                            <AbsoluteTimeLatency>47.700 ms</AbsoluteTimeLatency>
                            <IterationLatency>265</IterationLatency>
                            <PipelineDepth>265</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_DigitRec_Pipeline_VITIS_LOOP_51_1_fu_46519</Instance>
                                <Instance>grp_DigitRec_Pipeline_FIND_MAX_DIST_fu_46525</Instance>
                            </InstanceList>
                        </TRAINING_LOOP_LANES>
                    </TEST_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>115</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5235</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6665</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>4</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TEST_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_46809_p2" SOURCE="digitrec.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TRAINING_LOOP_LANES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_46826_p2" SOURCE="digitrec.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TRAINING_LOOP_LANES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_46846_p2" SOURCE="digitrec.cpp:234" URAM="0" VARIABLE="add_ln234_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="TRAINING_LOOP_LANES" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_15_4_1_U285" SOURCE="digitrec.cpp:237" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="TRAINING_LOOP_LANES" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_15_4_1_U285" SOURCE="digitrec.cpp:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TRAINING_LOOP_LANES" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_fu_46895_p2" SOURCE="digitrec.cpp:78" URAM="0" VARIABLE="sub_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TRAINING_LOOP_LANES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_47041_p2" SOURCE="digitrec.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TRAINING_LOOP_LANES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_47046_p2" SOURCE="digitrec.cpp:237" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="storage" BRAM="114" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="training_set_V_U" SOURCE="" URAM="0" VARIABLE="training_set_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="test_set_V_U" SOURCE="" URAM="4" VARIABLE="test_set_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_U" SOURCE="" URAM="0" VARIABLE="results"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="global_training_set" index="0" direction="in" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="global_training_set_address0" name="global_training_set_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="global_training_set_ce0" name="global_training_set_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="global_training_set_q0" name="global_training_set_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="global_test_set" index="1" direction="in" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="global_test_set_address0" name="global_test_set_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="global_test_set_ce0" name="global_test_set_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="global_test_set_q0" name="global_test_set_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="global_results" index="2" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="global_results_address0" name="global_results_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="global_results_ce0" name="global_results_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="global_results_we0" name="global_results_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="global_results_d0" name="global_results_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="run" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="run" name="run" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="global_training_set_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="global_training_set_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_training_set_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_training_set"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="global_training_set_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="256">
            <portMaps>
                <portMap portMapName="global_training_set_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_training_set_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_training_set"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="global_test_set_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="global_test_set_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_test_set_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_test_set"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="global_test_set_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="256">
            <portMaps>
                <portMap portMapName="global_test_set_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_test_set_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_test_set"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="global_results_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="global_results_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_results_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_results"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="global_results_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="global_results_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>global_results_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="global_results"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="run" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="run">DATA</portMap>
            </portMaps>
            <ports>
                <port>run</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="run"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="global_results_address0">11, , </column>
                    <column name="global_results_d0">8, , </column>
                    <column name="global_test_set_address0">11, , </column>
                    <column name="global_test_set_q0">256, , </column>
                    <column name="global_training_set_address0">14, , </column>
                    <column name="global_training_set_q0">256, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="run">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="global_training_set">in, ap_uint&lt;256&gt;*</column>
                    <column name="global_test_set">in, ap_uint&lt;256&gt;*</column>
                    <column name="global_results">out, unsigned char*</column>
                    <column name="run">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="global_training_set">global_training_set_address0, port, offset, </column>
                    <column name="global_training_set">global_training_set_ce0, port, , </column>
                    <column name="global_training_set">global_training_set_q0, port, , </column>
                    <column name="global_test_set">global_test_set_address0, port, offset, </column>
                    <column name="global_test_set">global_test_set_ce0, port, , </column>
                    <column name="global_test_set">global_test_set_q0, port, , </column>
                    <column name="global_results">global_results_address0, port, offset, </column>
                    <column name="global_results">global_results_ce0, port, , </column>
                    <column name="global_results">global_results_we0, port, , </column>
                    <column name="global_results">global_results_d0, port, , </column>
                    <column name="run">run, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="digitrec.cpp:62" status="valid" parentFunction="update_knn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="digitrec.cpp:98" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="digitrec.cpp:104" status="valid" parentFunction="knn_vote" variable="min_distance_list" isDirective="0" options="variable=min_distance_list complete dim=0"/>
        <Pragma type="array_partition" location="digitrec.cpp:107" status="valid" parentFunction="knn_vote" variable="label_list" isDirective="0" options="variable=label_list complete dim=0"/>
        <Pragma type="array_partition" location="digitrec.cpp:110" status="valid" parentFunction="knn_vote" variable="vote_list" isDirective="0" options="variable=vote_list complete dim=0"/>
        <Pragma type="unroll" location="digitrec.cpp:117" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="digitrec.cpp:124" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="digitrec.cpp:134" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="digitrec.cpp:138" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="digitrec.cpp:144" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="digitrec.cpp:162" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="digitrec.cpp:172" status="valid" parentFunction="knn_vote" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="digitrec.cpp:191" status="valid" parentFunction="digitrec" variable="knn_set" isDirective="0" options="variable=knn_set complete dim=0"/>
        <Pragma type="pipeline" location="digitrec.cpp:206" status="valid" parentFunction="digitrec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="digitrec.cpp:213" status="valid" parentFunction="digitrec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="digitrec.cpp:217" status="valid" parentFunction="digitrec" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="digitrec.cpp:229" status="valid" parentFunction="digitrec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="digitrec.cpp:255" status="valid" parentFunction="digitrec" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

