{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525166270946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525166270950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:17:50 2018 " "Processing started: Tue May 01 12:17:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525166270950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525166270950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525166270950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525166271388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/pll_50_to_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50_to_25/synthesis/pll_50_to_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pll_50_to_25-rtl " "Found design unit 1: Pll_50_to_25-rtl" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25 " "Found entity 1: Pll_50_to_25" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25_pll_0 " "Found entity 1: Pll_50_to_25_pll_0" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282314 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\" Vga_Top_Design.vhd(256) " "VHDL syntax error at Vga_Top_Design.vhd(256) near text \":\";  expecting \";\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Top_Design.vhd" 256 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1525166282316 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" Vga_Top_Design.vhd(257) " "VHDL syntax error at Vga_Top_Design.vhd(257) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Top_Design.vhd" 257 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1525166282316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_design.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga_top_design.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Test-arch " "Found design unit 1: Vga_Test-arch" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Test " "Found entity 1: Vga_Test" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Controller-arch " "Found design unit 1: Vga_Controller-arch" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Vga_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "road_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file road_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Road_Generator-arch " "Found design unit 1: Road_Generator-arch" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Road_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Road_Generator " "Found entity 1: Road_Generator" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/lenovo/Desktop/FPGA_Project/001_VGA_Controller/Road_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525166282321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525166282321 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525166282492 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 01 12:18:02 2018 " "Processing ended: Tue May 01 12:18:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525166282492 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525166282492 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525166282492 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525166282492 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525166283103 ""}
