

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s'
================================================================
* Date:           Wed May 21 19:42:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.884 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.420 us|  0.420 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       82|       82|         3|          1|          1|    81|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer9_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer8_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.81ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 81" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_2_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 17 'load' 'pX_2_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'load' 'pY_2_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%icmp_ln55_8 = icmp_sgt  i32 %pY_2_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'icmp' 'icmp_ln55_8' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln55_9 = icmp_sgt  i32 %pX_2_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_9' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%add_ln76 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 9" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else39.i, void %if.then28.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.53ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_2_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.53ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%store_ln78 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 31 [1/1] (0.53ns)   --->   "%store_ln79 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_2_load_1 = load i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 32 'load' 'pY_2_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%add_ln80 = add i32 %pY_2_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 9" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.53ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 37 [1/1] (0.53ns)   --->   "%store_ln81 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%br_ln83 = br void %if.end38.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 39 [1/1] (0.53ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.88>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.18ns)   --->   "%layer8_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer8_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer8_out_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 81> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pool_window_V_228 = trunc i128 %layer8_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'pool_window_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pool_window_V_257 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 112, i32 119" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'pool_window_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pool_window_V_185 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 120, i32 127" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'pool_window_V_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pool_window_V_186 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'partselect' 'pool_window_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pool_window_V_187 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'partselect' 'pool_window_V_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%pool_window_V_188 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'partselect' 'pool_window_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pool_window_V_189 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'partselect' 'pool_window_V_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pool_window_V_190 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'partselect' 'pool_window_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pool_window_V_191 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'partselect' 'pool_window_V_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pool_window_V_192 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'partselect' 'pool_window_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pool_window_V_193 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 64, i32 71" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'partselect' 'pool_window_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pool_window_V_194 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 72, i32 79" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'partselect' 'pool_window_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_V_195 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 80, i32 87" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'partselect' 'pool_window_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_V_196 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 88, i32 95" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'partselect' 'pool_window_V_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_V_197 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 96, i32 103" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'partselect' 'pool_window_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_V_198 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 104, i32 111" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'partselect' 'pool_window_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%pool_window_V_199 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_228, i1 1"   --->   Operation 62 'memshiftread' 'pool_window_V_199' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%pool_window_V_200 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_186, i1 1"   --->   Operation 63 'memshiftread' 'pool_window_V_200' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%pool_window_V_201 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_187, i1 1"   --->   Operation 64 'memshiftread' 'pool_window_V_201' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%pool_window_V_202 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_188, i1 1"   --->   Operation 65 'memshiftread' 'pool_window_V_202' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.57ns)   --->   "%pool_window_V_203 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_189, i1 1"   --->   Operation 66 'memshiftread' 'pool_window_V_203' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.57ns)   --->   "%pool_window_V_204 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_190, i1 1"   --->   Operation 67 'memshiftread' 'pool_window_V_204' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 68 [1/1] (0.57ns)   --->   "%pool_window_V_205 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_191, i1 1"   --->   Operation 68 'memshiftread' 'pool_window_V_205' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 69 [1/1] (0.57ns)   --->   "%pool_window_V_206 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_192, i1 1"   --->   Operation 69 'memshiftread' 'pool_window_V_206' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%pool_window_V_207 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_193, i1 1"   --->   Operation 70 'memshiftread' 'pool_window_V_207' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 71 [1/1] (0.57ns)   --->   "%pool_window_V_208 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_194, i1 1"   --->   Operation 71 'memshiftread' 'pool_window_V_208' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.57ns)   --->   "%pool_window_V_209 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_195, i1 1"   --->   Operation 72 'memshiftread' 'pool_window_V_209' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.57ns)   --->   "%pool_window_V_210 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_196, i1 1"   --->   Operation 73 'memshiftread' 'pool_window_V_210' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%pool_window_V_211 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_197, i1 1"   --->   Operation 74 'memshiftread' 'pool_window_V_211' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.57ns)   --->   "%pool_window_V_212 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_198, i1 1"   --->   Operation 75 'memshiftread' 'pool_window_V_212' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.57ns)   --->   "%pool_window_V_213 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_257, i1 1"   --->   Operation 76 'memshiftread' 'pool_window_V_213' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.57ns)   --->   "%pool_window_V_214 = memshiftread i8 @_ssdm_op_MemShiftRead.[9 x i8]P0A, i8 8, i8 %pool_window_V_185, i1 1"   --->   Operation 77 'memshiftread' 'pool_window_V_214' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 9> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pool_window_V = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 78 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%pool_window_V_229 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 79 'load' 'pool_window_V_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pool_window_V_231 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 80 'load' 'pool_window_V_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%pool_window_V_233 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 81 'load' 'pool_window_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%pool_window_V_235 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 82 'load' 'pool_window_V_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pool_window_V_237 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 83 'load' 'pool_window_V_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%pool_window_V_239 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 84 'load' 'pool_window_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%pool_window_V_241 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 85 'load' 'pool_window_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%pool_window_V_243 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 86 'load' 'pool_window_V_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%pool_window_V_245 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 87 'load' 'pool_window_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%pool_window_V_247 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 88 'load' 'pool_window_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%pool_window_V_249 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 89 'load' 'pool_window_V_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%pool_window_V_251 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 90 'load' 'pool_window_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%pool_window_V_253 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 91 'load' 'pool_window_V_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%pool_window_V_255 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'pool_window_V_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%pool_window_V_258 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'pool_window_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pool_window_V_227 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'pool_window_V_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%pool_window_V_230 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'pool_window_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%pool_window_V_232 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'pool_window_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%pool_window_V_234 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'pool_window_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%pool_window_V_236 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'pool_window_V_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pool_window_V_238 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'pool_window_V_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pool_window_V_240 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'pool_window_V_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%pool_window_V_242 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'pool_window_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%pool_window_V_244 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'pool_window_V_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%pool_window_V_246 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'pool_window_V_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%pool_window_V_248 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'pool_window_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pool_window_V_250 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'pool_window_V_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%pool_window_V_252 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'pool_window_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%pool_window_V_254 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'pool_window_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%pool_window_V_256 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'pool_window_V_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%pool_window_V_259 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'pool_window_V_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_199, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 110 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_200, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 111 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_201, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 112 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_202, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 113 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_203, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 114 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_204, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 115 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_205, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 116 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_206, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 117 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_207, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 118 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_208, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 119 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_209, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 120 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_210, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 121 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_211, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 122 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_212, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 123 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_213, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 124 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_214, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 125 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_228, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 126 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_186, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 127 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_187, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 128 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_188, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 129 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_189, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 130 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_190, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 131 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_191, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 132 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_192, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 133 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_193, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 134 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_194, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 135 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_195, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 136 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_196, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 137 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_197, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 138 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_198, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 139 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_257, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 140 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_185, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 141 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 142 'load' 'sY_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.14ns)   --->   "%icmp_ln55_7 = icmp_eq  i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 143 'icmp' 'icmp_ln55_7' <Predicate = (icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55 = and i1 %icmp_ln55_8, i1 %icmp_ln55_9" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 144 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln55_3 = and i1 %and_ln55, i1 %icmp_ln55_7" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 145 'and' 'and_ln55_3' <Predicate = (icmp_ln55)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_3, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 146 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.78ns)   --->   "%icmp_ln1651 = icmp_slt  i8 %pool_window_V, i8 %pool_window_V_199"   --->   Operation 147 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 148 'xor' 'xor_ln1651' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i8 %pool_window_V, i8 %pool_window_V_199" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 149 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln1651_215 = icmp_slt  i8 %pool_window_V_227, i8 %pool_window_V_228"   --->   Operation 150 'icmp' 'icmp_ln1651_215' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_215)   --->   "%xor_ln1651_215 = xor i1 %icmp_ln1651_215, i1 1"   --->   Operation 151 'xor' 'xor_ln1651_215' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_215 = select i1 %xor_ln1651_215, i8 %pool_window_V_227, i8 %pool_window_V_228" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 152 'select' 'select_ln65_215' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.78ns)   --->   "%icmp_ln1651_217 = icmp_slt  i8 %pool_window_V_229, i8 %pool_window_V_200"   --->   Operation 153 'icmp' 'icmp_ln1651_217' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_217)   --->   "%xor_ln1651_217 = xor i1 %icmp_ln1651_217, i1 1"   --->   Operation 154 'xor' 'xor_ln1651_217' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_217 = select i1 %xor_ln1651_217, i8 %pool_window_V_229, i8 %pool_window_V_200" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 155 'select' 'select_ln65_217' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.78ns)   --->   "%icmp_ln1651_218 = icmp_slt  i8 %pool_window_V_230, i8 %pool_window_V_186"   --->   Operation 156 'icmp' 'icmp_ln1651_218' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_218)   --->   "%xor_ln1651_218 = xor i1 %icmp_ln1651_218, i1 1"   --->   Operation 157 'xor' 'xor_ln1651_218' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_218 = select i1 %xor_ln1651_218, i8 %pool_window_V_230, i8 %pool_window_V_186" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 158 'select' 'select_ln65_218' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.78ns)   --->   "%icmp_ln1651_220 = icmp_slt  i8 %pool_window_V_231, i8 %pool_window_V_201"   --->   Operation 159 'icmp' 'icmp_ln1651_220' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_220)   --->   "%xor_ln1651_220 = xor i1 %icmp_ln1651_220, i1 1"   --->   Operation 160 'xor' 'xor_ln1651_220' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_220 = select i1 %xor_ln1651_220, i8 %pool_window_V_231, i8 %pool_window_V_201" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 161 'select' 'select_ln65_220' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.78ns)   --->   "%icmp_ln1651_221 = icmp_slt  i8 %pool_window_V_232, i8 %pool_window_V_187"   --->   Operation 162 'icmp' 'icmp_ln1651_221' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_221)   --->   "%xor_ln1651_221 = xor i1 %icmp_ln1651_221, i1 1"   --->   Operation 163 'xor' 'xor_ln1651_221' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_221 = select i1 %xor_ln1651_221, i8 %pool_window_V_232, i8 %pool_window_V_187" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 164 'select' 'select_ln65_221' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.78ns)   --->   "%icmp_ln1651_223 = icmp_slt  i8 %pool_window_V_233, i8 %pool_window_V_202"   --->   Operation 165 'icmp' 'icmp_ln1651_223' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_223)   --->   "%xor_ln1651_223 = xor i1 %icmp_ln1651_223, i1 1"   --->   Operation 166 'xor' 'xor_ln1651_223' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_223 = select i1 %xor_ln1651_223, i8 %pool_window_V_233, i8 %pool_window_V_202" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 167 'select' 'select_ln65_223' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.78ns)   --->   "%icmp_ln1651_224 = icmp_slt  i8 %pool_window_V_234, i8 %pool_window_V_188"   --->   Operation 168 'icmp' 'icmp_ln1651_224' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_224)   --->   "%xor_ln1651_224 = xor i1 %icmp_ln1651_224, i1 1"   --->   Operation 169 'xor' 'xor_ln1651_224' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_224 = select i1 %xor_ln1651_224, i8 %pool_window_V_234, i8 %pool_window_V_188" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 170 'select' 'select_ln65_224' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.78ns)   --->   "%icmp_ln1651_226 = icmp_slt  i8 %pool_window_V_235, i8 %pool_window_V_203"   --->   Operation 171 'icmp' 'icmp_ln1651_226' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_226)   --->   "%xor_ln1651_226 = xor i1 %icmp_ln1651_226, i1 1"   --->   Operation 172 'xor' 'xor_ln1651_226' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_226 = select i1 %xor_ln1651_226, i8 %pool_window_V_235, i8 %pool_window_V_203" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 173 'select' 'select_ln65_226' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.78ns)   --->   "%icmp_ln1651_227 = icmp_slt  i8 %pool_window_V_236, i8 %pool_window_V_189"   --->   Operation 174 'icmp' 'icmp_ln1651_227' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_227)   --->   "%xor_ln1651_227 = xor i1 %icmp_ln1651_227, i1 1"   --->   Operation 175 'xor' 'xor_ln1651_227' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_227 = select i1 %xor_ln1651_227, i8 %pool_window_V_236, i8 %pool_window_V_189" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 176 'select' 'select_ln65_227' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.78ns)   --->   "%icmp_ln1651_229 = icmp_slt  i8 %pool_window_V_237, i8 %pool_window_V_204"   --->   Operation 177 'icmp' 'icmp_ln1651_229' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_229)   --->   "%xor_ln1651_229 = xor i1 %icmp_ln1651_229, i1 1"   --->   Operation 178 'xor' 'xor_ln1651_229' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_229 = select i1 %xor_ln1651_229, i8 %pool_window_V_237, i8 %pool_window_V_204" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 179 'select' 'select_ln65_229' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.78ns)   --->   "%icmp_ln1651_230 = icmp_slt  i8 %pool_window_V_238, i8 %pool_window_V_190"   --->   Operation 180 'icmp' 'icmp_ln1651_230' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_230)   --->   "%xor_ln1651_230 = xor i1 %icmp_ln1651_230, i1 1"   --->   Operation 181 'xor' 'xor_ln1651_230' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_230 = select i1 %xor_ln1651_230, i8 %pool_window_V_238, i8 %pool_window_V_190" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 182 'select' 'select_ln65_230' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.78ns)   --->   "%icmp_ln1651_232 = icmp_slt  i8 %pool_window_V_239, i8 %pool_window_V_205"   --->   Operation 183 'icmp' 'icmp_ln1651_232' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_232)   --->   "%xor_ln1651_232 = xor i1 %icmp_ln1651_232, i1 1"   --->   Operation 184 'xor' 'xor_ln1651_232' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_232 = select i1 %xor_ln1651_232, i8 %pool_window_V_239, i8 %pool_window_V_205" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 185 'select' 'select_ln65_232' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.78ns)   --->   "%icmp_ln1651_233 = icmp_slt  i8 %pool_window_V_240, i8 %pool_window_V_191"   --->   Operation 186 'icmp' 'icmp_ln1651_233' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_233)   --->   "%xor_ln1651_233 = xor i1 %icmp_ln1651_233, i1 1"   --->   Operation 187 'xor' 'xor_ln1651_233' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_233 = select i1 %xor_ln1651_233, i8 %pool_window_V_240, i8 %pool_window_V_191" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 188 'select' 'select_ln65_233' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln1651_235 = icmp_slt  i8 %pool_window_V_241, i8 %pool_window_V_206"   --->   Operation 189 'icmp' 'icmp_ln1651_235' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_235)   --->   "%xor_ln1651_235 = xor i1 %icmp_ln1651_235, i1 1"   --->   Operation 190 'xor' 'xor_ln1651_235' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_235 = select i1 %xor_ln1651_235, i8 %pool_window_V_241, i8 %pool_window_V_206" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 191 'select' 'select_ln65_235' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.78ns)   --->   "%icmp_ln1651_236 = icmp_slt  i8 %pool_window_V_242, i8 %pool_window_V_192"   --->   Operation 192 'icmp' 'icmp_ln1651_236' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_236)   --->   "%xor_ln1651_236 = xor i1 %icmp_ln1651_236, i1 1"   --->   Operation 193 'xor' 'xor_ln1651_236' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_236 = select i1 %xor_ln1651_236, i8 %pool_window_V_242, i8 %pool_window_V_192" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 194 'select' 'select_ln65_236' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%icmp_ln1651_238 = icmp_slt  i8 %pool_window_V_243, i8 %pool_window_V_207"   --->   Operation 195 'icmp' 'icmp_ln1651_238' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_238)   --->   "%xor_ln1651_238 = xor i1 %icmp_ln1651_238, i1 1"   --->   Operation 196 'xor' 'xor_ln1651_238' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_238 = select i1 %xor_ln1651_238, i8 %pool_window_V_243, i8 %pool_window_V_207" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 197 'select' 'select_ln65_238' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.78ns)   --->   "%icmp_ln1651_239 = icmp_slt  i8 %pool_window_V_244, i8 %pool_window_V_193"   --->   Operation 198 'icmp' 'icmp_ln1651_239' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_239)   --->   "%xor_ln1651_239 = xor i1 %icmp_ln1651_239, i1 1"   --->   Operation 199 'xor' 'xor_ln1651_239' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_239 = select i1 %xor_ln1651_239, i8 %pool_window_V_244, i8 %pool_window_V_193" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 200 'select' 'select_ln65_239' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln1651_241 = icmp_slt  i8 %pool_window_V_245, i8 %pool_window_V_208"   --->   Operation 201 'icmp' 'icmp_ln1651_241' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_241)   --->   "%xor_ln1651_241 = xor i1 %icmp_ln1651_241, i1 1"   --->   Operation 202 'xor' 'xor_ln1651_241' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_241 = select i1 %xor_ln1651_241, i8 %pool_window_V_245, i8 %pool_window_V_208" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_241' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.78ns)   --->   "%icmp_ln1651_242 = icmp_slt  i8 %pool_window_V_246, i8 %pool_window_V_194"   --->   Operation 204 'icmp' 'icmp_ln1651_242' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_242)   --->   "%xor_ln1651_242 = xor i1 %icmp_ln1651_242, i1 1"   --->   Operation 205 'xor' 'xor_ln1651_242' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_242 = select i1 %xor_ln1651_242, i8 %pool_window_V_246, i8 %pool_window_V_194" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 206 'select' 'select_ln65_242' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln1651_244 = icmp_slt  i8 %pool_window_V_247, i8 %pool_window_V_209"   --->   Operation 207 'icmp' 'icmp_ln1651_244' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_244)   --->   "%xor_ln1651_244 = xor i1 %icmp_ln1651_244, i1 1"   --->   Operation 208 'xor' 'xor_ln1651_244' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_244 = select i1 %xor_ln1651_244, i8 %pool_window_V_247, i8 %pool_window_V_209" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 209 'select' 'select_ln65_244' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln1651_245 = icmp_slt  i8 %pool_window_V_248, i8 %pool_window_V_195"   --->   Operation 210 'icmp' 'icmp_ln1651_245' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_245)   --->   "%xor_ln1651_245 = xor i1 %icmp_ln1651_245, i1 1"   --->   Operation 211 'xor' 'xor_ln1651_245' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_245 = select i1 %xor_ln1651_245, i8 %pool_window_V_248, i8 %pool_window_V_195" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 212 'select' 'select_ln65_245' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.78ns)   --->   "%icmp_ln1651_247 = icmp_slt  i8 %pool_window_V_249, i8 %pool_window_V_210"   --->   Operation 213 'icmp' 'icmp_ln1651_247' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_247)   --->   "%xor_ln1651_247 = xor i1 %icmp_ln1651_247, i1 1"   --->   Operation 214 'xor' 'xor_ln1651_247' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_247 = select i1 %xor_ln1651_247, i8 %pool_window_V_249, i8 %pool_window_V_210" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 215 'select' 'select_ln65_247' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.78ns)   --->   "%icmp_ln1651_248 = icmp_slt  i8 %pool_window_V_250, i8 %pool_window_V_196"   --->   Operation 216 'icmp' 'icmp_ln1651_248' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_248)   --->   "%xor_ln1651_248 = xor i1 %icmp_ln1651_248, i1 1"   --->   Operation 217 'xor' 'xor_ln1651_248' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_248 = select i1 %xor_ln1651_248, i8 %pool_window_V_250, i8 %pool_window_V_196" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 218 'select' 'select_ln65_248' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln1651_250 = icmp_slt  i8 %pool_window_V_251, i8 %pool_window_V_211"   --->   Operation 219 'icmp' 'icmp_ln1651_250' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_250)   --->   "%xor_ln1651_250 = xor i1 %icmp_ln1651_250, i1 1"   --->   Operation 220 'xor' 'xor_ln1651_250' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_250 = select i1 %xor_ln1651_250, i8 %pool_window_V_251, i8 %pool_window_V_211" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 221 'select' 'select_ln65_250' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.78ns)   --->   "%icmp_ln1651_251 = icmp_slt  i8 %pool_window_V_252, i8 %pool_window_V_197"   --->   Operation 222 'icmp' 'icmp_ln1651_251' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_251)   --->   "%xor_ln1651_251 = xor i1 %icmp_ln1651_251, i1 1"   --->   Operation 223 'xor' 'xor_ln1651_251' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_251 = select i1 %xor_ln1651_251, i8 %pool_window_V_252, i8 %pool_window_V_197" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 224 'select' 'select_ln65_251' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.78ns)   --->   "%icmp_ln1651_253 = icmp_slt  i8 %pool_window_V_253, i8 %pool_window_V_212"   --->   Operation 225 'icmp' 'icmp_ln1651_253' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_253)   --->   "%xor_ln1651_253 = xor i1 %icmp_ln1651_253, i1 1"   --->   Operation 226 'xor' 'xor_ln1651_253' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_253 = select i1 %xor_ln1651_253, i8 %pool_window_V_253, i8 %pool_window_V_212" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 227 'select' 'select_ln65_253' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.78ns)   --->   "%icmp_ln1651_254 = icmp_slt  i8 %pool_window_V_254, i8 %pool_window_V_198"   --->   Operation 228 'icmp' 'icmp_ln1651_254' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_254)   --->   "%xor_ln1651_254 = xor i1 %icmp_ln1651_254, i1 1"   --->   Operation 229 'xor' 'xor_ln1651_254' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_254 = select i1 %xor_ln1651_254, i8 %pool_window_V_254, i8 %pool_window_V_198" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 230 'select' 'select_ln65_254' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.78ns)   --->   "%icmp_ln1651_256 = icmp_slt  i8 %pool_window_V_255, i8 %pool_window_V_213"   --->   Operation 231 'icmp' 'icmp_ln1651_256' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_256)   --->   "%xor_ln1651_256 = xor i1 %icmp_ln1651_256, i1 1"   --->   Operation 232 'xor' 'xor_ln1651_256' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_256 = select i1 %xor_ln1651_256, i8 %pool_window_V_255, i8 %pool_window_V_213" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 233 'select' 'select_ln65_256' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.78ns)   --->   "%icmp_ln1651_257 = icmp_slt  i8 %pool_window_V_256, i8 %pool_window_V_257"   --->   Operation 234 'icmp' 'icmp_ln1651_257' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_257)   --->   "%xor_ln1651_257 = xor i1 %icmp_ln1651_257, i1 1"   --->   Operation 235 'xor' 'xor_ln1651_257' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_257 = select i1 %xor_ln1651_257, i8 %pool_window_V_256, i8 %pool_window_V_257" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 236 'select' 'select_ln65_257' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.78ns)   --->   "%icmp_ln1651_259 = icmp_slt  i8 %pool_window_V_258, i8 %pool_window_V_214"   --->   Operation 237 'icmp' 'icmp_ln1651_259' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_259)   --->   "%xor_ln1651_259 = xor i1 %icmp_ln1651_259, i1 1"   --->   Operation 238 'xor' 'xor_ln1651_259' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_259 = select i1 %xor_ln1651_259, i8 %pool_window_V_258, i8 %pool_window_V_214" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 239 'select' 'select_ln65_259' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.78ns)   --->   "%icmp_ln1651_260 = icmp_slt  i8 %pool_window_V_259, i8 %pool_window_V_185"   --->   Operation 240 'icmp' 'icmp_ln1651_260' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_260)   --->   "%xor_ln1651_260 = xor i1 %icmp_ln1651_260, i1 1"   --->   Operation 241 'xor' 'xor_ln1651_260' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_260 = select i1 %xor_ln1651_260, i8 %pool_window_V_259, i8 %pool_window_V_185" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 242 'select' 'select_ln65_260' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sY_2_load_1 = load i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 243 'load' 'sY_2_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.14ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_2_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 244 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 245 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_2_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 246 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.53ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 248 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 249 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 250 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 302 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 251 [1/1] (0.78ns)   --->   "%icmp_ln1651_216 = icmp_slt  i8 %select_ln65, i8 %select_ln65_215"   --->   Operation 251 'icmp' 'icmp_ln1651_216' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_216 = xor i1 %icmp_ln1651_216, i1 1"   --->   Operation 252 'xor' 'xor_ln1651_216' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_216, i8 %select_ln65, i8 %select_ln65_215" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 253 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.78ns)   --->   "%icmp_ln1651_219 = icmp_slt  i8 %select_ln65_217, i8 %select_ln65_218"   --->   Operation 254 'icmp' 'icmp_ln1651_219' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_15)   --->   "%xor_ln1651_219 = xor i1 %icmp_ln1651_219, i1 1"   --->   Operation 255 'xor' 'xor_ln1651_219' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_15 = select i1 %xor_ln1651_219, i8 %select_ln65_217, i8 %select_ln65_218" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 256 'select' 'res_pack_data_15' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.78ns)   --->   "%icmp_ln1651_222 = icmp_slt  i8 %select_ln65_220, i8 %select_ln65_221"   --->   Operation 257 'icmp' 'icmp_ln1651_222' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_16)   --->   "%xor_ln1651_222 = xor i1 %icmp_ln1651_222, i1 1"   --->   Operation 258 'xor' 'xor_ln1651_222' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_16 = select i1 %xor_ln1651_222, i8 %select_ln65_220, i8 %select_ln65_221" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'res_pack_data_16' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.78ns)   --->   "%icmp_ln1651_225 = icmp_slt  i8 %select_ln65_223, i8 %select_ln65_224"   --->   Operation 260 'icmp' 'icmp_ln1651_225' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_17)   --->   "%xor_ln1651_225 = xor i1 %icmp_ln1651_225, i1 1"   --->   Operation 261 'xor' 'xor_ln1651_225' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_17 = select i1 %xor_ln1651_225, i8 %select_ln65_223, i8 %select_ln65_224" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 262 'select' 'res_pack_data_17' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.78ns)   --->   "%icmp_ln1651_228 = icmp_slt  i8 %select_ln65_226, i8 %select_ln65_227"   --->   Operation 263 'icmp' 'icmp_ln1651_228' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_18)   --->   "%xor_ln1651_228 = xor i1 %icmp_ln1651_228, i1 1"   --->   Operation 264 'xor' 'xor_ln1651_228' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_18 = select i1 %xor_ln1651_228, i8 %select_ln65_226, i8 %select_ln65_227" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 265 'select' 'res_pack_data_18' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.78ns)   --->   "%icmp_ln1651_231 = icmp_slt  i8 %select_ln65_229, i8 %select_ln65_230"   --->   Operation 266 'icmp' 'icmp_ln1651_231' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_19)   --->   "%xor_ln1651_231 = xor i1 %icmp_ln1651_231, i1 1"   --->   Operation 267 'xor' 'xor_ln1651_231' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_19 = select i1 %xor_ln1651_231, i8 %select_ln65_229, i8 %select_ln65_230" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 268 'select' 'res_pack_data_19' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.78ns)   --->   "%icmp_ln1651_234 = icmp_slt  i8 %select_ln65_232, i8 %select_ln65_233"   --->   Operation 269 'icmp' 'icmp_ln1651_234' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_20)   --->   "%xor_ln1651_234 = xor i1 %icmp_ln1651_234, i1 1"   --->   Operation 270 'xor' 'xor_ln1651_234' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_20 = select i1 %xor_ln1651_234, i8 %select_ln65_232, i8 %select_ln65_233" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 271 'select' 'res_pack_data_20' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.78ns)   --->   "%icmp_ln1651_237 = icmp_slt  i8 %select_ln65_235, i8 %select_ln65_236"   --->   Operation 272 'icmp' 'icmp_ln1651_237' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_21)   --->   "%xor_ln1651_237 = xor i1 %icmp_ln1651_237, i1 1"   --->   Operation 273 'xor' 'xor_ln1651_237' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_21 = select i1 %xor_ln1651_237, i8 %select_ln65_235, i8 %select_ln65_236" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 274 'select' 'res_pack_data_21' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.78ns)   --->   "%icmp_ln1651_240 = icmp_slt  i8 %select_ln65_238, i8 %select_ln65_239"   --->   Operation 275 'icmp' 'icmp_ln1651_240' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_240)   --->   "%xor_ln1651_240 = xor i1 %icmp_ln1651_240, i1 1"   --->   Operation 276 'xor' 'xor_ln1651_240' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_240 = select i1 %xor_ln1651_240, i8 %select_ln65_238, i8 %select_ln65_239" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 277 'select' 'select_ln65_240' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.78ns)   --->   "%icmp_ln1651_243 = icmp_slt  i8 %select_ln65_241, i8 %select_ln65_242"   --->   Operation 278 'icmp' 'icmp_ln1651_243' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_243)   --->   "%xor_ln1651_243 = xor i1 %icmp_ln1651_243, i1 1"   --->   Operation 279 'xor' 'xor_ln1651_243' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_243 = select i1 %xor_ln1651_243, i8 %select_ln65_241, i8 %select_ln65_242" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 280 'select' 'select_ln65_243' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.78ns)   --->   "%icmp_ln1651_246 = icmp_slt  i8 %select_ln65_244, i8 %select_ln65_245"   --->   Operation 281 'icmp' 'icmp_ln1651_246' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_246)   --->   "%xor_ln1651_246 = xor i1 %icmp_ln1651_246, i1 1"   --->   Operation 282 'xor' 'xor_ln1651_246' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_246 = select i1 %xor_ln1651_246, i8 %select_ln65_244, i8 %select_ln65_245" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 283 'select' 'select_ln65_246' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.78ns)   --->   "%icmp_ln1651_249 = icmp_slt  i8 %select_ln65_247, i8 %select_ln65_248"   --->   Operation 284 'icmp' 'icmp_ln1651_249' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_249)   --->   "%xor_ln1651_249 = xor i1 %icmp_ln1651_249, i1 1"   --->   Operation 285 'xor' 'xor_ln1651_249' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_249 = select i1 %xor_ln1651_249, i8 %select_ln65_247, i8 %select_ln65_248" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 286 'select' 'select_ln65_249' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.78ns)   --->   "%icmp_ln1651_252 = icmp_slt  i8 %select_ln65_250, i8 %select_ln65_251"   --->   Operation 287 'icmp' 'icmp_ln1651_252' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_252)   --->   "%xor_ln1651_252 = xor i1 %icmp_ln1651_252, i1 1"   --->   Operation 288 'xor' 'xor_ln1651_252' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_252 = select i1 %xor_ln1651_252, i8 %select_ln65_250, i8 %select_ln65_251" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 289 'select' 'select_ln65_252' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.78ns)   --->   "%icmp_ln1651_255 = icmp_slt  i8 %select_ln65_253, i8 %select_ln65_254"   --->   Operation 290 'icmp' 'icmp_ln1651_255' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_255)   --->   "%xor_ln1651_255 = xor i1 %icmp_ln1651_255, i1 1"   --->   Operation 291 'xor' 'xor_ln1651_255' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_255 = select i1 %xor_ln1651_255, i8 %select_ln65_253, i8 %select_ln65_254" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 292 'select' 'select_ln65_255' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.78ns)   --->   "%icmp_ln1651_258 = icmp_slt  i8 %select_ln65_256, i8 %select_ln65_257"   --->   Operation 293 'icmp' 'icmp_ln1651_258' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_258)   --->   "%xor_ln1651_258 = xor i1 %icmp_ln1651_258, i1 1"   --->   Operation 294 'xor' 'xor_ln1651_258' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_258 = select i1 %xor_ln1651_258, i8 %select_ln65_256, i8 %select_ln65_257" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 295 'select' 'select_ln65_258' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.78ns)   --->   "%icmp_ln1651_261 = icmp_slt  i8 %select_ln65_259, i8 %select_ln65_260"   --->   Operation 296 'icmp' 'icmp_ln1651_261' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_261)   --->   "%xor_ln1651_261 = xor i1 %icmp_ln1651_261, i1 1"   --->   Operation 297 'xor' 'xor_ln1651_261' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_261 = select i1 %xor_ln1651_261, i8 %select_ln65_259, i8 %select_ln65_260" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 298 'select' 'select_ln65_261' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln72_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln65_261, i8 %select_ln65_258, i8 %select_ln65_255, i8 %select_ln65_252, i8 %select_ln65_249, i8 %select_ln65_246, i8 %select_ln65_243, i8 %select_ln65_240, i8 %res_pack_data_21, i8 %res_pack_data_20, i8 %res_pack_data_19, i8 %res_pack_data_18, i8 %res_pack_data_17, i8 %res_pack_data_16, i8 %res_pack_data_15, i8 %res_pack_data" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 299 'bitconcatenate' 'or_ln72_s' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (2.03ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer9_out, i128 %or_ln72_s" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 300 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.03> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 301 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sX_2' [151]  (0 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55) [152]  (1.14 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [318]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [319]  (1.49 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX_2' [320]  (0.538 ns)
	blocking operation 0.337 ns on control path)

 <State 2>: 3.88ns
The critical path consists of the following:
	fifo read operation ('layer8_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer8_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [54]  (2.19 ns)
	'memshiftread' operation ('pool_window.V') [71]  (0.577 ns)
	'icmp' operation ('icmp_ln1651') [165]  (0.782 ns)
	'xor' operation ('xor_ln1651') [166]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [167]  (0.337 ns)

 <State 3>: 3.16ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1651_216') [171]  (0.782 ns)
	'xor' operation ('xor_ln1651_216') [172]  (0 ns)
	'select' operation ('res_pack.data', firmware/nnet_utils/nnet_common.h:65) [173]  (0.337 ns)
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72) on port 'layer9_out' (firmware/nnet_utils/nnet_pooling_stream.h:72) [310]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
