#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e2cf80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2d110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e1e2d0 .functor NOT 1, L_0x1e8a3c0, C4<0>, C4<0>, C4<0>;
L_0x1e8a1a0 .functor XOR 2, L_0x1e8a060, L_0x1e8a100, C4<00>, C4<00>;
L_0x1e8a2b0 .functor XOR 2, L_0x1e8a1a0, L_0x1e8a210, C4<00>, C4<00>;
v0x1e81c60_0 .net *"_ivl_10", 1 0, L_0x1e8a210;  1 drivers
v0x1e81d60_0 .net *"_ivl_12", 1 0, L_0x1e8a2b0;  1 drivers
v0x1e81e40_0 .net *"_ivl_2", 1 0, L_0x1e85020;  1 drivers
v0x1e81f00_0 .net *"_ivl_4", 1 0, L_0x1e8a060;  1 drivers
v0x1e81fe0_0 .net *"_ivl_6", 1 0, L_0x1e8a100;  1 drivers
v0x1e82110_0 .net *"_ivl_8", 1 0, L_0x1e8a1a0;  1 drivers
v0x1e821f0_0 .net "a", 0 0, v0x1e7c840_0;  1 drivers
v0x1e82290_0 .net "b", 0 0, v0x1e7c8e0_0;  1 drivers
v0x1e82330_0 .net "c", 0 0, v0x1e7c980_0;  1 drivers
v0x1e823d0_0 .var "clk", 0 0;
v0x1e82470_0 .net "d", 0 0, v0x1e7cac0_0;  1 drivers
v0x1e82510_0 .net "out_pos_dut", 0 0, L_0x1e89f00;  1 drivers
v0x1e825b0_0 .net "out_pos_ref", 0 0, L_0x1e83ae0;  1 drivers
v0x1e82650_0 .net "out_sop_dut", 0 0, L_0x1e84a40;  1 drivers
v0x1e826f0_0 .net "out_sop_ref", 0 0, L_0x1e56ff0;  1 drivers
v0x1e82790_0 .var/2u "stats1", 223 0;
v0x1e82830_0 .var/2u "strobe", 0 0;
v0x1e828d0_0 .net "tb_match", 0 0, L_0x1e8a3c0;  1 drivers
v0x1e829a0_0 .net "tb_mismatch", 0 0, L_0x1e1e2d0;  1 drivers
v0x1e82a40_0 .net "wavedrom_enable", 0 0, v0x1e7cd90_0;  1 drivers
v0x1e82b10_0 .net "wavedrom_title", 511 0, v0x1e7ce30_0;  1 drivers
L_0x1e85020 .concat [ 1 1 0 0], L_0x1e83ae0, L_0x1e56ff0;
L_0x1e8a060 .concat [ 1 1 0 0], L_0x1e83ae0, L_0x1e56ff0;
L_0x1e8a100 .concat [ 1 1 0 0], L_0x1e89f00, L_0x1e84a40;
L_0x1e8a210 .concat [ 1 1 0 0], L_0x1e83ae0, L_0x1e56ff0;
L_0x1e8a3c0 .cmp/eeq 2, L_0x1e85020, L_0x1e8a2b0;
S_0x1e2d2a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e2d110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e1e6b0 .functor AND 1, v0x1e7c980_0, v0x1e7cac0_0, C4<1>, C4<1>;
L_0x1e1ea90 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e1ee70 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f0f0 .functor AND 1, L_0x1e1ea90, L_0x1e1ee70, C4<1>, C4<1>;
L_0x1e37b90 .functor AND 1, L_0x1e1f0f0, v0x1e7c980_0, C4<1>, C4<1>;
L_0x1e56ff0 .functor OR 1, L_0x1e1e6b0, L_0x1e37b90, C4<0>, C4<0>;
L_0x1e82f60 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e82fd0 .functor OR 1, L_0x1e82f60, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e830e0 .functor AND 1, v0x1e7c980_0, L_0x1e82fd0, C4<1>, C4<1>;
L_0x1e831a0 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e83270 .functor OR 1, L_0x1e831a0, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e832e0 .functor AND 1, L_0x1e830e0, L_0x1e83270, C4<1>, C4<1>;
L_0x1e83460 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e834d0 .functor OR 1, L_0x1e83460, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e833f0 .functor AND 1, v0x1e7c980_0, L_0x1e834d0, C4<1>, C4<1>;
L_0x1e83660 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e83760 .functor OR 1, L_0x1e83660, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e83820 .functor AND 1, L_0x1e833f0, L_0x1e83760, C4<1>, C4<1>;
L_0x1e839d0 .functor XNOR 1, L_0x1e832e0, L_0x1e83820, C4<0>, C4<0>;
v0x1e1dc00_0 .net *"_ivl_0", 0 0, L_0x1e1e6b0;  1 drivers
v0x1e1e000_0 .net *"_ivl_12", 0 0, L_0x1e82f60;  1 drivers
v0x1e1e3e0_0 .net *"_ivl_14", 0 0, L_0x1e82fd0;  1 drivers
v0x1e1e7c0_0 .net *"_ivl_16", 0 0, L_0x1e830e0;  1 drivers
v0x1e1eba0_0 .net *"_ivl_18", 0 0, L_0x1e831a0;  1 drivers
v0x1e1ef80_0 .net *"_ivl_2", 0 0, L_0x1e1ea90;  1 drivers
v0x1e1f200_0 .net *"_ivl_20", 0 0, L_0x1e83270;  1 drivers
v0x1e7adb0_0 .net *"_ivl_24", 0 0, L_0x1e83460;  1 drivers
v0x1e7ae90_0 .net *"_ivl_26", 0 0, L_0x1e834d0;  1 drivers
v0x1e7af70_0 .net *"_ivl_28", 0 0, L_0x1e833f0;  1 drivers
v0x1e7b050_0 .net *"_ivl_30", 0 0, L_0x1e83660;  1 drivers
v0x1e7b130_0 .net *"_ivl_32", 0 0, L_0x1e83760;  1 drivers
v0x1e7b210_0 .net *"_ivl_36", 0 0, L_0x1e839d0;  1 drivers
L_0x7fb5216eb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e7b2d0_0 .net *"_ivl_38", 0 0, L_0x7fb5216eb018;  1 drivers
v0x1e7b3b0_0 .net *"_ivl_4", 0 0, L_0x1e1ee70;  1 drivers
v0x1e7b490_0 .net *"_ivl_6", 0 0, L_0x1e1f0f0;  1 drivers
v0x1e7b570_0 .net *"_ivl_8", 0 0, L_0x1e37b90;  1 drivers
v0x1e7b650_0 .net "a", 0 0, v0x1e7c840_0;  alias, 1 drivers
v0x1e7b710_0 .net "b", 0 0, v0x1e7c8e0_0;  alias, 1 drivers
v0x1e7b7d0_0 .net "c", 0 0, v0x1e7c980_0;  alias, 1 drivers
v0x1e7b890_0 .net "d", 0 0, v0x1e7cac0_0;  alias, 1 drivers
v0x1e7b950_0 .net "out_pos", 0 0, L_0x1e83ae0;  alias, 1 drivers
v0x1e7ba10_0 .net "out_sop", 0 0, L_0x1e56ff0;  alias, 1 drivers
v0x1e7bad0_0 .net "pos0", 0 0, L_0x1e832e0;  1 drivers
v0x1e7bb90_0 .net "pos1", 0 0, L_0x1e83820;  1 drivers
L_0x1e83ae0 .functor MUXZ 1, L_0x7fb5216eb018, L_0x1e832e0, L_0x1e839d0, C4<>;
S_0x1e7bd10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e2d110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e7c840_0 .var "a", 0 0;
v0x1e7c8e0_0 .var "b", 0 0;
v0x1e7c980_0 .var "c", 0 0;
v0x1e7ca20_0 .net "clk", 0 0, v0x1e823d0_0;  1 drivers
v0x1e7cac0_0 .var "d", 0 0;
v0x1e7cbb0_0 .var/2u "fail", 0 0;
v0x1e7cc50_0 .var/2u "fail1", 0 0;
v0x1e7ccf0_0 .net "tb_match", 0 0, L_0x1e8a3c0;  alias, 1 drivers
v0x1e7cd90_0 .var "wavedrom_enable", 0 0;
v0x1e7ce30_0 .var "wavedrom_title", 511 0;
E_0x1e2b8f0/0 .event negedge, v0x1e7ca20_0;
E_0x1e2b8f0/1 .event posedge, v0x1e7ca20_0;
E_0x1e2b8f0 .event/or E_0x1e2b8f0/0, E_0x1e2b8f0/1;
S_0x1e7c040 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e7bd10;
 .timescale -12 -12;
v0x1e7c280_0 .var/2s "i", 31 0;
E_0x1e2b790 .event posedge, v0x1e7ca20_0;
S_0x1e7c380 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e7bd10;
 .timescale -12 -12;
v0x1e7c580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e7c660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e7bd10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e7d010 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e2d110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e83c90 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e83e30 .functor AND 1, v0x1e7c840_0, L_0x1e83c90, C4<1>, C4<1>;
L_0x1e83f10 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e84090 .functor AND 1, L_0x1e83e30, L_0x1e83f10, C4<1>, C4<1>;
L_0x1e841d0 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e84350 .functor AND 1, L_0x1e84090, L_0x1e841d0, C4<1>, C4<1>;
L_0x1e844a0 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e84620 .functor AND 1, L_0x1e844a0, v0x1e7c8e0_0, C4<1>, C4<1>;
L_0x1e84730 .functor AND 1, L_0x1e84620, v0x1e7c980_0, C4<1>, C4<1>;
L_0x1e847f0 .functor AND 1, L_0x1e84730, v0x1e7cac0_0, C4<1>, C4<1>;
L_0x1e84910 .functor OR 1, L_0x1e84350, L_0x1e847f0, C4<0>, C4<0>;
L_0x1e849d0 .functor AND 1, v0x1e7c840_0, v0x1e7c8e0_0, C4<1>, C4<1>;
L_0x1e84ab0 .functor AND 1, L_0x1e849d0, v0x1e7c980_0, C4<1>, C4<1>;
L_0x1e84b70 .functor AND 1, L_0x1e84ab0, v0x1e7cac0_0, C4<1>, C4<1>;
L_0x1e84a40 .functor OR 1, L_0x1e84910, L_0x1e84b70, C4<0>, C4<0>;
L_0x1e84da0 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e84ea0 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e84f10 .functor OR 1, L_0x1e84da0, L_0x1e84ea0, C4<0>, C4<0>;
L_0x1e850c0 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e85130 .functor OR 1, L_0x1e84f10, L_0x1e850c0, C4<0>, C4<0>;
L_0x1e852f0 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e85360 .functor OR 1, L_0x1e85130, L_0x1e852f0, C4<0>, C4<0>;
L_0x1e85530 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e855a0 .functor OR 1, v0x1e7c840_0, L_0x1e85530, C4<0>, C4<0>;
L_0x1e85730 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e857a0 .functor OR 1, L_0x1e855a0, L_0x1e85730, C4<0>, C4<0>;
L_0x1e85990 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e85a00 .functor OR 1, L_0x1e857a0, L_0x1e85990, C4<0>, C4<0>;
L_0x1e85c00 .functor AND 1, L_0x1e85360, L_0x1e85a00, C4<1>, C4<1>;
L_0x1e85d10 .functor OR 1, v0x1e7c840_0, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e85e80 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e85ef0 .functor OR 1, L_0x1e85d10, L_0x1e85e80, C4<0>, C4<0>;
L_0x1e86110 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e86180 .functor OR 1, L_0x1e85ef0, L_0x1e86110, C4<0>, C4<0>;
L_0x1e863b0 .functor AND 1, L_0x1e85c00, L_0x1e86180, C4<1>, C4<1>;
L_0x1e864c0 .functor OR 1, v0x1e7c840_0, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e86660 .functor OR 1, L_0x1e864c0, v0x1e7c980_0, C4<0>, C4<0>;
L_0x1e86720 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e86530 .functor OR 1, L_0x1e86660, L_0x1e86720, C4<0>, C4<0>;
L_0x1e868d0 .functor AND 1, L_0x1e863b0, L_0x1e86530, C4<1>, C4<1>;
L_0x1e86b30 .functor OR 1, v0x1e7c840_0, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e86ba0 .functor OR 1, L_0x1e86b30, v0x1e7c980_0, C4<0>, C4<0>;
L_0x1e86dc0 .functor OR 1, L_0x1e86ba0, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e86e80 .functor AND 1, L_0x1e868d0, L_0x1e86dc0, C4<1>, C4<1>;
L_0x1e87100 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e87170 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e87360 .functor OR 1, L_0x1e87100, L_0x1e87170, C4<0>, C4<0>;
L_0x1e87470 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e87880 .functor OR 1, L_0x1e87360, L_0x1e87470, C4<0>, C4<0>;
L_0x1e87990 .functor OR 1, L_0x1e87880, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e87e00 .functor AND 1, L_0x1e86e80, L_0x1e87990, C4<1>, C4<1>;
L_0x1e87f10 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e88340 .functor NOT 1, v0x1e7c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e883b0 .functor OR 1, L_0x1e87f10, L_0x1e88340, C4<0>, C4<0>;
L_0x1e88680 .functor OR 1, L_0x1e883b0, v0x1e7c980_0, C4<0>, C4<0>;
L_0x1e88740 .functor OR 1, L_0x1e88680, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e889d0 .functor AND 1, L_0x1e87e00, L_0x1e88740, C4<1>, C4<1>;
L_0x1e88ae0 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e88d30 .functor OR 1, L_0x1e88ae0, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e88df0 .functor NOT 1, v0x1e7c980_0, C4<0>, C4<0>, C4<0>;
L_0x1e89050 .functor OR 1, L_0x1e88d30, L_0x1e88df0, C4<0>, C4<0>;
L_0x1e89160 .functor OR 1, L_0x1e89050, v0x1e7cac0_0, C4<0>, C4<0>;
L_0x1e89420 .functor AND 1, L_0x1e889d0, L_0x1e89160, C4<1>, C4<1>;
L_0x1e89530 .functor NOT 1, v0x1e7c840_0, C4<0>, C4<0>, C4<0>;
L_0x1e897b0 .functor OR 1, L_0x1e89530, v0x1e7c8e0_0, C4<0>, C4<0>;
L_0x1e89870 .functor OR 1, L_0x1e897b0, v0x1e7c980_0, C4<0>, C4<0>;
L_0x1e89b50 .functor NOT 1, v0x1e7cac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e89bc0 .functor OR 1, L_0x1e89870, L_0x1e89b50, C4<0>, C4<0>;
L_0x1e89f00 .functor AND 1, L_0x1e89420, L_0x1e89bc0, C4<1>, C4<1>;
v0x1e7d1d0_0 .net *"_ivl_0", 0 0, L_0x1e83c90;  1 drivers
v0x1e7d2b0_0 .net *"_ivl_10", 0 0, L_0x1e84350;  1 drivers
v0x1e7d390_0 .net *"_ivl_100", 0 0, L_0x1e87e00;  1 drivers
v0x1e7d480_0 .net *"_ivl_102", 0 0, L_0x1e87f10;  1 drivers
v0x1e7d560_0 .net *"_ivl_104", 0 0, L_0x1e88340;  1 drivers
v0x1e7d690_0 .net *"_ivl_106", 0 0, L_0x1e883b0;  1 drivers
v0x1e7d770_0 .net *"_ivl_108", 0 0, L_0x1e88680;  1 drivers
v0x1e7d850_0 .net *"_ivl_110", 0 0, L_0x1e88740;  1 drivers
v0x1e7d930_0 .net *"_ivl_112", 0 0, L_0x1e889d0;  1 drivers
v0x1e7daa0_0 .net *"_ivl_114", 0 0, L_0x1e88ae0;  1 drivers
v0x1e7db80_0 .net *"_ivl_116", 0 0, L_0x1e88d30;  1 drivers
v0x1e7dc60_0 .net *"_ivl_118", 0 0, L_0x1e88df0;  1 drivers
v0x1e7dd40_0 .net *"_ivl_12", 0 0, L_0x1e844a0;  1 drivers
v0x1e7de20_0 .net *"_ivl_120", 0 0, L_0x1e89050;  1 drivers
v0x1e7df00_0 .net *"_ivl_122", 0 0, L_0x1e89160;  1 drivers
v0x1e7dfe0_0 .net *"_ivl_124", 0 0, L_0x1e89420;  1 drivers
v0x1e7e0c0_0 .net *"_ivl_126", 0 0, L_0x1e89530;  1 drivers
v0x1e7e2b0_0 .net *"_ivl_128", 0 0, L_0x1e897b0;  1 drivers
v0x1e7e390_0 .net *"_ivl_130", 0 0, L_0x1e89870;  1 drivers
v0x1e7e470_0 .net *"_ivl_132", 0 0, L_0x1e89b50;  1 drivers
v0x1e7e550_0 .net *"_ivl_134", 0 0, L_0x1e89bc0;  1 drivers
v0x1e7e630_0 .net *"_ivl_14", 0 0, L_0x1e84620;  1 drivers
v0x1e7e710_0 .net *"_ivl_16", 0 0, L_0x1e84730;  1 drivers
v0x1e7e7f0_0 .net *"_ivl_18", 0 0, L_0x1e847f0;  1 drivers
v0x1e7e8d0_0 .net *"_ivl_2", 0 0, L_0x1e83e30;  1 drivers
v0x1e7e9b0_0 .net *"_ivl_20", 0 0, L_0x1e84910;  1 drivers
v0x1e7ea90_0 .net *"_ivl_22", 0 0, L_0x1e849d0;  1 drivers
v0x1e7eb70_0 .net *"_ivl_24", 0 0, L_0x1e84ab0;  1 drivers
v0x1e7ec50_0 .net *"_ivl_26", 0 0, L_0x1e84b70;  1 drivers
v0x1e7ed30_0 .net *"_ivl_30", 0 0, L_0x1e84da0;  1 drivers
v0x1e7ee10_0 .net *"_ivl_32", 0 0, L_0x1e84ea0;  1 drivers
v0x1e7eef0_0 .net *"_ivl_34", 0 0, L_0x1e84f10;  1 drivers
v0x1e7efd0_0 .net *"_ivl_36", 0 0, L_0x1e850c0;  1 drivers
v0x1e7f2c0_0 .net *"_ivl_38", 0 0, L_0x1e85130;  1 drivers
v0x1e7f3a0_0 .net *"_ivl_4", 0 0, L_0x1e83f10;  1 drivers
v0x1e7f480_0 .net *"_ivl_40", 0 0, L_0x1e852f0;  1 drivers
v0x1e7f560_0 .net *"_ivl_42", 0 0, L_0x1e85360;  1 drivers
v0x1e7f640_0 .net *"_ivl_44", 0 0, L_0x1e85530;  1 drivers
v0x1e7f720_0 .net *"_ivl_46", 0 0, L_0x1e855a0;  1 drivers
v0x1e7f800_0 .net *"_ivl_48", 0 0, L_0x1e85730;  1 drivers
v0x1e7f8e0_0 .net *"_ivl_50", 0 0, L_0x1e857a0;  1 drivers
v0x1e7f9c0_0 .net *"_ivl_52", 0 0, L_0x1e85990;  1 drivers
v0x1e7faa0_0 .net *"_ivl_54", 0 0, L_0x1e85a00;  1 drivers
v0x1e7fb80_0 .net *"_ivl_56", 0 0, L_0x1e85c00;  1 drivers
v0x1e7fc60_0 .net *"_ivl_58", 0 0, L_0x1e85d10;  1 drivers
v0x1e7fd40_0 .net *"_ivl_6", 0 0, L_0x1e84090;  1 drivers
v0x1e7fe20_0 .net *"_ivl_60", 0 0, L_0x1e85e80;  1 drivers
v0x1e7ff00_0 .net *"_ivl_62", 0 0, L_0x1e85ef0;  1 drivers
v0x1e7ffe0_0 .net *"_ivl_64", 0 0, L_0x1e86110;  1 drivers
v0x1e800c0_0 .net *"_ivl_66", 0 0, L_0x1e86180;  1 drivers
v0x1e801a0_0 .net *"_ivl_68", 0 0, L_0x1e863b0;  1 drivers
v0x1e80280_0 .net *"_ivl_70", 0 0, L_0x1e864c0;  1 drivers
v0x1e80360_0 .net *"_ivl_72", 0 0, L_0x1e86660;  1 drivers
v0x1e80440_0 .net *"_ivl_74", 0 0, L_0x1e86720;  1 drivers
v0x1e80520_0 .net *"_ivl_76", 0 0, L_0x1e86530;  1 drivers
v0x1e80600_0 .net *"_ivl_78", 0 0, L_0x1e868d0;  1 drivers
v0x1e806e0_0 .net *"_ivl_8", 0 0, L_0x1e841d0;  1 drivers
v0x1e807c0_0 .net *"_ivl_80", 0 0, L_0x1e86b30;  1 drivers
v0x1e808a0_0 .net *"_ivl_82", 0 0, L_0x1e86ba0;  1 drivers
v0x1e80980_0 .net *"_ivl_84", 0 0, L_0x1e86dc0;  1 drivers
v0x1e80a60_0 .net *"_ivl_86", 0 0, L_0x1e86e80;  1 drivers
v0x1e80b40_0 .net *"_ivl_88", 0 0, L_0x1e87100;  1 drivers
v0x1e80c20_0 .net *"_ivl_90", 0 0, L_0x1e87170;  1 drivers
v0x1e80d00_0 .net *"_ivl_92", 0 0, L_0x1e87360;  1 drivers
v0x1e80de0_0 .net *"_ivl_94", 0 0, L_0x1e87470;  1 drivers
v0x1e812d0_0 .net *"_ivl_96", 0 0, L_0x1e87880;  1 drivers
v0x1e813b0_0 .net *"_ivl_98", 0 0, L_0x1e87990;  1 drivers
v0x1e81490_0 .net "a", 0 0, v0x1e7c840_0;  alias, 1 drivers
v0x1e81530_0 .net "b", 0 0, v0x1e7c8e0_0;  alias, 1 drivers
v0x1e81620_0 .net "c", 0 0, v0x1e7c980_0;  alias, 1 drivers
v0x1e81710_0 .net "d", 0 0, v0x1e7cac0_0;  alias, 1 drivers
v0x1e81800_0 .net "out_pos", 0 0, L_0x1e89f00;  alias, 1 drivers
v0x1e818c0_0 .net "out_sop", 0 0, L_0x1e84a40;  alias, 1 drivers
S_0x1e81a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e2d110;
 .timescale -12 -12;
E_0x1e139f0 .event anyedge, v0x1e82830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e82830_0;
    %nor/r;
    %assign/vec4 v0x1e82830_0, 0;
    %wait E_0x1e139f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e7bd10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e7cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e7cc50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e7bd10;
T_4 ;
    %wait E_0x1e2b8f0;
    %load/vec4 v0x1e7ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e7cbb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e7bd10;
T_5 ;
    %wait E_0x1e2b790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %wait E_0x1e2b790;
    %load/vec4 v0x1e7cbb0_0;
    %store/vec4 v0x1e7cc50_0, 0, 1;
    %fork t_1, S_0x1e7c040;
    %jmp t_0;
    .scope S_0x1e7c040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7c280_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e7c280_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e2b790;
    %load/vec4 v0x1e7c280_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7c280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7c280_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e7bd10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e2b8f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7c8e0_0, 0;
    %assign/vec4 v0x1e7c840_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e7cbb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e7cc50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e2d110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e823d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e82830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e2d110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e823d0_0;
    %inv;
    %store/vec4 v0x1e823d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e2d110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e7ca20_0, v0x1e829a0_0, v0x1e821f0_0, v0x1e82290_0, v0x1e82330_0, v0x1e82470_0, v0x1e826f0_0, v0x1e82650_0, v0x1e825b0_0, v0x1e82510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e2d110;
T_9 ;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e2d110;
T_10 ;
    %wait E_0x1e2b8f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e82790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
    %load/vec4 v0x1e828d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e82790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e826f0_0;
    %load/vec4 v0x1e826f0_0;
    %load/vec4 v0x1e82650_0;
    %xor;
    %load/vec4 v0x1e826f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e825b0_0;
    %load/vec4 v0x1e825b0_0;
    %load/vec4 v0x1e82510_0;
    %xor;
    %load/vec4 v0x1e825b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e82790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter5/response0/top_module.sv";
