ARM GAS  /tmp/ccT5Uh5D.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/system_stm32f4xx.c"
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB130:
   1:Src/system_stm32f4xx.c **** /**
   2:Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f4xx.c ****   *
   7:Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Src/system_stm32f4xx.c ****   *   user application:
   9:Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:Src/system_stm32f4xx.c ****   *
  13:Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f4xx.c ****   *                                     
  17:Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:Src/system_stm32f4xx.c ****   *
  21:Src/system_stm32f4xx.c ****   *
  22:Src/system_stm32f4xx.c ****   ******************************************************************************
  23:Src/system_stm32f4xx.c ****   * @attention
  24:Src/system_stm32f4xx.c ****   *
  25:Src/system_stm32f4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:Src/system_stm32f4xx.c ****   * All rights reserved.
  27:Src/system_stm32f4xx.c ****   *
  28:Src/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Src/system_stm32f4xx.c ****   * in the root directory of this software component.
  30:Src/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Src/system_stm32f4xx.c ****   *
ARM GAS  /tmp/ccT5Uh5D.s 			page 2


  32:Src/system_stm32f4xx.c ****   ******************************************************************************
  33:Src/system_stm32f4xx.c ****   */
  34:Src/system_stm32f4xx.c **** 
  35:Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  36:Src/system_stm32f4xx.c ****   * @{
  37:Src/system_stm32f4xx.c ****   */
  38:Src/system_stm32f4xx.c **** 
  39:Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  40:Src/system_stm32f4xx.c ****   * @{
  41:Src/system_stm32f4xx.c ****   */  
  42:Src/system_stm32f4xx.c ****   
  43:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  44:Src/system_stm32f4xx.c ****   * @{
  45:Src/system_stm32f4xx.c ****   */
  46:Src/system_stm32f4xx.c **** 
  47:Src/system_stm32f4xx.c **** 
  48:Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  49:Src/system_stm32f4xx.c **** 
  50:Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  51:Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  53:Src/system_stm32f4xx.c **** 
  54:Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  55:Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  57:Src/system_stm32f4xx.c **** 
  58:Src/system_stm32f4xx.c **** /**
  59:Src/system_stm32f4xx.c ****   * @}
  60:Src/system_stm32f4xx.c ****   */
  61:Src/system_stm32f4xx.c **** 
  62:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  63:Src/system_stm32f4xx.c ****   * @{
  64:Src/system_stm32f4xx.c ****   */
  65:Src/system_stm32f4xx.c **** 
  66:Src/system_stm32f4xx.c **** /**
  67:Src/system_stm32f4xx.c ****   * @}
  68:Src/system_stm32f4xx.c ****   */
  69:Src/system_stm32f4xx.c **** 
  70:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  71:Src/system_stm32f4xx.c ****   * @{
  72:Src/system_stm32f4xx.c ****   */
  73:Src/system_stm32f4xx.c **** 
  74:Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  75:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  76:Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  77:Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  78:Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  79:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  80:Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  81:Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  82:Src/system_stm32f4xx.c ****  
  83:Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  84:Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  85:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  86:Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
  87:Src/system_stm32f4xx.c ****           STM32F479xx */
  88:Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccT5Uh5D.s 			page 3


  89:Src/system_stm32f4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  90:Src/system_stm32f4xx.c ****          configuration. */
  91:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  92:Src/system_stm32f4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  93:Src/system_stm32f4xx.c ****      remap of boot address selected */
  94:Src/system_stm32f4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  95:Src/system_stm32f4xx.c **** 
  96:Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  97:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:Src/system_stm32f4xx.c ****      in Sram else user remap will be done in Flash. */
  99:Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 100:Src/system_stm32f4xx.c **** #if defined(VECT_TAB_SRAM)
 101:Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 102:Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 103:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 104:Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 105:Src/system_stm32f4xx.c **** #else
 106:Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 107:Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 108:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 109:Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 110:Src/system_stm32f4xx.c **** #endif /* VECT_TAB_SRAM */
 111:Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 112:Src/system_stm32f4xx.c **** /******************************************************************************/
 113:Src/system_stm32f4xx.c **** 
 114:Src/system_stm32f4xx.c **** /**
 115:Src/system_stm32f4xx.c ****   * @}
 116:Src/system_stm32f4xx.c ****   */
 117:Src/system_stm32f4xx.c **** 
 118:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 119:Src/system_stm32f4xx.c ****   * @{
 120:Src/system_stm32f4xx.c ****   */
 121:Src/system_stm32f4xx.c **** 
 122:Src/system_stm32f4xx.c **** /**
 123:Src/system_stm32f4xx.c ****   * @}
 124:Src/system_stm32f4xx.c ****   */
 125:Src/system_stm32f4xx.c **** 
 126:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 127:Src/system_stm32f4xx.c ****   * @{
 128:Src/system_stm32f4xx.c ****   */
 129:Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 130:Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 131:Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 132:Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 133:Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 134:Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 135:Src/system_stm32f4xx.c ****                variable is updated automatically.
 136:Src/system_stm32f4xx.c ****   */
 137:Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 138:Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:Src/system_stm32f4xx.c **** /**
 141:Src/system_stm32f4xx.c ****   * @}
 142:Src/system_stm32f4xx.c ****   */
 143:Src/system_stm32f4xx.c **** 
 144:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 145:Src/system_stm32f4xx.c ****   * @{
ARM GAS  /tmp/ccT5Uh5D.s 			page 4


 146:Src/system_stm32f4xx.c ****   */
 147:Src/system_stm32f4xx.c **** 
 148:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 149:Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 150:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 151:Src/system_stm32f4xx.c **** 
 152:Src/system_stm32f4xx.c **** /**
 153:Src/system_stm32f4xx.c ****   * @}
 154:Src/system_stm32f4xx.c ****   */
 155:Src/system_stm32f4xx.c **** 
 156:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 157:Src/system_stm32f4xx.c ****   * @{
 158:Src/system_stm32f4xx.c ****   */
 159:Src/system_stm32f4xx.c **** 
 160:Src/system_stm32f4xx.c **** /**
 161:Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 162:Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 163:Src/system_stm32f4xx.c ****   *         configuration.
 164:Src/system_stm32f4xx.c ****   * @param  None
 165:Src/system_stm32f4xx.c ****   * @retval None
 166:Src/system_stm32f4xx.c ****   */
 167:Src/system_stm32f4xx.c **** void SystemInit(void)
 168:Src/system_stm32f4xx.c **** {
  28              		.loc 1 168 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 169:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 170:Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 171:Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 171 5 view .LVU1
  34              		.loc 1 171 8 is_stmt 0 view .LVU2
  35 0000 034A     		ldr	r2, .L3
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37              		.loc 1 171 16 view .LVU3
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 172:Src/system_stm32f4xx.c ****   #endif
 173:Src/system_stm32f4xx.c **** 
 174:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 175:Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 176:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 177:Src/system_stm32f4xx.c **** 
 178:Src/system_stm32f4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:Src/system_stm32f4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:Src/system_stm32f4xx.c **** }
  40              		.loc 1 182 1 view .LVU4
  41 000e 7047     		bx	lr
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 0010 00ED00E0 		.word	-536810240
  46              		.cfi_endproc
  47              	.LFE130:
ARM GAS  /tmp/ccT5Uh5D.s 			page 5


  49              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  50              		.align	1
  51              		.p2align 2,,3
  52              		.global	SystemCoreClockUpdate
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  57              	SystemCoreClockUpdate:
  58              	.LFB131:
 183:Src/system_stm32f4xx.c **** 
 184:Src/system_stm32f4xx.c **** /**
 185:Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:Src/system_stm32f4xx.c ****   *         other parameters.
 189:Src/system_stm32f4xx.c ****   *           
 190:Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 193:Src/system_stm32f4xx.c ****   *     
 194:Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 197:Src/system_stm32f4xx.c ****   *             
 198:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:Src/system_stm32f4xx.c ****   *                                              
 200:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:Src/system_stm32f4xx.c ****   *                          
 202:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 203:Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:Src/system_stm32f4xx.c ****   *         
 205:Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 206:Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 207:Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 208:Src/system_stm32f4xx.c ****   *    
 209:Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 210:Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 211:Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 212:Src/system_stm32f4xx.c ****   *              may have wrong result.
 213:Src/system_stm32f4xx.c ****   *                
 214:Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 215:Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 216:Src/system_stm32f4xx.c ****   *     
 217:Src/system_stm32f4xx.c ****   * @param  None
 218:Src/system_stm32f4xx.c ****   * @retval None
 219:Src/system_stm32f4xx.c ****   */
 220:Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 221:Src/system_stm32f4xx.c **** {
  59              		.loc 1 221 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 222:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  64              		.loc 1 222 3 view .LVU6
  65              	.LVL0:
 223:Src/system_stm32f4xx.c ****   
ARM GAS  /tmp/ccT5Uh5D.s 			page 6


 224:Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  66              		.loc 1 225 3 view .LVU7
  67              		.loc 1 225 12 is_stmt 0 view .LVU8
  68 0000 164A     		ldr	r2, .L12
  69 0002 9368     		ldr	r3, [r2, #8]
  70              		.loc 1 225 7 view .LVU9
  71 0004 03F00C03 		and	r3, r3, #12
  72              	.LVL1:
 226:Src/system_stm32f4xx.c **** 
 227:Src/system_stm32f4xx.c ****   switch (tmp)
  73              		.loc 1 227 3 is_stmt 1 view .LVU10
  74 0008 042B     		cmp	r3, #4
  75 000a 25D0     		beq	.L9
  76 000c 082B     		cmp	r3, #8
  77 000e 0AD0     		beq	.L11
  78 0010 134B     		ldr	r3, .L12+4
  79              	.LVL2:
  80              	.L6:
 228:Src/system_stm32f4xx.c ****   {
 229:Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 230:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 231:Src/system_stm32f4xx.c ****       break;
 232:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 233:Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 234:Src/system_stm32f4xx.c ****       break;
 235:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 236:Src/system_stm32f4xx.c **** 
 237:Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 238:Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 239:Src/system_stm32f4xx.c ****          */    
 240:Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 241:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 242:Src/system_stm32f4xx.c ****       
 243:Src/system_stm32f4xx.c ****       if (pllsource != 0)
 244:Src/system_stm32f4xx.c ****       {
 245:Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 246:Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 247:Src/system_stm32f4xx.c ****       }
 248:Src/system_stm32f4xx.c ****       else
 249:Src/system_stm32f4xx.c ****       {
 250:Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 251:Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 252:Src/system_stm32f4xx.c ****       }
 253:Src/system_stm32f4xx.c **** 
 254:Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 255:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 256:Src/system_stm32f4xx.c ****       break;
 257:Src/system_stm32f4xx.c ****     default:
 258:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 259:Src/system_stm32f4xx.c ****       break;
 260:Src/system_stm32f4xx.c ****   }
 261:Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 262:Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 263:Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  81              		.loc 1 263 3 view .LVU11
  82              		.loc 1 263 28 is_stmt 0 view .LVU12
ARM GAS  /tmp/ccT5Uh5D.s 			page 7


  83 0012 124A     		ldr	r2, .L12
  84              		.loc 1 263 22 view .LVU13
  85 0014 1348     		ldr	r0, .L12+8
  86              		.loc 1 263 28 view .LVU14
  87 0016 9268     		ldr	r2, [r2, #8]
  88              	.LVL3:
 264:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 265:Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  89              		.loc 1 265 3 is_stmt 1 view .LVU15
  90              		.loc 1 265 19 is_stmt 0 view .LVU16
  91 0018 1349     		ldr	r1, .L12+12
 263:Src/system_stm32f4xx.c ****   /* HCLK frequency */
  92              		.loc 1 263 52 view .LVU17
  93 001a C2F30312 		ubfx	r2, r2, #4, #4
  94              	.LVL4:
 263:Src/system_stm32f4xx.c ****   /* HCLK frequency */
  95              		.loc 1 263 7 view .LVU18
  96 001e 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
  97              		.loc 1 265 19 view .LVU19
  98 0020 D340     		lsrs	r3, r3, r2
  99 0022 0B60     		str	r3, [r1]
 266:Src/system_stm32f4xx.c **** }
 100              		.loc 1 266 1 view .LVU20
 101 0024 7047     		bx	lr
 102              	.LVL5:
 103              	.L11:
 240:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 104              		.loc 1 240 7 is_stmt 1 view .LVU21
 240:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 105              		.loc 1 240 23 is_stmt 0 view .LVU22
 106 0026 5368     		ldr	r3, [r2, #4]
 107              	.LVL6:
 241:Src/system_stm32f4xx.c ****       
 108              		.loc 1 241 7 is_stmt 1 view .LVU23
 241:Src/system_stm32f4xx.c ****       
 109              		.loc 1 241 17 is_stmt 0 view .LVU24
 110 0028 5168     		ldr	r1, [r2, #4]
 243:Src/system_stm32f4xx.c ****       {
 111              		.loc 1 243 10 view .LVU25
 112 002a 13F4800F 		tst	r3, #4194304
 246:Src/system_stm32f4xx.c ****       }
 113              		.loc 1 246 44 view .LVU26
 114 002e 5368     		ldr	r3, [r2, #4]
 115              	.LVL7:
 246:Src/system_stm32f4xx.c ****       }
 116              		.loc 1 246 29 view .LVU27
 117 0030 14BF     		ite	ne
 118 0032 0E4A     		ldrne	r2, .L12+16
 251:Src/system_stm32f4xx.c ****       }
 119              		.loc 1 251 29 view .LVU28
 120 0034 0A4A     		ldreq	r2, .L12+4
 251:Src/system_stm32f4xx.c ****       }
 121              		.loc 1 251 74 view .LVU29
 122 0036 C3F38813 		ubfx	r3, r3, #6, #9
 241:Src/system_stm32f4xx.c ****       
 123              		.loc 1 241 12 view .LVU30
 124 003a 01F03F01 		and	r1, r1, #63
ARM GAS  /tmp/ccT5Uh5D.s 			page 8


 125              	.LVL8:
 243:Src/system_stm32f4xx.c ****       {
 126              		.loc 1 243 7 is_stmt 1 view .LVU31
 246:Src/system_stm32f4xx.c ****       }
 127              		.loc 1 246 9 view .LVU32
 251:Src/system_stm32f4xx.c ****       }
 128              		.loc 1 251 9 view .LVU33
 251:Src/system_stm32f4xx.c ****       }
 129              		.loc 1 251 29 is_stmt 0 view .LVU34
 130 003e B2FBF1F2 		udiv	r2, r2, r1
 251:Src/system_stm32f4xx.c ****       }
 131              		.loc 1 251 16 view .LVU35
 132 0042 02FB03F3 		mul	r3, r2, r3
 133              	.LVL9:
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 134              		.loc 1 254 7 is_stmt 1 view .LVU36
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 135              		.loc 1 254 20 is_stmt 0 view .LVU37
 136 0046 054A     		ldr	r2, .L12
 137 0048 5268     		ldr	r2, [r2, #4]
 138              	.LVL10:
 255:Src/system_stm32f4xx.c ****       break;
 139              		.loc 1 255 7 is_stmt 1 view .LVU38
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 140              		.loc 1 254 50 is_stmt 0 view .LVU39
 141 004a C2F30142 		ubfx	r2, r2, #16, #2
 142              	.LVL11:
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 143              		.loc 1 254 56 view .LVU40
 144 004e 0132     		adds	r2, r2, #1
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 145              		.loc 1 254 12 view .LVU41
 146 0050 5200     		lsls	r2, r2, #1
 255:Src/system_stm32f4xx.c ****       break;
 147              		.loc 1 255 31 view .LVU42
 148 0052 B3FBF2F3 		udiv	r3, r3, r2
 149              	.LVL12:
 256:Src/system_stm32f4xx.c ****     default:
 150              		.loc 1 256 7 is_stmt 1 view .LVU43
 151 0056 DCE7     		b	.L6
 152              	.LVL13:
 153              	.L9:
 227:Src/system_stm32f4xx.c ****   {
 154              		.loc 1 227 3 is_stmt 0 view .LVU44
 155 0058 044B     		ldr	r3, .L12+16
 156              	.LVL14:
 227:Src/system_stm32f4xx.c ****   {
 157              		.loc 1 227 3 view .LVU45
 158 005a DAE7     		b	.L6
 159              	.L13:
 160              		.align	2
 161              	.L12:
 162 005c 00380240 		.word	1073887232
 163 0060 0024F400 		.word	16000000
 164 0064 00000000 		.word	AHBPrescTable
 165 0068 00000000 		.word	SystemCoreClock
 166 006c 40787D01 		.word	25000000
ARM GAS  /tmp/ccT5Uh5D.s 			page 9


 167              		.cfi_endproc
 168              	.LFE131:
 170              		.global	APBPrescTable
 171              		.section	.rodata.APBPrescTable,"a"
 172              		.align	2
 175              	APBPrescTable:
 176 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 176      01020304 
 177              		.global	AHBPrescTable
 178              		.section	.rodata.AHBPrescTable,"a"
 179              		.align	2
 182              	AHBPrescTable:
 183 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 183      00000000 
 183      01020304 
 183      06
 184 000d 070809   		.ascii	"\007\010\011"
 185              		.global	SystemCoreClock
 186              		.section	.data.SystemCoreClock,"aw"
 187              		.align	2
 190              	SystemCoreClock:
 191 0000 0024F400 		.word	16000000
 192              		.text
 193              	.Letext0:
 194              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 195              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 196              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 197              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 198              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
ARM GAS  /tmp/ccT5Uh5D.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
     /tmp/ccT5Uh5D.s:19     .text.SystemInit:00000000 $t
     /tmp/ccT5Uh5D.s:26     .text.SystemInit:00000000 SystemInit
     /tmp/ccT5Uh5D.s:45     .text.SystemInit:00000010 $d
     /tmp/ccT5Uh5D.s:50     .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccT5Uh5D.s:57     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccT5Uh5D.s:162    .text.SystemCoreClockUpdate:0000005c $d
     /tmp/ccT5Uh5D.s:182    .rodata.AHBPrescTable:00000000 AHBPrescTable
     /tmp/ccT5Uh5D.s:190    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccT5Uh5D.s:175    .rodata.APBPrescTable:00000000 APBPrescTable
     /tmp/ccT5Uh5D.s:172    .rodata.APBPrescTable:00000000 $d
     /tmp/ccT5Uh5D.s:179    .rodata.AHBPrescTable:00000000 $d
     /tmp/ccT5Uh5D.s:187    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
