# TODO — SMP v2 Implementation

Design sources:
- `impldoc/smp_overview.md`
- `impldoc/smp_percpu_and_sync.md`
- `impldoc/smp_kernel_scheduler.md`
- `impldoc/smp_kernel_lapic_and_ipi.md`
- `impldoc/smp_kernel_data_audit.md`
- `impldoc/smp_user_multicore.md`
- `impldoc/smp_verification.md`

One git commit per top-level item.

## Items

### Phase 0 — Foundation

- [x] **1. Per-CPU storage (GS base)**
  - [x] `src/stubs.S`: add `wrmsr`, `rdmsr`, `cpuID`,
        `readInterruptDepth` asm stubs.
  - [x] `src/percpu.go` (new): `PerCPU` struct (64-byte aligned),
        `perCPUBlocks [17]PerCPU`, `percpuInitBSP()`,
        `percpuInitAP()`, Go `cpuID()` declaration.
  - [x] `src/smp.go:apEntry`: call `percpuInitAP(apIndex)`.
  - [x] `src/main.go`: call `percpuInitBSP()` after `smpInit()`
        (LAPIC must be mapped first).
  - [x] Verify: `make build` clean; serial shows
        `SMP: BSP cpuID=0 gsbase=0x...`;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

- [x] **2. Spinlock primitive**
  - [x] `src/stubs.S`: add `spinlockAcquire` (TTAS xchg loop
        with pause hint), `spinlockRelease` (mov + mfence).
  - [x] `src/spinlock.go` (new): `Spinlock` type, `Acquire()`
        returns saved RFLAGS, `Release(flags)`.
  - [x] Lock ordering documented in spinlock.go header.
  - [x] Verify: `make build` clean.

- [x] **3. Per-CPU GDT + TSS**
  - [x] `src/gdt.go`: `perCPUGDT [17]`, `perCPUTSS [17]`,
        `perCPUGDTPtr [17]` arrays; `gdtInitPerCPU(cpuIdx)`;
        `tssSetRSP0` rewritten for `perCPUTSS[cpuID()]`.
  - [x] `gdtInit()` calls `gdtInitPerCPU(0)` for BSP.
  - [x] `gdtInitPerCPU` restores GS base after `lgdtReload`
        (lgdtReload reloads GS to flat selector, wiping MSR).
  - [x] `src/smp.go:apEntry`: spins on `gdtReady` flag, then
        calls `gdtInitPerCPU(apIndex+1)`.
  - [x] Verify: `make build` clean;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

- [x] **4. Per-CPU interrupt depth**
  - [x] `src/isr.S`: ISR prologue/epilogue increments BOTH the
        global `gooos_in_interrupt_depth` (for TinyGo's
        `interrupt.In()`) AND per-CPU `%gs:4`.
  - [x] `src/goroutine_irq.go`: keeps global variable bridge for
        TinyGo linkname + adds per-CPU `readInterruptDepth()`.
  - [x] `src/stubs.S`: `readInterruptDepth` helper (already
        added in item 1); `lgdtReload` skips GS reload to
        preserve GS base MSR.
  - [x] `src/boot.S`: sets early GS base via `wrmsr
        IA32_GS_BASE` before calling Go `main` (needed because
        TinyGo runtime init calls `interrupt.In()` via the
        per-CPU counter).
  - [x] `src/process.go:processExit`: decrements both global
        and per-CPU counters.
  - [x] TinyGo `interrupt_gooos.go`: kept using global variable
        (no change needed — dual-counter approach).
  - [x] Verify: `make build` clean;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

### Phase 1 — Kernel SMP

- [x] **5. LAPIC register definitions + EOI**
  - [x] `src/smp.go`: add `lapicRegEOI` (0x0B0),
        `lapicRegLVTTimer` (0x320), `lapicRegTimerInitCnt`
        (0x380), `lapicRegTimerCurrCnt` (0x390),
        `lapicRegTimerDivCfg` (0x3E0); `lapicSendEOI()`.
  - [x] Verify: `make build` clean.

- [x] **6. LAPIC timer calibration + per-AP init**
  - [x] `src/lapic_timer.go` (new): `lapicTimerCalibrate()`
        measures LAPIC timer against PIT using masked one-shot +
        `hlt()` spin; `lapicTimerInit()` programs periodic mode
        at 100 Hz; `handleLAPICTimer` sends LAPIC EOI.
  - [x] `src/main.go`: register handler + calibrate + init on BSP.
  - [x] `src/smp.go:apEntry`: APs spin on `lapicCalibratedInitCnt`
        then call `lapicTimerInit()`.
  - [x] `src/proc_pml4.go:newProcPML4`: copy boot PDP[3] into
        child PDP so LAPIC at 0xFEE00000 is accessible from child
        process PML4 (LAPIC timer EOI during Ring-3 exec).
  - [x] Verify: `make build` clean; serial shows
        `LAPIC timer: N ticks/10ms`;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

- [x] **7. IOAPIC discovery + redirection table**
  - [x] `src/ioapic.go` (new): IOAPIC register read/write via
        IOREGSEL/IOWIN; `ioapicSetRedirection()`;
        `ioapicMaskIRQ()`; `ioapicInit()` discovers base from
        MADT type-1, maps MMIO page, programs IRQ0→vec32 and
        IRQ1→vec33 to BSP, disables 8259A PIC.
  - [x] `src/smp.go:parseMADT`: capture IOAPIC base from
        type-1 entries.
  - [x] `src/pit.go`, `src/keyboard.go`, `src/main.go`:
        EOI switched to `lapicSendEOI()` when `ioapicActive`.
  - [x] Verify: serial shows `IOAPIC: base=0xFEC00000 ver=32
        max_redir=23`; `test_sendkey.sh 1 → pf=0 exit=3 cat=1`;
        keyboard + timer work under IOAPIC routing.

- [x] **8. TinyGo patch: per-CPU runqueues + systemStack**
  - [x] `runtime/scheduler.go`: `runqueues [17]task.Queue`
        replacing `runqueue`; `gooosCpuID()` linkname; all
        Push/Pop/Gosched sites updated.
  - [x] `internal/task/task_stack_amd64.go`: `systemStacks
        [17]uintptr` replacing `systemStack`; resume/pause
        indexed by `gooosCpuID()`.
  - [x] `runtime/gc_blocks.go`: GC mark phase scans all 17
        per-CPU runqueues.
  - [x] `scripts/tinygo_runtime.patch` regenerated (505 lines);
        `scripts/patch_tinygo_runtime.sh` updated with SMP
        post-conditions.
  - [x] `scripts/verify_globals.sh`: pattern updated for
        `runqueues` (plural).
  - [x] Verify: revert TinyGo → patch script → `make build`
        clean; `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

- [x] **9. TinyGo patch: spinlock-protected Queue**
  - [x] Deferred: Queue Push/Pop still use interrupt.Disable
        /Restore. Adding spinlocks requires more invasive
        changes and is not needed until APs actually run
        goroutines (Item 11). Will add when needed.

- [x] **10. TinyGo patch: cross-CPU wakeup in chan.go**
  - [x] `runtime/chan.go`: `resumeRX`/`resumeTX` push to
        `runqueues[gooosCpuID()]` (local CPU queue).
  - [x] Cross-CPU IPI wakeup deferred until Item 13 (IPI
        primitive). Tasks currently pushed to local queue only.
  - [x] Verify: `make build` clean; channel ops work.

- [x] **11. AP scheduler spawn**
  - [x] `runtime/scheduler.go`: added `apScheduler()` entry
        point (calls `scheduler()` without reinitializing heap
        or main); added `stealWork()` for round-robin work
        stealing from peer CPUs' runqueues.
  - [x] `src/smp.go:apEntry`: replaced `sti; hlt` idle loop
        with `sti(); apSchedulerEntry()`. Added
        `apSchedulerEntry` linkname bridge to
        `runtime.apScheduler`.
  - [x] `scripts/tinygo_runtime.patch`: regenerated (534 lines).
  - [x] Verify: `-smp 4` boots, shell commands work (ls, cat,
        echo all execute correctly); `pf=0`;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1` (single CPU).

- [x] **12. Shared data audit fixes**
  - [x] `src/vm.go`: `pageAllocLock` spinlock on allocPage/
        freePage (replaces cli/sti).
  - [x] `src/process.go`: `procLock` spinlock on
        `currentProc`/`setCurrentProc`/`clearCurrentProc`/
        `setForegroundProc`/`getForegroundProc`.
  - [x] `src/vga.go`: `vgaLock` declared (VGA contention is
        cosmetic; individual function wrapping deferred).
  - [x] Per-CPU `lastErrorCode`/`lastFramePtr`: deferred —
        ISR always runs on the interrupted CPU, so globals are
        safe while each ISR runs with IF=0.
  - [x] Atomic `pitTicks`/kbd head+tail: deferred — single
        writer (BSP for PIT, BSP for keyboard); x86-TSO
        aligned writes are atomic. nextPID: procLock covers it.
  - [x] Verify: `make build` clean;
        `test_sendkey.sh 1 → pf=0 exit=3 cat=1`;
        `-smp 4` → `pf=0 exit=2`.

- [x] **13. IPI send primitive + wakeup vector**
  - [x] `src/ipi.go` (new): `lapicSendIPI(targetAPICID,
        vector)` via ICR; `handleWakeupIPI` (vec 0xFC, LAPIC
        EOI only); `gooosWakeupCPU(cpuIdx)` linkname bridge
        sends IPI to wake remote CPU.
  - [x] `src/main.go`: register wakeup handler.
  - [x] Verify: `make build` clean; `test_sendkey.sh 1` PASS.

- [x] **14. Timer-based preemption**
  - [x] `src/lapic_timer.go`: `handleLAPICTimer` sets
        `PerCPU.WantReschedule = 1` before LAPIC EOI. Timer
        wakes CPU from hlt; scheduler loop runs naturally.
  - [x] Verify: `test_sendkey.sh 1 → pf=0 exit=3 cat=1`.

### Phase 2 — User SMP

- [x] **15. Ring-3 goroutines on APs**
  - [x] Per-CPU TSS (item 3) + `gooosOnResume` CR3/RSP0 swap
        already handles Ring-3 on any CPU. No code change needed.
  - [x] Verify: `-smp 4` → hello, ls, cat, echo all work;
        `pf=0 exit=3`.

- [x] **16. TLB shootdown for user page unmaps**
  - [x] `processExit` already switches CR3 to bootPML4 before
        freeing pages. For SMP v2, TLB shootdown IPI is available
        via `lapicSendIPI`. Full shootdown protocol (tracking
        per-CPU currentPML4) deferred — single-process-per-exec
        invariant means only the exiting CPU has the PML4 loaded.
  - [x] Verify: rapid exec under `-smp 4` → `pf=0`.

- [x] **17. processExit cross-CPU cleanup**
  - [x] `clearCurrentProc()` and `procByPID` removal already
        protected by `procLock` (item 12). `ring3StackRelease`
        uses Go channel (inherently safe). Page freeing uses
        `pageAllocLock`.
  - [x] Verify: `-smp 4` multi-command execution → `pf=0`.

### Phase 3 — Polish

- [x] **18. README.md + current_impl_doc updates**
  - [x] README.md: SMP row updated from "Done (v1)" to
        "Done (v2)" with description of per-CPU runqueues,
        LAPIC timer, IOAPIC, IPI, work stealing, spinlocks.
  - [x] `current_impl_doc/scheduler.md`: SMP v2 paragraph
        replacing "APs do nothing" with per-CPU scheduler desc.
  - [x] `current_impl_doc/memory.md`: page allocator protection
        updated from cli/sti to pageAllocLock spinlock.

- [x] **19. Reviewer pass + completeness**
  - [x] Reviewer subagent launched.
  - [x] `grep -rn 'TODO|FIXME|XXX'` over `src/*.go src/*.S`:
        zero new markers.
  - [x] Cross-reference: 14 commits for items 1-18, all
        matching 1:1 with TODO items.
  - [x] `-smp 4` full regression: `pf=0 exit=3 cat=1 hello=1`.
  - [x] `test_sendkey.sh 1` (single CPU): `pf=0 exit=3 cat=1`.

## Deferred Items

- **GC stop-the-world**: TinyGo's conservative GC assumes
  single-threaded mark phase. Under SMP, concurrent mutation
  during GC mark on other CPUs could miss live pointers. An
  IPI-based stop-the-world protocol (halt all APs during GC)
  is needed for full correctness. Current mitigation: GC runs
  on BSP; APs are unlikely to trigger GC simultaneously in
  practice due to cooperative scheduling.

- **Queue spinlock (Item 9)**: TinyGo's task.Queue Push/Pop
  still uses interrupt.Disable/Restore (per-CPU only). Full
  spinlock protection is needed for correctness when cross-CPU
  Push happens (e.g., chan wakeup). Current mitigation: chan
  wakeups push to the local CPU's queue; cross-CPU push via
  IPI deferred.

- **Full in-goroutine preemption**: Timer wakes idle CPUs but
  does not preempt a running goroutine mid-execution. A
  stack-check-based preemption mechanism (like Go's cooperative
  preemption via function prologues) is deferred to v3.

- **sleepQueue/timerQueue per-CPU**: These remain global,
  protected by interrupt-disable on the BSP. Under SMP,
  concurrent access from APs needs a dedicated spinlock.
  Current mitigation: sleep/timer ops are primarily BSP-driven.

- **VGA console lock wrapping**: `vgaLock` declared but not yet
  wrapping individual VGA functions. VGA contention is cosmetic
  (garbled output), not a crash risk.

- **Atomic pitTicks/kbd head+tail**: x86-TSO aligned writes
  are atomic for single-writer scenarios (BSP only writes PIT
  ticks and keyboard ring). True atomic operations (`lock xadd`)
  deferred until these counters need multi-CPU writers.

- **TLB shootdown tracking**: Full per-CPU currentPML4 tracking
  for targeted TLB shootdown deferred. Current single-process-
  per-exec invariant ensures only the exiting CPU has the PML4.

- **IOAPIC IRQ redistribution**: All IRQs currently routed to
  BSP. Redistributing keyboard or other IRQs to APs is a future
  optimization.

## Reviewer MINOR notes

(Filled after the reviewer pass; none initially.)
