// Seed: 3328271229
module module_0;
  wire id_1;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  reg id_2;
  initial begin : LABEL_0
    id_2 <= 1;
    id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wand id_5;
  assign id_5 = 1'b0;
  tri1 id_6 = 1;
  assign id_4 = id_1;
endmodule
