Module,UDMA_SMI,,,,,
,Memory address: UDMA_CH_ADDR_SMI(`UDMA_CH_ADDR_SMI),,,,,
,,,,,,
,Basic SMI driven by UDMA system,,,,,
Register,Offset/Field,MSB,LSB,Type,Default,Description
0x00,PHY_RW,,,,,
,rw,0,0,WO,, 0: read 1 : write; Phy read/write control;
0x04,PHY_EN,,,,,
,en,0,0,WO,,enable transaction;
0x08,PHY_ND,,,,,
,nd,0,0,RO,,New data indicator;
0x0C,PHY_BUSY,,,,,
,busy,0,0,RO,,Busy indicator;
0x10,PHY_ADDR,,,,,
,addr,4,0,WO,,Device address of PHY;
0x14,REG_ADDR,,,,,
,addr,4,0,WO,,Register address of PHY;
0x18,TX_DATA,,,,,
,data,15,0,WO,,PHY register write data;
0x1C,RX_DATA,,,,,
,data,15,0,RO,,PHY register read data;
0x20,PHY_RSTN,,,,,
,data,0,0,RW,,PHY reset status;