Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,HS USB,PDMA
M2sExt_sb_0/CoreUARTapb_0_4/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreAPB3_1/u_mux_p_to_b3/Primitives,181,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_7/G0a.0.ui2c/Primitives,348,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/make_M2sExt_sb_CoreUARTapb_0_3_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_2/G0a.0.ui2c/Primitives,347,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_3/uCORESPI_SFR/Primitives,65,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_7/uCORESPI_SFR/u_m1.u_master/Primitives,58,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_9/G0a.0.ui2c/Primitives,355,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_2/uCORESPI_SFR/Primitives,63,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_3/G0a.0.ui2c/Primitives,350,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_3/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_1/G0a.0.ui2c/Primitives,349,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_2/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreInterrupt_0/Primitives,153,96,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,51,9,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4/Primitives,38,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4/Primitives,28,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/make_RX/Primitives,51,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_6/G0a.0.ui2c/Primitives,350,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_4/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_1/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/Primitives,26,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/make_M2sExt_sb_CoreUARTapb_0_6_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_8/G0a.0.ui2c/Primitives,353,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/Primitives,24,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_2/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_3/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_1/uCORESPI_SFR/Primitives,68,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/make_M2sExt_sb_CoreUARTapb_0_5_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/make_TX/Primitives,30,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_7/uCORESPI_SFR/Primitives,37,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/Primitives,32,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_4/G0a.0.ui2c/Primitives,345,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_5/G0a.0.ui2c/Primitives,348,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_7/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreGPIO_0_0/Primitives,255,265,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/make_TX/Primitives,31,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_1/U_ApbAddrData/Primitives,125,100,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_0/U_ApbAddrData/Primitives,16,42,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/make_M2sExt_sb_CoreUARTapb_0_2_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_4/uCORESPI_SFR/Primitives,68,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_0/G0a.0.ui2c/Primitives,350,113,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4/Primitives,28,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,153,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,97,33,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/make_TX/Primitives,31,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/make_RX/Primitives,58,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_4/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/make_TX/Primitives,30,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/make_TX/Primitives,30,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/make_TX/Primitives,31,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/make_M2sExt_sb_CoreUARTapb_0_7_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_6/uCORESPI_SFR/u_s1.u_slave/Primitives,28,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/Primitives,33,1,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/Primitives,21,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_0/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/Primitives,17,3,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4/Primitives,24,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/make_M2sExt_sb_CoreUARTapb_0_1_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/make_TX/Primitives,30,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_6/uCORESPI_SFR/Primitives,42,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
Primitives/Primitives,1,0,0,0,53,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/make_M2sExt_sb_CoreUARTapb_0_8_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/Primitives,29,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_0/uCORESPI_SFR/Primitives,71,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_7/uCORESPI_SFR/u_s1.u_slave/Primitives,27,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/make_TX/Primitives,31,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/make_TX/Primitives,28,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAPB3_1/Primitives,25,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_3/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CORERESETP_0/Primitives,2,9,0,0,0,0,0,1,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/UG07_rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/Primitives,32,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4/Primitives,28,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/Primitives,21,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/uUART/make_TX/Primitives,28,23,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/make_RX/Primitives,50,37,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4/Primitives,35,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_5/uCORESPI_SFR/Primitives,71,26,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/Primitives,31,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_6/uCORESPI_SFR/u_m1.u_master/Primitives,58,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/Primitives,28,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_0/Primitives,6,10,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_5/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAPB3_0/Primitives,24,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/Primitives,17,3,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/Primitives,38,0,0,0,20,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4/Primitives,28,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4/Primitives,35,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_5/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_1/uUART/UG06_tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/make_M2sExt_sb_CoreUARTapb_0_9_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_3/uCORESPI_SFR/u_m1.u_master/Primitives,55,54,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_0/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_1/Primitives,2,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_5/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_6/Primitives,21,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_7/Primitives,25,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_8/Primitives,0,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,7,1,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_1/uCORESPI_SFR/u_s1.u_slave/Primitives,24,29,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_1/U_PenableScheduler/Primitives,7,2,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,1,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/Primitives,27,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_0/uUART/make_M2sExt_sb_CoreUARTapb_0_0_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_2/uUART/Primitives,22,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_8/uUART/UG06.tx_fifo_xhdl79/M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_4/uUART/make_M2sExt_sb_CoreUARTapb_0_4_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_1/Primitives,2,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_5/uUART/Primitives,32,24,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_1/U_AhbToApbSM/Primitives,37,9,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREAHBTOAPB3_0/U_PenableScheduler/Primitives,5,2,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_6/Primitives,0,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/Primitives,9,1,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_0/Primitives,2,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_2/Primitives,2,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_2/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/M2sExt_sb_MSS_0/Primitives,0,0,0,0,12,0,0,0,1,1,1
M2sExt_sb_0/COREI2C_0_9/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/COREI2C_0_4/Primitives,1,8,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_6/Primitives,1,0,0,0,0,0,0,0,0,0,0
IO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0
M2sExt_sb_0/CoreUARTapb_0_9/uUART/UG07.rx_fifo_xhdl80/M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4/ram128_8_pa4/Primitives,1,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_7/Primitives,1,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_4/Primitives,3,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_5/Primitives,1,0,0,0,0,0,0,0,0,0,0
M2sExt_sb_0/CORESPI_0_3/Primitives,1,0,0,0,0,0,0,0,0,0,0
