{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:52:24 2021 " "Info: Processing started: Mon May 10 18:52:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc -c crc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off crc -c crc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "crc.bdf 1 1 " "Warning: Using design file crc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Info: Found entity 1: crc" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc " "Info: Elaborating entity \"crc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "usbconnection.vhd 2 1 " "Warning: Using design file usbconnection.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usbconnection-BEHAVIOR " "Info: Found design unit 1: usbconnection-BEHAVIOR" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 usbconnection " "Info: Found entity 1: usbconnection" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbconnection usbconnection:inst " "Info: Elaborating entity \"usbconnection\" for hierarchy \"usbconnection:inst\"" {  } { { "crc.bdf" "inst" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 144 520 664 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_out usbconnection.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at usbconnection.vhd(42): object \"b_out\" assigned a value but never read" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din usbconnection.vhd(76) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(76): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o usbconnection.vhd(96) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(96): signal \"o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_in usbconnection.vhd(53) " "Warning (10631): VHDL Process Statement warning at usbconnection.vhd(53): inferring latch(es) for signal or variable \"a_in\", which holds its previous value in one or more paths through the process" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout usbconnection.vhd(53) " "Warning (10631): VHDL Process Statement warning at usbconnection.vhd(53): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in usbconnection.vhd(114) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(114): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(115) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(115): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(116) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(116): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(117) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(117): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(118) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(118): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(119) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(119): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(120) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(120): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(131) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(131): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p usbconnection.vhd(139) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(139): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o usbconnection.vhd(143) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(143): signal \"o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[0\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[1\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[2\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[3\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[4\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[5\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[6\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"dout\[7\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_in\[0\] usbconnection.vhd(53) " "Info (10041): Inferred latch for \"a_in\[0\]\" at usbconnection.vhd(53)" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "road_sel.vhd 2 1 " "Warning: Using design file road_sel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 road_sel-bhv " "Info: Found design unit 1: road_sel-bhv" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 road_sel " "Info: Found entity 1: road_sel" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "road_sel road_sel:inst1 " "Info: Elaborating entity \"road_sel\" for hierarchy \"road_sel:inst1\"" {  } { { "crc.bdf" "inst1" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 320 536 632 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nrd road_sel.vhd(15) " "Warning (10492): VHDL Process Statement warning at road_sel.vhd(15): signal \"nrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "n7449.vhd 2 1 " "Warning: Using design file n7449.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n7449-lpf " "Info: Found design unit 1: n7449-lpf" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 n7449 " "Info: Found entity 1: n7449" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n7449 n7449:inst7 " "Info: Elaborating entity \"n7449\" for hierarchy \"n7449:inst7\"" {  } { { "crc.bdf" "inst7" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 104 1568 1712 200 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[0\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[1\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[2\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[3\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[4\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[5\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[6\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.vhd 2 1 " "Warning: Using design file mux2_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-rtl " "Info: Found design unit 1: mux2_1-rtl" {  } { { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/mux2_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/mux2_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst6 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst6\"" {  } { { "crc.bdf" "inst6" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 104 1344 1488 200 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Warning: Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "crc.bdf" "inst5" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { -16 1024 1120 80 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter:inst5\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter:inst5\|74161:inst\"" {  } { { "counter.bdf" "inst" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"counter:inst5\|74161:inst\"" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter:inst5\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter:inst5\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:inst5\|74161:inst\|f74161:sub counter:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"counter:inst5\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter:inst5\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[0\] usbconnection:inst\|a_in\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[0\]\" to the node \"usbconnection:inst\|a_in\[0\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "usbconnection:inst\|dout\[4\] usbconnection:inst\|dout\[2\] " "Info: Duplicate LATCH primitive \"usbconnection:inst\|dout\[4\]\" merged with LATCH primitive \"usbconnection:inst\|dout\[2\]\"" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "usbconnection:inst\|dout\[0\] usbconnection:inst\|dout\[2\] " "Info: Duplicate LATCH primitive \"usbconnection:inst\|dout\[0\]\" merged with LATCH primitive \"usbconnection:inst\|dout\[2\]\"" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "qa VCC " "Warning (13410): Pin \"qa\" is stuck at VCC" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 256 1104 1280 272 "qa" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qc VCC " "Warning (13410): Pin \"qc\" is stuck at VCC" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 288 1104 1280 304 "qc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qd VCC " "Warning (13410): Pin \"qd\" is stuck at VCC" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 304 1104 1280 320 "qd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qf VCC " "Warning (13410): Pin \"qf\" is stuck at VCC" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 336 1104 1280 352 "qf" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:52:26 2021 " "Info: Processing ended: Mon May 10 18:52:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:52:27 2021 " "Info: Processing started: Mon May 10 18:52:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off crc -c crc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off crc -c crc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "crc EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"crc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clock (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usbconnection:inst\|fstate.latch_data_from_host " "Info: Destination node usbconnection:inst\|fstate.latch_data_from_host" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usbconnection:inst\|fstate.send_data_host " "Info: Destination node usbconnection:inst\|fstate.send_data_host" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 89 (CLK6, LVDSCLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN 89 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:inst5\|inst3  " "Info: Automatically promoted node counter:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register usbconnection:inst\|fstate.send_data_host register usbconnection:inst\|a_in\[0\] -1.687 ns " "Info: Slack time is -1.687 ns between source register \"usbconnection:inst\|fstate.send_data_host\" and destination register \"usbconnection:inst\|a_in\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.005 ns + Largest register register " "Info: + Largest register to register requirement is 0.005 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.793 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 4.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.970 ns) 3.912 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG Unassigned 4 " "Info: 2: + IC(2.088 ns) + CELL(0.970 ns) = 3.912 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 4.793 ns usbconnection:inst\|a_in\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 4.793 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 42.35 % ) " "Info: Total cell delay = 2.030 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns ( 57.65 % ) " "Info: Total interconnect delay = 2.763 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.793 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 4.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.970 ns) 3.912 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG Unassigned 4 " "Info: 2: + IC(2.088 ns) + CELL(0.970 ns) = 3.912 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 4.793 ns usbconnection:inst\|a_in\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 4.793 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 42.35 % ) " "Info: Total cell delay = 2.030 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns ( 57.65 % ) " "Info: Total interconnect delay = 2.763 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.666 ns) 3.608 ns usbconnection:inst\|fstate.send_data_host 2 REG Unassigned 5 " "Info: 2: + IC(2.088 ns) + CELL(0.666 ns) = 3.608 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 42.13 % ) " "Info: Total cell delay = 1.520 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 57.87 % ) " "Info: Total interconnect delay = 2.088 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.608 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.666 ns) 3.608 ns usbconnection:inst\|fstate.send_data_host 2 REG Unassigned 5 " "Info: 2: + IC(2.088 ns) + CELL(0.666 ns) = 3.608 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 42.13 % ) " "Info: Total cell delay = 1.520 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 57.87 % ) " "Info: Total interconnect delay = 2.088 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns   " "Info:   Micro setup delay of destination is 1.376 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.692 ns - Longest register register " "Info: - Longest register to register delay is 1.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.send_data_host 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns inst3\[0\]~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns usbconnection:inst\|a_in\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 73.76 % ) " "Info: Total cell delay = 1.248 ns ( 73.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 26.24 % ) " "Info: Total interconnect delay = 0.444 ns ( 26.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.692 ns register register " "Info: Estimated most critical path is register to register delay of 1.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.send_data_host 1 REG LAB_X2_Y11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y11; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns inst3\[0\]~0 2 COMB LAB_X2_Y11 1 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X2_Y11; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns usbconnection:inst\|a_in\[0\] 3 REG LAB_X2_Y11 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = LAB_X2_Y11; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 73.76 % ) " "Info: Total cell delay = 1.248 ns ( 73.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 26.24 % ) " "Info: Total interconnect delay = 0.444 ns ( 26.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[7\] 0 " "Info: Pin \"din\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[6\] 0 " "Info: Pin \"din\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[5\] 0 " "Info: Pin \"din\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[4\] 0 " "Info: Pin \"din\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[3\] 0 " "Info: Pin \"din\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[2\] 0 " "Info: Pin \"din\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[1\] 0 " "Info: Pin \"din\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din\[0\] 0 " "Info: Pin \"din\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nrd 0 " "Info: Pin \"nrd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Info: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa 0 " "Info: Pin \"qa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb 0 " "Info: Pin \"qb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qc 0 " "Info: Pin \"qc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qd 0 " "Info: Pin \"qd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qe 0 " "Info: Pin \"qe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qf 0 " "Info: Pin \"qf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qg 0 " "Info: Pin \"qg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nq\[1\] 0 " "Info: Pin \"nq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qa VCC " "Info: Pin qa has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qa } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "qa" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 256 1104 1280 272 "qa" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qc VCC " "Info: Pin qc has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qc } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "qc" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 288 1104 1280 304 "qc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qc } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qd VCC " "Info: Pin qd has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qd } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "qd" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 304 1104 1280 320 "qd" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qf VCC " "Info: Pin qf has VCC driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qf } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "qf" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 336 1104 1280 352 "qf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qf } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "road_sel:inst1\|sel~1 (inverted) " "Info: Following pins have the same output enable: road_sel:inst1\|sel~1 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[7] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[7\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[6] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[6\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[5] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[5\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[4] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[4\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[3] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[3\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[2] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[2\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[1] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[1\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional din\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin din\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { din[0] } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "din\[0\]" } } } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:52:28 2021 " "Info: Processing ended: Mon May 10 18:52:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:52:29 2021 " "Info: Processing started: Mon May 10 18:52:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off crc -c crc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off crc -c crc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:52:29 2021 " "Info: Processing ended: Mon May 10 18:52:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:52:30 2021 " "Info: Processing started: Mon May 10 18:52:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "usbconnection:inst\|dout\[2\] " "Warning: Node \"usbconnection:inst\|dout\[2\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usbconnection:inst\|a_in\[0\] " "Warning: Node \"usbconnection:inst\|a_in\[0\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "usbconnection:inst\|fstate.latch_data_from_host " "Info: Detected ripple clock \"usbconnection:inst\|fstate.latch_data_from_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "usbconnection:inst\|fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "usbconnection:inst\|fstate.send_data_host " "Info: Detected ripple clock \"usbconnection:inst\|fstate.send_data_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "usbconnection:inst\|fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register usbconnection:inst\|fstate.send_data_host register usbconnection:inst\|a_in\[0\] 287.03 MHz 3.484 ns Internal " "Info: Clock \"clock\" has Internal fmax of 287.03 MHz between source register \"usbconnection:inst\|fstate.send_data_host\" and destination register \"usbconnection:inst\|a_in\[0\]\" (period= 3.484 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.223 ns + Longest register register " "Info: + Longest register to register delay is 1.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.send_data_host 1 REG LCFF_X2_Y11_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.206 ns) 0.666 ns inst3\[0\]~0 2 COMB LCCOMB_X2_Y11_N26 1 " "Info: 2: + IC(0.460 ns) + CELL(0.206 ns) = 0.666 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 1.223 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.412 ns ( 33.69 % ) " "Info: Total cell delay = 0.412 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 66.31 % ) " "Info: Total interconnect delay = 0.811 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { usbconnection:inst|fstate.send_data_host {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.460ns 0.351ns } { 0.000ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.399 ns - Smallest " "Info: - Smallest clock skew is 1.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.993 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.666 ns) 3.993 ns usbconnection:inst\|fstate.send_data_host 2 REG LCFF_X2_Y11_N19 5 " "Info: 2: + IC(2.217 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.48 % ) " "Info: Total cell delay = 1.776 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.217 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.614 ns + " "Info: + Micro setup delay of destination is 1.614 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { usbconnection:inst|fstate.send_data_host {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.460ns 0.351ns } { 0.000ns 0.206ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:inst5\|74161:inst\|f74161:sub\|87 counter:inst5\|inst3 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter:inst5\|74161:inst\|f74161:sub\|87\" and destination register \"counter:inst5\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst5\|74161:inst\|f74161:sub\|87 1 REG LCFF_X12_Y11_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 4; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.370 ns) 0.814 ns counter:inst5\|inst1 2 COMB LCCOMB_X12_Y11_N28 1 " "Info: 2: + IC(0.444 ns) + CELL(0.370 ns) = 0.814 ns; Loc. = LCCOMB_X12_Y11_N28; Fanout = 1; COMB Node = 'counter:inst5\|inst1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 168 504 552 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.922 ns counter:inst5\|inst3 3 REG LCFF_X12_Y11_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.922 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 1; REG Node = 'counter:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 51.84 % ) " "Info: Total cell delay = 0.478 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 48.16 % ) " "Info: Total interconnect delay = 0.444 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 {} counter:inst5|inst1 {} counter:inst5|inst3 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter:inst5\|inst3 3 REG LCFF_X12_Y11_N29 1 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 1; REG Node = 'counter:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter:inst5\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N17 4 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 4; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 {} counter:inst5|inst1 {} counter:inst5|inst3 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { counter:inst5|inst3 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "usbconnection:inst\|fstate.set_wr_high usbconnection:inst\|a_in\[0\] clock 623 ps " "Info: Found hold time violation between source  pin or register \"usbconnection:inst\|fstate.set_wr_high\" and destination pin or register \"usbconnection:inst\|a_in\[0\]\" for clock \"clock\" (Hold time is 623 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.629 ns + Largest " "Info: + Largest clock skew is 2.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns usbconnection:inst\|fstate.set_wr_high 3 REG LCFF_X2_Y11_N25 4 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.set_wr_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.702 ns - Shortest register register " "Info: - Shortest register to register delay is 1.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.set_wr_high 1 REG LCFF_X2_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.set_wr_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.651 ns) 1.145 ns inst3\[0\]~0 2 COMB LCCOMB_X2_Y11_N26 1 " "Info: 2: + IC(0.494 ns) + CELL(0.651 ns) = 1.145 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 1.702 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.857 ns ( 50.35 % ) " "Info: Total cell delay = 0.857 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 49.65 % ) " "Info: Total interconnect delay = 0.845 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { usbconnection:inst|fstate.set_wr_high {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.494ns 0.351ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { usbconnection:inst|fstate.set_wr_high {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.494ns 0.351ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usbconnection:inst\|fstate.wait_ntxe_low ntxe clock 4.916 ns register " "Info: tsu for register \"usbconnection:inst\|fstate.wait_ntxe_low\" (data pin = \"ntxe\", clock pin = \"clock\") is 4.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.719 ns + Longest pin register " "Info: + Longest pin to register delay is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ntxe 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'ntxe'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntxe } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 216 200 368 232 "ntxe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.032 ns) + CELL(0.624 ns) 7.611 ns usbconnection:inst\|Selector1~1 2 COMB LCCOMB_X2_Y11_N8 1 " "Info: 2: + IC(6.032 ns) + CELL(0.624 ns) = 7.611 ns; Loc. = LCCOMB_X2_Y11_N8; Fanout = 1; COMB Node = 'usbconnection:inst\|Selector1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { ntxe usbconnection:inst|Selector1~1 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.719 ns usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y11_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.719 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 21.86 % ) " "Info: Total cell delay = 1.687 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 78.14 % ) " "Info: Total interconnect delay = 6.032 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { ntxe usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { ntxe {} ntxe~combout {} usbconnection:inst|Selector1~1 {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y11_N9 2 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { ntxe usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { ntxe {} ntxe~combout {} usbconnection:inst|Selector1~1 {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock din\[7\] usbconnection:inst\|fstate.latch_data_from_host 11.043 ns register " "Info: tco from clock \"clock\" to destination pin \"din\[7\]\" through register \"usbconnection:inst\|fstate.latch_data_from_host\" is 11.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.993 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.666 ns) 3.993 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.48 % ) " "Info: Total cell delay = 1.776 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.217 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.746 ns + Longest register pin " "Info: + Longest register to pin delay is 6.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.latch_data_from_host 1 REG LCFF_X2_Y11_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.616 ns) 1.370 ns road_sel:inst1\|sel~1 2 COMB LCCOMB_X2_Y11_N6 8 " "Info: 2: + IC(0.754 ns) + CELL(0.616 ns) = 1.370 ns; Loc. = LCCOMB_X2_Y11_N6; Fanout = 8; COMB Node = 'road_sel:inst1\|sel~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 } "NODE_NAME" } } { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(3.066 ns) 6.746 ns din\[7\] 3 PIN PIN_28 0 " "Info: 3: + IC(2.310 ns) + CELL(3.066 ns) = 6.746 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'din\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 54.58 % ) " "Info: Total cell delay = 3.682 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 45.42 % ) " "Info: Total interconnect delay = 3.064 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host {} road_sel:inst1|sel~1 {} din[7] {} } { 0.000ns 0.754ns 2.310ns } { 0.000ns 0.616ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host {} road_sel:inst1|sel~1 {} din[7] {} } { 0.000ns 0.754ns 2.310ns } { 0.000ns 0.616ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "usbconnection:inst\|a_in\[0\] din\[0\] clock -2.032 ns register " "Info: th for register \"usbconnection:inst\|a_in\[0\]\" (data pin = \"din\[0\]\", clock pin = \"clock\") is -2.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns din\[0\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'din\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din~7 2 COMB IOC_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y11_N1; Fanout = 1; COMB Node = 'din~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { din[0] din~7 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.603 ns) + CELL(0.319 ns) 6.867 ns inst3\[0\]~0 3 COMB LCCOMB_X2_Y11_N26 1 " "Info: 3: + IC(5.603 ns) + CELL(0.319 ns) = 6.867 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { din~7 inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 7.424 ns usbconnection:inst\|a_in\[0\] 4 REG LCCOMB_X2_Y11_N22 1 " "Info: 4: + IC(0.351 ns) + CELL(0.206 ns) = 7.424 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 19.80 % ) " "Info: Total cell delay = 1.470 ns ( 19.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.954 ns ( 80.20 % ) " "Info: Total interconnect delay = 5.954 ns ( 80.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { din[0] din~7 inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { din[0] {} din~7 {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 5.603ns 0.351ns } { 0.000ns 0.945ns 0.319ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { din[0] din~7 inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { din[0] {} din~7 {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 5.603ns 0.351ns } { 0.000ns 0.945ns 0.319ns 0.206ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:52:31 2021 " "Info: Processing ended: Mon May 10 18:52:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Info: Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
