#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11c6be460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11c6c4910 .scope module, "systolic" "systolic" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sys_data_in_11";
    .port_info 3 /INPUT 16 "sys_data_in_21";
    .port_info 4 /INPUT 16 "sys_data_in_31";
    .port_info 5 /INPUT 16 "sys_data_in_41";
    .port_info 6 /INPUT 1 "sys_start_1";
    .port_info 7 /INPUT 1 "sys_start_2";
    .port_info 8 /INPUT 1 "sys_start_3";
    .port_info 9 /INPUT 1 "sys_start_4";
    .port_info 10 /OUTPUT 16 "sys_data_out_41";
    .port_info 11 /OUTPUT 16 "sys_data_out_42";
    .port_info 12 /OUTPUT 16 "sys_data_out_43";
    .port_info 13 /OUTPUT 16 "sys_data_out_44";
    .port_info 14 /OUTPUT 1 "sys_valid_out_41";
    .port_info 15 /OUTPUT 1 "sys_valid_out_42";
    .port_info 16 /OUTPUT 1 "sys_valid_out_43";
    .port_info 17 /OUTPUT 1 "sys_valid_out_44";
    .port_info 18 /INPUT 16 "sys_weight_in_11";
    .port_info 19 /INPUT 16 "sys_weight_in_12";
    .port_info 20 /INPUT 16 "sys_weight_in_13";
    .port_info 21 /INPUT 16 "sys_weight_in_14";
    .port_info 22 /INPUT 1 "sys_accept_w_1";
    .port_info 23 /INPUT 1 "sys_accept_w_2";
    .port_info 24 /INPUT 1 "sys_accept_w_3";
    .port_info 25 /INPUT 1 "sys_accept_w_4";
    .port_info 26 /INPUT 1 "sys_switch_in";
    .port_info 27 /INPUT 16 "ub_rd_col_size_in";
    .port_info 28 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x12c733720 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x11ca44850 .functor BUFZ 16, v0x11ca202b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11ca44920 .functor BUFZ 16, v0x11ca26fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11ca449d0 .functor BUFZ 16, v0x11ca2dc70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11ca44a80 .functor BUFZ 16, v0x11ca34940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11ca44b50 .functor BUFZ 1, v0x11ca205b0_0, C4<0>, C4<0>, C4<0>;
L_0x11ca44bf0 .functor BUFZ 1, v0x11ca27280_0, C4<0>, C4<0>, C4<0>;
L_0x11ca44c60 .functor BUFZ 1, v0x11ca2df50_0, C4<0>, C4<0>, C4<0>;
L_0x11ca44d30 .functor BUFZ 1, v0x11ca34c20_0, C4<0>, C4<0>, C4<0>;
o0x120040a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca351b0_0 .net "clk", 0 0, o0x120040a00;  0 drivers
L_0x120078010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x11ca04920_0 .net "pe_enabled", 3 0, L_0x120078010;  1 drivers
v0x11ca35450_0 .net "pe_input_out_11", 15 0, v0x11c6ca390_0;  1 drivers
v0x11ca354e0_0 .net "pe_input_out_12", 15 0, v0x11c6d10d0_0;  1 drivers
v0x11ca35570_0 .net "pe_input_out_13", 15 0, v0x11c6d7e00_0;  1 drivers
v0x11ca35600_0 .net "pe_input_out_21", 15 0, v0x11c6e5830_0;  1 drivers
v0x11ca35690_0 .net "pe_input_out_22", 15 0, v0x11c6ec590_0;  1 drivers
v0x11ca35720_0 .net "pe_input_out_23", 15 0, v0x11c6f3280_0;  1 drivers
v0x11ca357b0_0 .net "pe_input_out_31", 15 0, v0x11ca04d70_0;  1 drivers
v0x11ca358c0_0 .net "pe_input_out_32", 15 0, v0x11ca0bb20_0;  1 drivers
v0x11ca35950_0 .net "pe_input_out_33", 15 0, v0x11ca12810_0;  1 drivers
v0x11ca359e0_0 .net "pe_input_out_41", 15 0, v0x11ca20170_0;  1 drivers
v0x11ca35a80_0 .net "pe_input_out_42", 15 0, v0x11ca26e70_0;  1 drivers
v0x11ca35b20_0 .net "pe_input_out_43", 15 0, v0x11ca2db40_0;  1 drivers
v0x11ca35bc0_0 .net "pe_psum_out_11", 15 0, v0x11c6ca510_0;  1 drivers
v0x11ca35ce0_0 .net "pe_psum_out_12", 15 0, v0x11c6d1240_0;  1 drivers
v0x11ca35df0_0 .net "pe_psum_out_13", 15 0, v0x11c6d7f70_0;  1 drivers
v0x11ca35f80_0 .net "pe_psum_out_14", 15 0, v0x11c6dec80_0;  1 drivers
v0x11ca36090_0 .net "pe_psum_out_21", 15 0, v0x11c6e5970_0;  1 drivers
v0x11ca361a0_0 .net "pe_psum_out_22", 15 0, v0x11c6ec6c0_0;  1 drivers
v0x11ca362b0_0 .net "pe_psum_out_23", 15 0, v0x11c6f33b0_0;  1 drivers
v0x11ca363c0_0 .net "pe_psum_out_24", 15 0, v0x11c6fa0a0_0;  1 drivers
v0x11ca364d0_0 .net "pe_psum_out_31", 15 0, v0x11ca04ea0_0;  1 drivers
v0x11ca365e0_0 .net "pe_psum_out_32", 15 0, v0x11ca0bc40_0;  1 drivers
v0x11ca366f0_0 .net "pe_psum_out_33", 15 0, v0x11ca12930_0;  1 drivers
v0x11ca36800_0 .net "pe_psum_out_34", 15 0, v0x11ca19620_0;  1 drivers
v0x11ca36910_0 .net "pe_psum_out_41", 15 0, v0x11ca202b0_0;  1 drivers
v0x11ca369a0_0 .net "pe_psum_out_42", 15 0, v0x11ca26fa0_0;  1 drivers
v0x11ca36a30_0 .net "pe_psum_out_43", 15 0, v0x11ca2dc70_0;  1 drivers
v0x11ca36ac0_0 .net "pe_psum_out_44", 15 0, v0x11ca34940_0;  1 drivers
v0x11ca36b50_0 .net "pe_switch_out_11", 0 0, v0x11c6ca6c0_0;  1 drivers
v0x11ca36be0_0 .net "pe_switch_out_12", 0 0, v0x11c6d13e0_0;  1 drivers
v0x11ca36c70_0 .net "pe_switch_out_13", 0 0, v0x11c6d8110_0;  1 drivers
v0x11ca35e80_0 .net "pe_switch_out_14", 0 0, v0x11c6dee20_0;  1 drivers
v0x11ca36f00_0 .net "pe_switch_out_21", 0 0, v0x11c6e5b30_0;  1 drivers
v0x11ca36f90_0 .net "pe_switch_out_22", 0 0, v0x11c6ec860_0;  1 drivers
v0x11ca37020_0 .net "pe_switch_out_23", 0 0, v0x11c6f3550_0;  1 drivers
v0x11ca370b0_0 .net "pe_switch_out_24", 0 0, v0x11c6fa260_0;  1 drivers
v0x11ca37140_0 .net "pe_switch_out_31", 0 0, v0x11ca05080_0;  1 drivers
v0x11ca371d0_0 .net "pe_switch_out_32", 0 0, v0x11ca0be00_0;  1 drivers
v0x11ca37260_0 .net "pe_switch_out_33", 0 0, v0x11ca12af0_0;  1 drivers
v0x11ca372f0_0 .net "pe_switch_out_34", 0 0, v0x11ca197e0_0;  1 drivers
v0x11ca37380_0 .net "pe_switch_out_41", 0 0, v0x11ca20490_0;  1 drivers
v0x11ca37410_0 .net "pe_switch_out_42", 0 0, v0x11ca27160_0;  1 drivers
v0x11ca374a0_0 .net "pe_switch_out_43", 0 0, v0x11ca2de30_0;  1 drivers
v0x11ca37530_0 .net "pe_switch_out_44", 0 0, v0x11ca34b00_0;  1 drivers
v0x11ca375c0_0 .net "pe_valid_out_11", 0 0, v0x11c6ca800_0;  1 drivers
v0x11ca37690_0 .net "pe_valid_out_12", 0 0, v0x11c6d1500_0;  1 drivers
v0x11ca37760_0 .net "pe_valid_out_13", 0 0, v0x11c6d8230_0;  1 drivers
v0x11ca37830_0 .net "pe_valid_out_14", 0 0, v0x11c6def40_0;  1 drivers
v0x11ca378c0_0 .net "pe_valid_out_21", 0 0, v0x11c6e5c70_0;  1 drivers
v0x11ca37990_0 .net "pe_valid_out_22", 0 0, v0x11c6ec990_0;  1 drivers
v0x11ca37a60_0 .net "pe_valid_out_23", 0 0, v0x11c6f3680_0;  1 drivers
v0x11ca37b30_0 .net "pe_valid_out_24", 0 0, v0x11c6fa380_0;  1 drivers
v0x11ca37bc0_0 .net "pe_valid_out_31", 0 0, v0x11ca051a0_0;  1 drivers
v0x11ca37c90_0 .net "pe_valid_out_32", 0 0, v0x11ca0bf20_0;  1 drivers
v0x11ca37d60_0 .net "pe_valid_out_33", 0 0, v0x11ca12c10_0;  1 drivers
v0x11ca37e30_0 .net "pe_valid_out_34", 0 0, v0x11ca19900_0;  1 drivers
v0x11ca37ec0_0 .net "pe_valid_out_41", 0 0, v0x11ca205b0_0;  1 drivers
v0x11ca37f90_0 .net "pe_valid_out_42", 0 0, v0x11ca27280_0;  1 drivers
v0x11ca38060_0 .net "pe_valid_out_43", 0 0, v0x11ca2df50_0;  1 drivers
v0x11ca38130_0 .net "pe_valid_out_44", 0 0, v0x11ca34c20_0;  1 drivers
v0x11ca381c0_0 .net "pe_weight_out_11", 15 0, v0x11c6ca950_0;  1 drivers
v0x11ca38290_0 .net "pe_weight_out_12", 15 0, v0x11c6d1620_0;  1 drivers
v0x11ca38360_0 .net "pe_weight_out_13", 15 0, v0x11c6d8350_0;  1 drivers
v0x11ca36d40_0 .net "pe_weight_out_14", 15 0, v0x11c6df060_0;  1 drivers
v0x11ca36e10_0 .net "pe_weight_out_21", 15 0, v0x11c6e5db0_0;  1 drivers
v0x11ca383f0_0 .net "pe_weight_out_22", 15 0, v0x11c6ecae0_0;  1 drivers
v0x11ca384c0_0 .net "pe_weight_out_23", 15 0, v0x11c6f37d0_0;  1 drivers
v0x11ca38590_0 .net "pe_weight_out_24", 15 0, v0x11c6fa4c0_0;  1 drivers
v0x11ca38620_0 .net "pe_weight_out_31", 15 0, v0x11ca052e0_0;  1 drivers
v0x11ca386b0_0 .net "pe_weight_out_32", 15 0, v0x11ca0c040_0;  1 drivers
v0x11ca38780_0 .net "pe_weight_out_33", 15 0, v0x11ca12d30_0;  1 drivers
v0x11ca38850_0 .net "pe_weight_out_34", 15 0, v0x11ca19a20_0;  1 drivers
o0x120040c10 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca38920_0 .net "rst", 0 0, o0x120040c10;  0 drivers
o0x120040a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca05400_0 .net "sys_accept_w_1", 0 0, o0x120040a30;  0 drivers
o0x1200418d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca38c30_0 .net "sys_accept_w_2", 0 0, o0x1200418d0;  0 drivers
o0x1200426e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca38d40_0 .net "sys_accept_w_3", 0 0, o0x1200426e0;  0 drivers
o0x1200434f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca38e50_0 .net "sys_accept_w_4", 0 0, o0x1200434f0;  0 drivers
o0x1200408e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca38f60_0 .net "sys_data_in_11", 15 0, o0x1200408e0;  0 drivers
o0x1200441e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca38ff0_0 .net "sys_data_in_21", 15 0, o0x1200441e0;  0 drivers
o0x120047840 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39080_0 .net "sys_data_in_31", 15 0, o0x120047840;  0 drivers
o0x12004aea0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39110_0 .net "sys_data_in_41", 15 0, o0x12004aea0;  0 drivers
v0x11ca391a0_0 .net "sys_data_out_41", 15 0, L_0x11ca44850;  1 drivers
v0x11ca39230_0 .net "sys_data_out_42", 15 0, L_0x11ca44920;  1 drivers
v0x11ca392c0_0 .net "sys_data_out_43", 15 0, L_0x11ca449d0;  1 drivers
v0x11ca39350_0 .net "sys_data_out_44", 15 0, L_0x11ca44a80;  1 drivers
o0x120040b50 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca393e0_0 .net "sys_start_1", 0 0, o0x120040b50;  0 drivers
o0x1200443c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca39470_0 .net "sys_start_2", 0 0, o0x1200443c0;  0 drivers
o0x120047a20 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca39500_0 .net "sys_start_3", 0 0, o0x120047a20;  0 drivers
o0x12004b080 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca39590_0 .net "sys_start_4", 0 0, o0x12004b080;  0 drivers
o0x120040af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca39620_0 .net "sys_switch_in", 0 0, o0x120040af0;  0 drivers
v0x11ca396b0_0 .net "sys_valid_out_41", 0 0, L_0x11ca44b50;  1 drivers
v0x11ca39740_0 .net "sys_valid_out_42", 0 0, L_0x11ca44bf0;  1 drivers
v0x11ca397d0_0 .net "sys_valid_out_43", 0 0, L_0x11ca44c60;  1 drivers
v0x11ca39860_0 .net "sys_valid_out_44", 0 0, L_0x11ca44d30;  1 drivers
o0x120040bb0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca398f0_0 .net "sys_weight_in_11", 15 0, o0x120040bb0;  0 drivers
o0x1200419f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39980_0 .net "sys_weight_in_12", 15 0, o0x1200419f0;  0 drivers
o0x120042800 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39a10_0 .net "sys_weight_in_13", 15 0, o0x120042800;  0 drivers
o0x120043610 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39aa0_0 .net "sys_weight_in_14", 15 0, o0x120043610;  0 drivers
o0x12004de10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11ca39b30_0 .net "ub_rd_col_size_in", 15 0, o0x12004de10;  0 drivers
o0x12004de40 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ca39bc0_0 .net "ub_rd_col_size_valid_in", 0 0, o0x12004de40;  0 drivers
L_0x11ca3a660 .part L_0x120078010, 0, 1;
L_0x11ca3b140 .part L_0x120078010, 1, 1;
L_0x11ca3bbe0 .part L_0x120078010, 2, 1;
L_0x11ca3c720 .part L_0x120078010, 3, 1;
L_0x11ca3d160 .part L_0x120078010, 0, 1;
L_0x11ca3dbf0 .part L_0x120078010, 1, 1;
L_0x11ca3e690 .part L_0x120078010, 2, 1;
L_0x11ca3f1d0 .part L_0x120078010, 3, 1;
L_0x11ca3fc10 .part L_0x120078010, 0, 1;
L_0x11ca406c0 .part L_0x120078010, 1, 1;
L_0x11ca41160 .part L_0x120078010, 2, 1;
L_0x11ca41c20 .part L_0x120078010, 3, 1;
L_0x11ca42680 .part L_0x120078010, 0, 1;
L_0x11ca43130 .part L_0x120078010, 1, 1;
L_0x11ca43bd0 .part L_0x120078010, 2, 1;
L_0x11ca44790 .part L_0x120078010, 3, 1;
S_0x11c6b8a90 .scope module, "pe11" "pe" 3 153, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12c7a3f10 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6c9f30_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6c9fe0_0 .net/s "mac_out", 15 0, L_0x11ca3a540;  1 drivers
v0x11c6ca0c0_0 .net/s "mult_out", 15 0, L_0x11ca39fc0;  1 drivers
v0x11c6ca1d0_0 .net "pe_accept_w_in", 0 0, o0x120040a30;  alias, 0 drivers
v0x11c6ca260_0 .net "pe_enabled", 0 0, L_0x11ca3a660;  1 drivers
v0x11c6ca2f0_0 .net/s "pe_input_in", 15 0, o0x1200408e0;  alias, 0 drivers
v0x11c6ca390_0 .var/s "pe_input_out", 15 0;
L_0x120078058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6ca430_0 .net/s "pe_psum_in", 15 0, L_0x120078058;  1 drivers
v0x11c6ca510_0 .var/s "pe_psum_out", 15 0;
v0x11c6ca620_0 .net "pe_switch_in", 0 0, o0x120040af0;  alias, 0 drivers
v0x11c6ca6c0_0 .var "pe_switch_out", 0 0;
v0x11c6ca760_0 .net "pe_valid_in", 0 0, o0x120040b50;  alias, 0 drivers
v0x11c6ca800_0 .var "pe_valid_out", 0 0;
v0x11c6ca8a0_0 .net/s "pe_weight_in", 15 0, o0x120040bb0;  alias, 0 drivers
v0x11c6ca950_0 .var/s "pe_weight_out", 15 0;
v0x11c6caa00_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6caaa0_0 .var/s "weight_reg_active", 15 0;
v0x11c6cac30_0 .var/s "weight_reg_inactive", 15 0;
E_0x11c6bdbc0 .event posedge, v0x11c6caa00_0, v0x11c6c9f30_0;
S_0x11c6a6760 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6b8a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x12c7284d0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x12c728510 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x12c728550 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x12c728590 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x12c7285d0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x12c728610 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x12c728650 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x12c728690 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x12c7286d0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x12c728710 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x12c728750 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x12c77d4f0_0 .net/s *"_ivl_0", 16 0, L_0x11ca3a060;  1 drivers
v0x12c796760_0 .net/s *"_ivl_2", 16 0, L_0x11ca3a160;  1 drivers
v0x12c796800_0 .net "ina", 15 0, L_0x11ca39fc0;  alias, 1 drivers
v0x12c7968d0_0 .net "inaz", 15 0, L_0x11ca3a3c0;  1 drivers
v0x12c796980_0 .net "inb", 15 0, L_0x120078058;  alias, 1 drivers
v0x12c78f830_0 .net "inbz", 15 0, L_0x11ca3a460;  1 drivers
v0x12c78f8c0_0 .net "out", 15 0, L_0x11ca3a540;  alias, 1 drivers
v0x12c78f970_0 .net "overflow", 0 0, v0x12c77d450_0;  1 drivers
v0x12c78fa20_0 .net/s "res", 16 0, L_0x11ca3a240;  1 drivers
L_0x11ca3a060 .extend/s 17, L_0x11ca3a3c0;
L_0x11ca3a160 .extend/s 17, L_0x11ca3a460;
L_0x11ca3a240 .arith/sum 17, L_0x11ca3a060, L_0x11ca3a160;
S_0x11c6acc10 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6a6760;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c681130 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c681170 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6811b0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6811f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c681230 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x12c742e60_0 .net "in", 15 0, L_0x11ca39fc0;  alias, 1 drivers
v0x11c686070_0 .var "ini", 7 0;
v0x11c686120_0 .var "inr", 15 0;
v0x11c679ed0_0 .net "out", 15 0, L_0x11ca3a3c0;  alias, 1 drivers
v0x11c66dba0_0 .var "outf", 7 0;
v0x11c66dc30_0 .var "outi", 7 0;
v0x11c68e780_0 .var "overflow", 0 0;
L_0x11ca3a3c0 .concat [ 8 8 0 0], v0x11c66dba0_0, v0x11c66dc30_0;
S_0x11c69a8a0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6acc10;
 .timescale -9 -12;
E_0x12c709610 .event anyedge, v0x12c742e60_0;
S_0x11c6a0d50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6acc10;
 .timescale -9 -12;
E_0x12c745060 .event anyedge, v0x11c686120_0, v0x11c686070_0;
S_0x11c694c30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6a6760;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6825d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c682610 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c682650 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c682690 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6826d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6c9130_0 .net "in", 15 0, L_0x120078058;  alias, 1 drivers
v0x11c6c91c0_0 .var "ini", 7 0;
v0x11c6c9250_0 .var "inr", 15 0;
v0x12c767fd0_0 .net "out", 15 0, L_0x11ca3a460;  alias, 1 drivers
v0x12c768060_0 .var "outf", 7 0;
v0x12c768100_0 .var "outi", 7 0;
v0x12c7681b0_0 .var "overflow", 0 0;
L_0x11ca3a460 .concat [ 8 8 0 0], v0x12c768060_0, v0x12c768100_0;
S_0x11c67c8d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c694c30;
 .timescale -9 -12;
E_0x11c6764c0 .event anyedge, v0x11c6c9130_0;
S_0x11c6705d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c694c30;
 .timescale -9 -12;
E_0x11c676550 .event anyedge, v0x11c6c9250_0, v0x11c6c91c0_0;
S_0x12c751f70 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6a6760;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x12c7520e0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x12c752120 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x12c752160 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x12c7521a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x12c7521e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x12c733b20_0 .net "in", 16 0, L_0x11ca3a240;  alias, 1 drivers
v0x12c783010_0 .var "ini", 8 0;
v0x12c7830a0_0 .var "inr", 16 0;
v0x12c77d2a0_0 .net "out", 15 0, L_0x11ca3a540;  alias, 1 drivers
v0x12c77d330_0 .var "outf", 7 0;
v0x12c77d3c0_0 .var "outi", 7 0;
v0x12c77d450_0 .var "overflow", 0 0;
L_0x11ca3a540 .concat [ 8 8 0 0], v0x12c77d330_0, v0x12c77d3c0_0;
S_0x12c733920 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x12c751f70;
 .timescale -9 -12;
E_0x12c733a90 .event anyedge, v0x12c733b20_0;
S_0x12c782ea0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x12c751f70;
 .timescale -9 -12;
E_0x12c745e60 .event anyedge, v0x12c7830a0_0, v0x12c783010_0;
S_0x12c7a9100 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6b8a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x12c705900 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x12c705940 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x12c705980 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x12c7059c0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x12c705a00 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x12c705a40 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x12c705a80 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x12c705ac0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x12c705b00 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6c9a00_0 .net/s *"_ivl_0", 31 0, L_0x11c6bd960;  1 drivers
v0x11c6c9ac0_0 .net/s *"_ivl_2", 31 0, L_0x11ca39d80;  1 drivers
v0x11c6c9b60_0 .net "ina", 15 0, o0x1200408e0;  alias, 0 drivers
v0x11c6c9c10_0 .net "inb", 15 0, v0x11c6caaa0_0;  1 drivers
v0x11c6c9cc0_0 .net "out", 15 0, L_0x11ca39fc0;  alias, 1 drivers
v0x11c6c9da0_0 .net "overflow", 0 0, v0x11c6c9930_0;  1 drivers
v0x11c6c9e30_0 .net/s "res", 31 0, L_0x11ca39e60;  1 drivers
L_0x11c6bd960 .extend/s 32, o0x1200408e0;
L_0x11ca39d80 .extend/s 32, v0x11c6caaa0_0;
L_0x11ca39e60 .arith/mult 32, L_0x11c6bd960, L_0x11ca39d80;
S_0x12c740f90 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x12c7a9100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x12c741100 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x12c741140 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x12c741180 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x12c7411c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x12c741200 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6c9530_0 .net "in", 31 0, L_0x11ca39e60;  alias, 1 drivers
v0x11c6c95c0_0 .var "ini", 15 0;
v0x11c6c9650_0 .var "inr", 23 0;
v0x11c6c96e0_0 .net "out", 15 0, L_0x11ca39fc0;  alias, 1 drivers
v0x11c6c97b0_0 .var "outf", 7 0;
v0x11c6c9880_0 .var "outi", 7 0;
v0x11c6c9930_0 .var "overflow", 0 0;
L_0x11ca39fc0 .concat [ 8 8 0 0], v0x11c6c97b0_0, v0x11c6c9880_0;
S_0x12c73e250 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x12c740f90;
 .timescale -9 -12;
S_0x12c738090 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x12c73e250;
 .timescale -9 -12;
E_0x12c73e410 .event anyedge, v0x11c6c9530_0, v0x11c6c9650_0;
S_0x12c738250 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x12c740f90;
 .timescale -9 -12;
E_0x12c73e160 .event anyedge, v0x11c6c9650_0, v0x11c6c95c0_0;
S_0x11c6cad90 .scope module, "pe12" "pe" 3 174, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12c74cba0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6d0c30_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6d0cd0_0 .net/s "mac_out", 15 0, L_0x11ca3b020;  1 drivers
v0x11c6d0da0_0 .net/s "mult_out", 15 0, L_0x11ca3aaa0;  1 drivers
v0x11c6d0eb0_0 .net "pe_accept_w_in", 0 0, o0x1200418d0;  alias, 0 drivers
v0x11c6d0f50_0 .net "pe_enabled", 0 0, L_0x11ca3b140;  1 drivers
v0x11c6d0ff0_0 .net/s "pe_input_in", 15 0, v0x11c6ca390_0;  alias, 1 drivers
v0x11c6d10d0_0 .var/s "pe_input_out", 15 0;
L_0x1200780a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6d1160_0 .net/s "pe_psum_in", 15 0, L_0x1200780a0;  1 drivers
v0x11c6d1240_0 .var/s "pe_psum_out", 15 0;
v0x11c6d1350_0 .net "pe_switch_in", 0 0, v0x11c6ca6c0_0;  alias, 1 drivers
v0x11c6d13e0_0 .var "pe_switch_out", 0 0;
v0x11c6d1470_0 .net "pe_valid_in", 0 0, v0x11c6ca800_0;  alias, 1 drivers
v0x11c6d1500_0 .var "pe_valid_out", 0 0;
v0x11c6d1590_0 .net/s "pe_weight_in", 15 0, o0x1200419f0;  alias, 0 drivers
v0x11c6d1620_0 .var/s "pe_weight_out", 15 0;
v0x11c6d16d0_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6d1780_0 .var/s "weight_reg_active", 15 0;
v0x11c6d1930_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6cb1e0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6cad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6cb3a0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6cb3e0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6cb420 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6cb460 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6cb4a0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6cb4e0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6cb520 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6cb560 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6cb5a0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6cb5e0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6cb620 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6ce740_0 .net/s *"_ivl_0", 16 0, L_0x11ca3ab40;  1 drivers
v0x11c6ce800_0 .net/s *"_ivl_2", 16 0, L_0x11ca3ac40;  1 drivers
v0x11c6ce8a0_0 .net "ina", 15 0, L_0x11ca3aaa0;  alias, 1 drivers
v0x11c6ce970_0 .net "inaz", 15 0, L_0x11ca3aea0;  1 drivers
v0x11c6cea20_0 .net "inb", 15 0, L_0x1200780a0;  alias, 1 drivers
v0x11c6ceaf0_0 .net "inbz", 15 0, L_0x11ca3af40;  1 drivers
v0x11c6ceba0_0 .net "out", 15 0, L_0x11ca3b020;  alias, 1 drivers
v0x11c6cec50_0 .net "overflow", 0 0, v0x11c6ce670_0;  1 drivers
v0x11c6ced00_0 .net/s "res", 16 0, L_0x11ca3ad20;  1 drivers
L_0x11ca3ab40 .extend/s 17, L_0x11ca3aea0;
L_0x11ca3ac40 .extend/s 17, L_0x11ca3af40;
L_0x11ca3ad20 .arith/sum 17, L_0x11ca3ab40, L_0x11ca3ac40;
S_0x11c6cbb20 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6cb1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6cbce0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6cbd20 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6cbd60 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6cbda0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6cbde0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6cc460_0 .net "in", 15 0, L_0x11ca3aaa0;  alias, 1 drivers
v0x11c6cc4f0_0 .var "ini", 7 0;
v0x11c6cc5a0_0 .var "inr", 15 0;
v0x11c6cc660_0 .net "out", 15 0, L_0x11ca3aea0;  alias, 1 drivers
v0x11c6cc710_0 .var "outf", 7 0;
v0x11c6cc800_0 .var "outi", 7 0;
v0x11c6cc8b0_0 .var "overflow", 0 0;
L_0x11ca3aea0 .concat [ 8 8 0 0], v0x11c6cc710_0, v0x11c6cc800_0;
S_0x11c6cc070 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6cbb20;
 .timescale -9 -12;
E_0x11c6cc230 .event anyedge, v0x11c6cc460_0;
S_0x11c6cc290 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6cbb20;
 .timescale -9 -12;
E_0x11c6cbe60 .event anyedge, v0x11c6cc5a0_0, v0x11c6cc4f0_0;
S_0x11c6cc980 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6cb1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6ccb50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6ccb90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6ccbd0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6ccc10 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6ccc50 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6cd330_0 .net "in", 15 0, L_0x1200780a0;  alias, 1 drivers
v0x11c6cd3c0_0 .var "ini", 7 0;
v0x11c6cd470_0 .var "inr", 15 0;
v0x11c6cd530_0 .net "out", 15 0, L_0x11ca3af40;  alias, 1 drivers
v0x11c6cd5e0_0 .var "outf", 7 0;
v0x11c6cd6d0_0 .var "outi", 7 0;
v0x11c6cd780_0 .var "overflow", 0 0;
L_0x11ca3af40 .concat [ 8 8 0 0], v0x11c6cd5e0_0, v0x11c6cd6d0_0;
S_0x11c6ccf40 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6cc980;
 .timescale -9 -12;
E_0x11c6cd100 .event anyedge, v0x11c6cd330_0;
S_0x11c6cd160 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6cc980;
 .timescale -9 -12;
E_0x11c6cccd0 .event anyedge, v0x11c6cd470_0, v0x11c6cd3c0_0;
S_0x11c6cd850 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6cb1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6cda10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6cda50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6cda90 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6cdad0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6cdb10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6ce220_0 .net "in", 16 0, L_0x11ca3ad20;  alias, 1 drivers
v0x11c6ce2b0_0 .var "ini", 8 0;
v0x11c6ce360_0 .var "inr", 16 0;
v0x11c6ce420_0 .net "out", 15 0, L_0x11ca3b020;  alias, 1 drivers
v0x11c6ce4d0_0 .var "outf", 7 0;
v0x11c6ce5c0_0 .var "outi", 7 0;
v0x11c6ce670_0 .var "overflow", 0 0;
L_0x11ca3b020 .concat [ 8 8 0 0], v0x11c6ce4d0_0, v0x11c6ce5c0_0;
S_0x11c6cde60 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6cd850;
 .timescale -9 -12;
E_0x11c6ce020 .event anyedge, v0x11c6ce220_0;
S_0x11c6ce060 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6cd850;
 .timescale -9 -12;
E_0x11c6cdd90 .event anyedge, v0x11c6ce360_0, v0x11c6ce2b0_0;
S_0x11c6cee30 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6cad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6ceff0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6cf030 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6cf070 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6cf0b0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6cf0f0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6cf130 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6cf170 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6cf1b0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6cf1f0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6d0700_0 .net/s *"_ivl_0", 31 0, L_0x11ca3a760;  1 drivers
v0x11c6d07c0_0 .net/s *"_ivl_2", 31 0, L_0x11ca3a880;  1 drivers
v0x11c6d0860_0 .net "ina", 15 0, v0x11c6ca390_0;  alias, 1 drivers
v0x11c6d0930_0 .net "inb", 15 0, v0x11c6d1780_0;  1 drivers
v0x11c6d09c0_0 .net "out", 15 0, L_0x11ca3aaa0;  alias, 1 drivers
v0x11c6d0aa0_0 .net "overflow", 0 0, v0x11c6d0630_0;  1 drivers
v0x11c6d0b30_0 .net/s "res", 31 0, L_0x11ca3a940;  1 drivers
L_0x11ca3a760 .extend/s 32, v0x11c6ca390_0;
L_0x11ca3a880 .extend/s 32, v0x11c6d1780_0;
L_0x11ca3a940 .arith/mult 32, L_0x11ca3a760, L_0x11ca3a880;
S_0x11c6cf6b0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6cee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6cf870 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6cf8b0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6cf8f0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6cf930 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6cf970 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d01d0_0 .net "in", 31 0, L_0x11ca3a940;  alias, 1 drivers
v0x11c6d0260_0 .var "ini", 15 0;
v0x11c6d0310_0 .var "inr", 23 0;
v0x11c6d03d0_0 .net "out", 15 0, L_0x11ca3aaa0;  alias, 1 drivers
v0x11c6d04b0_0 .var "outf", 7 0;
v0x11c6d0580_0 .var "outi", 7 0;
v0x11c6d0630_0 .var "overflow", 0 0;
L_0x11ca3aaa0 .concat [ 8 8 0 0], v0x11c6d04b0_0, v0x11c6d0580_0;
S_0x11c6cfc30 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6cf6b0;
 .timescale -9 -12;
S_0x11c6cfdf0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6cfc30;
 .timescale -9 -12;
E_0x11c6cffb0 .event anyedge, v0x11c6d01d0_0, v0x11c6d0310_0;
S_0x11c6d0000 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6cf6b0;
 .timescale -9 -12;
E_0x11c6cfb60 .event anyedge, v0x11c6d0310_0, v0x11c6d0260_0;
S_0x11c6d1aa0 .scope module, "pe13" "pe" 3 195, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6cb020 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6d7950_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6d7a30_0 .net/s "mac_out", 15 0, L_0x11ca3bae0;  1 drivers
v0x11c6d7b00_0 .net/s "mult_out", 15 0, L_0x11ca3b560;  1 drivers
v0x11c6d7c10_0 .net "pe_accept_w_in", 0 0, o0x1200426e0;  alias, 0 drivers
v0x11c6d7ca0_0 .net "pe_enabled", 0 0, L_0x11ca3bbe0;  1 drivers
v0x11c6d7d30_0 .net/s "pe_input_in", 15 0, v0x11c6d10d0_0;  alias, 1 drivers
v0x11c6d7e00_0 .var/s "pe_input_out", 15 0;
L_0x1200780e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6d7e90_0 .net/s "pe_psum_in", 15 0, L_0x1200780e8;  1 drivers
v0x11c6d7f70_0 .var/s "pe_psum_out", 15 0;
v0x11c6d8080_0 .net "pe_switch_in", 0 0, v0x11c6d13e0_0;  alias, 1 drivers
v0x11c6d8110_0 .var "pe_switch_out", 0 0;
v0x11c6d81a0_0 .net "pe_valid_in", 0 0, v0x11c6d1500_0;  alias, 1 drivers
v0x11c6d8230_0 .var "pe_valid_out", 0 0;
v0x11c6d82c0_0 .net/s "pe_weight_in", 15 0, o0x120042800;  alias, 0 drivers
v0x11c6d8350_0 .var/s "pe_weight_out", 15 0;
v0x11c6d8400_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6d84d0_0 .var/s "weight_reg_active", 15 0;
v0x11c6d8680_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6d1f00 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6d1aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6d20c0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6d2100 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6d2140 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6d2180 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6d21c0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6d2200 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6d2240 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6d2280 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6d22c0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6d2300 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6d2340 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6d5460_0 .net/s *"_ivl_0", 16 0, L_0x11ca3b600;  1 drivers
v0x11c6d5520_0 .net/s *"_ivl_2", 16 0, L_0x11ca3b700;  1 drivers
v0x11c6d55c0_0 .net "ina", 15 0, L_0x11ca3b560;  alias, 1 drivers
v0x11c6d5690_0 .net "inaz", 15 0, L_0x11ca3b960;  1 drivers
v0x11c6d5740_0 .net "inb", 15 0, L_0x1200780e8;  alias, 1 drivers
v0x11c6d5810_0 .net "inbz", 15 0, L_0x11ca3ba00;  1 drivers
v0x11c6d58c0_0 .net "out", 15 0, L_0x11ca3bae0;  alias, 1 drivers
v0x11c6d5970_0 .net "overflow", 0 0, v0x11c6d5390_0;  1 drivers
v0x11c6d5a20_0 .net/s "res", 16 0, L_0x11ca3b7e0;  1 drivers
L_0x11ca3b600 .extend/s 17, L_0x11ca3b960;
L_0x11ca3b700 .extend/s 17, L_0x11ca3ba00;
L_0x11ca3b7e0 .arith/sum 17, L_0x11ca3b600, L_0x11ca3b700;
S_0x11c6d2840 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6d1f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6d2a00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6d2a40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6d2a80 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6d2ac0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6d2b00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d3180_0 .net "in", 15 0, L_0x11ca3b560;  alias, 1 drivers
v0x11c6d3210_0 .var "ini", 7 0;
v0x11c6d32c0_0 .var "inr", 15 0;
v0x11c6d3380_0 .net "out", 15 0, L_0x11ca3b960;  alias, 1 drivers
v0x11c6d3430_0 .var "outf", 7 0;
v0x11c6d3520_0 .var "outi", 7 0;
v0x11c6d35d0_0 .var "overflow", 0 0;
L_0x11ca3b960 .concat [ 8 8 0 0], v0x11c6d3430_0, v0x11c6d3520_0;
S_0x11c6d2d90 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6d2840;
 .timescale -9 -12;
E_0x11c6d2f50 .event anyedge, v0x11c6d3180_0;
S_0x11c6d2fb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6d2840;
 .timescale -9 -12;
E_0x11c6d2b80 .event anyedge, v0x11c6d32c0_0, v0x11c6d3210_0;
S_0x11c6d36a0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6d1f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6d3870 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6d38b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6d38f0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6d3930 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6d3970 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d4050_0 .net "in", 15 0, L_0x1200780e8;  alias, 1 drivers
v0x11c6d40e0_0 .var "ini", 7 0;
v0x11c6d4190_0 .var "inr", 15 0;
v0x11c6d4250_0 .net "out", 15 0, L_0x11ca3ba00;  alias, 1 drivers
v0x11c6d4300_0 .var "outf", 7 0;
v0x11c6d43f0_0 .var "outi", 7 0;
v0x11c6d44a0_0 .var "overflow", 0 0;
L_0x11ca3ba00 .concat [ 8 8 0 0], v0x11c6d4300_0, v0x11c6d43f0_0;
S_0x11c6d3c60 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6d36a0;
 .timescale -9 -12;
E_0x11c6d3e20 .event anyedge, v0x11c6d4050_0;
S_0x11c6d3e80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6d36a0;
 .timescale -9 -12;
E_0x11c6d39f0 .event anyedge, v0x11c6d4190_0, v0x11c6d40e0_0;
S_0x11c6d4570 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6d1f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6d4730 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6d4770 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6d47b0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6d47f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6d4830 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d4f40_0 .net "in", 16 0, L_0x11ca3b7e0;  alias, 1 drivers
v0x11c6d4fd0_0 .var "ini", 8 0;
v0x11c6d5080_0 .var "inr", 16 0;
v0x11c6d5140_0 .net "out", 15 0, L_0x11ca3bae0;  alias, 1 drivers
v0x11c6d51f0_0 .var "outf", 7 0;
v0x11c6d52e0_0 .var "outi", 7 0;
v0x11c6d5390_0 .var "overflow", 0 0;
L_0x11ca3bae0 .concat [ 8 8 0 0], v0x11c6d51f0_0, v0x11c6d52e0_0;
S_0x11c6d4b80 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6d4570;
 .timescale -9 -12;
E_0x11c6d4d40 .event anyedge, v0x11c6d4f40_0;
S_0x11c6d4d80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6d4570;
 .timescale -9 -12;
E_0x11c6d4ab0 .event anyedge, v0x11c6d5080_0, v0x11c6d4fd0_0;
S_0x11c6d5b50 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6d1aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6d5d10 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6d5d50 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6d5d90 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6d5dd0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6d5e10 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6d5e50 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6d5e90 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6d5ed0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6d5f10 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6d7420_0 .net/s *"_ivl_0", 31 0, L_0x11ca3b200;  1 drivers
v0x11c6d74e0_0 .net/s *"_ivl_2", 31 0, L_0x11ca3b340;  1 drivers
v0x11c6d7580_0 .net "ina", 15 0, v0x11c6d10d0_0;  alias, 1 drivers
v0x11c6d7650_0 .net "inb", 15 0, v0x11c6d84d0_0;  1 drivers
v0x11c6d76e0_0 .net "out", 15 0, L_0x11ca3b560;  alias, 1 drivers
v0x11c6d77c0_0 .net "overflow", 0 0, v0x11c6d7350_0;  1 drivers
v0x11c6d7850_0 .net/s "res", 31 0, L_0x11ca3b400;  1 drivers
L_0x11ca3b200 .extend/s 32, v0x11c6d10d0_0;
L_0x11ca3b340 .extend/s 32, v0x11c6d84d0_0;
L_0x11ca3b400 .arith/mult 32, L_0x11ca3b200, L_0x11ca3b340;
S_0x11c6d63d0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6d5b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6d6590 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6d65d0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6d6610 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6d6650 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6d6690 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d6ef0_0 .net "in", 31 0, L_0x11ca3b400;  alias, 1 drivers
v0x11c6d6f80_0 .var "ini", 15 0;
v0x11c6d7030_0 .var "inr", 23 0;
v0x11c6d70f0_0 .net "out", 15 0, L_0x11ca3b560;  alias, 1 drivers
v0x11c6d71d0_0 .var "outf", 7 0;
v0x11c6d72a0_0 .var "outi", 7 0;
v0x11c6d7350_0 .var "overflow", 0 0;
L_0x11ca3b560 .concat [ 8 8 0 0], v0x11c6d71d0_0, v0x11c6d72a0_0;
S_0x11c6d6950 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6d63d0;
 .timescale -9 -12;
S_0x11c6d6b10 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6d6950;
 .timescale -9 -12;
E_0x11c6d6cd0 .event anyedge, v0x11c6d6ef0_0, v0x11c6d7030_0;
S_0x11c6d6d20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6d63d0;
 .timescale -9 -12;
E_0x11c6d6880 .event anyedge, v0x11c6d7030_0, v0x11c6d6f80_0;
S_0x11c6d87e0 .scope module, "pe14" "pe" 3 216, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6d89a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6de680_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6de720_0 .net/s "mac_out", 15 0, L_0x11ca3c5e0;  1 drivers
v0x11c6de800_0 .net/s "mult_out", 15 0, L_0x11ca3c060;  1 drivers
v0x11c6de910_0 .net "pe_accept_w_in", 0 0, o0x1200434f0;  alias, 0 drivers
v0x11c6de9a0_0 .net "pe_enabled", 0 0, L_0x11ca3c720;  1 drivers
v0x11c6dea30_0 .net/s "pe_input_in", 15 0, v0x11c6d7e00_0;  alias, 1 drivers
v0x11c6deb10_0 .var/s "pe_input_out", 15 0;
L_0x120078130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6deba0_0 .net/s "pe_psum_in", 15 0, L_0x120078130;  1 drivers
v0x11c6dec80_0 .var/s "pe_psum_out", 15 0;
v0x11c6ded90_0 .net "pe_switch_in", 0 0, v0x11c6d8110_0;  alias, 1 drivers
v0x11c6dee20_0 .var "pe_switch_out", 0 0;
v0x11c6deeb0_0 .net "pe_valid_in", 0 0, v0x11c6d8230_0;  alias, 1 drivers
v0x11c6def40_0 .var "pe_valid_out", 0 0;
v0x11c6defd0_0 .net/s "pe_weight_in", 15 0, o0x120043610;  alias, 0 drivers
v0x11c6df060_0 .var/s "pe_weight_out", 15 0;
v0x11c6df110_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6df1a0_0 .var/s "weight_reg_active", 15 0;
v0x11c6df360_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6d8c10 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6d87e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6d8de0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6d8e20 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6d8e60 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6d8ea0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6d8ee0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6d8f20 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6d8f60 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6d8fa0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6d8fe0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6d9020 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6d9060 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6dc190_0 .net/s *"_ivl_0", 16 0, L_0x11ca3c100;  1 drivers
v0x11c6dc250_0 .net/s *"_ivl_2", 16 0, L_0x11ca3c200;  1 drivers
v0x11c6dc2f0_0 .net "ina", 15 0, L_0x11ca3c060;  alias, 1 drivers
v0x11c6dc3c0_0 .net "inaz", 15 0, L_0x11ca3c460;  1 drivers
v0x11c6dc470_0 .net "inb", 15 0, L_0x120078130;  alias, 1 drivers
v0x11c6dc540_0 .net "inbz", 15 0, L_0x11ca3c500;  1 drivers
v0x11c6dc5f0_0 .net "out", 15 0, L_0x11ca3c5e0;  alias, 1 drivers
v0x11c6dc6a0_0 .net "overflow", 0 0, v0x11c6dc0c0_0;  1 drivers
v0x11c6dc750_0 .net/s "res", 16 0, L_0x11ca3c2e0;  1 drivers
L_0x11ca3c100 .extend/s 17, L_0x11ca3c460;
L_0x11ca3c200 .extend/s 17, L_0x11ca3c500;
L_0x11ca3c2e0 .arith/sum 17, L_0x11ca3c100, L_0x11ca3c200;
S_0x11c6d9560 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6d8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6d9730 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6d9770 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6d97b0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6d97f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6d9830 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6d9eb0_0 .net "in", 15 0, L_0x11ca3c060;  alias, 1 drivers
v0x11c6d9f40_0 .var "ini", 7 0;
v0x11c6d9ff0_0 .var "inr", 15 0;
v0x11c6da0b0_0 .net "out", 15 0, L_0x11ca3c460;  alias, 1 drivers
v0x11c6da160_0 .var "outf", 7 0;
v0x11c6da250_0 .var "outi", 7 0;
v0x11c6da300_0 .var "overflow", 0 0;
L_0x11ca3c460 .concat [ 8 8 0 0], v0x11c6da160_0, v0x11c6da250_0;
S_0x11c6d9ac0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6d9560;
 .timescale -9 -12;
E_0x11c6d9c80 .event anyedge, v0x11c6d9eb0_0;
S_0x11c6d9ce0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6d9560;
 .timescale -9 -12;
E_0x11c6d98b0 .event anyedge, v0x11c6d9ff0_0, v0x11c6d9f40_0;
S_0x11c6da3d0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6d8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6da5a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6da5e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6da620 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6da660 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6da6a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6dad80_0 .net "in", 15 0, L_0x120078130;  alias, 1 drivers
v0x11c6dae10_0 .var "ini", 7 0;
v0x11c6daec0_0 .var "inr", 15 0;
v0x11c6daf80_0 .net "out", 15 0, L_0x11ca3c500;  alias, 1 drivers
v0x11c6db030_0 .var "outf", 7 0;
v0x11c6db120_0 .var "outi", 7 0;
v0x11c6db1d0_0 .var "overflow", 0 0;
L_0x11ca3c500 .concat [ 8 8 0 0], v0x11c6db030_0, v0x11c6db120_0;
S_0x11c6da990 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6da3d0;
 .timescale -9 -12;
E_0x11c6dab50 .event anyedge, v0x11c6dad80_0;
S_0x11c6dabb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6da3d0;
 .timescale -9 -12;
E_0x11c6da720 .event anyedge, v0x11c6daec0_0, v0x11c6dae10_0;
S_0x11c6db2a0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6d8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6db460 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6db4a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6db4e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6db520 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6db560 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6dbc70_0 .net "in", 16 0, L_0x11ca3c2e0;  alias, 1 drivers
v0x11c6dbd00_0 .var "ini", 8 0;
v0x11c6dbdb0_0 .var "inr", 16 0;
v0x11c6dbe70_0 .net "out", 15 0, L_0x11ca3c5e0;  alias, 1 drivers
v0x11c6dbf20_0 .var "outf", 7 0;
v0x11c6dc010_0 .var "outi", 7 0;
v0x11c6dc0c0_0 .var "overflow", 0 0;
L_0x11ca3c5e0 .concat [ 8 8 0 0], v0x11c6dbf20_0, v0x11c6dc010_0;
S_0x11c6db8b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6db2a0;
 .timescale -9 -12;
E_0x11c6dba70 .event anyedge, v0x11c6dbc70_0;
S_0x11c6dbab0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6db2a0;
 .timescale -9 -12;
E_0x11c6db7e0 .event anyedge, v0x11c6dbdb0_0, v0x11c6dbd00_0;
S_0x11c6dc880 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6d87e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6dca40 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6dca80 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6dcac0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6dcb00 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6dcb40 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6dcb80 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6dcbc0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6dcc00 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6dcc40 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6de150_0 .net/s *"_ivl_0", 31 0, L_0x11ca3bd40;  1 drivers
v0x11c6de210_0 .net/s *"_ivl_2", 31 0, L_0x11ca3be60;  1 drivers
v0x11c6de2b0_0 .net "ina", 15 0, v0x11c6d7e00_0;  alias, 1 drivers
v0x11c6de380_0 .net "inb", 15 0, v0x11c6df1a0_0;  1 drivers
v0x11c6de410_0 .net "out", 15 0, L_0x11ca3c060;  alias, 1 drivers
v0x11c6de4f0_0 .net "overflow", 0 0, v0x11c6de080_0;  1 drivers
v0x11c6de580_0 .net/s "res", 31 0, L_0x11ca3bf00;  1 drivers
L_0x11ca3bd40 .extend/s 32, v0x11c6d7e00_0;
L_0x11ca3be60 .extend/s 32, v0x11c6df1a0_0;
L_0x11ca3bf00 .arith/mult 32, L_0x11ca3bd40, L_0x11ca3be60;
S_0x11c6dd100 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6dc880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6dd2c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6dd300 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6dd340 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6dd380 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6dd3c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6ddc20_0 .net "in", 31 0, L_0x11ca3bf00;  alias, 1 drivers
v0x11c6ddcb0_0 .var "ini", 15 0;
v0x11c6ddd60_0 .var "inr", 23 0;
v0x11c6dde20_0 .net "out", 15 0, L_0x11ca3c060;  alias, 1 drivers
v0x11c6ddf00_0 .var "outf", 7 0;
v0x11c6ddfd0_0 .var "outi", 7 0;
v0x11c6de080_0 .var "overflow", 0 0;
L_0x11ca3c060 .concat [ 8 8 0 0], v0x11c6ddf00_0, v0x11c6ddfd0_0;
S_0x11c6dd680 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6dd100;
 .timescale -9 -12;
S_0x11c6dd840 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6dd680;
 .timescale -9 -12;
E_0x11c6dda00 .event anyedge, v0x11c6ddc20_0, v0x11c6ddd60_0;
S_0x11c6dda50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6dd100;
 .timescale -9 -12;
E_0x11c6dd5b0 .event anyedge, v0x11c6ddd60_0, v0x11c6ddcb0_0;
S_0x11c6df4d0 .scope module, "pe21" "pe" 3 239, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6d1d40 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6e53a0_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6e54c0_0 .net/s "mac_out", 15 0, L_0x11ca3d060;  1 drivers
v0x11c6e5550_0 .net/s "mult_out", 15 0, L_0x11ca3cae0;  1 drivers
v0x11c6e5660_0 .net "pe_accept_w_in", 0 0, o0x120040a30;  alias, 0 drivers
v0x11c6e5710_0 .net "pe_enabled", 0 0, L_0x11ca3d160;  1 drivers
v0x11c6e57a0_0 .net/s "pe_input_in", 15 0, o0x1200441e0;  alias, 0 drivers
v0x11c6e5830_0 .var/s "pe_input_out", 15 0;
v0x11c6e58d0_0 .net/s "pe_psum_in", 15 0, v0x11c6ca510_0;  alias, 1 drivers
v0x11c6e5970_0 .var/s "pe_psum_out", 15 0;
v0x11c6e5aa0_0 .net "pe_switch_in", 0 0, v0x11c6ca6c0_0;  alias, 1 drivers
v0x11c6e5b30_0 .var "pe_switch_out", 0 0;
v0x11c6e5bd0_0 .net "pe_valid_in", 0 0, o0x1200443c0;  alias, 0 drivers
v0x11c6e5c70_0 .var "pe_valid_out", 0 0;
v0x11c6e5d10_0 .net/s "pe_weight_in", 15 0, v0x11c6ca950_0;  alias, 1 drivers
v0x11c6e5db0_0 .var/s "pe_weight_out", 15 0;
v0x11c6e5e50_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6e5f60_0 .var/s "weight_reg_active", 15 0;
v0x11c6e60f0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6df950 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6df4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6dfb10 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6dfb50 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6dfb90 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6dfbd0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6dfc10 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6dfc50 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6dfc90 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6dfcd0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6dfd10 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6dfd50 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6dfd90 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6e2ea0_0 .net/s *"_ivl_0", 16 0, L_0x11ca3cb80;  1 drivers
v0x11c6e2f60_0 .net/s *"_ivl_2", 16 0, L_0x11ca3cc80;  1 drivers
v0x11c6e3000_0 .net "ina", 15 0, L_0x11ca3cae0;  alias, 1 drivers
v0x11c6e30d0_0 .net "inaz", 15 0, L_0x11ca3cee0;  1 drivers
v0x11c6e3180_0 .net "inb", 15 0, v0x11c6ca510_0;  alias, 1 drivers
v0x11c6e3290_0 .net "inbz", 15 0, L_0x11ca3cf80;  1 drivers
v0x11c6e3320_0 .net "out", 15 0, L_0x11ca3d060;  alias, 1 drivers
v0x11c6e33b0_0 .net "overflow", 0 0, v0x11c6e2dd0_0;  1 drivers
v0x11c6e3460_0 .net/s "res", 16 0, L_0x11ca3cd60;  1 drivers
L_0x11ca3cb80 .extend/s 17, L_0x11ca3cee0;
L_0x11ca3cc80 .extend/s 17, L_0x11ca3cf80;
L_0x11ca3cd60 .arith/sum 17, L_0x11ca3cb80, L_0x11ca3cc80;
S_0x11c6e0270 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6df950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e0440 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6e0480 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e04c0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6e0500 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e0540 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e0bc0_0 .net "in", 15 0, L_0x11ca3cae0;  alias, 1 drivers
v0x11c6e0c50_0 .var "ini", 7 0;
v0x11c6e0d00_0 .var "inr", 15 0;
v0x11c6e0dc0_0 .net "out", 15 0, L_0x11ca3cee0;  alias, 1 drivers
v0x11c6e0e70_0 .var "outf", 7 0;
v0x11c6e0f60_0 .var "outi", 7 0;
v0x11c6e1010_0 .var "overflow", 0 0;
L_0x11ca3cee0 .concat [ 8 8 0 0], v0x11c6e0e70_0, v0x11c6e0f60_0;
S_0x11c6e07d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e0270;
 .timescale -9 -12;
E_0x11c6e0990 .event anyedge, v0x11c6e0bc0_0;
S_0x11c6e09f0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e0270;
 .timescale -9 -12;
E_0x11c6e05c0 .event anyedge, v0x11c6e0d00_0, v0x11c6e0c50_0;
S_0x11c6e10e0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6df950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e12b0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6e12f0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e1330 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6e1370 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e13b0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e1a90_0 .net "in", 15 0, v0x11c6ca510_0;  alias, 1 drivers
v0x11c6e1b40_0 .var "ini", 7 0;
v0x11c6e1bd0_0 .var "inr", 15 0;
v0x11c6e1c90_0 .net "out", 15 0, L_0x11ca3cf80;  alias, 1 drivers
v0x11c6e1d40_0 .var "outf", 7 0;
v0x11c6e1e30_0 .var "outi", 7 0;
v0x11c6e1ee0_0 .var "overflow", 0 0;
L_0x11ca3cf80 .concat [ 8 8 0 0], v0x11c6e1d40_0, v0x11c6e1e30_0;
S_0x11c6e16a0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e10e0;
 .timescale -9 -12;
E_0x11c6e1860 .event anyedge, v0x11c6ca510_0;
S_0x11c6e18c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e10e0;
 .timescale -9 -12;
E_0x11c6e1430 .event anyedge, v0x11c6e1bd0_0, v0x11c6e1b40_0;
S_0x11c6e1fb0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6df950;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e2170 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6e21b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e21f0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6e2230 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e2270 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e2980_0 .net "in", 16 0, L_0x11ca3cd60;  alias, 1 drivers
v0x11c6e2a10_0 .var "ini", 8 0;
v0x11c6e2ac0_0 .var "inr", 16 0;
v0x11c6e2b80_0 .net "out", 15 0, L_0x11ca3d060;  alias, 1 drivers
v0x11c6e2c30_0 .var "outf", 7 0;
v0x11c6e2d20_0 .var "outi", 7 0;
v0x11c6e2dd0_0 .var "overflow", 0 0;
L_0x11ca3d060 .concat [ 8 8 0 0], v0x11c6e2c30_0, v0x11c6e2d20_0;
S_0x11c6e25c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e1fb0;
 .timescale -9 -12;
E_0x11c6e2780 .event anyedge, v0x11c6e2980_0;
S_0x11c6e27c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e1fb0;
 .timescale -9 -12;
E_0x11c6e24f0 .event anyedge, v0x11c6e2ac0_0, v0x11c6e2a10_0;
S_0x11c6e3590 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6df4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6e3760 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6e37a0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6e37e0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6e3820 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6e3860 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6e38a0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6e38e0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6e3920 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6e3960 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6e4e70_0 .net/s *"_ivl_0", 31 0, L_0x11ca3c7c0;  1 drivers
v0x11c6e4f30_0 .net/s *"_ivl_2", 31 0, L_0x11ca3c880;  1 drivers
v0x11c6e4fd0_0 .net "ina", 15 0, o0x1200441e0;  alias, 0 drivers
v0x11c6e5080_0 .net "inb", 15 0, v0x11c6e5f60_0;  1 drivers
v0x11c6e5130_0 .net "out", 15 0, L_0x11ca3cae0;  alias, 1 drivers
v0x11c6e5210_0 .net "overflow", 0 0, v0x11c6e4da0_0;  1 drivers
v0x11c6e52a0_0 .net/s "res", 31 0, L_0x11ca3c980;  1 drivers
L_0x11ca3c7c0 .extend/s 32, o0x1200441e0;
L_0x11ca3c880 .extend/s 32, v0x11c6e5f60_0;
L_0x11ca3c980 .arith/mult 32, L_0x11ca3c7c0, L_0x11ca3c880;
S_0x11c6e3e20 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6e3590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e3fe0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6e4020 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6e4060 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6e40a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e40e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e4940_0 .net "in", 31 0, L_0x11ca3c980;  alias, 1 drivers
v0x11c6e49d0_0 .var "ini", 15 0;
v0x11c6e4a80_0 .var "inr", 23 0;
v0x11c6e4b40_0 .net "out", 15 0, L_0x11ca3cae0;  alias, 1 drivers
v0x11c6e4c20_0 .var "outf", 7 0;
v0x11c6e4cf0_0 .var "outi", 7 0;
v0x11c6e4da0_0 .var "overflow", 0 0;
L_0x11ca3cae0 .concat [ 8 8 0 0], v0x11c6e4c20_0, v0x11c6e4cf0_0;
S_0x11c6e43a0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6e3e20;
 .timescale -9 -12;
S_0x11c6e4560 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6e43a0;
 .timescale -9 -12;
E_0x11c6e4720 .event anyedge, v0x11c6e4940_0, v0x11c6e4a80_0;
S_0x11c6e4770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e3e20;
 .timescale -9 -12;
E_0x11c6e42d0 .event anyedge, v0x11c6e4a80_0, v0x11c6e49d0_0;
S_0x11c6e6250 .scope module, "pe22" "pe" 3 260, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6e6410 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6ec100_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6ec1a0_0 .net/s "mac_out", 15 0, L_0x11ca3daf0;  1 drivers
v0x11c6ec280_0 .net/s "mult_out", 15 0, L_0x11ca3d570;  1 drivers
v0x11c6ec390_0 .net "pe_accept_w_in", 0 0, o0x1200418d0;  alias, 0 drivers
v0x11c6ec420_0 .net "pe_enabled", 0 0, L_0x11ca3dbf0;  1 drivers
v0x11c6ec4b0_0 .net/s "pe_input_in", 15 0, v0x11c6e5830_0;  alias, 1 drivers
v0x11c6ec590_0 .var/s "pe_input_out", 15 0;
v0x11c6ec620_0 .net/s "pe_psum_in", 15 0, v0x11c6d1240_0;  alias, 1 drivers
v0x11c6ec6c0_0 .var/s "pe_psum_out", 15 0;
v0x11c6ec7d0_0 .net "pe_switch_in", 0 0, v0x11c6d13e0_0;  alias, 1 drivers
v0x11c6ec860_0 .var "pe_switch_out", 0 0;
v0x11c6ec900_0 .net "pe_valid_in", 0 0, v0x11c6e5c70_0;  alias, 1 drivers
v0x11c6ec990_0 .var "pe_valid_out", 0 0;
v0x11c6eca20_0 .net/s "pe_weight_in", 15 0, v0x11c6d1620_0;  alias, 1 drivers
v0x11c6ecae0_0 .var/s "pe_weight_out", 15 0;
v0x11c6ecb80_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6ecc10_0 .var/s "weight_reg_active", 15 0;
v0x11c6ecdd0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6e6680 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6e6250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6e6850 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6e6890 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6e68d0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6e6910 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6e6950 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6e6990 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6e69d0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6e6a10 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6e6a50 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6e6a90 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6e6ad0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6e9c00_0 .net/s *"_ivl_0", 16 0, L_0x11ca3d610;  1 drivers
v0x11c6e9cc0_0 .net/s *"_ivl_2", 16 0, L_0x11ca3d710;  1 drivers
v0x11c6e9d60_0 .net "ina", 15 0, L_0x11ca3d570;  alias, 1 drivers
v0x11c6e9e30_0 .net "inaz", 15 0, L_0x11ca3d970;  1 drivers
v0x11c6e9ee0_0 .net "inb", 15 0, v0x11c6d1240_0;  alias, 1 drivers
v0x11c6e9ff0_0 .net "inbz", 15 0, L_0x11ca3da10;  1 drivers
v0x11c6ea080_0 .net "out", 15 0, L_0x11ca3daf0;  alias, 1 drivers
v0x11c6ea110_0 .net "overflow", 0 0, v0x11c6e9b30_0;  1 drivers
v0x11c6ea1c0_0 .net/s "res", 16 0, L_0x11ca3d7f0;  1 drivers
L_0x11ca3d610 .extend/s 17, L_0x11ca3d970;
L_0x11ca3d710 .extend/s 17, L_0x11ca3da10;
L_0x11ca3d7f0 .arith/sum 17, L_0x11ca3d610, L_0x11ca3d710;
S_0x11c6e6fd0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6e6680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e71a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6e71e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e7220 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6e7260 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e72a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e7920_0 .net "in", 15 0, L_0x11ca3d570;  alias, 1 drivers
v0x11c6e79b0_0 .var "ini", 7 0;
v0x11c6e7a60_0 .var "inr", 15 0;
v0x11c6e7b20_0 .net "out", 15 0, L_0x11ca3d970;  alias, 1 drivers
v0x11c6e7bd0_0 .var "outf", 7 0;
v0x11c6e7cc0_0 .var "outi", 7 0;
v0x11c6e7d70_0 .var "overflow", 0 0;
L_0x11ca3d970 .concat [ 8 8 0 0], v0x11c6e7bd0_0, v0x11c6e7cc0_0;
S_0x11c6e7530 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e6fd0;
 .timescale -9 -12;
E_0x11c6e76f0 .event anyedge, v0x11c6e7920_0;
S_0x11c6e7750 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e6fd0;
 .timescale -9 -12;
E_0x11c6e7320 .event anyedge, v0x11c6e7a60_0, v0x11c6e79b0_0;
S_0x11c6e7e40 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6e6680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e8010 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6e8050 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e8090 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6e80d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e8110 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e87f0_0 .net "in", 15 0, v0x11c6d1240_0;  alias, 1 drivers
v0x11c6e88a0_0 .var "ini", 7 0;
v0x11c6e8930_0 .var "inr", 15 0;
v0x11c6e89f0_0 .net "out", 15 0, L_0x11ca3da10;  alias, 1 drivers
v0x11c6e8aa0_0 .var "outf", 7 0;
v0x11c6e8b90_0 .var "outi", 7 0;
v0x11c6e8c40_0 .var "overflow", 0 0;
L_0x11ca3da10 .concat [ 8 8 0 0], v0x11c6e8aa0_0, v0x11c6e8b90_0;
S_0x11c6e8400 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e7e40;
 .timescale -9 -12;
E_0x11c6e85c0 .event anyedge, v0x11c6d1240_0;
S_0x11c6e8620 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e7e40;
 .timescale -9 -12;
E_0x11c6e8190 .event anyedge, v0x11c6e8930_0, v0x11c6e88a0_0;
S_0x11c6e8d10 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6e6680;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6e8ed0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6e8f10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6e8f50 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6e8f90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6e8fd0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6e96e0_0 .net "in", 16 0, L_0x11ca3d7f0;  alias, 1 drivers
v0x11c6e9770_0 .var "ini", 8 0;
v0x11c6e9820_0 .var "inr", 16 0;
v0x11c6e98e0_0 .net "out", 15 0, L_0x11ca3daf0;  alias, 1 drivers
v0x11c6e9990_0 .var "outf", 7 0;
v0x11c6e9a80_0 .var "outi", 7 0;
v0x11c6e9b30_0 .var "overflow", 0 0;
L_0x11ca3daf0 .concat [ 8 8 0 0], v0x11c6e9990_0, v0x11c6e9a80_0;
S_0x11c6e9320 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6e8d10;
 .timescale -9 -12;
E_0x11c6e94e0 .event anyedge, v0x11c6e96e0_0;
S_0x11c6e9520 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6e8d10;
 .timescale -9 -12;
E_0x11c6e9250 .event anyedge, v0x11c6e9820_0, v0x11c6e9770_0;
S_0x11c6ea2f0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6e6250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6ea4c0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6ea500 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6ea540 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6ea580 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6ea5c0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6ea600 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6ea640 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6ea680 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6ea6c0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6ebbd0_0 .net/s *"_ivl_0", 31 0, L_0x11ca3d250;  1 drivers
v0x11c6ebc90_0 .net/s *"_ivl_2", 31 0, L_0x11ca3d370;  1 drivers
v0x11c6ebd30_0 .net "ina", 15 0, v0x11c6e5830_0;  alias, 1 drivers
v0x11c6ebe00_0 .net "inb", 15 0, v0x11c6ecc10_0;  1 drivers
v0x11c6ebe90_0 .net "out", 15 0, L_0x11ca3d570;  alias, 1 drivers
v0x11c6ebf70_0 .net "overflow", 0 0, v0x11c6ebb00_0;  1 drivers
v0x11c6ec000_0 .net/s "res", 31 0, L_0x11ca3d410;  1 drivers
L_0x11ca3d250 .extend/s 32, v0x11c6e5830_0;
L_0x11ca3d370 .extend/s 32, v0x11c6ecc10_0;
L_0x11ca3d410 .arith/mult 32, L_0x11ca3d250, L_0x11ca3d370;
S_0x11c6eab80 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6ea2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6ead40 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6ead80 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6eadc0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6eae00 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6eae40 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6eb6a0_0 .net "in", 31 0, L_0x11ca3d410;  alias, 1 drivers
v0x11c6eb730_0 .var "ini", 15 0;
v0x11c6eb7e0_0 .var "inr", 23 0;
v0x11c6eb8a0_0 .net "out", 15 0, L_0x11ca3d570;  alias, 1 drivers
v0x11c6eb980_0 .var "outf", 7 0;
v0x11c6eba50_0 .var "outi", 7 0;
v0x11c6ebb00_0 .var "overflow", 0 0;
L_0x11ca3d570 .concat [ 8 8 0 0], v0x11c6eb980_0, v0x11c6eba50_0;
S_0x11c6eb100 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6eab80;
 .timescale -9 -12;
S_0x11c6eb2c0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6eb100;
 .timescale -9 -12;
E_0x11c6eb480 .event anyedge, v0x11c6eb6a0_0, v0x11c6eb7e0_0;
S_0x11c6eb4d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6eab80;
 .timescale -9 -12;
E_0x11c6eb030 .event anyedge, v0x11c6eb7e0_0, v0x11c6eb730_0;
S_0x11c6ecf40 .scope module, "pe23" "pe" 3 281, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6ed100 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6f2df0_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6f2e90_0 .net/s "mac_out", 15 0, L_0x11ca3e590;  1 drivers
v0x11c6f2f70_0 .net/s "mult_out", 15 0, L_0x11ca3e010;  1 drivers
v0x11c6f3080_0 .net "pe_accept_w_in", 0 0, o0x1200426e0;  alias, 0 drivers
v0x11c6f3110_0 .net "pe_enabled", 0 0, L_0x11ca3e690;  1 drivers
v0x11c6f31a0_0 .net/s "pe_input_in", 15 0, v0x11c6ec590_0;  alias, 1 drivers
v0x11c6f3280_0 .var/s "pe_input_out", 15 0;
v0x11c6f3310_0 .net/s "pe_psum_in", 15 0, v0x11c6d7f70_0;  alias, 1 drivers
v0x11c6f33b0_0 .var/s "pe_psum_out", 15 0;
v0x11c6f34c0_0 .net "pe_switch_in", 0 0, v0x11c6d8110_0;  alias, 1 drivers
v0x11c6f3550_0 .var "pe_switch_out", 0 0;
v0x11c6f35f0_0 .net "pe_valid_in", 0 0, v0x11c6ec990_0;  alias, 1 drivers
v0x11c6f3680_0 .var "pe_valid_out", 0 0;
v0x11c6f3710_0 .net/s "pe_weight_in", 15 0, v0x11c6d8350_0;  alias, 1 drivers
v0x11c6f37d0_0 .var/s "pe_weight_out", 15 0;
v0x11c6f3870_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6f3900_0 .var/s "weight_reg_active", 15 0;
v0x11c6f3ac0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6ed370 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6ecf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6ed540 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6ed580 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6ed5c0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6ed600 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6ed640 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6ed680 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6ed6c0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6ed700 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6ed740 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6ed780 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6ed7c0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6f08f0_0 .net/s *"_ivl_0", 16 0, L_0x11ca3e0b0;  1 drivers
v0x11c6f09b0_0 .net/s *"_ivl_2", 16 0, L_0x11ca3e1b0;  1 drivers
v0x11c6f0a50_0 .net "ina", 15 0, L_0x11ca3e010;  alias, 1 drivers
v0x11c6f0b20_0 .net "inaz", 15 0, L_0x11ca3e410;  1 drivers
v0x11c6f0bd0_0 .net "inb", 15 0, v0x11c6d7f70_0;  alias, 1 drivers
v0x11c6f0ce0_0 .net "inbz", 15 0, L_0x11ca3e4b0;  1 drivers
v0x11c6f0d70_0 .net "out", 15 0, L_0x11ca3e590;  alias, 1 drivers
v0x11c6f0e00_0 .net "overflow", 0 0, v0x11c6f0820_0;  1 drivers
v0x11c6f0eb0_0 .net/s "res", 16 0, L_0x11ca3e290;  1 drivers
L_0x11ca3e0b0 .extend/s 17, L_0x11ca3e410;
L_0x11ca3e1b0 .extend/s 17, L_0x11ca3e4b0;
L_0x11ca3e290 .arith/sum 17, L_0x11ca3e0b0, L_0x11ca3e1b0;
S_0x11c6edcc0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6ed370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6ede90 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6eded0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6edf10 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6edf50 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6edf90 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6ee610_0 .net "in", 15 0, L_0x11ca3e010;  alias, 1 drivers
v0x11c6ee6a0_0 .var "ini", 7 0;
v0x11c6ee750_0 .var "inr", 15 0;
v0x11c6ee810_0 .net "out", 15 0, L_0x11ca3e410;  alias, 1 drivers
v0x11c6ee8c0_0 .var "outf", 7 0;
v0x11c6ee9b0_0 .var "outi", 7 0;
v0x11c6eea60_0 .var "overflow", 0 0;
L_0x11ca3e410 .concat [ 8 8 0 0], v0x11c6ee8c0_0, v0x11c6ee9b0_0;
S_0x11c6ee220 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6edcc0;
 .timescale -9 -12;
E_0x11c6ee3e0 .event anyedge, v0x11c6ee610_0;
S_0x11c6ee440 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6edcc0;
 .timescale -9 -12;
E_0x11c6ee010 .event anyedge, v0x11c6ee750_0, v0x11c6ee6a0_0;
S_0x11c6eeb30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6ed370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6eed00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6eed40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6eed80 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6eedc0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6eee00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6ef4e0_0 .net "in", 15 0, v0x11c6d7f70_0;  alias, 1 drivers
v0x11c6ef590_0 .var "ini", 7 0;
v0x11c6ef620_0 .var "inr", 15 0;
v0x11c6ef6e0_0 .net "out", 15 0, L_0x11ca3e4b0;  alias, 1 drivers
v0x11c6ef790_0 .var "outf", 7 0;
v0x11c6ef880_0 .var "outi", 7 0;
v0x11c6ef930_0 .var "overflow", 0 0;
L_0x11ca3e4b0 .concat [ 8 8 0 0], v0x11c6ef790_0, v0x11c6ef880_0;
S_0x11c6ef0f0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6eeb30;
 .timescale -9 -12;
E_0x11c6ef2b0 .event anyedge, v0x11c6d7f70_0;
S_0x11c6ef310 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6eeb30;
 .timescale -9 -12;
E_0x11c6eee80 .event anyedge, v0x11c6ef620_0, v0x11c6ef590_0;
S_0x11c6efa00 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6ed370;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6efbc0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6efc00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6efc40 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6efc80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6efcc0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f03d0_0 .net "in", 16 0, L_0x11ca3e290;  alias, 1 drivers
v0x11c6f0460_0 .var "ini", 8 0;
v0x11c6f0510_0 .var "inr", 16 0;
v0x11c6f05d0_0 .net "out", 15 0, L_0x11ca3e590;  alias, 1 drivers
v0x11c6f0680_0 .var "outf", 7 0;
v0x11c6f0770_0 .var "outi", 7 0;
v0x11c6f0820_0 .var "overflow", 0 0;
L_0x11ca3e590 .concat [ 8 8 0 0], v0x11c6f0680_0, v0x11c6f0770_0;
S_0x11c6f0010 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6efa00;
 .timescale -9 -12;
E_0x11c6f01d0 .event anyedge, v0x11c6f03d0_0;
S_0x11c6f0210 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6efa00;
 .timescale -9 -12;
E_0x11c6eff40 .event anyedge, v0x11c6f0510_0, v0x11c6f0460_0;
S_0x11c6f0fe0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6ecf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6f11b0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6f11f0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6f1230 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6f1270 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6f12b0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6f12f0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6f1330 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6f1370 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6f13b0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6f28c0_0 .net/s *"_ivl_0", 31 0, L_0x11ca3dcb0;  1 drivers
v0x11c6f2980_0 .net/s *"_ivl_2", 31 0, L_0x11ca3ddf0;  1 drivers
v0x11c6f2a20_0 .net "ina", 15 0, v0x11c6ec590_0;  alias, 1 drivers
v0x11c6f2af0_0 .net "inb", 15 0, v0x11c6f3900_0;  1 drivers
v0x11c6f2b80_0 .net "out", 15 0, L_0x11ca3e010;  alias, 1 drivers
v0x11c6f2c60_0 .net "overflow", 0 0, v0x11c6f27f0_0;  1 drivers
v0x11c6f2cf0_0 .net/s "res", 31 0, L_0x11ca3deb0;  1 drivers
L_0x11ca3dcb0 .extend/s 32, v0x11c6ec590_0;
L_0x11ca3ddf0 .extend/s 32, v0x11c6f3900_0;
L_0x11ca3deb0 .arith/mult 32, L_0x11ca3dcb0, L_0x11ca3ddf0;
S_0x11c6f1870 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6f0fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6f1a30 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6f1a70 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6f1ab0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6f1af0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6f1b30 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f2390_0 .net "in", 31 0, L_0x11ca3deb0;  alias, 1 drivers
v0x11c6f2420_0 .var "ini", 15 0;
v0x11c6f24d0_0 .var "inr", 23 0;
v0x11c6f2590_0 .net "out", 15 0, L_0x11ca3e010;  alias, 1 drivers
v0x11c6f2670_0 .var "outf", 7 0;
v0x11c6f2740_0 .var "outi", 7 0;
v0x11c6f27f0_0 .var "overflow", 0 0;
L_0x11ca3e010 .concat [ 8 8 0 0], v0x11c6f2670_0, v0x11c6f2740_0;
S_0x11c6f1df0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6f1870;
 .timescale -9 -12;
S_0x11c6f1fb0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6f1df0;
 .timescale -9 -12;
E_0x11c6f2170 .event anyedge, v0x11c6f2390_0, v0x11c6f24d0_0;
S_0x11c6f21c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6f1870;
 .timescale -9 -12;
E_0x11c6f1d20 .event anyedge, v0x11c6f24d0_0, v0x11c6f2420_0;
S_0x11c6f3c30 .scope module, "pe24" "pe" 3 302, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6f3df0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11c6f9ae0_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11c6f9b80_0 .net/s "mac_out", 15 0, L_0x11ca3f0d0;  1 drivers
v0x11c6f9c60_0 .net/s "mult_out", 15 0, L_0x11ca3eb70;  1 drivers
v0x11c6f9d70_0 .net "pe_accept_w_in", 0 0, o0x1200434f0;  alias, 0 drivers
v0x11c6f9e00_0 .net "pe_enabled", 0 0, L_0x11ca3f1d0;  1 drivers
v0x11c6f9e90_0 .net/s "pe_input_in", 15 0, v0x11c6f3280_0;  alias, 1 drivers
v0x11c6f9f70_0 .var/s "pe_input_out", 15 0;
v0x11c6fa000_0 .net/s "pe_psum_in", 15 0, v0x11c6dec80_0;  alias, 1 drivers
v0x11c6fa0a0_0 .var/s "pe_psum_out", 15 0;
v0x11c6fa1b0_0 .net "pe_switch_in", 0 0, v0x11c6dee20_0;  alias, 1 drivers
v0x11c6fa260_0 .var "pe_switch_out", 0 0;
v0x11c6fa2f0_0 .net "pe_valid_in", 0 0, v0x11c6f3680_0;  alias, 1 drivers
v0x11c6fa380_0 .var "pe_valid_out", 0 0;
v0x11c6fa410_0 .net/s "pe_weight_in", 15 0, v0x11c6df060_0;  alias, 1 drivers
v0x11c6fa4c0_0 .var/s "pe_weight_out", 15 0;
v0x11c6fa550_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11c6fa5e0_0 .var/s "weight_reg_active", 15 0;
v0x11c6fa7a0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6f4060 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6f3c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6f4230 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6f4270 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6f42b0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6f42f0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6f4330 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6f4370 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6f43b0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6f43f0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6f4430 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6f4470 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6f44b0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6f75e0_0 .net/s *"_ivl_0", 16 0, L_0x11ca3ec10;  1 drivers
v0x11c6f76a0_0 .net/s *"_ivl_2", 16 0, L_0x11ca3ecf0;  1 drivers
v0x11c6f7740_0 .net "ina", 15 0, L_0x11ca3eb70;  alias, 1 drivers
v0x11c6f7810_0 .net "inaz", 15 0, L_0x11ca3ef50;  1 drivers
v0x11c6f78c0_0 .net "inb", 15 0, v0x11c6dec80_0;  alias, 1 drivers
v0x11c6f79d0_0 .net "inbz", 15 0, L_0x11ca3eff0;  1 drivers
v0x11c6f7a60_0 .net "out", 15 0, L_0x11ca3f0d0;  alias, 1 drivers
v0x11c6f7af0_0 .net "overflow", 0 0, v0x11c6f7510_0;  1 drivers
v0x11c6f7ba0_0 .net/s "res", 16 0, L_0x11ca3edd0;  1 drivers
L_0x11ca3ec10 .extend/s 17, L_0x11ca3ef50;
L_0x11ca3ecf0 .extend/s 17, L_0x11ca3eff0;
L_0x11ca3edd0 .arith/sum 17, L_0x11ca3ec10, L_0x11ca3ecf0;
S_0x11c6f49b0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6f4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6f4b80 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6f4bc0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6f4c00 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6f4c40 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6f4c80 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f5300_0 .net "in", 15 0, L_0x11ca3eb70;  alias, 1 drivers
v0x11c6f5390_0 .var "ini", 7 0;
v0x11c6f5440_0 .var "inr", 15 0;
v0x11c6f5500_0 .net "out", 15 0, L_0x11ca3ef50;  alias, 1 drivers
v0x11c6f55b0_0 .var "outf", 7 0;
v0x11c6f56a0_0 .var "outi", 7 0;
v0x11c6f5750_0 .var "overflow", 0 0;
L_0x11ca3ef50 .concat [ 8 8 0 0], v0x11c6f55b0_0, v0x11c6f56a0_0;
S_0x11c6f4f10 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6f49b0;
 .timescale -9 -12;
E_0x11c6f50d0 .event anyedge, v0x11c6f5300_0;
S_0x11c6f5130 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6f49b0;
 .timescale -9 -12;
E_0x11c6f4d00 .event anyedge, v0x11c6f5440_0, v0x11c6f5390_0;
S_0x11c6f5820 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6f4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6f59f0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6f5a30 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6f5a70 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6f5ab0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6f5af0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f61d0_0 .net "in", 15 0, v0x11c6dec80_0;  alias, 1 drivers
v0x11c6f6280_0 .var "ini", 7 0;
v0x11c6f6310_0 .var "inr", 15 0;
v0x11c6f63d0_0 .net "out", 15 0, L_0x11ca3eff0;  alias, 1 drivers
v0x11c6f6480_0 .var "outf", 7 0;
v0x11c6f6570_0 .var "outi", 7 0;
v0x11c6f6620_0 .var "overflow", 0 0;
L_0x11ca3eff0 .concat [ 8 8 0 0], v0x11c6f6480_0, v0x11c6f6570_0;
S_0x11c6f5de0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6f5820;
 .timescale -9 -12;
E_0x11c6f5fa0 .event anyedge, v0x11c6dec80_0;
S_0x11c6f6000 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6f5820;
 .timescale -9 -12;
E_0x11c6f5b70 .event anyedge, v0x11c6f6310_0, v0x11c6f6280_0;
S_0x11c6f66f0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6f4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6f68b0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6f68f0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6f6930 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6f6970 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6f69b0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f70c0_0 .net "in", 16 0, L_0x11ca3edd0;  alias, 1 drivers
v0x11c6f7150_0 .var "ini", 8 0;
v0x11c6f7200_0 .var "inr", 16 0;
v0x11c6f72c0_0 .net "out", 15 0, L_0x11ca3f0d0;  alias, 1 drivers
v0x11c6f7370_0 .var "outf", 7 0;
v0x11c6f7460_0 .var "outi", 7 0;
v0x11c6f7510_0 .var "overflow", 0 0;
L_0x11ca3f0d0 .concat [ 8 8 0 0], v0x11c6f7370_0, v0x11c6f7460_0;
S_0x11c6f6d00 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6f66f0;
 .timescale -9 -12;
E_0x11c6f6ec0 .event anyedge, v0x11c6f70c0_0;
S_0x11c6f6f00 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6f66f0;
 .timescale -9 -12;
E_0x11c6f6c30 .event anyedge, v0x11c6f7200_0, v0x11c6f7150_0;
S_0x11c6f7cd0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6f3c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6f7ea0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6f7ee0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6f7f20 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6f7f60 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6f7fa0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6f7fe0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6f8020 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6f8060 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6f80a0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11c6f95b0_0 .net/s *"_ivl_0", 31 0, L_0x11ca3e890;  1 drivers
v0x11c6f9670_0 .net/s *"_ivl_2", 31 0, L_0x11ca3e9b0;  1 drivers
v0x11c6f9710_0 .net "ina", 15 0, v0x11c6f3280_0;  alias, 1 drivers
v0x11c6f97e0_0 .net "inb", 15 0, v0x11c6fa5e0_0;  1 drivers
v0x11c6f9870_0 .net "out", 15 0, L_0x11ca3eb70;  alias, 1 drivers
v0x11c6f9950_0 .net "overflow", 0 0, v0x11c6f94e0_0;  1 drivers
v0x11c6f99e0_0 .net/s "res", 31 0, L_0x11ca3ea50;  1 drivers
L_0x11ca3e890 .extend/s 32, v0x11c6f3280_0;
L_0x11ca3e9b0 .extend/s 32, v0x11c6fa5e0_0;
L_0x11ca3ea50 .arith/mult 32, L_0x11ca3e890, L_0x11ca3e9b0;
S_0x11c6f8560 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6f7cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6f8720 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6f8760 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6f87a0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6f87e0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6f8820 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6f9080_0 .net "in", 31 0, L_0x11ca3ea50;  alias, 1 drivers
v0x11c6f9110_0 .var "ini", 15 0;
v0x11c6f91c0_0 .var "inr", 23 0;
v0x11c6f9280_0 .net "out", 15 0, L_0x11ca3eb70;  alias, 1 drivers
v0x11c6f9360_0 .var "outf", 7 0;
v0x11c6f9430_0 .var "outi", 7 0;
v0x11c6f94e0_0 .var "overflow", 0 0;
L_0x11ca3eb70 .concat [ 8 8 0 0], v0x11c6f9360_0, v0x11c6f9430_0;
S_0x11c6f8ae0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6f8560;
 .timescale -9 -12;
S_0x11c6f8ca0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6f8ae0;
 .timescale -9 -12;
E_0x11c6f8e60 .event anyedge, v0x11c6f9080_0, v0x11c6f91c0_0;
S_0x11c6f8eb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6f8560;
 .timescale -9 -12;
E_0x11c6f8a10 .event anyedge, v0x11c6f91c0_0, v0x11c6f9110_0;
S_0x11c6fa910 .scope module, "pe31" "pe" 3 325, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11c6df690 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca04880_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca04a20_0 .net/s "mac_out", 15 0, L_0x11ca3fb10;  1 drivers
v0x11ca04ab0_0 .net/s "mult_out", 15 0, L_0x11ca3f590;  1 drivers
v0x11ca04bc0_0 .net "pe_accept_w_in", 0 0, o0x120040a30;  alias, 0 drivers
v0x11ca04c50_0 .net "pe_enabled", 0 0, L_0x11ca3fc10;  1 drivers
v0x11ca04ce0_0 .net/s "pe_input_in", 15 0, o0x120047840;  alias, 0 drivers
v0x11ca04d70_0 .var/s "pe_input_out", 15 0;
v0x11ca04e00_0 .net/s "pe_psum_in", 15 0, v0x11c6e5970_0;  alias, 1 drivers
v0x11ca04ea0_0 .var/s "pe_psum_out", 15 0;
v0x11ca04fd0_0 .net "pe_switch_in", 0 0, v0x11c6e5b30_0;  alias, 1 drivers
v0x11ca05080_0 .var "pe_switch_out", 0 0;
v0x11ca05110_0 .net "pe_valid_in", 0 0, o0x120047a20;  alias, 0 drivers
v0x11ca051a0_0 .var "pe_valid_out", 0 0;
v0x11ca05230_0 .net/s "pe_weight_in", 15 0, v0x11c6e5db0_0;  alias, 1 drivers
v0x11ca052e0_0 .var/s "pe_weight_out", 15 0;
v0x11ca05370_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca05500_0 .var/s "weight_reg_active", 15 0;
v0x11ca05690_0 .var/s "weight_reg_inactive", 15 0;
S_0x11c6fad90 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11c6fa910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6faf50 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11c6faf90 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11c6fafd0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11c6fb010 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11c6fb050 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11c6fb090 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11c6fb0d0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11c6fb110 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11c6fb150 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11c6fb190 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11c6fb1d0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11c6fe300_0 .net/s *"_ivl_0", 16 0, L_0x11ca3f630;  1 drivers
v0x11c6fe3c0_0 .net/s *"_ivl_2", 16 0, L_0x11ca3f730;  1 drivers
v0x11c6fe460_0 .net "ina", 15 0, L_0x11ca3f590;  alias, 1 drivers
v0x11c6fe530_0 .net "inaz", 15 0, L_0x11ca3f990;  1 drivers
v0x11c6fe5e0_0 .net "inb", 15 0, v0x11c6e5970_0;  alias, 1 drivers
v0x11c6fe6f0_0 .net "inbz", 15 0, L_0x11ca3fa30;  1 drivers
v0x11c6fe780_0 .net "out", 15 0, L_0x11ca3fb10;  alias, 1 drivers
v0x11c6fe810_0 .net "overflow", 0 0, v0x11c6fe230_0;  1 drivers
v0x11c6fe8c0_0 .net/s "res", 16 0, L_0x11ca3f810;  1 drivers
L_0x11ca3f630 .extend/s 17, L_0x11ca3f990;
L_0x11ca3f730 .extend/s 17, L_0x11ca3fa30;
L_0x11ca3f810 .arith/sum 17, L_0x11ca3f630, L_0x11ca3f730;
S_0x11c6fb6d0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11c6fad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6fb8a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6fb8e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6fb920 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6fb960 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6fb9a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6fc020_0 .net "in", 15 0, L_0x11ca3f590;  alias, 1 drivers
v0x11c6fc0b0_0 .var "ini", 7 0;
v0x11c6fc160_0 .var "inr", 15 0;
v0x11c6fc220_0 .net "out", 15 0, L_0x11ca3f990;  alias, 1 drivers
v0x11c6fc2d0_0 .var "outf", 7 0;
v0x11c6fc3c0_0 .var "outi", 7 0;
v0x11c6fc470_0 .var "overflow", 0 0;
L_0x11ca3f990 .concat [ 8 8 0 0], v0x11c6fc2d0_0, v0x11c6fc3c0_0;
S_0x11c6fbc30 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6fb6d0;
 .timescale -9 -12;
E_0x11c6fbdf0 .event anyedge, v0x11c6fc020_0;
S_0x11c6fbe50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6fb6d0;
 .timescale -9 -12;
E_0x11c6fba20 .event anyedge, v0x11c6fc160_0, v0x11c6fc0b0_0;
S_0x11c6fc540 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11c6fad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6fc710 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11c6fc750 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6fc790 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11c6fc7d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6fc810 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6fcef0_0 .net "in", 15 0, v0x11c6e5970_0;  alias, 1 drivers
v0x11c6fcfa0_0 .var "ini", 7 0;
v0x11c6fd030_0 .var "inr", 15 0;
v0x11c6fd0f0_0 .net "out", 15 0, L_0x11ca3fa30;  alias, 1 drivers
v0x11c6fd1a0_0 .var "outf", 7 0;
v0x11c6fd290_0 .var "outi", 7 0;
v0x11c6fd340_0 .var "overflow", 0 0;
L_0x11ca3fa30 .concat [ 8 8 0 0], v0x11c6fd1a0_0, v0x11c6fd290_0;
S_0x11c6fcb00 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6fc540;
 .timescale -9 -12;
E_0x11c6fccc0 .event anyedge, v0x11c6e5970_0;
S_0x11c6fcd20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6fc540;
 .timescale -9 -12;
E_0x11c6fc890 .event anyedge, v0x11c6fd030_0, v0x11c6fcfa0_0;
S_0x11c6fd410 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11c6fad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6fd5d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6fd610 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11c6fd650 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11c6fd690 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6fd6d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6fdde0_0 .net "in", 16 0, L_0x11ca3f810;  alias, 1 drivers
v0x11c6fde70_0 .var "ini", 8 0;
v0x11c6fdf20_0 .var "inr", 16 0;
v0x11c6fdfe0_0 .net "out", 15 0, L_0x11ca3fb10;  alias, 1 drivers
v0x11c6fe090_0 .var "outf", 7 0;
v0x11c6fe180_0 .var "outi", 7 0;
v0x11c6fe230_0 .var "overflow", 0 0;
L_0x11ca3fb10 .concat [ 8 8 0 0], v0x11c6fe090_0, v0x11c6fe180_0;
S_0x11c6fda20 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11c6fd410;
 .timescale -9 -12;
E_0x11c6fdbe0 .event anyedge, v0x11c6fdde0_0;
S_0x11c6fdc20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6fd410;
 .timescale -9 -12;
E_0x11c6fd950 .event anyedge, v0x11c6fdf20_0, v0x11c6fde70_0;
S_0x11c6fe9f0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11c6fa910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11c6febc0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11c6fec00 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11c6fec40 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11c6fec80 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11c6fecc0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11c6fed00 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11c6fed40 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11c6fed80 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11c6fedc0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca04350_0 .net/s *"_ivl_0", 31 0, L_0x11ca3f290;  1 drivers
v0x11ca04410_0 .net/s *"_ivl_2", 31 0, L_0x11ca3f350;  1 drivers
v0x11ca044b0_0 .net "ina", 15 0, o0x120047840;  alias, 0 drivers
v0x11ca04560_0 .net "inb", 15 0, v0x11ca05500_0;  1 drivers
v0x11ca04610_0 .net "out", 15 0, L_0x11ca3f590;  alias, 1 drivers
v0x11ca046f0_0 .net "overflow", 0 0, v0x11ca04280_0;  1 drivers
v0x11ca04780_0 .net/s "res", 31 0, L_0x11ca3f430;  1 drivers
L_0x11ca3f290 .extend/s 32, o0x120047840;
L_0x11ca3f350 .extend/s 32, v0x11ca05500_0;
L_0x11ca3f430 .arith/mult 32, L_0x11ca3f290, L_0x11ca3f350;
S_0x11c6ff280 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11c6fe9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11c6ff440 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11c6ff480 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11c6ff4c0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11c6ff500 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11c6ff540 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11c6ffda0_0 .net "in", 31 0, L_0x11ca3f430;  alias, 1 drivers
v0x11c6ffe30_0 .var "ini", 15 0;
v0x11c6ffee0_0 .var "inr", 23 0;
v0x11ca04080_0 .net "out", 15 0, L_0x11ca3f590;  alias, 1 drivers
v0x11ca04110_0 .var "outf", 7 0;
v0x11ca041e0_0 .var "outi", 7 0;
v0x11ca04280_0 .var "overflow", 0 0;
L_0x11ca3f590 .concat [ 8 8 0 0], v0x11ca04110_0, v0x11ca041e0_0;
S_0x11c6ff800 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11c6ff280;
 .timescale -9 -12;
S_0x11c6ff9c0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11c6ff800;
 .timescale -9 -12;
E_0x11c6ffb80 .event anyedge, v0x11c6ffda0_0, v0x11c6ffee0_0;
S_0x11c6ffbd0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11c6ff280;
 .timescale -9 -12;
E_0x11c6ff730 .event anyedge, v0x11c6ffee0_0, v0x11c6ffe30_0;
S_0x11ca057b0 .scope module, "pe32" "pe" 3 346, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca05970 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca0b660_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca0b700_0 .net/s "mac_out", 15 0, L_0x11ca405c0;  1 drivers
v0x11ca0b7e0_0 .net/s "mult_out", 15 0, L_0x11ca40060;  1 drivers
v0x11ca0b8f0_0 .net "pe_accept_w_in", 0 0, o0x1200418d0;  alias, 0 drivers
v0x11ca0b980_0 .net "pe_enabled", 0 0, L_0x11ca406c0;  1 drivers
v0x11ca0ba50_0 .net/s "pe_input_in", 15 0, v0x11ca04d70_0;  alias, 1 drivers
v0x11ca0bb20_0 .var/s "pe_input_out", 15 0;
v0x11ca0bbb0_0 .net/s "pe_psum_in", 15 0, v0x11c6ec6c0_0;  alias, 1 drivers
v0x11ca0bc40_0 .var/s "pe_psum_out", 15 0;
v0x11ca0bd50_0 .net "pe_switch_in", 0 0, v0x11c6ec860_0;  alias, 1 drivers
v0x11ca0be00_0 .var "pe_switch_out", 0 0;
v0x11ca0be90_0 .net "pe_valid_in", 0 0, v0x11ca051a0_0;  alias, 1 drivers
v0x11ca0bf20_0 .var "pe_valid_out", 0 0;
v0x11ca0bfb0_0 .net/s "pe_weight_in", 15 0, v0x11c6ecae0_0;  alias, 1 drivers
v0x11ca0c040_0 .var/s "pe_weight_out", 15 0;
v0x11ca0c0e0_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca0c170_0 .var/s "weight_reg_active", 15 0;
v0x11ca0c330_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca05be0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca057b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca05db0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca05df0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca05e30 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca05e70 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca05eb0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca05ef0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca05f30 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca05f70 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca05fb0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca05ff0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca06030 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca09160_0 .net/s *"_ivl_0", 16 0, L_0x11ca40100;  1 drivers
v0x11ca09220_0 .net/s *"_ivl_2", 16 0, L_0x11ca401e0;  1 drivers
v0x11ca092c0_0 .net "ina", 15 0, L_0x11ca40060;  alias, 1 drivers
v0x11ca09390_0 .net "inaz", 15 0, L_0x11ca40440;  1 drivers
v0x11ca09440_0 .net "inb", 15 0, v0x11c6ec6c0_0;  alias, 1 drivers
v0x11ca09550_0 .net "inbz", 15 0, L_0x11ca404e0;  1 drivers
v0x11ca095e0_0 .net "out", 15 0, L_0x11ca405c0;  alias, 1 drivers
v0x11ca09670_0 .net "overflow", 0 0, v0x11ca09090_0;  1 drivers
v0x11ca09720_0 .net/s "res", 16 0, L_0x11ca402c0;  1 drivers
L_0x11ca40100 .extend/s 17, L_0x11ca40440;
L_0x11ca401e0 .extend/s 17, L_0x11ca404e0;
L_0x11ca402c0 .arith/sum 17, L_0x11ca40100, L_0x11ca401e0;
S_0x11ca06530 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca06700 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca06740 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca06780 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca067c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca06800 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca06e80_0 .net "in", 15 0, L_0x11ca40060;  alias, 1 drivers
v0x11ca06f10_0 .var "ini", 7 0;
v0x11ca06fc0_0 .var "inr", 15 0;
v0x11ca07080_0 .net "out", 15 0, L_0x11ca40440;  alias, 1 drivers
v0x11ca07130_0 .var "outf", 7 0;
v0x11ca07220_0 .var "outi", 7 0;
v0x11ca072d0_0 .var "overflow", 0 0;
L_0x11ca40440 .concat [ 8 8 0 0], v0x11ca07130_0, v0x11ca07220_0;
S_0x11ca06a90 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca06530;
 .timescale -9 -12;
E_0x11ca06c50 .event anyedge, v0x11ca06e80_0;
S_0x11ca06cb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca06530;
 .timescale -9 -12;
E_0x11ca06880 .event anyedge, v0x11ca06fc0_0, v0x11ca06f10_0;
S_0x11ca073a0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca07570 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca075b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca075f0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca07630 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca07670 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca07d50_0 .net "in", 15 0, v0x11c6ec6c0_0;  alias, 1 drivers
v0x11ca07e00_0 .var "ini", 7 0;
v0x11ca07e90_0 .var "inr", 15 0;
v0x11ca07f50_0 .net "out", 15 0, L_0x11ca404e0;  alias, 1 drivers
v0x11ca08000_0 .var "outf", 7 0;
v0x11ca080f0_0 .var "outi", 7 0;
v0x11ca081a0_0 .var "overflow", 0 0;
L_0x11ca404e0 .concat [ 8 8 0 0], v0x11ca08000_0, v0x11ca080f0_0;
S_0x11ca07960 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca073a0;
 .timescale -9 -12;
E_0x11ca07b20 .event anyedge, v0x11c6ec6c0_0;
S_0x11ca07b80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca073a0;
 .timescale -9 -12;
E_0x11ca076f0 .event anyedge, v0x11ca07e90_0, v0x11ca07e00_0;
S_0x11ca08270 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca08430 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca08470 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca084b0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca084f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca08530 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca08c40_0 .net "in", 16 0, L_0x11ca402c0;  alias, 1 drivers
v0x11ca08cd0_0 .var "ini", 8 0;
v0x11ca08d80_0 .var "inr", 16 0;
v0x11ca08e40_0 .net "out", 15 0, L_0x11ca405c0;  alias, 1 drivers
v0x11ca08ef0_0 .var "outf", 7 0;
v0x11ca08fe0_0 .var "outi", 7 0;
v0x11ca09090_0 .var "overflow", 0 0;
L_0x11ca405c0 .concat [ 8 8 0 0], v0x11ca08ef0_0, v0x11ca08fe0_0;
S_0x11ca08880 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca08270;
 .timescale -9 -12;
E_0x11ca08a40 .event anyedge, v0x11ca08c40_0;
S_0x11ca08a80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca08270;
 .timescale -9 -12;
E_0x11ca087b0 .event anyedge, v0x11ca08d80_0, v0x11ca08cd0_0;
S_0x11ca09850 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca057b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca09a20 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca09a60 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca09aa0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca09ae0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca09b20 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca09b60 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca09ba0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca09be0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca09c20 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca0b130_0 .net/s *"_ivl_0", 31 0, L_0x11ca3fd20;  1 drivers
v0x11ca0b1f0_0 .net/s *"_ivl_2", 31 0, L_0x11ca3fe60;  1 drivers
v0x11ca0b290_0 .net "ina", 15 0, v0x11ca04d70_0;  alias, 1 drivers
v0x11ca0b360_0 .net "inb", 15 0, v0x11ca0c170_0;  1 drivers
v0x11ca0b3f0_0 .net "out", 15 0, L_0x11ca40060;  alias, 1 drivers
v0x11ca0b4d0_0 .net "overflow", 0 0, v0x11ca0b060_0;  1 drivers
v0x11ca0b560_0 .net/s "res", 31 0, L_0x11ca3ff00;  1 drivers
L_0x11ca3fd20 .extend/s 32, v0x11ca04d70_0;
L_0x11ca3fe60 .extend/s 32, v0x11ca0c170_0;
L_0x11ca3ff00 .arith/mult 32, L_0x11ca3fd20, L_0x11ca3fe60;
S_0x11ca0a0e0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca09850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca0a2a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca0a2e0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca0a320 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca0a360 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca0a3a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca0ac00_0 .net "in", 31 0, L_0x11ca3ff00;  alias, 1 drivers
v0x11ca0ac90_0 .var "ini", 15 0;
v0x11ca0ad40_0 .var "inr", 23 0;
v0x11ca0ae00_0 .net "out", 15 0, L_0x11ca40060;  alias, 1 drivers
v0x11ca0aee0_0 .var "outf", 7 0;
v0x11ca0afb0_0 .var "outi", 7 0;
v0x11ca0b060_0 .var "overflow", 0 0;
L_0x11ca40060 .concat [ 8 8 0 0], v0x11ca0aee0_0, v0x11ca0afb0_0;
S_0x11ca0a660 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca0a0e0;
 .timescale -9 -12;
S_0x11ca0a820 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca0a660;
 .timescale -9 -12;
E_0x11ca0a9e0 .event anyedge, v0x11ca0ac00_0, v0x11ca0ad40_0;
S_0x11ca0aa30 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca0a0e0;
 .timescale -9 -12;
E_0x11ca0a590 .event anyedge, v0x11ca0ad40_0, v0x11ca0ac90_0;
S_0x11ca0c4a0 .scope module, "pe33" "pe" 3 367, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca0c660 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca12350_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca123f0_0 .net/s "mac_out", 15 0, L_0x11ca41060;  1 drivers
v0x11ca124d0_0 .net/s "mult_out", 15 0, L_0x11ca40ae0;  1 drivers
v0x11ca125e0_0 .net "pe_accept_w_in", 0 0, o0x1200426e0;  alias, 0 drivers
v0x11ca12670_0 .net "pe_enabled", 0 0, L_0x11ca41160;  1 drivers
v0x11ca12740_0 .net/s "pe_input_in", 15 0, v0x11ca0bb20_0;  alias, 1 drivers
v0x11ca12810_0 .var/s "pe_input_out", 15 0;
v0x11ca128a0_0 .net/s "pe_psum_in", 15 0, v0x11c6f33b0_0;  alias, 1 drivers
v0x11ca12930_0 .var/s "pe_psum_out", 15 0;
v0x11ca12a40_0 .net "pe_switch_in", 0 0, v0x11c6f3550_0;  alias, 1 drivers
v0x11ca12af0_0 .var "pe_switch_out", 0 0;
v0x11ca12b80_0 .net "pe_valid_in", 0 0, v0x11ca0bf20_0;  alias, 1 drivers
v0x11ca12c10_0 .var "pe_valid_out", 0 0;
v0x11ca12ca0_0 .net/s "pe_weight_in", 15 0, v0x11c6f37d0_0;  alias, 1 drivers
v0x11ca12d30_0 .var/s "pe_weight_out", 15 0;
v0x11ca12dd0_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca12e60_0 .var/s "weight_reg_active", 15 0;
v0x11ca13020_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca0c8d0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca0c4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca0caa0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca0cae0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca0cb20 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca0cb60 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca0cba0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca0cbe0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca0cc20 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca0cc60 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca0cca0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca0cce0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca0cd20 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca0fe50_0 .net/s *"_ivl_0", 16 0, L_0x11ca40b80;  1 drivers
v0x11ca0ff10_0 .net/s *"_ivl_2", 16 0, L_0x11ca40c80;  1 drivers
v0x11ca0ffb0_0 .net "ina", 15 0, L_0x11ca40ae0;  alias, 1 drivers
v0x11ca10080_0 .net "inaz", 15 0, L_0x11ca40ee0;  1 drivers
v0x11ca10130_0 .net "inb", 15 0, v0x11c6f33b0_0;  alias, 1 drivers
v0x11ca10240_0 .net "inbz", 15 0, L_0x11ca40f80;  1 drivers
v0x11ca102d0_0 .net "out", 15 0, L_0x11ca41060;  alias, 1 drivers
v0x11ca10360_0 .net "overflow", 0 0, v0x11ca0fd80_0;  1 drivers
v0x11ca10410_0 .net/s "res", 16 0, L_0x11ca40d60;  1 drivers
L_0x11ca40b80 .extend/s 17, L_0x11ca40ee0;
L_0x11ca40c80 .extend/s 17, L_0x11ca40f80;
L_0x11ca40d60 .arith/sum 17, L_0x11ca40b80, L_0x11ca40c80;
S_0x11ca0d220 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca0c8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca0d3f0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca0d430 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca0d470 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca0d4b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca0d4f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca0db70_0 .net "in", 15 0, L_0x11ca40ae0;  alias, 1 drivers
v0x11ca0dc00_0 .var "ini", 7 0;
v0x11ca0dcb0_0 .var "inr", 15 0;
v0x11ca0dd70_0 .net "out", 15 0, L_0x11ca40ee0;  alias, 1 drivers
v0x11ca0de20_0 .var "outf", 7 0;
v0x11ca0df10_0 .var "outi", 7 0;
v0x11ca0dfc0_0 .var "overflow", 0 0;
L_0x11ca40ee0 .concat [ 8 8 0 0], v0x11ca0de20_0, v0x11ca0df10_0;
S_0x11ca0d780 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca0d220;
 .timescale -9 -12;
E_0x11ca0d940 .event anyedge, v0x11ca0db70_0;
S_0x11ca0d9a0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca0d220;
 .timescale -9 -12;
E_0x11ca0d570 .event anyedge, v0x11ca0dcb0_0, v0x11ca0dc00_0;
S_0x11ca0e090 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca0c8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca0e260 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca0e2a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca0e2e0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca0e320 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca0e360 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca0ea40_0 .net "in", 15 0, v0x11c6f33b0_0;  alias, 1 drivers
v0x11ca0eaf0_0 .var "ini", 7 0;
v0x11ca0eb80_0 .var "inr", 15 0;
v0x11ca0ec40_0 .net "out", 15 0, L_0x11ca40f80;  alias, 1 drivers
v0x11ca0ecf0_0 .var "outf", 7 0;
v0x11ca0ede0_0 .var "outi", 7 0;
v0x11ca0ee90_0 .var "overflow", 0 0;
L_0x11ca40f80 .concat [ 8 8 0 0], v0x11ca0ecf0_0, v0x11ca0ede0_0;
S_0x11ca0e650 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca0e090;
 .timescale -9 -12;
E_0x11ca0e810 .event anyedge, v0x11c6f33b0_0;
S_0x11ca0e870 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca0e090;
 .timescale -9 -12;
E_0x11ca0e3e0 .event anyedge, v0x11ca0eb80_0, v0x11ca0eaf0_0;
S_0x11ca0ef60 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca0c8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca0f120 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca0f160 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca0f1a0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca0f1e0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca0f220 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca0f930_0 .net "in", 16 0, L_0x11ca40d60;  alias, 1 drivers
v0x11ca0f9c0_0 .var "ini", 8 0;
v0x11ca0fa70_0 .var "inr", 16 0;
v0x11ca0fb30_0 .net "out", 15 0, L_0x11ca41060;  alias, 1 drivers
v0x11ca0fbe0_0 .var "outf", 7 0;
v0x11ca0fcd0_0 .var "outi", 7 0;
v0x11ca0fd80_0 .var "overflow", 0 0;
L_0x11ca41060 .concat [ 8 8 0 0], v0x11ca0fbe0_0, v0x11ca0fcd0_0;
S_0x11ca0f570 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca0ef60;
 .timescale -9 -12;
E_0x11ca0f730 .event anyedge, v0x11ca0f930_0;
S_0x11ca0f770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca0ef60;
 .timescale -9 -12;
E_0x11ca0f4a0 .event anyedge, v0x11ca0fa70_0, v0x11ca0f9c0_0;
S_0x11ca10540 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca0c4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca10710 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca10750 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca10790 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca107d0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca10810 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca10850 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca10890 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca108d0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca10910 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca11e20_0 .net/s *"_ivl_0", 31 0, L_0x11ca40780;  1 drivers
v0x11ca11ee0_0 .net/s *"_ivl_2", 31 0, L_0x11ca408c0;  1 drivers
v0x11ca11f80_0 .net "ina", 15 0, v0x11ca0bb20_0;  alias, 1 drivers
v0x11ca12050_0 .net "inb", 15 0, v0x11ca12e60_0;  1 drivers
v0x11ca120e0_0 .net "out", 15 0, L_0x11ca40ae0;  alias, 1 drivers
v0x11ca121c0_0 .net "overflow", 0 0, v0x11ca11d50_0;  1 drivers
v0x11ca12250_0 .net/s "res", 31 0, L_0x11ca40980;  1 drivers
L_0x11ca40780 .extend/s 32, v0x11ca0bb20_0;
L_0x11ca408c0 .extend/s 32, v0x11ca12e60_0;
L_0x11ca40980 .arith/mult 32, L_0x11ca40780, L_0x11ca408c0;
S_0x11ca10dd0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca10540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca10f90 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca10fd0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca11010 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca11050 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca11090 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca118f0_0 .net "in", 31 0, L_0x11ca40980;  alias, 1 drivers
v0x11ca11980_0 .var "ini", 15 0;
v0x11ca11a30_0 .var "inr", 23 0;
v0x11ca11af0_0 .net "out", 15 0, L_0x11ca40ae0;  alias, 1 drivers
v0x11ca11bd0_0 .var "outf", 7 0;
v0x11ca11ca0_0 .var "outi", 7 0;
v0x11ca11d50_0 .var "overflow", 0 0;
L_0x11ca40ae0 .concat [ 8 8 0 0], v0x11ca11bd0_0, v0x11ca11ca0_0;
S_0x11ca11350 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca10dd0;
 .timescale -9 -12;
S_0x11ca11510 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca11350;
 .timescale -9 -12;
E_0x11ca116d0 .event anyedge, v0x11ca118f0_0, v0x11ca11a30_0;
S_0x11ca11720 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca10dd0;
 .timescale -9 -12;
E_0x11ca11280 .event anyedge, v0x11ca11a30_0, v0x11ca11980_0;
S_0x11ca13190 .scope module, "pe34" "pe" 3 388, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca13350 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca19040_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca190e0_0 .net/s "mac_out", 15 0, L_0x11ca41b20;  1 drivers
v0x11ca191c0_0 .net/s "mult_out", 15 0, L_0x11ca415c0;  1 drivers
v0x11ca192d0_0 .net "pe_accept_w_in", 0 0, o0x1200434f0;  alias, 0 drivers
v0x11ca19360_0 .net "pe_enabled", 0 0, L_0x11ca41c20;  1 drivers
v0x11ca19430_0 .net/s "pe_input_in", 15 0, v0x11ca12810_0;  alias, 1 drivers
v0x11ca19500_0 .var/s "pe_input_out", 15 0;
v0x11ca19590_0 .net/s "pe_psum_in", 15 0, v0x11c6fa0a0_0;  alias, 1 drivers
v0x11ca19620_0 .var/s "pe_psum_out", 15 0;
v0x11ca19730_0 .net "pe_switch_in", 0 0, v0x11c6fa260_0;  alias, 1 drivers
v0x11ca197e0_0 .var "pe_switch_out", 0 0;
v0x11ca19870_0 .net "pe_valid_in", 0 0, v0x11ca12c10_0;  alias, 1 drivers
v0x11ca19900_0 .var "pe_valid_out", 0 0;
v0x11ca19990_0 .net/s "pe_weight_in", 15 0, v0x11c6fa4c0_0;  alias, 1 drivers
v0x11ca19a20_0 .var/s "pe_weight_out", 15 0;
v0x11ca19ac0_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca19b50_0 .var/s "weight_reg_active", 15 0;
v0x11ca19d10_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca135c0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca13190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca13790 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca137d0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca13810 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca13850 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca13890 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca138d0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca13910 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca13950 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca13990 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca139d0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca13a10 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca16b40_0 .net/s *"_ivl_0", 16 0, L_0x11ca41660;  1 drivers
v0x11ca16c00_0 .net/s *"_ivl_2", 16 0, L_0x11ca41740;  1 drivers
v0x11ca16ca0_0 .net "ina", 15 0, L_0x11ca415c0;  alias, 1 drivers
v0x11ca16d70_0 .net "inaz", 15 0, L_0x11ca419a0;  1 drivers
v0x11ca16e20_0 .net "inb", 15 0, v0x11c6fa0a0_0;  alias, 1 drivers
v0x11ca16f30_0 .net "inbz", 15 0, L_0x11ca41a40;  1 drivers
v0x11ca16fc0_0 .net "out", 15 0, L_0x11ca41b20;  alias, 1 drivers
v0x11ca17050_0 .net "overflow", 0 0, v0x11ca16a70_0;  1 drivers
v0x11ca17100_0 .net/s "res", 16 0, L_0x11ca41820;  1 drivers
L_0x11ca41660 .extend/s 17, L_0x11ca419a0;
L_0x11ca41740 .extend/s 17, L_0x11ca41a40;
L_0x11ca41820 .arith/sum 17, L_0x11ca41660, L_0x11ca41740;
S_0x11ca13f10 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca135c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca140e0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca14120 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca14160 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca141a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca141e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca14860_0 .net "in", 15 0, L_0x11ca415c0;  alias, 1 drivers
v0x11ca148f0_0 .var "ini", 7 0;
v0x11ca149a0_0 .var "inr", 15 0;
v0x11ca14a60_0 .net "out", 15 0, L_0x11ca419a0;  alias, 1 drivers
v0x11ca14b10_0 .var "outf", 7 0;
v0x11ca14c00_0 .var "outi", 7 0;
v0x11ca14cb0_0 .var "overflow", 0 0;
L_0x11ca419a0 .concat [ 8 8 0 0], v0x11ca14b10_0, v0x11ca14c00_0;
S_0x11ca14470 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca13f10;
 .timescale -9 -12;
E_0x11ca14630 .event anyedge, v0x11ca14860_0;
S_0x11ca14690 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca13f10;
 .timescale -9 -12;
E_0x11ca14260 .event anyedge, v0x11ca149a0_0, v0x11ca148f0_0;
S_0x11ca14d80 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca135c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca14f50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca14f90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca14fd0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca15010 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca15050 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca15730_0 .net "in", 15 0, v0x11c6fa0a0_0;  alias, 1 drivers
v0x11ca157e0_0 .var "ini", 7 0;
v0x11ca15870_0 .var "inr", 15 0;
v0x11ca15930_0 .net "out", 15 0, L_0x11ca41a40;  alias, 1 drivers
v0x11ca159e0_0 .var "outf", 7 0;
v0x11ca15ad0_0 .var "outi", 7 0;
v0x11ca15b80_0 .var "overflow", 0 0;
L_0x11ca41a40 .concat [ 8 8 0 0], v0x11ca159e0_0, v0x11ca15ad0_0;
S_0x11ca15340 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca14d80;
 .timescale -9 -12;
E_0x11ca15500 .event anyedge, v0x11c6fa0a0_0;
S_0x11ca15560 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca14d80;
 .timescale -9 -12;
E_0x11ca150d0 .event anyedge, v0x11ca15870_0, v0x11ca157e0_0;
S_0x11ca15c50 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca135c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca15e10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca15e50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca15e90 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca15ed0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca15f10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca16620_0 .net "in", 16 0, L_0x11ca41820;  alias, 1 drivers
v0x11ca166b0_0 .var "ini", 8 0;
v0x11ca16760_0 .var "inr", 16 0;
v0x11ca16820_0 .net "out", 15 0, L_0x11ca41b20;  alias, 1 drivers
v0x11ca168d0_0 .var "outf", 7 0;
v0x11ca169c0_0 .var "outi", 7 0;
v0x11ca16a70_0 .var "overflow", 0 0;
L_0x11ca41b20 .concat [ 8 8 0 0], v0x11ca168d0_0, v0x11ca169c0_0;
S_0x11ca16260 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca15c50;
 .timescale -9 -12;
E_0x11ca16420 .event anyedge, v0x11ca16620_0;
S_0x11ca16460 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca15c50;
 .timescale -9 -12;
E_0x11ca16190 .event anyedge, v0x11ca16760_0, v0x11ca166b0_0;
S_0x11ca17230 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca13190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca17400 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca17440 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca17480 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca174c0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca17500 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca17540 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca17580 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca175c0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca17600 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca18b10_0 .net/s *"_ivl_0", 31 0, L_0x11ca41280;  1 drivers
v0x11ca18bd0_0 .net/s *"_ivl_2", 31 0, L_0x11ca413c0;  1 drivers
v0x11ca18c70_0 .net "ina", 15 0, v0x11ca12810_0;  alias, 1 drivers
v0x11ca18d40_0 .net "inb", 15 0, v0x11ca19b50_0;  1 drivers
v0x11ca18dd0_0 .net "out", 15 0, L_0x11ca415c0;  alias, 1 drivers
v0x11ca18eb0_0 .net "overflow", 0 0, v0x11ca18a40_0;  1 drivers
v0x11ca18f40_0 .net/s "res", 31 0, L_0x11ca41460;  1 drivers
L_0x11ca41280 .extend/s 32, v0x11ca12810_0;
L_0x11ca413c0 .extend/s 32, v0x11ca19b50_0;
L_0x11ca41460 .arith/mult 32, L_0x11ca41280, L_0x11ca413c0;
S_0x11ca17ac0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca17230;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca17c80 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca17cc0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca17d00 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca17d40 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca17d80 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca185e0_0 .net "in", 31 0, L_0x11ca41460;  alias, 1 drivers
v0x11ca18670_0 .var "ini", 15 0;
v0x11ca18720_0 .var "inr", 23 0;
v0x11ca187e0_0 .net "out", 15 0, L_0x11ca415c0;  alias, 1 drivers
v0x11ca188c0_0 .var "outf", 7 0;
v0x11ca18990_0 .var "outi", 7 0;
v0x11ca18a40_0 .var "overflow", 0 0;
L_0x11ca415c0 .concat [ 8 8 0 0], v0x11ca188c0_0, v0x11ca18990_0;
S_0x11ca18040 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca17ac0;
 .timescale -9 -12;
S_0x11ca18200 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca18040;
 .timescale -9 -12;
E_0x11ca183c0 .event anyedge, v0x11ca185e0_0, v0x11ca18720_0;
S_0x11ca18410 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca17ac0;
 .timescale -9 -12;
E_0x11ca17f70 .event anyedge, v0x11ca18720_0, v0x11ca18670_0;
S_0x11ca19e80 .scope module, "pe41" "pe" 3 411, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca1a040 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca1fd30_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca1fdd0_0 .net/s "mac_out", 15 0, L_0x11ca42580;  1 drivers
v0x11ca1feb0_0 .net/s "mult_out", 15 0, L_0x11ca42000;  1 drivers
v0x11ca1ffc0_0 .net "pe_accept_w_in", 0 0, o0x120040a30;  alias, 0 drivers
v0x11ca20050_0 .net "pe_enabled", 0 0, L_0x11ca42680;  1 drivers
v0x11ca200e0_0 .net/s "pe_input_in", 15 0, o0x12004aea0;  alias, 0 drivers
v0x11ca20170_0 .var/s "pe_input_out", 15 0;
v0x11ca20210_0 .net/s "pe_psum_in", 15 0, v0x11ca04ea0_0;  alias, 1 drivers
v0x11ca202b0_0 .var/s "pe_psum_out", 15 0;
v0x11ca203e0_0 .net "pe_switch_in", 0 0, v0x11ca05080_0;  alias, 1 drivers
v0x11ca20490_0 .var "pe_switch_out", 0 0;
v0x11ca20520_0 .net "pe_valid_in", 0 0, o0x12004b080;  alias, 0 drivers
v0x11ca205b0_0 .var "pe_valid_out", 0 0;
v0x11ca20640_0 .net/s "pe_weight_in", 15 0, v0x11ca052e0_0;  alias, 1 drivers
v0x11ca206f0_0 .var/s "pe_weight_out", 15 0;
v0x11ca20780_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca20810_0 .var/s "weight_reg_active", 15 0;
v0x11ca209d0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca1a2b0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca19e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca1a480 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca1a4c0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca1a500 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca1a540 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca1a580 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca1a5c0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca1a600 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca1a640 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca1a680 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca1a6c0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca1a700 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca1d830_0 .net/s *"_ivl_0", 16 0, L_0x11ca420a0;  1 drivers
v0x11ca1d8f0_0 .net/s *"_ivl_2", 16 0, L_0x11ca421a0;  1 drivers
v0x11ca1d990_0 .net "ina", 15 0, L_0x11ca42000;  alias, 1 drivers
v0x11ca1da60_0 .net "inaz", 15 0, L_0x11ca42400;  1 drivers
v0x11ca1db10_0 .net "inb", 15 0, v0x11ca04ea0_0;  alias, 1 drivers
v0x11ca1dc20_0 .net "inbz", 15 0, L_0x11ca424a0;  1 drivers
v0x11ca1dcb0_0 .net "out", 15 0, L_0x11ca42580;  alias, 1 drivers
v0x11ca1dd40_0 .net "overflow", 0 0, v0x11ca1d760_0;  1 drivers
v0x11ca1ddf0_0 .net/s "res", 16 0, L_0x11ca42280;  1 drivers
L_0x11ca420a0 .extend/s 17, L_0x11ca42400;
L_0x11ca421a0 .extend/s 17, L_0x11ca424a0;
L_0x11ca42280 .arith/sum 17, L_0x11ca420a0, L_0x11ca421a0;
S_0x11ca1ac00 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca1a2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca1add0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca1ae10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca1ae50 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca1ae90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca1aed0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca1b550_0 .net "in", 15 0, L_0x11ca42000;  alias, 1 drivers
v0x11ca1b5e0_0 .var "ini", 7 0;
v0x11ca1b690_0 .var "inr", 15 0;
v0x11ca1b750_0 .net "out", 15 0, L_0x11ca42400;  alias, 1 drivers
v0x11ca1b800_0 .var "outf", 7 0;
v0x11ca1b8f0_0 .var "outi", 7 0;
v0x11ca1b9a0_0 .var "overflow", 0 0;
L_0x11ca42400 .concat [ 8 8 0 0], v0x11ca1b800_0, v0x11ca1b8f0_0;
S_0x11ca1b160 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca1ac00;
 .timescale -9 -12;
E_0x11ca1b320 .event anyedge, v0x11ca1b550_0;
S_0x11ca1b380 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca1ac00;
 .timescale -9 -12;
E_0x11ca1af50 .event anyedge, v0x11ca1b690_0, v0x11ca1b5e0_0;
S_0x11ca1ba70 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca1a2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca1bc40 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca1bc80 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca1bcc0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca1bd00 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca1bd40 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca1c420_0 .net "in", 15 0, v0x11ca04ea0_0;  alias, 1 drivers
v0x11ca1c4d0_0 .var "ini", 7 0;
v0x11ca1c560_0 .var "inr", 15 0;
v0x11ca1c620_0 .net "out", 15 0, L_0x11ca424a0;  alias, 1 drivers
v0x11ca1c6d0_0 .var "outf", 7 0;
v0x11ca1c7c0_0 .var "outi", 7 0;
v0x11ca1c870_0 .var "overflow", 0 0;
L_0x11ca424a0 .concat [ 8 8 0 0], v0x11ca1c6d0_0, v0x11ca1c7c0_0;
S_0x11ca1c030 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca1ba70;
 .timescale -9 -12;
E_0x11ca1c1f0 .event anyedge, v0x11ca04ea0_0;
S_0x11ca1c250 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca1ba70;
 .timescale -9 -12;
E_0x11ca1bdc0 .event anyedge, v0x11ca1c560_0, v0x11ca1c4d0_0;
S_0x11ca1c940 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca1a2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca1cb00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca1cb40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca1cb80 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca1cbc0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca1cc00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca1d310_0 .net "in", 16 0, L_0x11ca42280;  alias, 1 drivers
v0x11ca1d3a0_0 .var "ini", 8 0;
v0x11ca1d450_0 .var "inr", 16 0;
v0x11ca1d510_0 .net "out", 15 0, L_0x11ca42580;  alias, 1 drivers
v0x11ca1d5c0_0 .var "outf", 7 0;
v0x11ca1d6b0_0 .var "outi", 7 0;
v0x11ca1d760_0 .var "overflow", 0 0;
L_0x11ca42580 .concat [ 8 8 0 0], v0x11ca1d5c0_0, v0x11ca1d6b0_0;
S_0x11ca1cf50 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca1c940;
 .timescale -9 -12;
E_0x11ca1d110 .event anyedge, v0x11ca1d310_0;
S_0x11ca1d150 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca1c940;
 .timescale -9 -12;
E_0x11ca1ce80 .event anyedge, v0x11ca1d450_0, v0x11ca1d3a0_0;
S_0x11ca1df20 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca19e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca1e0f0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca1e130 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca1e170 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca1e1b0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca1e1f0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca1e230 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca1e270 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca1e2b0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca1e2f0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca1f800_0 .net/s *"_ivl_0", 31 0, L_0x11ca41ce0;  1 drivers
v0x11ca1f8c0_0 .net/s *"_ivl_2", 31 0, L_0x11ca41da0;  1 drivers
v0x11ca1f960_0 .net "ina", 15 0, o0x12004aea0;  alias, 0 drivers
v0x11ca1fa10_0 .net "inb", 15 0, v0x11ca20810_0;  1 drivers
v0x11ca1fac0_0 .net "out", 15 0, L_0x11ca42000;  alias, 1 drivers
v0x11ca1fba0_0 .net "overflow", 0 0, v0x11ca1f730_0;  1 drivers
v0x11ca1fc30_0 .net/s "res", 31 0, L_0x11ca41ea0;  1 drivers
L_0x11ca41ce0 .extend/s 32, o0x12004aea0;
L_0x11ca41da0 .extend/s 32, v0x11ca20810_0;
L_0x11ca41ea0 .arith/mult 32, L_0x11ca41ce0, L_0x11ca41da0;
S_0x11ca1e7b0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca1df20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca1e970 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca1e9b0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca1e9f0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca1ea30 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca1ea70 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca1f2d0_0 .net "in", 31 0, L_0x11ca41ea0;  alias, 1 drivers
v0x11ca1f360_0 .var "ini", 15 0;
v0x11ca1f410_0 .var "inr", 23 0;
v0x11ca1f4d0_0 .net "out", 15 0, L_0x11ca42000;  alias, 1 drivers
v0x11ca1f5b0_0 .var "outf", 7 0;
v0x11ca1f680_0 .var "outi", 7 0;
v0x11ca1f730_0 .var "overflow", 0 0;
L_0x11ca42000 .concat [ 8 8 0 0], v0x11ca1f5b0_0, v0x11ca1f680_0;
S_0x11ca1ed30 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca1e7b0;
 .timescale -9 -12;
S_0x11ca1eef0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca1ed30;
 .timescale -9 -12;
E_0x11ca1f0b0 .event anyedge, v0x11ca1f2d0_0, v0x11ca1f410_0;
S_0x11ca1f100 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca1e7b0;
 .timescale -9 -12;
E_0x11ca1ec60 .event anyedge, v0x11ca1f410_0, v0x11ca1f360_0;
S_0x11ca20b40 .scope module, "pe42" "pe" 3 432, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca20d00 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca269f0_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca26a90_0 .net/s "mac_out", 15 0, L_0x11ca43030;  1 drivers
v0x11ca26b70_0 .net/s "mult_out", 15 0, L_0x11ca42ab0;  1 drivers
v0x11ca26c80_0 .net "pe_accept_w_in", 0 0, o0x1200418d0;  alias, 0 drivers
v0x11ca26d10_0 .net "pe_enabled", 0 0, L_0x11ca43130;  1 drivers
v0x11ca26da0_0 .net/s "pe_input_in", 15 0, v0x11ca20170_0;  alias, 1 drivers
v0x11ca26e70_0 .var/s "pe_input_out", 15 0;
v0x11ca26f00_0 .net/s "pe_psum_in", 15 0, v0x11ca0bc40_0;  alias, 1 drivers
v0x11ca26fa0_0 .var/s "pe_psum_out", 15 0;
v0x11ca270b0_0 .net "pe_switch_in", 0 0, v0x11ca0be00_0;  alias, 1 drivers
v0x11ca27160_0 .var "pe_switch_out", 0 0;
v0x11ca271f0_0 .net "pe_valid_in", 0 0, v0x11ca205b0_0;  alias, 1 drivers
v0x11ca27280_0 .var "pe_valid_out", 0 0;
v0x11ca27310_0 .net/s "pe_weight_in", 15 0, v0x11ca0c040_0;  alias, 1 drivers
v0x11ca273c0_0 .var/s "pe_weight_out", 15 0;
v0x11ca27450_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca274e0_0 .var/s "weight_reg_active", 15 0;
v0x11ca276a0_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca20f70 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca20b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca21140 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca21180 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca211c0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca21200 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca21240 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca21280 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca212c0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca21300 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca21340 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca21380 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca213c0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca244f0_0 .net/s *"_ivl_0", 16 0, L_0x11ca42b50;  1 drivers
v0x11ca245b0_0 .net/s *"_ivl_2", 16 0, L_0x11ca42c50;  1 drivers
v0x11ca24650_0 .net "ina", 15 0, L_0x11ca42ab0;  alias, 1 drivers
v0x11ca24720_0 .net "inaz", 15 0, L_0x11ca42eb0;  1 drivers
v0x11ca247d0_0 .net "inb", 15 0, v0x11ca0bc40_0;  alias, 1 drivers
v0x11ca248e0_0 .net "inbz", 15 0, L_0x11ca42f50;  1 drivers
v0x11ca24970_0 .net "out", 15 0, L_0x11ca43030;  alias, 1 drivers
v0x11ca24a00_0 .net "overflow", 0 0, v0x11ca24420_0;  1 drivers
v0x11ca24ab0_0 .net/s "res", 16 0, L_0x11ca42d30;  1 drivers
L_0x11ca42b50 .extend/s 17, L_0x11ca42eb0;
L_0x11ca42c50 .extend/s 17, L_0x11ca42f50;
L_0x11ca42d30 .arith/sum 17, L_0x11ca42b50, L_0x11ca42c50;
S_0x11ca218c0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca20f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca21a90 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca21ad0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca21b10 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca21b50 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca21b90 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca22210_0 .net "in", 15 0, L_0x11ca42ab0;  alias, 1 drivers
v0x11ca222a0_0 .var "ini", 7 0;
v0x11ca22350_0 .var "inr", 15 0;
v0x11ca22410_0 .net "out", 15 0, L_0x11ca42eb0;  alias, 1 drivers
v0x11ca224c0_0 .var "outf", 7 0;
v0x11ca225b0_0 .var "outi", 7 0;
v0x11ca22660_0 .var "overflow", 0 0;
L_0x11ca42eb0 .concat [ 8 8 0 0], v0x11ca224c0_0, v0x11ca225b0_0;
S_0x11ca21e20 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca218c0;
 .timescale -9 -12;
E_0x11ca21fe0 .event anyedge, v0x11ca22210_0;
S_0x11ca22040 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca218c0;
 .timescale -9 -12;
E_0x11ca21c10 .event anyedge, v0x11ca22350_0, v0x11ca222a0_0;
S_0x11ca22730 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca20f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca22900 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca22940 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca22980 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca229c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca22a00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca230e0_0 .net "in", 15 0, v0x11ca0bc40_0;  alias, 1 drivers
v0x11ca23190_0 .var "ini", 7 0;
v0x11ca23220_0 .var "inr", 15 0;
v0x11ca232e0_0 .net "out", 15 0, L_0x11ca42f50;  alias, 1 drivers
v0x11ca23390_0 .var "outf", 7 0;
v0x11ca23480_0 .var "outi", 7 0;
v0x11ca23530_0 .var "overflow", 0 0;
L_0x11ca42f50 .concat [ 8 8 0 0], v0x11ca23390_0, v0x11ca23480_0;
S_0x11ca22cf0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca22730;
 .timescale -9 -12;
E_0x11ca22eb0 .event anyedge, v0x11ca0bc40_0;
S_0x11ca22f10 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca22730;
 .timescale -9 -12;
E_0x11ca22a80 .event anyedge, v0x11ca23220_0, v0x11ca23190_0;
S_0x11ca23600 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca20f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca237c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca23800 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca23840 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca23880 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca238c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca23fd0_0 .net "in", 16 0, L_0x11ca42d30;  alias, 1 drivers
v0x11ca24060_0 .var "ini", 8 0;
v0x11ca24110_0 .var "inr", 16 0;
v0x11ca241d0_0 .net "out", 15 0, L_0x11ca43030;  alias, 1 drivers
v0x11ca24280_0 .var "outf", 7 0;
v0x11ca24370_0 .var "outi", 7 0;
v0x11ca24420_0 .var "overflow", 0 0;
L_0x11ca43030 .concat [ 8 8 0 0], v0x11ca24280_0, v0x11ca24370_0;
S_0x11ca23c10 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca23600;
 .timescale -9 -12;
E_0x11ca23dd0 .event anyedge, v0x11ca23fd0_0;
S_0x11ca23e10 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca23600;
 .timescale -9 -12;
E_0x11ca23b40 .event anyedge, v0x11ca24110_0, v0x11ca24060_0;
S_0x11ca24be0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca20b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca24db0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca24df0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca24e30 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca24e70 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca24eb0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca24ef0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca24f30 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca24f70 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca24fb0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca264c0_0 .net/s *"_ivl_0", 31 0, L_0x11ca427b0;  1 drivers
v0x11ca26580_0 .net/s *"_ivl_2", 31 0, L_0x11ca428f0;  1 drivers
v0x11ca26620_0 .net "ina", 15 0, v0x11ca20170_0;  alias, 1 drivers
v0x11ca266f0_0 .net "inb", 15 0, v0x11ca274e0_0;  1 drivers
v0x11ca26780_0 .net "out", 15 0, L_0x11ca42ab0;  alias, 1 drivers
v0x11ca26860_0 .net "overflow", 0 0, v0x11ca263f0_0;  1 drivers
v0x11ca268f0_0 .net/s "res", 31 0, L_0x11ca42990;  1 drivers
L_0x11ca427b0 .extend/s 32, v0x11ca20170_0;
L_0x11ca428f0 .extend/s 32, v0x11ca274e0_0;
L_0x11ca42990 .arith/mult 32, L_0x11ca427b0, L_0x11ca428f0;
S_0x11ca25470 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca24be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca25630 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca25670 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca256b0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca256f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca25730 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca25f90_0 .net "in", 31 0, L_0x11ca42990;  alias, 1 drivers
v0x11ca26020_0 .var "ini", 15 0;
v0x11ca260d0_0 .var "inr", 23 0;
v0x11ca26190_0 .net "out", 15 0, L_0x11ca42ab0;  alias, 1 drivers
v0x11ca26270_0 .var "outf", 7 0;
v0x11ca26340_0 .var "outi", 7 0;
v0x11ca263f0_0 .var "overflow", 0 0;
L_0x11ca42ab0 .concat [ 8 8 0 0], v0x11ca26270_0, v0x11ca26340_0;
S_0x11ca259f0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca25470;
 .timescale -9 -12;
S_0x11ca25bb0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca259f0;
 .timescale -9 -12;
E_0x11ca25d70 .event anyedge, v0x11ca25f90_0, v0x11ca260d0_0;
S_0x11ca25dc0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca25470;
 .timescale -9 -12;
E_0x11ca25920 .event anyedge, v0x11ca260d0_0, v0x11ca26020_0;
S_0x11ca27810 .scope module, "pe43" "pe" 3 453, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca279d0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca2d6c0_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca2d760_0 .net/s "mac_out", 15 0, L_0x11ca43ad0;  1 drivers
v0x11ca2d840_0 .net/s "mult_out", 15 0, L_0x11ca43550;  1 drivers
v0x11ca2d950_0 .net "pe_accept_w_in", 0 0, o0x1200426e0;  alias, 0 drivers
v0x11ca2d9e0_0 .net "pe_enabled", 0 0, L_0x11ca43bd0;  1 drivers
v0x11ca2da70_0 .net/s "pe_input_in", 15 0, v0x11ca26e70_0;  alias, 1 drivers
v0x11ca2db40_0 .var/s "pe_input_out", 15 0;
v0x11ca2dbd0_0 .net/s "pe_psum_in", 15 0, v0x11ca12930_0;  alias, 1 drivers
v0x11ca2dc70_0 .var/s "pe_psum_out", 15 0;
v0x11ca2dd80_0 .net "pe_switch_in", 0 0, v0x11ca12af0_0;  alias, 1 drivers
v0x11ca2de30_0 .var "pe_switch_out", 0 0;
v0x11ca2dec0_0 .net "pe_valid_in", 0 0, v0x11ca27280_0;  alias, 1 drivers
v0x11ca2df50_0 .var "pe_valid_out", 0 0;
v0x11ca2dfe0_0 .net/s "pe_weight_in", 15 0, v0x11ca12d30_0;  alias, 1 drivers
v0x11ca2e090_0 .var/s "pe_weight_out", 15 0;
v0x11ca2e120_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca2e1b0_0 .var/s "weight_reg_active", 15 0;
v0x11ca2e370_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca27c40 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca27810;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca27e10 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca27e50 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca27e90 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca27ed0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca27f10 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca27f50 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca27f90 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca27fd0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca28010 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca28050 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca28090 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca2b1c0_0 .net/s *"_ivl_0", 16 0, L_0x11ca435f0;  1 drivers
v0x11ca2b280_0 .net/s *"_ivl_2", 16 0, L_0x11ca436f0;  1 drivers
v0x11ca2b320_0 .net "ina", 15 0, L_0x11ca43550;  alias, 1 drivers
v0x11ca2b3f0_0 .net "inaz", 15 0, L_0x11ca43950;  1 drivers
v0x11ca2b4a0_0 .net "inb", 15 0, v0x11ca12930_0;  alias, 1 drivers
v0x11ca2b5b0_0 .net "inbz", 15 0, L_0x11ca439f0;  1 drivers
v0x11ca2b640_0 .net "out", 15 0, L_0x11ca43ad0;  alias, 1 drivers
v0x11ca2b6d0_0 .net "overflow", 0 0, v0x11ca2b0f0_0;  1 drivers
v0x11ca2b780_0 .net/s "res", 16 0, L_0x11ca437d0;  1 drivers
L_0x11ca435f0 .extend/s 17, L_0x11ca43950;
L_0x11ca436f0 .extend/s 17, L_0x11ca439f0;
L_0x11ca437d0 .arith/sum 17, L_0x11ca435f0, L_0x11ca436f0;
S_0x11ca28590 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca27c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca28760 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca287a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca287e0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca28820 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca28860 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca28ee0_0 .net "in", 15 0, L_0x11ca43550;  alias, 1 drivers
v0x11ca28f70_0 .var "ini", 7 0;
v0x11ca29020_0 .var "inr", 15 0;
v0x11ca290e0_0 .net "out", 15 0, L_0x11ca43950;  alias, 1 drivers
v0x11ca29190_0 .var "outf", 7 0;
v0x11ca29280_0 .var "outi", 7 0;
v0x11ca29330_0 .var "overflow", 0 0;
L_0x11ca43950 .concat [ 8 8 0 0], v0x11ca29190_0, v0x11ca29280_0;
S_0x11ca28af0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca28590;
 .timescale -9 -12;
E_0x11ca28cb0 .event anyedge, v0x11ca28ee0_0;
S_0x11ca28d10 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca28590;
 .timescale -9 -12;
E_0x11ca288e0 .event anyedge, v0x11ca29020_0, v0x11ca28f70_0;
S_0x11ca29400 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca27c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca295d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca29610 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca29650 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca29690 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca296d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca29db0_0 .net "in", 15 0, v0x11ca12930_0;  alias, 1 drivers
v0x11ca29e60_0 .var "ini", 7 0;
v0x11ca29ef0_0 .var "inr", 15 0;
v0x11ca29fb0_0 .net "out", 15 0, L_0x11ca439f0;  alias, 1 drivers
v0x11ca2a060_0 .var "outf", 7 0;
v0x11ca2a150_0 .var "outi", 7 0;
v0x11ca2a200_0 .var "overflow", 0 0;
L_0x11ca439f0 .concat [ 8 8 0 0], v0x11ca2a060_0, v0x11ca2a150_0;
S_0x11ca299c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca29400;
 .timescale -9 -12;
E_0x11ca29b80 .event anyedge, v0x11ca12930_0;
S_0x11ca29be0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca29400;
 .timescale -9 -12;
E_0x11ca29750 .event anyedge, v0x11ca29ef0_0, v0x11ca29e60_0;
S_0x11ca2a2d0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca27c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca2a490 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca2a4d0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca2a510 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca2a550 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca2a590 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca2aca0_0 .net "in", 16 0, L_0x11ca437d0;  alias, 1 drivers
v0x11ca2ad30_0 .var "ini", 8 0;
v0x11ca2ade0_0 .var "inr", 16 0;
v0x11ca2aea0_0 .net "out", 15 0, L_0x11ca43ad0;  alias, 1 drivers
v0x11ca2af50_0 .var "outf", 7 0;
v0x11ca2b040_0 .var "outi", 7 0;
v0x11ca2b0f0_0 .var "overflow", 0 0;
L_0x11ca43ad0 .concat [ 8 8 0 0], v0x11ca2af50_0, v0x11ca2b040_0;
S_0x11ca2a8e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca2a2d0;
 .timescale -9 -12;
E_0x11ca2aaa0 .event anyedge, v0x11ca2aca0_0;
S_0x11ca2aae0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca2a2d0;
 .timescale -9 -12;
E_0x11ca2a810 .event anyedge, v0x11ca2ade0_0, v0x11ca2ad30_0;
S_0x11ca2b8b0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca27810;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca2ba80 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca2bac0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca2bb00 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca2bb40 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca2bb80 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca2bbc0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca2bc00 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca2bc40 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca2bc80 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca2d190_0 .net/s *"_ivl_0", 31 0, L_0x11ca431f0;  1 drivers
v0x11ca2d250_0 .net/s *"_ivl_2", 31 0, L_0x11ca43330;  1 drivers
v0x11ca2d2f0_0 .net "ina", 15 0, v0x11ca26e70_0;  alias, 1 drivers
v0x11ca2d3c0_0 .net "inb", 15 0, v0x11ca2e1b0_0;  1 drivers
v0x11ca2d450_0 .net "out", 15 0, L_0x11ca43550;  alias, 1 drivers
v0x11ca2d530_0 .net "overflow", 0 0, v0x11ca2d0c0_0;  1 drivers
v0x11ca2d5c0_0 .net/s "res", 31 0, L_0x11ca433f0;  1 drivers
L_0x11ca431f0 .extend/s 32, v0x11ca26e70_0;
L_0x11ca43330 .extend/s 32, v0x11ca2e1b0_0;
L_0x11ca433f0 .arith/mult 32, L_0x11ca431f0, L_0x11ca43330;
S_0x11ca2c140 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca2b8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca2c300 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca2c340 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca2c380 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca2c3c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca2c400 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca2cc60_0 .net "in", 31 0, L_0x11ca433f0;  alias, 1 drivers
v0x11ca2ccf0_0 .var "ini", 15 0;
v0x11ca2cda0_0 .var "inr", 23 0;
v0x11ca2ce60_0 .net "out", 15 0, L_0x11ca43550;  alias, 1 drivers
v0x11ca2cf40_0 .var "outf", 7 0;
v0x11ca2d010_0 .var "outi", 7 0;
v0x11ca2d0c0_0 .var "overflow", 0 0;
L_0x11ca43550 .concat [ 8 8 0 0], v0x11ca2cf40_0, v0x11ca2d010_0;
S_0x11ca2c6c0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca2c140;
 .timescale -9 -12;
S_0x11ca2c880 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca2c6c0;
 .timescale -9 -12;
E_0x11ca2ca40 .event anyedge, v0x11ca2cc60_0, v0x11ca2cda0_0;
S_0x11ca2ca90 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca2c140;
 .timescale -9 -12;
E_0x11ca2c5f0 .event anyedge, v0x11ca2cda0_0, v0x11ca2ccf0_0;
S_0x11ca2e4e0 .scope module, "pe44" "pe" 3 474, 4 4 0, S_0x11c6c4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x11ca2e6a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x11ca34390_0 .net "clk", 0 0, o0x120040a00;  alias, 0 drivers
v0x11ca34430_0 .net/s "mac_out", 15 0, L_0x11ca44690;  1 drivers
v0x11ca34510_0 .net/s "mult_out", 15 0, L_0x11ca44130;  1 drivers
v0x11ca34620_0 .net "pe_accept_w_in", 0 0, o0x1200434f0;  alias, 0 drivers
v0x11ca346b0_0 .net "pe_enabled", 0 0, L_0x11ca44790;  1 drivers
v0x11ca34740_0 .net/s "pe_input_in", 15 0, v0x11ca2db40_0;  alias, 1 drivers
v0x11ca34810_0 .var/s "pe_input_out", 15 0;
v0x11ca348a0_0 .net/s "pe_psum_in", 15 0, v0x11ca19620_0;  alias, 1 drivers
v0x11ca34940_0 .var/s "pe_psum_out", 15 0;
v0x11ca34a50_0 .net "pe_switch_in", 0 0, v0x11ca197e0_0;  alias, 1 drivers
v0x11ca34b00_0 .var "pe_switch_out", 0 0;
v0x11ca34b90_0 .net "pe_valid_in", 0 0, v0x11ca2df50_0;  alias, 1 drivers
v0x11ca34c20_0 .var "pe_valid_out", 0 0;
v0x11ca34cb0_0 .net/s "pe_weight_in", 15 0, v0x11ca19a20_0;  alias, 1 drivers
v0x11ca34d60_0 .var/s "pe_weight_out", 15 0;
v0x11ca34df0_0 .net "rst", 0 0, o0x120040c10;  alias, 0 drivers
v0x11ca34e80_0 .var/s "weight_reg_active", 15 0;
v0x11ca35040_0 .var/s "weight_reg_inactive", 15 0;
S_0x11ca2e910 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x11ca2e4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca2eae0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x11ca2eb20 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x11ca2eb60 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x11ca2eba0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x11ca2ebe0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x11ca2ec20 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x11ca2ec60 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x11ca2eca0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x11ca2ece0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x11ca2ed20 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x11ca2ed60 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x11ca31e90_0 .net/s *"_ivl_0", 16 0, L_0x11ca441d0;  1 drivers
v0x11ca31f50_0 .net/s *"_ivl_2", 16 0, L_0x11ca442b0;  1 drivers
v0x11ca31ff0_0 .net "ina", 15 0, L_0x11ca44130;  alias, 1 drivers
v0x11ca320c0_0 .net "inaz", 15 0, L_0x11ca44510;  1 drivers
v0x11ca32170_0 .net "inb", 15 0, v0x11ca19620_0;  alias, 1 drivers
v0x11ca32280_0 .net "inbz", 15 0, L_0x11ca445b0;  1 drivers
v0x11ca32310_0 .net "out", 15 0, L_0x11ca44690;  alias, 1 drivers
v0x11ca323a0_0 .net "overflow", 0 0, v0x11ca31dc0_0;  1 drivers
v0x11ca32450_0 .net/s "res", 16 0, L_0x11ca44390;  1 drivers
L_0x11ca441d0 .extend/s 17, L_0x11ca44510;
L_0x11ca442b0 .extend/s 17, L_0x11ca445b0;
L_0x11ca44390 .arith/sum 17, L_0x11ca441d0, L_0x11ca442b0;
S_0x11ca2f260 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x11ca2e910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca2f430 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca2f470 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca2f4b0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca2f4f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca2f530 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca2fbb0_0 .net "in", 15 0, L_0x11ca44130;  alias, 1 drivers
v0x11ca2fc40_0 .var "ini", 7 0;
v0x11ca2fcf0_0 .var "inr", 15 0;
v0x11ca2fdb0_0 .net "out", 15 0, L_0x11ca44510;  alias, 1 drivers
v0x11ca2fe60_0 .var "outf", 7 0;
v0x11ca2ff50_0 .var "outi", 7 0;
v0x11ca30000_0 .var "overflow", 0 0;
L_0x11ca44510 .concat [ 8 8 0 0], v0x11ca2fe60_0, v0x11ca2ff50_0;
S_0x11ca2f7c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca2f260;
 .timescale -9 -12;
E_0x11ca2f980 .event anyedge, v0x11ca2fbb0_0;
S_0x11ca2f9e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca2f260;
 .timescale -9 -12;
E_0x11ca2f5b0 .event anyedge, v0x11ca2fcf0_0, v0x11ca2fc40_0;
S_0x11ca300d0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x11ca2e910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca302a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x11ca302e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca30320 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x11ca30360 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca303a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca30a80_0 .net "in", 15 0, v0x11ca19620_0;  alias, 1 drivers
v0x11ca30b30_0 .var "ini", 7 0;
v0x11ca30bc0_0 .var "inr", 15 0;
v0x11ca30c80_0 .net "out", 15 0, L_0x11ca445b0;  alias, 1 drivers
v0x11ca30d30_0 .var "outf", 7 0;
v0x11ca30e20_0 .var "outi", 7 0;
v0x11ca30ed0_0 .var "overflow", 0 0;
L_0x11ca445b0 .concat [ 8 8 0 0], v0x11ca30d30_0, v0x11ca30e20_0;
S_0x11ca30690 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca300d0;
 .timescale -9 -12;
E_0x11ca30850 .event anyedge, v0x11ca19620_0;
S_0x11ca308b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca300d0;
 .timescale -9 -12;
E_0x11ca30420 .event anyedge, v0x11ca30bc0_0, v0x11ca30b30_0;
S_0x11ca30fa0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x11ca2e910;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca31160 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca311a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x11ca311e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x11ca31220 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca31260 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca31970_0 .net "in", 16 0, L_0x11ca44390;  alias, 1 drivers
v0x11ca31a00_0 .var "ini", 8 0;
v0x11ca31ab0_0 .var "inr", 16 0;
v0x11ca31b70_0 .net "out", 15 0, L_0x11ca44690;  alias, 1 drivers
v0x11ca31c20_0 .var "outf", 7 0;
v0x11ca31d10_0 .var "outi", 7 0;
v0x11ca31dc0_0 .var "overflow", 0 0;
L_0x11ca44690 .concat [ 8 8 0 0], v0x11ca31c20_0, v0x11ca31d10_0;
S_0x11ca315b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x11ca30fa0;
 .timescale -9 -12;
E_0x11ca31770 .event anyedge, v0x11ca31970_0;
S_0x11ca317b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca30fa0;
 .timescale -9 -12;
E_0x11ca314e0 .event anyedge, v0x11ca31ab0_0, v0x11ca31a00_0;
S_0x11ca32580 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x11ca2e4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x11ca32750 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x11ca32790 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x11ca327d0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x11ca32810 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x11ca32850 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x11ca32890 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x11ca328d0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x11ca32910 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x11ca32950 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x11ca33e60_0 .net/s *"_ivl_0", 31 0, L_0x11ca43e90;  1 drivers
v0x11ca33f20_0 .net/s *"_ivl_2", 31 0, L_0x11ca43fb0;  1 drivers
v0x11ca33fc0_0 .net "ina", 15 0, v0x11ca2db40_0;  alias, 1 drivers
v0x11ca34090_0 .net "inb", 15 0, v0x11ca34e80_0;  1 drivers
v0x11ca34120_0 .net "out", 15 0, L_0x11ca44130;  alias, 1 drivers
v0x11ca34200_0 .net "overflow", 0 0, v0x11ca33d90_0;  1 drivers
v0x11ca34290_0 .net/s "res", 31 0, L_0x11ca44050;  1 drivers
L_0x11ca43e90 .extend/s 32, v0x11ca2db40_0;
L_0x11ca43fb0 .extend/s 32, v0x11ca34e80_0;
L_0x11ca44050 .arith/mult 32, L_0x11ca43e90, L_0x11ca43fb0;
S_0x11ca32e10 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x11ca32580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x11ca32fd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x11ca33010 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x11ca33050 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x11ca33090 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x11ca330d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x11ca33930_0 .net "in", 31 0, L_0x11ca44050;  alias, 1 drivers
v0x11ca339c0_0 .var "ini", 15 0;
v0x11ca33a70_0 .var "inr", 23 0;
v0x11ca33b30_0 .net "out", 15 0, L_0x11ca44130;  alias, 1 drivers
v0x11ca33c10_0 .var "outf", 7 0;
v0x11ca33ce0_0 .var "outi", 7 0;
v0x11ca33d90_0 .var "overflow", 0 0;
L_0x11ca44130 .concat [ 8 8 0 0], v0x11ca33c10_0, v0x11ca33ce0_0;
S_0x11ca33390 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x11ca32e10;
 .timescale -9 -12;
S_0x11ca33550 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x11ca33390;
 .timescale -9 -12;
E_0x11ca33710 .event anyedge, v0x11ca33930_0, v0x11ca33a70_0;
S_0x11ca33760 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x11ca32e10;
 .timescale -9 -12;
E_0x11ca332c0 .event anyedge, v0x11ca33a70_0, v0x11ca339c0_0;
S_0x11c6b25e0 .scope module, "dump" "dump" 6 1;
 .timescale -9 -12;
    .scope S_0x12c738090;
T_0 ;
    %wait E_0x12c73e410;
    %load/vec4 v0x11c6c9530_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6c9650_0, 0, 24;
    %load/vec4 v0x11c6c9530_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6c9650_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6c9650_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x11c6c9650_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6c9650_0, 0, 24;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12c738250;
T_1 ;
    %wait E_0x12c73e160;
    %load/vec4 v0x11c6c9650_0;
    %split/vec4 8;
    %store/vec4 v0x11c6c97b0_0, 0, 8;
    %store/vec4 v0x11c6c95c0_0, 0, 16;
    %load/vec4 v0x11c6c95c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6c95c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6c9930_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6c9880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6c9880_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6c97b0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11c6c95c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6c95c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6c9930_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6c9880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6c9880_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6c97b0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6c9930_0, 0, 1;
    %load/vec4 v0x11c6c95c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6c9880_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12c740f90;
T_2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6c9650_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6c95c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6c9880_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6c97b0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x12c740f90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6c9930_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x11c69a8a0;
T_4 ;
    %wait E_0x12c709610;
    %load/vec4 v0x12c742e60_0;
    %store/vec4 v0x11c686120_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11c6a0d50;
T_5 ;
    %wait E_0x12c745060;
    %load/vec4 v0x11c686120_0;
    %split/vec4 8;
    %store/vec4 v0x11c66dba0_0, 0, 8;
    %store/vec4 v0x11c686070_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c68e780_0, 0, 1;
    %load/vec4 v0x11c686070_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x11c66dc30_0, 0, 8;
    %load/vec4 v0x11c686070_0;
    %store/vec4 v0x11c66dc30_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11c6acc10;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c686120_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c686070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c66dc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c66dba0_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x11c6acc10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c68e780_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x11c67c8d0;
T_8 ;
    %wait E_0x11c6764c0;
    %load/vec4 v0x11c6c9130_0;
    %store/vec4 v0x11c6c9250_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11c6705d0;
T_9 ;
    %wait E_0x11c676550;
    %load/vec4 v0x11c6c9250_0;
    %split/vec4 8;
    %store/vec4 v0x12c768060_0, 0, 8;
    %store/vec4 v0x11c6c91c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7681b0_0, 0, 1;
    %load/vec4 v0x11c6c91c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x12c768100_0, 0, 8;
    %load/vec4 v0x11c6c91c0_0;
    %store/vec4 v0x12c768100_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11c694c30;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6c9250_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6c91c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c768100_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c768060_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x11c694c30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7681b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x12c733920;
T_12 ;
    %wait E_0x12c733a90;
    %load/vec4 v0x12c733b20_0;
    %store/vec4 v0x12c7830a0_0, 0, 17;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12c782ea0;
T_13 ;
    %wait E_0x12c745e60;
    %load/vec4 v0x12c7830a0_0;
    %split/vec4 8;
    %store/vec4 v0x12c77d330_0, 0, 8;
    %store/vec4 v0x12c783010_0, 0, 9;
    %load/vec4 v0x12c783010_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x12c783010_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c77d450_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x12c77d3c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c77d3c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x12c77d330_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12c783010_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x12c783010_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c77d450_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c77d3c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c77d3c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c77d330_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c77d450_0, 0, 1;
    %load/vec4 v0x12c783010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12c77d3c0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12c751f70;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x12c7830a0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x12c783010_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c77d3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c77d330_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_0x12c751f70;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c77d450_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x11c6b8a90;
T_16 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6caa00_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x11c6ca260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ca390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6caaa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6cac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ca800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ca950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ca6c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x11c6ca760_0;
    %assign/vec4 v0x11c6ca800_0, 0;
    %load/vec4 v0x11c6ca620_0;
    %assign/vec4 v0x11c6ca6c0_0, 0;
    %load/vec4 v0x11c6ca1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x11c6ca8a0_0;
    %assign/vec4 v0x11c6cac30_0, 0;
    %load/vec4 v0x11c6ca8a0_0;
    %assign/vec4 v0x11c6ca950_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ca950_0, 0;
T_16.4 ;
    %load/vec4 v0x11c6ca620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v0x11c6ca1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x11c6ca8a0_0;
    %assign/vec4 v0x11c6caaa0_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x11c6cac30_0;
    %assign/vec4 v0x11c6caaa0_0, 0;
T_16.8 ;
T_16.5 ;
    %load/vec4 v0x11c6ca760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x11c6ca2f0_0;
    %assign/vec4 v0x11c6ca390_0, 0;
    %load/vec4 v0x11c6c9fe0_0;
    %assign/vec4 v0x11c6ca510_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ca800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ca510_0, 0;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11c6cfdf0;
T_17 ;
    %wait E_0x11c6cffb0;
    %load/vec4 v0x11c6d01d0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6d0310_0, 0, 24;
    %load/vec4 v0x11c6d01d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6d0310_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6d0310_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x11c6d0310_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6d0310_0, 0, 24;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x11c6d0000;
T_18 ;
    %wait E_0x11c6cfb60;
    %load/vec4 v0x11c6d0310_0;
    %split/vec4 8;
    %store/vec4 v0x11c6d04b0_0, 0, 8;
    %store/vec4 v0x11c6d0260_0, 0, 16;
    %load/vec4 v0x11c6d0260_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6d0260_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d0630_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d0580_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d0580_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d04b0_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x11c6d0260_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6d0260_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d0630_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d0580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d0580_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d04b0_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d0630_0, 0, 1;
    %load/vec4 v0x11c6d0260_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6d0580_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x11c6cf6b0;
T_19 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6d0310_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6d0260_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d0580_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d04b0_0, 0, 8;
    %end;
    .thread T_19, $init;
    .scope S_0x11c6cf6b0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d0630_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x11c6cc070;
T_21 ;
    %wait E_0x11c6cc230;
    %load/vec4 v0x11c6cc460_0;
    %store/vec4 v0x11c6cc5a0_0, 0, 16;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x11c6cc290;
T_22 ;
    %wait E_0x11c6cbe60;
    %load/vec4 v0x11c6cc5a0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6cc710_0, 0, 8;
    %store/vec4 v0x11c6cc4f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6cc8b0_0, 0, 1;
    %load/vec4 v0x11c6cc4f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x11c6cc800_0, 0, 8;
    %load/vec4 v0x11c6cc4f0_0;
    %store/vec4 v0x11c6cc800_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x11c6cbb20;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6cc5a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cc4f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cc800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cc710_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x11c6cbb20;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6cc8b0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x11c6ccf40;
T_25 ;
    %wait E_0x11c6cd100;
    %load/vec4 v0x11c6cd330_0;
    %store/vec4 v0x11c6cd470_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x11c6cd160;
T_26 ;
    %wait E_0x11c6cccd0;
    %load/vec4 v0x11c6cd470_0;
    %split/vec4 8;
    %store/vec4 v0x11c6cd5e0_0, 0, 8;
    %store/vec4 v0x11c6cd3c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6cd780_0, 0, 1;
    %load/vec4 v0x11c6cd3c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x11c6cd6d0_0, 0, 8;
    %load/vec4 v0x11c6cd3c0_0;
    %store/vec4 v0x11c6cd6d0_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x11c6cc980;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6cd470_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cd3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cd6d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6cd5e0_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_0x11c6cc980;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6cd780_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x11c6cde60;
T_29 ;
    %wait E_0x11c6ce020;
    %load/vec4 v0x11c6ce220_0;
    %store/vec4 v0x11c6ce360_0, 0, 17;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x11c6ce060;
T_30 ;
    %wait E_0x11c6cdd90;
    %load/vec4 v0x11c6ce360_0;
    %split/vec4 8;
    %store/vec4 v0x11c6ce4d0_0, 0, 8;
    %store/vec4 v0x11c6ce2b0_0, 0, 9;
    %load/vec4 v0x11c6ce2b0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6ce2b0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ce670_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6ce5c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6ce5c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6ce4d0_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x11c6ce2b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6ce2b0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ce670_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ce5c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6ce5c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ce4d0_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ce670_0, 0, 1;
    %load/vec4 v0x11c6ce2b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6ce5c0_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x11c6cd850;
T_31 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6ce360_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6ce2b0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ce5c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ce4d0_0, 0, 8;
    %end;
    .thread T_31, $init;
    .scope S_0x11c6cd850;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ce670_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x11c6cad90;
T_33 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6d16d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x11c6d0f50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d10d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d1780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d1930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d1500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d1620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d13e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x11c6d1470_0;
    %assign/vec4 v0x11c6d1500_0, 0;
    %load/vec4 v0x11c6d1350_0;
    %assign/vec4 v0x11c6d13e0_0, 0;
    %load/vec4 v0x11c6d0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.3, 8;
    %load/vec4 v0x11c6d1590_0;
    %assign/vec4 v0x11c6d1930_0, 0;
    %load/vec4 v0x11c6d1590_0;
    %assign/vec4 v0x11c6d1620_0, 0;
    %jmp T_33.4;
T_33.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d1620_0, 0;
T_33.4 ;
    %load/vec4 v0x11c6d1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v0x11c6d0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %load/vec4 v0x11c6d1590_0;
    %assign/vec4 v0x11c6d1780_0, 0;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x11c6d1930_0;
    %assign/vec4 v0x11c6d1780_0, 0;
T_33.8 ;
T_33.5 ;
    %load/vec4 v0x11c6d1470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %load/vec4 v0x11c6d0ff0_0;
    %assign/vec4 v0x11c6d10d0_0, 0;
    %load/vec4 v0x11c6d0cd0_0;
    %assign/vec4 v0x11c6d1240_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d1500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d1240_0, 0;
T_33.10 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x11c6d6b10;
T_34 ;
    %wait E_0x11c6d6cd0;
    %load/vec4 v0x11c6d6ef0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6d7030_0, 0, 24;
    %load/vec4 v0x11c6d6ef0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6d7030_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6d7030_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x11c6d7030_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6d7030_0, 0, 24;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x11c6d6d20;
T_35 ;
    %wait E_0x11c6d6880;
    %load/vec4 v0x11c6d7030_0;
    %split/vec4 8;
    %store/vec4 v0x11c6d71d0_0, 0, 8;
    %store/vec4 v0x11c6d6f80_0, 0, 16;
    %load/vec4 v0x11c6d6f80_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6d6f80_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d7350_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d72a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d72a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d71d0_0, 0, 8;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x11c6d6f80_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6d6f80_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d7350_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d72a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d72a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d71d0_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d7350_0, 0, 1;
    %load/vec4 v0x11c6d6f80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6d72a0_0, 0, 8;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x11c6d63d0;
T_36 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6d7030_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6d6f80_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d72a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d71d0_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_0x11c6d63d0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d7350_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x11c6d2d90;
T_38 ;
    %wait E_0x11c6d2f50;
    %load/vec4 v0x11c6d3180_0;
    %store/vec4 v0x11c6d32c0_0, 0, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x11c6d2fb0;
T_39 ;
    %wait E_0x11c6d2b80;
    %load/vec4 v0x11c6d32c0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6d3430_0, 0, 8;
    %store/vec4 v0x11c6d3210_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d35d0_0, 0, 1;
    %load/vec4 v0x11c6d3210_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x11c6d3520_0, 0, 8;
    %load/vec4 v0x11c6d3210_0;
    %store/vec4 v0x11c6d3520_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x11c6d2840;
T_40 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6d32c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d3520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d3430_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0x11c6d2840;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d35d0_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x11c6d3c60;
T_42 ;
    %wait E_0x11c6d3e20;
    %load/vec4 v0x11c6d4050_0;
    %store/vec4 v0x11c6d4190_0, 0, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x11c6d3e80;
T_43 ;
    %wait E_0x11c6d39f0;
    %load/vec4 v0x11c6d4190_0;
    %split/vec4 8;
    %store/vec4 v0x11c6d4300_0, 0, 8;
    %store/vec4 v0x11c6d40e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d44a0_0, 0, 1;
    %load/vec4 v0x11c6d40e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x11c6d43f0_0, 0, 8;
    %load/vec4 v0x11c6d40e0_0;
    %store/vec4 v0x11c6d43f0_0, 0, 8;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x11c6d36a0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6d4190_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d40e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d43f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d4300_0, 0, 8;
    %end;
    .thread T_44, $init;
    .scope S_0x11c6d36a0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d44a0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x11c6d4b80;
T_46 ;
    %wait E_0x11c6d4d40;
    %load/vec4 v0x11c6d4f40_0;
    %store/vec4 v0x11c6d5080_0, 0, 17;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x11c6d4d80;
T_47 ;
    %wait E_0x11c6d4ab0;
    %load/vec4 v0x11c6d5080_0;
    %split/vec4 8;
    %store/vec4 v0x11c6d51f0_0, 0, 8;
    %store/vec4 v0x11c6d4fd0_0, 0, 9;
    %load/vec4 v0x11c6d4fd0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6d4fd0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d5390_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d52e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d52e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6d51f0_0, 0, 8;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x11c6d4fd0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6d4fd0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6d5390_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d52e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6d52e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d51f0_0, 0, 8;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d5390_0, 0, 1;
    %load/vec4 v0x11c6d4fd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6d52e0_0, 0, 8;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x11c6d4570;
T_48 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6d5080_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6d4fd0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d52e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d51f0_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0x11c6d4570;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6d5390_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x11c6d1aa0;
T_50 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6d8400_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.2, 8;
    %load/vec4 v0x11c6d7ca0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.2;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d7e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d84d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d8230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d8110_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x11c6d81a0_0;
    %assign/vec4 v0x11c6d8230_0, 0;
    %load/vec4 v0x11c6d8080_0;
    %assign/vec4 v0x11c6d8110_0, 0;
    %load/vec4 v0x11c6d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.3, 8;
    %load/vec4 v0x11c6d82c0_0;
    %assign/vec4 v0x11c6d8680_0, 0;
    %load/vec4 v0x11c6d82c0_0;
    %assign/vec4 v0x11c6d8350_0, 0;
    %jmp T_50.4;
T_50.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d8350_0, 0;
T_50.4 ;
    %load/vec4 v0x11c6d8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %load/vec4 v0x11c6d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %load/vec4 v0x11c6d82c0_0;
    %assign/vec4 v0x11c6d84d0_0, 0;
    %jmp T_50.8;
T_50.7 ;
    %load/vec4 v0x11c6d8680_0;
    %assign/vec4 v0x11c6d84d0_0, 0;
T_50.8 ;
T_50.5 ;
    %load/vec4 v0x11c6d81a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %load/vec4 v0x11c6d7d30_0;
    %assign/vec4 v0x11c6d7e00_0, 0;
    %load/vec4 v0x11c6d7a30_0;
    %assign/vec4 v0x11c6d7f70_0, 0;
    %jmp T_50.10;
T_50.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6d8230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6d7f70_0, 0;
T_50.10 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x11c6dd840;
T_51 ;
    %wait E_0x11c6dda00;
    %load/vec4 v0x11c6ddc20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6ddd60_0, 0, 24;
    %load/vec4 v0x11c6ddc20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6ddd60_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6ddd60_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x11c6ddd60_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6ddd60_0, 0, 24;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x11c6dda50;
T_52 ;
    %wait E_0x11c6dd5b0;
    %load/vec4 v0x11c6ddd60_0;
    %split/vec4 8;
    %store/vec4 v0x11c6ddf00_0, 0, 8;
    %store/vec4 v0x11c6ddcb0_0, 0, 16;
    %load/vec4 v0x11c6ddcb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6ddcb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6de080_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6ddfd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6ddfd0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6ddf00_0, 0, 8;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x11c6ddcb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6ddcb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6de080_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ddfd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6ddfd0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ddf00_0, 0, 8;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6de080_0, 0, 1;
    %load/vec4 v0x11c6ddcb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6ddfd0_0, 0, 8;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x11c6dd100;
T_53 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6ddd60_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6ddcb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ddfd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ddf00_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0x11c6dd100;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6de080_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x11c6d9ac0;
T_55 ;
    %wait E_0x11c6d9c80;
    %load/vec4 v0x11c6d9eb0_0;
    %store/vec4 v0x11c6d9ff0_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x11c6d9ce0;
T_56 ;
    %wait E_0x11c6d98b0;
    %load/vec4 v0x11c6d9ff0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6da160_0, 0, 8;
    %store/vec4 v0x11c6d9f40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6da300_0, 0, 1;
    %load/vec4 v0x11c6d9f40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x11c6da250_0, 0, 8;
    %load/vec4 v0x11c6d9f40_0;
    %store/vec4 v0x11c6da250_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x11c6d9560;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6d9ff0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6d9f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6da250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6da160_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_0x11c6d9560;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6da300_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x11c6da990;
T_59 ;
    %wait E_0x11c6dab50;
    %load/vec4 v0x11c6dad80_0;
    %store/vec4 v0x11c6daec0_0, 0, 16;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x11c6dabb0;
T_60 ;
    %wait E_0x11c6da720;
    %load/vec4 v0x11c6daec0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6db030_0, 0, 8;
    %store/vec4 v0x11c6dae10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6db1d0_0, 0, 1;
    %load/vec4 v0x11c6dae10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x11c6db120_0, 0, 8;
    %load/vec4 v0x11c6dae10_0;
    %store/vec4 v0x11c6db120_0, 0, 8;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x11c6da3d0;
T_61 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6daec0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6dae10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6db120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6db030_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_0x11c6da3d0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6db1d0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x11c6db8b0;
T_63 ;
    %wait E_0x11c6dba70;
    %load/vec4 v0x11c6dbc70_0;
    %store/vec4 v0x11c6dbdb0_0, 0, 17;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x11c6dbab0;
T_64 ;
    %wait E_0x11c6db7e0;
    %load/vec4 v0x11c6dbdb0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6dbf20_0, 0, 8;
    %store/vec4 v0x11c6dbd00_0, 0, 9;
    %load/vec4 v0x11c6dbd00_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6dbd00_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6dc0c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6dc010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6dc010_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6dbf20_0, 0, 8;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x11c6dbd00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6dbd00_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6dc010_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6dc010_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6dbf20_0, 0, 8;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6dc0c0_0, 0, 1;
    %load/vec4 v0x11c6dbd00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6dc010_0, 0, 8;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x11c6db2a0;
T_65 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6dbdb0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6dbd00_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6dc010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6dbf20_0, 0, 8;
    %end;
    .thread T_65, $init;
    .scope S_0x11c6db2a0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6dc0c0_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x11c6d87e0;
T_67 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6df110_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.2, 8;
    %load/vec4 v0x11c6de9a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.2;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6deb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6df1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6df360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6def40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6df060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6dee20_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x11c6deeb0_0;
    %assign/vec4 v0x11c6def40_0, 0;
    %load/vec4 v0x11c6ded90_0;
    %assign/vec4 v0x11c6dee20_0, 0;
    %load/vec4 v0x11c6de910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.3, 8;
    %load/vec4 v0x11c6defd0_0;
    %assign/vec4 v0x11c6df360_0, 0;
    %load/vec4 v0x11c6defd0_0;
    %assign/vec4 v0x11c6df060_0, 0;
    %jmp T_67.4;
T_67.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6df060_0, 0;
T_67.4 ;
    %load/vec4 v0x11c6ded90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.5, 8;
    %load/vec4 v0x11c6de910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.7, 8;
    %load/vec4 v0x11c6defd0_0;
    %assign/vec4 v0x11c6df1a0_0, 0;
    %jmp T_67.8;
T_67.7 ;
    %load/vec4 v0x11c6df360_0;
    %assign/vec4 v0x11c6df1a0_0, 0;
T_67.8 ;
T_67.5 ;
    %load/vec4 v0x11c6deeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %load/vec4 v0x11c6dea30_0;
    %assign/vec4 v0x11c6deb10_0, 0;
    %load/vec4 v0x11c6de720_0;
    %assign/vec4 v0x11c6dec80_0, 0;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6def40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6dec80_0, 0;
T_67.10 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x11c6e4560;
T_68 ;
    %wait E_0x11c6e4720;
    %load/vec4 v0x11c6e4940_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6e4a80_0, 0, 24;
    %load/vec4 v0x11c6e4940_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6e4a80_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6e4a80_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x11c6e4a80_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6e4a80_0, 0, 24;
T_68.0 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x11c6e4770;
T_69 ;
    %wait E_0x11c6e42d0;
    %load/vec4 v0x11c6e4a80_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e4c20_0, 0, 8;
    %store/vec4 v0x11c6e49d0_0, 0, 16;
    %load/vec4 v0x11c6e49d0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6e49d0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e4da0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e4cf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e4cf0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e4c20_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x11c6e49d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6e49d0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e4da0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e4cf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e4cf0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e4c20_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e4da0_0, 0, 1;
    %load/vec4 v0x11c6e49d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6e4cf0_0, 0, 8;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x11c6e3e20;
T_70 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6e4a80_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6e49d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e4cf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e4c20_0, 0, 8;
    %end;
    .thread T_70, $init;
    .scope S_0x11c6e3e20;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e4da0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x11c6e07d0;
T_72 ;
    %wait E_0x11c6e0990;
    %load/vec4 v0x11c6e0bc0_0;
    %store/vec4 v0x11c6e0d00_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x11c6e09f0;
T_73 ;
    %wait E_0x11c6e05c0;
    %load/vec4 v0x11c6e0d00_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e0e70_0, 0, 8;
    %store/vec4 v0x11c6e0c50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e1010_0, 0, 1;
    %load/vec4 v0x11c6e0c50_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x11c6e0f60_0, 0, 8;
    %load/vec4 v0x11c6e0c50_0;
    %store/vec4 v0x11c6e0f60_0, 0, 8;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x11c6e0270;
T_74 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6e0d00_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e0c50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e0f60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e0e70_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x11c6e0270;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e1010_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x11c6e16a0;
T_76 ;
    %wait E_0x11c6e1860;
    %load/vec4 v0x11c6e1a90_0;
    %store/vec4 v0x11c6e1bd0_0, 0, 16;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x11c6e18c0;
T_77 ;
    %wait E_0x11c6e1430;
    %load/vec4 v0x11c6e1bd0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e1d40_0, 0, 8;
    %store/vec4 v0x11c6e1b40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e1ee0_0, 0, 1;
    %load/vec4 v0x11c6e1b40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x11c6e1e30_0, 0, 8;
    %load/vec4 v0x11c6e1b40_0;
    %store/vec4 v0x11c6e1e30_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x11c6e10e0;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6e1bd0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e1b40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e1e30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e1d40_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_0x11c6e10e0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e1ee0_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x11c6e25c0;
T_80 ;
    %wait E_0x11c6e2780;
    %load/vec4 v0x11c6e2980_0;
    %store/vec4 v0x11c6e2ac0_0, 0, 17;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x11c6e27c0;
T_81 ;
    %wait E_0x11c6e24f0;
    %load/vec4 v0x11c6e2ac0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e2c30_0, 0, 8;
    %store/vec4 v0x11c6e2a10_0, 0, 9;
    %load/vec4 v0x11c6e2a10_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6e2a10_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e2dd0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e2d20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e2d20_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e2c30_0, 0, 8;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x11c6e2a10_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6e2a10_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e2dd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e2d20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e2d20_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e2c30_0, 0, 8;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e2dd0_0, 0, 1;
    %load/vec4 v0x11c6e2a10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6e2d20_0, 0, 8;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x11c6e1fb0;
T_82 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6e2ac0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6e2a10_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e2d20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e2c30_0, 0, 8;
    %end;
    .thread T_82, $init;
    .scope S_0x11c6e1fb0;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e2dd0_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0x11c6df4d0;
T_84 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6e5e50_0;
    %flag_set/vec4 8;
    %jmp/1 T_84.2, 8;
    %load/vec4 v0x11c6e5710_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_84.2;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e5830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e5f60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e60f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6e5c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6e5b30_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x11c6e5bd0_0;
    %assign/vec4 v0x11c6e5c70_0, 0;
    %load/vec4 v0x11c6e5aa0_0;
    %assign/vec4 v0x11c6e5b30_0, 0;
    %load/vec4 v0x11c6e5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.3, 8;
    %load/vec4 v0x11c6e5d10_0;
    %assign/vec4 v0x11c6e60f0_0, 0;
    %load/vec4 v0x11c6e5d10_0;
    %assign/vec4 v0x11c6e5db0_0, 0;
    %jmp T_84.4;
T_84.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e5db0_0, 0;
T_84.4 ;
    %load/vec4 v0x11c6e5aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %load/vec4 v0x11c6e5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.7, 8;
    %load/vec4 v0x11c6e5d10_0;
    %assign/vec4 v0x11c6e5f60_0, 0;
    %jmp T_84.8;
T_84.7 ;
    %load/vec4 v0x11c6e60f0_0;
    %assign/vec4 v0x11c6e5f60_0, 0;
T_84.8 ;
T_84.5 ;
    %load/vec4 v0x11c6e5bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.9, 8;
    %load/vec4 v0x11c6e57a0_0;
    %assign/vec4 v0x11c6e5830_0, 0;
    %load/vec4 v0x11c6e54c0_0;
    %assign/vec4 v0x11c6e5970_0, 0;
    %jmp T_84.10;
T_84.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6e5c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6e5970_0, 0;
T_84.10 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x11c6eb2c0;
T_85 ;
    %wait E_0x11c6eb480;
    %load/vec4 v0x11c6eb6a0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6eb7e0_0, 0, 24;
    %load/vec4 v0x11c6eb6a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6eb7e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6eb7e0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x11c6eb7e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6eb7e0_0, 0, 24;
T_85.0 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x11c6eb4d0;
T_86 ;
    %wait E_0x11c6eb030;
    %load/vec4 v0x11c6eb7e0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6eb980_0, 0, 8;
    %store/vec4 v0x11c6eb730_0, 0, 16;
    %load/vec4 v0x11c6eb730_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6eb730_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ebb00_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6eba50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6eba50_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6eb980_0, 0, 8;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x11c6eb730_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6eb730_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ebb00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6eba50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6eba50_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6eb980_0, 0, 8;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ebb00_0, 0, 1;
    %load/vec4 v0x11c6eb730_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6eba50_0, 0, 8;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x11c6eab80;
T_87 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6eb7e0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6eb730_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6eba50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6eb980_0, 0, 8;
    %end;
    .thread T_87, $init;
    .scope S_0x11c6eab80;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ebb00_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0x11c6e7530;
T_89 ;
    %wait E_0x11c6e76f0;
    %load/vec4 v0x11c6e7920_0;
    %store/vec4 v0x11c6e7a60_0, 0, 16;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x11c6e7750;
T_90 ;
    %wait E_0x11c6e7320;
    %load/vec4 v0x11c6e7a60_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e7bd0_0, 0, 8;
    %store/vec4 v0x11c6e79b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e7d70_0, 0, 1;
    %load/vec4 v0x11c6e79b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x11c6e7cc0_0, 0, 8;
    %load/vec4 v0x11c6e79b0_0;
    %store/vec4 v0x11c6e7cc0_0, 0, 8;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x11c6e6fd0;
T_91 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6e7a60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e79b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e7cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e7bd0_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_0x11c6e6fd0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e7d70_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_0x11c6e8400;
T_93 ;
    %wait E_0x11c6e85c0;
    %load/vec4 v0x11c6e87f0_0;
    %store/vec4 v0x11c6e8930_0, 0, 16;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x11c6e8620;
T_94 ;
    %wait E_0x11c6e8190;
    %load/vec4 v0x11c6e8930_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e8aa0_0, 0, 8;
    %store/vec4 v0x11c6e88a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e8c40_0, 0, 1;
    %load/vec4 v0x11c6e88a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x11c6e8b90_0, 0, 8;
    %load/vec4 v0x11c6e88a0_0;
    %store/vec4 v0x11c6e8b90_0, 0, 8;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x11c6e7e40;
T_95 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6e8930_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e88a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e8b90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e8aa0_0, 0, 8;
    %end;
    .thread T_95, $init;
    .scope S_0x11c6e7e40;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e8c40_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x11c6e9320;
T_97 ;
    %wait E_0x11c6e94e0;
    %load/vec4 v0x11c6e96e0_0;
    %store/vec4 v0x11c6e9820_0, 0, 17;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x11c6e9520;
T_98 ;
    %wait E_0x11c6e9250;
    %load/vec4 v0x11c6e9820_0;
    %split/vec4 8;
    %store/vec4 v0x11c6e9990_0, 0, 8;
    %store/vec4 v0x11c6e9770_0, 0, 9;
    %load/vec4 v0x11c6e9770_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6e9770_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e9b30_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e9a80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e9a80_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6e9990_0, 0, 8;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x11c6e9770_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6e9770_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6e9b30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e9a80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6e9a80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e9990_0, 0, 8;
    %jmp T_98.3;
T_98.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e9b30_0, 0, 1;
    %load/vec4 v0x11c6e9770_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6e9a80_0, 0, 8;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x11c6e8d10;
T_99 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6e9820_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6e9770_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e9a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6e9990_0, 0, 8;
    %end;
    .thread T_99, $init;
    .scope S_0x11c6e8d10;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6e9b30_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x11c6e6250;
T_101 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6ecb80_0;
    %flag_set/vec4 8;
    %jmp/1 T_101.2, 8;
    %load/vec4 v0x11c6ec420_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.2;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ec590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ecc10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ecdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ec990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ecae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ec860_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x11c6ec900_0;
    %assign/vec4 v0x11c6ec990_0, 0;
    %load/vec4 v0x11c6ec7d0_0;
    %assign/vec4 v0x11c6ec860_0, 0;
    %load/vec4 v0x11c6ec390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.3, 8;
    %load/vec4 v0x11c6eca20_0;
    %assign/vec4 v0x11c6ecdd0_0, 0;
    %load/vec4 v0x11c6eca20_0;
    %assign/vec4 v0x11c6ecae0_0, 0;
    %jmp T_101.4;
T_101.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ecae0_0, 0;
T_101.4 ;
    %load/vec4 v0x11c6ec7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x11c6ec390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.7, 8;
    %load/vec4 v0x11c6eca20_0;
    %assign/vec4 v0x11c6ecc10_0, 0;
    %jmp T_101.8;
T_101.7 ;
    %load/vec4 v0x11c6ecdd0_0;
    %assign/vec4 v0x11c6ecc10_0, 0;
T_101.8 ;
T_101.5 ;
    %load/vec4 v0x11c6ec900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.9, 8;
    %load/vec4 v0x11c6ec4b0_0;
    %assign/vec4 v0x11c6ec590_0, 0;
    %load/vec4 v0x11c6ec1a0_0;
    %assign/vec4 v0x11c6ec6c0_0, 0;
    %jmp T_101.10;
T_101.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6ec990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6ec6c0_0, 0;
T_101.10 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x11c6f1fb0;
T_102 ;
    %wait E_0x11c6f2170;
    %load/vec4 v0x11c6f2390_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6f24d0_0, 0, 24;
    %load/vec4 v0x11c6f2390_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6f24d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6f24d0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x11c6f24d0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6f24d0_0, 0, 24;
T_102.0 ;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x11c6f21c0;
T_103 ;
    %wait E_0x11c6f1d20;
    %load/vec4 v0x11c6f24d0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f2670_0, 0, 8;
    %store/vec4 v0x11c6f2420_0, 0, 16;
    %load/vec4 v0x11c6f2420_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6f2420_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f27f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f2740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f2740_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f2670_0, 0, 8;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x11c6f2420_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6f2420_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f2740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f2740_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f2670_0, 0, 8;
    %jmp T_103.3;
T_103.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f27f0_0, 0, 1;
    %load/vec4 v0x11c6f2420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6f2740_0, 0, 8;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x11c6f1870;
T_104 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6f24d0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6f2420_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f2740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f2670_0, 0, 8;
    %end;
    .thread T_104, $init;
    .scope S_0x11c6f1870;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f27f0_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x11c6ee220;
T_106 ;
    %wait E_0x11c6ee3e0;
    %load/vec4 v0x11c6ee610_0;
    %store/vec4 v0x11c6ee750_0, 0, 16;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x11c6ee440;
T_107 ;
    %wait E_0x11c6ee010;
    %load/vec4 v0x11c6ee750_0;
    %split/vec4 8;
    %store/vec4 v0x11c6ee8c0_0, 0, 8;
    %store/vec4 v0x11c6ee6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6eea60_0, 0, 1;
    %load/vec4 v0x11c6ee6a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x11c6ee9b0_0, 0, 8;
    %load/vec4 v0x11c6ee6a0_0;
    %store/vec4 v0x11c6ee9b0_0, 0, 8;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x11c6edcc0;
T_108 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6ee750_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ee6a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ee9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ee8c0_0, 0, 8;
    %end;
    .thread T_108, $init;
    .scope S_0x11c6edcc0;
T_109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6eea60_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_0x11c6ef0f0;
T_110 ;
    %wait E_0x11c6ef2b0;
    %load/vec4 v0x11c6ef4e0_0;
    %store/vec4 v0x11c6ef620_0, 0, 16;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x11c6ef310;
T_111 ;
    %wait E_0x11c6eee80;
    %load/vec4 v0x11c6ef620_0;
    %split/vec4 8;
    %store/vec4 v0x11c6ef790_0, 0, 8;
    %store/vec4 v0x11c6ef590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ef930_0, 0, 1;
    %load/vec4 v0x11c6ef590_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x11c6ef880_0, 0, 8;
    %load/vec4 v0x11c6ef590_0;
    %store/vec4 v0x11c6ef880_0, 0, 8;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x11c6eeb30;
T_112 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6ef620_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ef590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ef880_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6ef790_0, 0, 8;
    %end;
    .thread T_112, $init;
    .scope S_0x11c6eeb30;
T_113 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ef930_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_0x11c6f0010;
T_114 ;
    %wait E_0x11c6f01d0;
    %load/vec4 v0x11c6f03d0_0;
    %store/vec4 v0x11c6f0510_0, 0, 17;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x11c6f0210;
T_115 ;
    %wait E_0x11c6eff40;
    %load/vec4 v0x11c6f0510_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f0680_0, 0, 8;
    %store/vec4 v0x11c6f0460_0, 0, 9;
    %load/vec4 v0x11c6f0460_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6f0460_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f0820_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f0770_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f0770_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f0680_0, 0, 8;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x11c6f0460_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6f0460_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f0820_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f0770_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f0770_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f0680_0, 0, 8;
    %jmp T_115.3;
T_115.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f0820_0, 0, 1;
    %load/vec4 v0x11c6f0460_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6f0770_0, 0, 8;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x11c6efa00;
T_116 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6f0510_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6f0460_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f0770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f0680_0, 0, 8;
    %end;
    .thread T_116, $init;
    .scope S_0x11c6efa00;
T_117 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f0820_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_0x11c6ecf40;
T_118 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6f3870_0;
    %flag_set/vec4 8;
    %jmp/1 T_118.2, 8;
    %load/vec4 v0x11c6f3110_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_118.2;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f3280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f3900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f3ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6f3680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f37d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6f3550_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x11c6f35f0_0;
    %assign/vec4 v0x11c6f3680_0, 0;
    %load/vec4 v0x11c6f34c0_0;
    %assign/vec4 v0x11c6f3550_0, 0;
    %load/vec4 v0x11c6f3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.3, 8;
    %load/vec4 v0x11c6f3710_0;
    %assign/vec4 v0x11c6f3ac0_0, 0;
    %load/vec4 v0x11c6f3710_0;
    %assign/vec4 v0x11c6f37d0_0, 0;
    %jmp T_118.4;
T_118.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f37d0_0, 0;
T_118.4 ;
    %load/vec4 v0x11c6f34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.5, 8;
    %load/vec4 v0x11c6f3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.7, 8;
    %load/vec4 v0x11c6f3710_0;
    %assign/vec4 v0x11c6f3900_0, 0;
    %jmp T_118.8;
T_118.7 ;
    %load/vec4 v0x11c6f3ac0_0;
    %assign/vec4 v0x11c6f3900_0, 0;
T_118.8 ;
T_118.5 ;
    %load/vec4 v0x11c6f35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.9, 8;
    %load/vec4 v0x11c6f31a0_0;
    %assign/vec4 v0x11c6f3280_0, 0;
    %load/vec4 v0x11c6f2e90_0;
    %assign/vec4 v0x11c6f33b0_0, 0;
    %jmp T_118.10;
T_118.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6f3680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f33b0_0, 0;
T_118.10 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x11c6f8ca0;
T_119 ;
    %wait E_0x11c6f8e60;
    %load/vec4 v0x11c6f9080_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6f91c0_0, 0, 24;
    %load/vec4 v0x11c6f9080_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6f91c0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6f91c0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x11c6f91c0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6f91c0_0, 0, 24;
T_119.0 ;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x11c6f8eb0;
T_120 ;
    %wait E_0x11c6f8a10;
    %load/vec4 v0x11c6f91c0_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f9360_0, 0, 8;
    %store/vec4 v0x11c6f9110_0, 0, 16;
    %load/vec4 v0x11c6f9110_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6f9110_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f94e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f9430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f9430_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f9360_0, 0, 8;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x11c6f9110_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6f9110_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f94e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f9430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f9430_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f9360_0, 0, 8;
    %jmp T_120.3;
T_120.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f94e0_0, 0, 1;
    %load/vec4 v0x11c6f9110_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6f9430_0, 0, 8;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x11c6f8560;
T_121 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6f91c0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6f9110_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f9430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f9360_0, 0, 8;
    %end;
    .thread T_121, $init;
    .scope S_0x11c6f8560;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f94e0_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x11c6f4f10;
T_123 ;
    %wait E_0x11c6f50d0;
    %load/vec4 v0x11c6f5300_0;
    %store/vec4 v0x11c6f5440_0, 0, 16;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x11c6f5130;
T_124 ;
    %wait E_0x11c6f4d00;
    %load/vec4 v0x11c6f5440_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f55b0_0, 0, 8;
    %store/vec4 v0x11c6f5390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f5750_0, 0, 1;
    %load/vec4 v0x11c6f5390_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x11c6f56a0_0, 0, 8;
    %load/vec4 v0x11c6f5390_0;
    %store/vec4 v0x11c6f56a0_0, 0, 8;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x11c6f49b0;
T_125 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6f5440_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f5390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f56a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f55b0_0, 0, 8;
    %end;
    .thread T_125, $init;
    .scope S_0x11c6f49b0;
T_126 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f5750_0, 0, 1;
    %end;
    .thread T_126;
    .scope S_0x11c6f5de0;
T_127 ;
    %wait E_0x11c6f5fa0;
    %load/vec4 v0x11c6f61d0_0;
    %store/vec4 v0x11c6f6310_0, 0, 16;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x11c6f6000;
T_128 ;
    %wait E_0x11c6f5b70;
    %load/vec4 v0x11c6f6310_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f6480_0, 0, 8;
    %store/vec4 v0x11c6f6280_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f6620_0, 0, 1;
    %load/vec4 v0x11c6f6280_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x11c6f6570_0, 0, 8;
    %load/vec4 v0x11c6f6280_0;
    %store/vec4 v0x11c6f6570_0, 0, 8;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x11c6f5820;
T_129 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6f6310_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f6280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f6570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f6480_0, 0, 8;
    %end;
    .thread T_129, $init;
    .scope S_0x11c6f5820;
T_130 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f6620_0, 0, 1;
    %end;
    .thread T_130;
    .scope S_0x11c6f6d00;
T_131 ;
    %wait E_0x11c6f6ec0;
    %load/vec4 v0x11c6f70c0_0;
    %store/vec4 v0x11c6f7200_0, 0, 17;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x11c6f6f00;
T_132 ;
    %wait E_0x11c6f6c30;
    %load/vec4 v0x11c6f7200_0;
    %split/vec4 8;
    %store/vec4 v0x11c6f7370_0, 0, 8;
    %store/vec4 v0x11c6f7150_0, 0, 9;
    %load/vec4 v0x11c6f7150_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6f7150_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f7510_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f7460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f7460_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6f7370_0, 0, 8;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x11c6f7150_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6f7150_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6f7510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f7460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6f7460_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f7370_0, 0, 8;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f7510_0, 0, 1;
    %load/vec4 v0x11c6f7150_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6f7460_0, 0, 8;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x11c6f66f0;
T_133 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6f7200_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6f7150_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f7460_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6f7370_0, 0, 8;
    %end;
    .thread T_133, $init;
    .scope S_0x11c6f66f0;
T_134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6f7510_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_0x11c6f3c30;
T_135 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11c6fa550_0;
    %flag_set/vec4 8;
    %jmp/1 T_135.2, 8;
    %load/vec4 v0x11c6f9e00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_135.2;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6f9f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6fa5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6fa7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6fa380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6fa4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6fa260_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x11c6fa2f0_0;
    %assign/vec4 v0x11c6fa380_0, 0;
    %load/vec4 v0x11c6fa1b0_0;
    %assign/vec4 v0x11c6fa260_0, 0;
    %load/vec4 v0x11c6f9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.3, 8;
    %load/vec4 v0x11c6fa410_0;
    %assign/vec4 v0x11c6fa7a0_0, 0;
    %load/vec4 v0x11c6fa410_0;
    %assign/vec4 v0x11c6fa4c0_0, 0;
    %jmp T_135.4;
T_135.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6fa4c0_0, 0;
T_135.4 ;
    %load/vec4 v0x11c6fa1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.5, 8;
    %load/vec4 v0x11c6f9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.7, 8;
    %load/vec4 v0x11c6fa410_0;
    %assign/vec4 v0x11c6fa5e0_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %load/vec4 v0x11c6fa7a0_0;
    %assign/vec4 v0x11c6fa5e0_0, 0;
T_135.8 ;
T_135.5 ;
    %load/vec4 v0x11c6fa2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.9, 8;
    %load/vec4 v0x11c6f9e90_0;
    %assign/vec4 v0x11c6f9f70_0, 0;
    %load/vec4 v0x11c6f9b80_0;
    %assign/vec4 v0x11c6fa0a0_0, 0;
    %jmp T_135.10;
T_135.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c6fa380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c6fa0a0_0, 0;
T_135.10 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x11c6ff9c0;
T_136 ;
    %wait E_0x11c6ffb80;
    %load/vec4 v0x11c6ffda0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11c6ffee0_0, 0, 24;
    %load/vec4 v0x11c6ffda0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11c6ffee0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11c6ffee0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x11c6ffee0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11c6ffee0_0, 0, 24;
T_136.0 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x11c6ffbd0;
T_137 ;
    %wait E_0x11c6ff730;
    %load/vec4 v0x11c6ffee0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca04110_0, 0, 8;
    %store/vec4 v0x11c6ffe30_0, 0, 16;
    %load/vec4 v0x11c6ffe30_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11c6ffe30_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca04280_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca041e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca041e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca04110_0, 0, 8;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x11c6ffe30_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11c6ffe30_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca04280_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca041e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca041e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca04110_0, 0, 8;
    %jmp T_137.3;
T_137.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca04280_0, 0, 1;
    %load/vec4 v0x11c6ffe30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca041e0_0, 0, 8;
T_137.3 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x11c6ff280;
T_138 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11c6ffee0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6ffe30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca041e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca04110_0, 0, 8;
    %end;
    .thread T_138, $init;
    .scope S_0x11c6ff280;
T_139 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca04280_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_0x11c6fbc30;
T_140 ;
    %wait E_0x11c6fbdf0;
    %load/vec4 v0x11c6fc020_0;
    %store/vec4 v0x11c6fc160_0, 0, 16;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x11c6fbe50;
T_141 ;
    %wait E_0x11c6fba20;
    %load/vec4 v0x11c6fc160_0;
    %split/vec4 8;
    %store/vec4 v0x11c6fc2d0_0, 0, 8;
    %store/vec4 v0x11c6fc0b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fc470_0, 0, 1;
    %load/vec4 v0x11c6fc0b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x11c6fc3c0_0, 0, 8;
    %load/vec4 v0x11c6fc0b0_0;
    %store/vec4 v0x11c6fc3c0_0, 0, 8;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x11c6fb6d0;
T_142 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6fc160_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fc0b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fc3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fc2d0_0, 0, 8;
    %end;
    .thread T_142, $init;
    .scope S_0x11c6fb6d0;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fc470_0, 0, 1;
    %end;
    .thread T_143;
    .scope S_0x11c6fcb00;
T_144 ;
    %wait E_0x11c6fccc0;
    %load/vec4 v0x11c6fcef0_0;
    %store/vec4 v0x11c6fd030_0, 0, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x11c6fcd20;
T_145 ;
    %wait E_0x11c6fc890;
    %load/vec4 v0x11c6fd030_0;
    %split/vec4 8;
    %store/vec4 v0x11c6fd1a0_0, 0, 8;
    %store/vec4 v0x11c6fcfa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fd340_0, 0, 1;
    %load/vec4 v0x11c6fcfa0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x11c6fd290_0, 0, 8;
    %load/vec4 v0x11c6fcfa0_0;
    %store/vec4 v0x11c6fd290_0, 0, 8;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x11c6fc540;
T_146 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c6fd030_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fcfa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fd290_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fd1a0_0, 0, 8;
    %end;
    .thread T_146, $init;
    .scope S_0x11c6fc540;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fd340_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x11c6fda20;
T_148 ;
    %wait E_0x11c6fdbe0;
    %load/vec4 v0x11c6fdde0_0;
    %store/vec4 v0x11c6fdf20_0, 0, 17;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x11c6fdc20;
T_149 ;
    %wait E_0x11c6fd950;
    %load/vec4 v0x11c6fdf20_0;
    %split/vec4 8;
    %store/vec4 v0x11c6fe090_0, 0, 8;
    %store/vec4 v0x11c6fde70_0, 0, 9;
    %load/vec4 v0x11c6fde70_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11c6fde70_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6fe230_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6fe180_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6fe180_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11c6fe090_0, 0, 8;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x11c6fde70_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11c6fde70_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6fe230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fe180_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11c6fe180_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fe090_0, 0, 8;
    %jmp T_149.3;
T_149.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fe230_0, 0, 1;
    %load/vec4 v0x11c6fde70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c6fe180_0, 0, 8;
T_149.3 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x11c6fd410;
T_150 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11c6fdf20_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11c6fde70_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fe180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c6fe090_0, 0, 8;
    %end;
    .thread T_150, $init;
    .scope S_0x11c6fd410;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6fe230_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x11c6fa910;
T_152 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca05370_0;
    %flag_set/vec4 8;
    %jmp/1 T_152.2, 8;
    %load/vec4 v0x11ca04c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_152.2;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca04d70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca05500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca05690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca051a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca052e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca05080_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x11ca05110_0;
    %assign/vec4 v0x11ca051a0_0, 0;
    %load/vec4 v0x11ca04fd0_0;
    %assign/vec4 v0x11ca05080_0, 0;
    %load/vec4 v0x11ca04bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.3, 8;
    %load/vec4 v0x11ca05230_0;
    %assign/vec4 v0x11ca05690_0, 0;
    %load/vec4 v0x11ca05230_0;
    %assign/vec4 v0x11ca052e0_0, 0;
    %jmp T_152.4;
T_152.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca052e0_0, 0;
T_152.4 ;
    %load/vec4 v0x11ca04fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.5, 8;
    %load/vec4 v0x11ca04bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.7, 8;
    %load/vec4 v0x11ca05230_0;
    %assign/vec4 v0x11ca05500_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x11ca05690_0;
    %assign/vec4 v0x11ca05500_0, 0;
T_152.8 ;
T_152.5 ;
    %load/vec4 v0x11ca05110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.9, 8;
    %load/vec4 v0x11ca04ce0_0;
    %assign/vec4 v0x11ca04d70_0, 0;
    %load/vec4 v0x11ca04a20_0;
    %assign/vec4 v0x11ca04ea0_0, 0;
    %jmp T_152.10;
T_152.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca051a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca04ea0_0, 0;
T_152.10 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x11ca0a820;
T_153 ;
    %wait E_0x11ca0a9e0;
    %load/vec4 v0x11ca0ac00_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca0ad40_0, 0, 24;
    %load/vec4 v0x11ca0ac00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca0ad40_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca0ad40_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x11ca0ad40_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca0ad40_0, 0, 24;
T_153.0 ;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x11ca0aa30;
T_154 ;
    %wait E_0x11ca0a590;
    %load/vec4 v0x11ca0ad40_0;
    %split/vec4 8;
    %store/vec4 v0x11ca0aee0_0, 0, 8;
    %store/vec4 v0x11ca0ac90_0, 0, 16;
    %load/vec4 v0x11ca0ac90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca0ac90_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca0b060_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca0afb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca0afb0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca0aee0_0, 0, 8;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x11ca0ac90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca0ac90_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca0b060_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0afb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca0afb0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0aee0_0, 0, 8;
    %jmp T_154.3;
T_154.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0b060_0, 0, 1;
    %load/vec4 v0x11ca0ac90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca0afb0_0, 0, 8;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x11ca0a0e0;
T_155 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca0ad40_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca0ac90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0afb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0aee0_0, 0, 8;
    %end;
    .thread T_155, $init;
    .scope S_0x11ca0a0e0;
T_156 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0b060_0, 0, 1;
    %end;
    .thread T_156;
    .scope S_0x11ca06a90;
T_157 ;
    %wait E_0x11ca06c50;
    %load/vec4 v0x11ca06e80_0;
    %store/vec4 v0x11ca06fc0_0, 0, 16;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x11ca06cb0;
T_158 ;
    %wait E_0x11ca06880;
    %load/vec4 v0x11ca06fc0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca07130_0, 0, 8;
    %store/vec4 v0x11ca06f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca072d0_0, 0, 1;
    %load/vec4 v0x11ca06f10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x11ca07220_0, 0, 8;
    %load/vec4 v0x11ca06f10_0;
    %store/vec4 v0x11ca07220_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x11ca06530;
T_159 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca06fc0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca06f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca07220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca07130_0, 0, 8;
    %end;
    .thread T_159, $init;
    .scope S_0x11ca06530;
T_160 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca072d0_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_0x11ca07960;
T_161 ;
    %wait E_0x11ca07b20;
    %load/vec4 v0x11ca07d50_0;
    %store/vec4 v0x11ca07e90_0, 0, 16;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x11ca07b80;
T_162 ;
    %wait E_0x11ca076f0;
    %load/vec4 v0x11ca07e90_0;
    %split/vec4 8;
    %store/vec4 v0x11ca08000_0, 0, 8;
    %store/vec4 v0x11ca07e00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca081a0_0, 0, 1;
    %load/vec4 v0x11ca07e00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x11ca080f0_0, 0, 8;
    %load/vec4 v0x11ca07e00_0;
    %store/vec4 v0x11ca080f0_0, 0, 8;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x11ca073a0;
T_163 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca07e90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca07e00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca080f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca08000_0, 0, 8;
    %end;
    .thread T_163, $init;
    .scope S_0x11ca073a0;
T_164 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca081a0_0, 0, 1;
    %end;
    .thread T_164;
    .scope S_0x11ca08880;
T_165 ;
    %wait E_0x11ca08a40;
    %load/vec4 v0x11ca08c40_0;
    %store/vec4 v0x11ca08d80_0, 0, 17;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x11ca08a80;
T_166 ;
    %wait E_0x11ca087b0;
    %load/vec4 v0x11ca08d80_0;
    %split/vec4 8;
    %store/vec4 v0x11ca08ef0_0, 0, 8;
    %store/vec4 v0x11ca08cd0_0, 0, 9;
    %load/vec4 v0x11ca08cd0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca08cd0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca09090_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca08fe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca08fe0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca08ef0_0, 0, 8;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x11ca08cd0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca08cd0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca09090_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca08fe0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca08fe0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca08ef0_0, 0, 8;
    %jmp T_166.3;
T_166.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca09090_0, 0, 1;
    %load/vec4 v0x11ca08cd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca08fe0_0, 0, 8;
T_166.3 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x11ca08270;
T_167 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca08d80_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca08cd0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca08fe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca08ef0_0, 0, 8;
    %end;
    .thread T_167, $init;
    .scope S_0x11ca08270;
T_168 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca09090_0, 0, 1;
    %end;
    .thread T_168;
    .scope S_0x11ca057b0;
T_169 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca0c0e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_169.2, 8;
    %load/vec4 v0x11ca0b980_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_169.2;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0bb20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0c170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca0bf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca0be00_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x11ca0be90_0;
    %assign/vec4 v0x11ca0bf20_0, 0;
    %load/vec4 v0x11ca0bd50_0;
    %assign/vec4 v0x11ca0be00_0, 0;
    %load/vec4 v0x11ca0b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.3, 8;
    %load/vec4 v0x11ca0bfb0_0;
    %assign/vec4 v0x11ca0c330_0, 0;
    %load/vec4 v0x11ca0bfb0_0;
    %assign/vec4 v0x11ca0c040_0, 0;
    %jmp T_169.4;
T_169.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0c040_0, 0;
T_169.4 ;
    %load/vec4 v0x11ca0bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.5, 8;
    %load/vec4 v0x11ca0b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %load/vec4 v0x11ca0bfb0_0;
    %assign/vec4 v0x11ca0c170_0, 0;
    %jmp T_169.8;
T_169.7 ;
    %load/vec4 v0x11ca0c330_0;
    %assign/vec4 v0x11ca0c170_0, 0;
T_169.8 ;
T_169.5 ;
    %load/vec4 v0x11ca0be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.9, 8;
    %load/vec4 v0x11ca0ba50_0;
    %assign/vec4 v0x11ca0bb20_0, 0;
    %load/vec4 v0x11ca0b700_0;
    %assign/vec4 v0x11ca0bc40_0, 0;
    %jmp T_169.10;
T_169.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca0bf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca0bc40_0, 0;
T_169.10 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x11ca11510;
T_170 ;
    %wait E_0x11ca116d0;
    %load/vec4 v0x11ca118f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca11a30_0, 0, 24;
    %load/vec4 v0x11ca118f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca11a30_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca11a30_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %load/vec4 v0x11ca11a30_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca11a30_0, 0, 24;
T_170.0 ;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x11ca11720;
T_171 ;
    %wait E_0x11ca11280;
    %load/vec4 v0x11ca11a30_0;
    %split/vec4 8;
    %store/vec4 v0x11ca11bd0_0, 0, 8;
    %store/vec4 v0x11ca11980_0, 0, 16;
    %load/vec4 v0x11ca11980_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca11980_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca11d50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca11ca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca11ca0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca11bd0_0, 0, 8;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x11ca11980_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca11980_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca11d50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca11ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca11ca0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca11bd0_0, 0, 8;
    %jmp T_171.3;
T_171.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca11d50_0, 0, 1;
    %load/vec4 v0x11ca11980_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca11ca0_0, 0, 8;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x11ca10dd0;
T_172 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca11a30_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca11980_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca11ca0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca11bd0_0, 0, 8;
    %end;
    .thread T_172, $init;
    .scope S_0x11ca10dd0;
T_173 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca11d50_0, 0, 1;
    %end;
    .thread T_173;
    .scope S_0x11ca0d780;
T_174 ;
    %wait E_0x11ca0d940;
    %load/vec4 v0x11ca0db70_0;
    %store/vec4 v0x11ca0dcb0_0, 0, 16;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x11ca0d9a0;
T_175 ;
    %wait E_0x11ca0d570;
    %load/vec4 v0x11ca0dcb0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca0de20_0, 0, 8;
    %store/vec4 v0x11ca0dc00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0dfc0_0, 0, 1;
    %load/vec4 v0x11ca0dc00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x11ca0df10_0, 0, 8;
    %load/vec4 v0x11ca0dc00_0;
    %store/vec4 v0x11ca0df10_0, 0, 8;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_0x11ca0d220;
T_176 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca0dcb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0dc00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0df10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0de20_0, 0, 8;
    %end;
    .thread T_176, $init;
    .scope S_0x11ca0d220;
T_177 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0dfc0_0, 0, 1;
    %end;
    .thread T_177;
    .scope S_0x11ca0e650;
T_178 ;
    %wait E_0x11ca0e810;
    %load/vec4 v0x11ca0ea40_0;
    %store/vec4 v0x11ca0eb80_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x11ca0e870;
T_179 ;
    %wait E_0x11ca0e3e0;
    %load/vec4 v0x11ca0eb80_0;
    %split/vec4 8;
    %store/vec4 v0x11ca0ecf0_0, 0, 8;
    %store/vec4 v0x11ca0eaf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0ee90_0, 0, 1;
    %load/vec4 v0x11ca0eaf0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x11ca0ede0_0, 0, 8;
    %load/vec4 v0x11ca0eaf0_0;
    %store/vec4 v0x11ca0ede0_0, 0, 8;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x11ca0e090;
T_180 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca0eb80_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0eaf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0ede0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0ecf0_0, 0, 8;
    %end;
    .thread T_180, $init;
    .scope S_0x11ca0e090;
T_181 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0ee90_0, 0, 1;
    %end;
    .thread T_181;
    .scope S_0x11ca0f570;
T_182 ;
    %wait E_0x11ca0f730;
    %load/vec4 v0x11ca0f930_0;
    %store/vec4 v0x11ca0fa70_0, 0, 17;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x11ca0f770;
T_183 ;
    %wait E_0x11ca0f4a0;
    %load/vec4 v0x11ca0fa70_0;
    %split/vec4 8;
    %store/vec4 v0x11ca0fbe0_0, 0, 8;
    %store/vec4 v0x11ca0f9c0_0, 0, 9;
    %load/vec4 v0x11ca0f9c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca0f9c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca0fd80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca0fcd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca0fcd0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca0fbe0_0, 0, 8;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x11ca0f9c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca0f9c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca0fd80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0fcd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca0fcd0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0fbe0_0, 0, 8;
    %jmp T_183.3;
T_183.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0fd80_0, 0, 1;
    %load/vec4 v0x11ca0f9c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca0fcd0_0, 0, 8;
T_183.3 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x11ca0ef60;
T_184 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca0fa70_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca0f9c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0fcd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca0fbe0_0, 0, 8;
    %end;
    .thread T_184, $init;
    .scope S_0x11ca0ef60;
T_185 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca0fd80_0, 0, 1;
    %end;
    .thread T_185;
    .scope S_0x11ca0c4a0;
T_186 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca12dd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_186.2, 8;
    %load/vec4 v0x11ca12670_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_186.2;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca12810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca12e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca13020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca12c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca12d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca12af0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x11ca12b80_0;
    %assign/vec4 v0x11ca12c10_0, 0;
    %load/vec4 v0x11ca12a40_0;
    %assign/vec4 v0x11ca12af0_0, 0;
    %load/vec4 v0x11ca125e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.3, 8;
    %load/vec4 v0x11ca12ca0_0;
    %assign/vec4 v0x11ca13020_0, 0;
    %load/vec4 v0x11ca12ca0_0;
    %assign/vec4 v0x11ca12d30_0, 0;
    %jmp T_186.4;
T_186.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca12d30_0, 0;
T_186.4 ;
    %load/vec4 v0x11ca12a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.5, 8;
    %load/vec4 v0x11ca125e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.7, 8;
    %load/vec4 v0x11ca12ca0_0;
    %assign/vec4 v0x11ca12e60_0, 0;
    %jmp T_186.8;
T_186.7 ;
    %load/vec4 v0x11ca13020_0;
    %assign/vec4 v0x11ca12e60_0, 0;
T_186.8 ;
T_186.5 ;
    %load/vec4 v0x11ca12b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.9, 8;
    %load/vec4 v0x11ca12740_0;
    %assign/vec4 v0x11ca12810_0, 0;
    %load/vec4 v0x11ca123f0_0;
    %assign/vec4 v0x11ca12930_0, 0;
    %jmp T_186.10;
T_186.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca12c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca12930_0, 0;
T_186.10 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x11ca18200;
T_187 ;
    %wait E_0x11ca183c0;
    %load/vec4 v0x11ca185e0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca18720_0, 0, 24;
    %load/vec4 v0x11ca185e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca18720_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca18720_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x11ca18720_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca18720_0, 0, 24;
T_187.0 ;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_0x11ca18410;
T_188 ;
    %wait E_0x11ca17f70;
    %load/vec4 v0x11ca18720_0;
    %split/vec4 8;
    %store/vec4 v0x11ca188c0_0, 0, 8;
    %store/vec4 v0x11ca18670_0, 0, 16;
    %load/vec4 v0x11ca18670_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca18670_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca18a40_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca18990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca18990_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca188c0_0, 0, 8;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x11ca18670_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca18670_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca18a40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca18990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca18990_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca188c0_0, 0, 8;
    %jmp T_188.3;
T_188.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca18a40_0, 0, 1;
    %load/vec4 v0x11ca18670_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca18990_0, 0, 8;
T_188.3 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x11ca17ac0;
T_189 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca18720_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca18670_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca18990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca188c0_0, 0, 8;
    %end;
    .thread T_189, $init;
    .scope S_0x11ca17ac0;
T_190 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca18a40_0, 0, 1;
    %end;
    .thread T_190;
    .scope S_0x11ca14470;
T_191 ;
    %wait E_0x11ca14630;
    %load/vec4 v0x11ca14860_0;
    %store/vec4 v0x11ca149a0_0, 0, 16;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x11ca14690;
T_192 ;
    %wait E_0x11ca14260;
    %load/vec4 v0x11ca149a0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca14b10_0, 0, 8;
    %store/vec4 v0x11ca148f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca14cb0_0, 0, 1;
    %load/vec4 v0x11ca148f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x11ca14c00_0, 0, 8;
    %load/vec4 v0x11ca148f0_0;
    %store/vec4 v0x11ca14c00_0, 0, 8;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x11ca13f10;
T_193 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca149a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca148f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca14c00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca14b10_0, 0, 8;
    %end;
    .thread T_193, $init;
    .scope S_0x11ca13f10;
T_194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca14cb0_0, 0, 1;
    %end;
    .thread T_194;
    .scope S_0x11ca15340;
T_195 ;
    %wait E_0x11ca15500;
    %load/vec4 v0x11ca15730_0;
    %store/vec4 v0x11ca15870_0, 0, 16;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x11ca15560;
T_196 ;
    %wait E_0x11ca150d0;
    %load/vec4 v0x11ca15870_0;
    %split/vec4 8;
    %store/vec4 v0x11ca159e0_0, 0, 8;
    %store/vec4 v0x11ca157e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca15b80_0, 0, 1;
    %load/vec4 v0x11ca157e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x11ca15ad0_0, 0, 8;
    %load/vec4 v0x11ca157e0_0;
    %store/vec4 v0x11ca15ad0_0, 0, 8;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x11ca14d80;
T_197 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca15870_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca157e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca15ad0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca159e0_0, 0, 8;
    %end;
    .thread T_197, $init;
    .scope S_0x11ca14d80;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca15b80_0, 0, 1;
    %end;
    .thread T_198;
    .scope S_0x11ca16260;
T_199 ;
    %wait E_0x11ca16420;
    %load/vec4 v0x11ca16620_0;
    %store/vec4 v0x11ca16760_0, 0, 17;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x11ca16460;
T_200 ;
    %wait E_0x11ca16190;
    %load/vec4 v0x11ca16760_0;
    %split/vec4 8;
    %store/vec4 v0x11ca168d0_0, 0, 8;
    %store/vec4 v0x11ca166b0_0, 0, 9;
    %load/vec4 v0x11ca166b0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca166b0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca16a70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca169c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca169c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca168d0_0, 0, 8;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x11ca166b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca166b0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca16a70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca169c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca169c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca168d0_0, 0, 8;
    %jmp T_200.3;
T_200.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca16a70_0, 0, 1;
    %load/vec4 v0x11ca166b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca169c0_0, 0, 8;
T_200.3 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x11ca15c50;
T_201 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca16760_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca166b0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca169c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca168d0_0, 0, 8;
    %end;
    .thread T_201, $init;
    .scope S_0x11ca15c50;
T_202 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca16a70_0, 0, 1;
    %end;
    .thread T_202;
    .scope S_0x11ca13190;
T_203 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca19ac0_0;
    %flag_set/vec4 8;
    %jmp/1 T_203.2, 8;
    %load/vec4 v0x11ca19360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_203.2;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca19900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca197e0_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x11ca19870_0;
    %assign/vec4 v0x11ca19900_0, 0;
    %load/vec4 v0x11ca19730_0;
    %assign/vec4 v0x11ca197e0_0, 0;
    %load/vec4 v0x11ca192d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.3, 8;
    %load/vec4 v0x11ca19990_0;
    %assign/vec4 v0x11ca19d10_0, 0;
    %load/vec4 v0x11ca19990_0;
    %assign/vec4 v0x11ca19a20_0, 0;
    %jmp T_203.4;
T_203.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19a20_0, 0;
T_203.4 ;
    %load/vec4 v0x11ca19730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.5, 8;
    %load/vec4 v0x11ca192d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.7, 8;
    %load/vec4 v0x11ca19990_0;
    %assign/vec4 v0x11ca19b50_0, 0;
    %jmp T_203.8;
T_203.7 ;
    %load/vec4 v0x11ca19d10_0;
    %assign/vec4 v0x11ca19b50_0, 0;
T_203.8 ;
T_203.5 ;
    %load/vec4 v0x11ca19870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.9, 8;
    %load/vec4 v0x11ca19430_0;
    %assign/vec4 v0x11ca19500_0, 0;
    %load/vec4 v0x11ca190e0_0;
    %assign/vec4 v0x11ca19620_0, 0;
    %jmp T_203.10;
T_203.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca19900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca19620_0, 0;
T_203.10 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x11ca1eef0;
T_204 ;
    %wait E_0x11ca1f0b0;
    %load/vec4 v0x11ca1f2d0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca1f410_0, 0, 24;
    %load/vec4 v0x11ca1f2d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca1f410_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca1f410_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %load/vec4 v0x11ca1f410_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca1f410_0, 0, 24;
T_204.0 ;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x11ca1f100;
T_205 ;
    %wait E_0x11ca1ec60;
    %load/vec4 v0x11ca1f410_0;
    %split/vec4 8;
    %store/vec4 v0x11ca1f5b0_0, 0, 8;
    %store/vec4 v0x11ca1f360_0, 0, 16;
    %load/vec4 v0x11ca1f360_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca1f360_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca1f730_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca1f680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca1f680_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca1f5b0_0, 0, 8;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x11ca1f360_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca1f360_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca1f730_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1f680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca1f680_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1f5b0_0, 0, 8;
    %jmp T_205.3;
T_205.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1f730_0, 0, 1;
    %load/vec4 v0x11ca1f360_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca1f680_0, 0, 8;
T_205.3 ;
T_205.1 ;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x11ca1e7b0;
T_206 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca1f410_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca1f360_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1f680_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1f5b0_0, 0, 8;
    %end;
    .thread T_206, $init;
    .scope S_0x11ca1e7b0;
T_207 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1f730_0, 0, 1;
    %end;
    .thread T_207;
    .scope S_0x11ca1b160;
T_208 ;
    %wait E_0x11ca1b320;
    %load/vec4 v0x11ca1b550_0;
    %store/vec4 v0x11ca1b690_0, 0, 16;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x11ca1b380;
T_209 ;
    %wait E_0x11ca1af50;
    %load/vec4 v0x11ca1b690_0;
    %split/vec4 8;
    %store/vec4 v0x11ca1b800_0, 0, 8;
    %store/vec4 v0x11ca1b5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1b9a0_0, 0, 1;
    %load/vec4 v0x11ca1b5e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x11ca1b8f0_0, 0, 8;
    %load/vec4 v0x11ca1b5e0_0;
    %store/vec4 v0x11ca1b8f0_0, 0, 8;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x11ca1ac00;
T_210 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca1b690_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1b5e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1b8f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1b800_0, 0, 8;
    %end;
    .thread T_210, $init;
    .scope S_0x11ca1ac00;
T_211 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1b9a0_0, 0, 1;
    %end;
    .thread T_211;
    .scope S_0x11ca1c030;
T_212 ;
    %wait E_0x11ca1c1f0;
    %load/vec4 v0x11ca1c420_0;
    %store/vec4 v0x11ca1c560_0, 0, 16;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x11ca1c250;
T_213 ;
    %wait E_0x11ca1bdc0;
    %load/vec4 v0x11ca1c560_0;
    %split/vec4 8;
    %store/vec4 v0x11ca1c6d0_0, 0, 8;
    %store/vec4 v0x11ca1c4d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1c870_0, 0, 1;
    %load/vec4 v0x11ca1c4d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x11ca1c7c0_0, 0, 8;
    %load/vec4 v0x11ca1c4d0_0;
    %store/vec4 v0x11ca1c7c0_0, 0, 8;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x11ca1ba70;
T_214 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca1c560_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1c4d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1c7c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1c6d0_0, 0, 8;
    %end;
    .thread T_214, $init;
    .scope S_0x11ca1ba70;
T_215 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1c870_0, 0, 1;
    %end;
    .thread T_215;
    .scope S_0x11ca1cf50;
T_216 ;
    %wait E_0x11ca1d110;
    %load/vec4 v0x11ca1d310_0;
    %store/vec4 v0x11ca1d450_0, 0, 17;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x11ca1d150;
T_217 ;
    %wait E_0x11ca1ce80;
    %load/vec4 v0x11ca1d450_0;
    %split/vec4 8;
    %store/vec4 v0x11ca1d5c0_0, 0, 8;
    %store/vec4 v0x11ca1d3a0_0, 0, 9;
    %load/vec4 v0x11ca1d3a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca1d3a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca1d760_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca1d6b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca1d6b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca1d5c0_0, 0, 8;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x11ca1d3a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca1d3a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca1d760_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1d6b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca1d6b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1d5c0_0, 0, 8;
    %jmp T_217.3;
T_217.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1d760_0, 0, 1;
    %load/vec4 v0x11ca1d3a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca1d6b0_0, 0, 8;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x11ca1c940;
T_218 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca1d450_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca1d3a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1d6b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca1d5c0_0, 0, 8;
    %end;
    .thread T_218, $init;
    .scope S_0x11ca1c940;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca1d760_0, 0, 1;
    %end;
    .thread T_219;
    .scope S_0x11ca19e80;
T_220 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca20780_0;
    %flag_set/vec4 8;
    %jmp/1 T_220.2, 8;
    %load/vec4 v0x11ca20050_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_220.2;
    %jmp/0xz  T_220.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca20170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca20810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca209d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca205b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca206f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca20490_0, 0;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v0x11ca20520_0;
    %assign/vec4 v0x11ca205b0_0, 0;
    %load/vec4 v0x11ca203e0_0;
    %assign/vec4 v0x11ca20490_0, 0;
    %load/vec4 v0x11ca1ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.3, 8;
    %load/vec4 v0x11ca20640_0;
    %assign/vec4 v0x11ca209d0_0, 0;
    %load/vec4 v0x11ca20640_0;
    %assign/vec4 v0x11ca206f0_0, 0;
    %jmp T_220.4;
T_220.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca206f0_0, 0;
T_220.4 ;
    %load/vec4 v0x11ca203e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.5, 8;
    %load/vec4 v0x11ca1ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.7, 8;
    %load/vec4 v0x11ca20640_0;
    %assign/vec4 v0x11ca20810_0, 0;
    %jmp T_220.8;
T_220.7 ;
    %load/vec4 v0x11ca209d0_0;
    %assign/vec4 v0x11ca20810_0, 0;
T_220.8 ;
T_220.5 ;
    %load/vec4 v0x11ca20520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.9, 8;
    %load/vec4 v0x11ca200e0_0;
    %assign/vec4 v0x11ca20170_0, 0;
    %load/vec4 v0x11ca1fdd0_0;
    %assign/vec4 v0x11ca202b0_0, 0;
    %jmp T_220.10;
T_220.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca205b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca202b0_0, 0;
T_220.10 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_0x11ca25bb0;
T_221 ;
    %wait E_0x11ca25d70;
    %load/vec4 v0x11ca25f90_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca260d0_0, 0, 24;
    %load/vec4 v0x11ca25f90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca260d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca260d0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %load/vec4 v0x11ca260d0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca260d0_0, 0, 24;
T_221.0 ;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x11ca25dc0;
T_222 ;
    %wait E_0x11ca25920;
    %load/vec4 v0x11ca260d0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca26270_0, 0, 8;
    %store/vec4 v0x11ca26020_0, 0, 16;
    %load/vec4 v0x11ca26020_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca26020_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca263f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca26340_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca26340_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca26270_0, 0, 8;
    %jmp T_222.1;
T_222.0 ;
    %load/vec4 v0x11ca26020_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca26020_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca263f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca26340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca26340_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca26270_0, 0, 8;
    %jmp T_222.3;
T_222.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca263f0_0, 0, 1;
    %load/vec4 v0x11ca26020_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca26340_0, 0, 8;
T_222.3 ;
T_222.1 ;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x11ca25470;
T_223 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca260d0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca26020_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca26340_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca26270_0, 0, 8;
    %end;
    .thread T_223, $init;
    .scope S_0x11ca25470;
T_224 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca263f0_0, 0, 1;
    %end;
    .thread T_224;
    .scope S_0x11ca21e20;
T_225 ;
    %wait E_0x11ca21fe0;
    %load/vec4 v0x11ca22210_0;
    %store/vec4 v0x11ca22350_0, 0, 16;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x11ca22040;
T_226 ;
    %wait E_0x11ca21c10;
    %load/vec4 v0x11ca22350_0;
    %split/vec4 8;
    %store/vec4 v0x11ca224c0_0, 0, 8;
    %store/vec4 v0x11ca222a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca22660_0, 0, 1;
    %load/vec4 v0x11ca222a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x11ca225b0_0, 0, 8;
    %load/vec4 v0x11ca222a0_0;
    %store/vec4 v0x11ca225b0_0, 0, 8;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x11ca218c0;
T_227 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca22350_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca222a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca225b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca224c0_0, 0, 8;
    %end;
    .thread T_227, $init;
    .scope S_0x11ca218c0;
T_228 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca22660_0, 0, 1;
    %end;
    .thread T_228;
    .scope S_0x11ca22cf0;
T_229 ;
    %wait E_0x11ca22eb0;
    %load/vec4 v0x11ca230e0_0;
    %store/vec4 v0x11ca23220_0, 0, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x11ca22f10;
T_230 ;
    %wait E_0x11ca22a80;
    %load/vec4 v0x11ca23220_0;
    %split/vec4 8;
    %store/vec4 v0x11ca23390_0, 0, 8;
    %store/vec4 v0x11ca23190_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca23530_0, 0, 1;
    %load/vec4 v0x11ca23190_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x11ca23480_0, 0, 8;
    %load/vec4 v0x11ca23190_0;
    %store/vec4 v0x11ca23480_0, 0, 8;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_0x11ca22730;
T_231 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca23220_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca23190_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca23480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca23390_0, 0, 8;
    %end;
    .thread T_231, $init;
    .scope S_0x11ca22730;
T_232 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca23530_0, 0, 1;
    %end;
    .thread T_232;
    .scope S_0x11ca23c10;
T_233 ;
    %wait E_0x11ca23dd0;
    %load/vec4 v0x11ca23fd0_0;
    %store/vec4 v0x11ca24110_0, 0, 17;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_0x11ca23e10;
T_234 ;
    %wait E_0x11ca23b40;
    %load/vec4 v0x11ca24110_0;
    %split/vec4 8;
    %store/vec4 v0x11ca24280_0, 0, 8;
    %store/vec4 v0x11ca24060_0, 0, 9;
    %load/vec4 v0x11ca24060_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca24060_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca24420_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca24370_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca24370_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca24280_0, 0, 8;
    %jmp T_234.1;
T_234.0 ;
    %load/vec4 v0x11ca24060_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca24060_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca24420_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca24370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca24370_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca24280_0, 0, 8;
    %jmp T_234.3;
T_234.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca24420_0, 0, 1;
    %load/vec4 v0x11ca24060_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca24370_0, 0, 8;
T_234.3 ;
T_234.1 ;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x11ca23600;
T_235 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca24110_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca24060_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca24370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca24280_0, 0, 8;
    %end;
    .thread T_235, $init;
    .scope S_0x11ca23600;
T_236 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca24420_0, 0, 1;
    %end;
    .thread T_236;
    .scope S_0x11ca20b40;
T_237 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca27450_0;
    %flag_set/vec4 8;
    %jmp/1 T_237.2, 8;
    %load/vec4 v0x11ca26d10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_237.2;
    %jmp/0xz  T_237.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca26e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca274e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca276a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca27280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca273c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca27160_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v0x11ca271f0_0;
    %assign/vec4 v0x11ca27280_0, 0;
    %load/vec4 v0x11ca270b0_0;
    %assign/vec4 v0x11ca27160_0, 0;
    %load/vec4 v0x11ca26c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.3, 8;
    %load/vec4 v0x11ca27310_0;
    %assign/vec4 v0x11ca276a0_0, 0;
    %load/vec4 v0x11ca27310_0;
    %assign/vec4 v0x11ca273c0_0, 0;
    %jmp T_237.4;
T_237.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca273c0_0, 0;
T_237.4 ;
    %load/vec4 v0x11ca270b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.5, 8;
    %load/vec4 v0x11ca26c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.7, 8;
    %load/vec4 v0x11ca27310_0;
    %assign/vec4 v0x11ca274e0_0, 0;
    %jmp T_237.8;
T_237.7 ;
    %load/vec4 v0x11ca276a0_0;
    %assign/vec4 v0x11ca274e0_0, 0;
T_237.8 ;
T_237.5 ;
    %load/vec4 v0x11ca271f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.9, 8;
    %load/vec4 v0x11ca26da0_0;
    %assign/vec4 v0x11ca26e70_0, 0;
    %load/vec4 v0x11ca26a90_0;
    %assign/vec4 v0x11ca26fa0_0, 0;
    %jmp T_237.10;
T_237.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca27280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca26fa0_0, 0;
T_237.10 ;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_0x11ca2c880;
T_238 ;
    %wait E_0x11ca2ca40;
    %load/vec4 v0x11ca2cc60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca2cda0_0, 0, 24;
    %load/vec4 v0x11ca2cc60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca2cda0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca2cda0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.0, 8;
    %load/vec4 v0x11ca2cda0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca2cda0_0, 0, 24;
T_238.0 ;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x11ca2ca90;
T_239 ;
    %wait E_0x11ca2c5f0;
    %load/vec4 v0x11ca2cda0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca2cf40_0, 0, 8;
    %store/vec4 v0x11ca2ccf0_0, 0, 16;
    %load/vec4 v0x11ca2ccf0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca2ccf0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca2d0c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca2d010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca2d010_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca2cf40_0, 0, 8;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v0x11ca2ccf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca2ccf0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca2d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2d010_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca2d010_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2cf40_0, 0, 8;
    %jmp T_239.3;
T_239.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2d0c0_0, 0, 1;
    %load/vec4 v0x11ca2ccf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca2d010_0, 0, 8;
T_239.3 ;
T_239.1 ;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x11ca2c140;
T_240 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca2cda0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca2ccf0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2d010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2cf40_0, 0, 8;
    %end;
    .thread T_240, $init;
    .scope S_0x11ca2c140;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2d0c0_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_0x11ca28af0;
T_242 ;
    %wait E_0x11ca28cb0;
    %load/vec4 v0x11ca28ee0_0;
    %store/vec4 v0x11ca29020_0, 0, 16;
    %jmp T_242;
    .thread T_242, $push;
    .scope S_0x11ca28d10;
T_243 ;
    %wait E_0x11ca288e0;
    %load/vec4 v0x11ca29020_0;
    %split/vec4 8;
    %store/vec4 v0x11ca29190_0, 0, 8;
    %store/vec4 v0x11ca28f70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca29330_0, 0, 1;
    %load/vec4 v0x11ca28f70_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x11ca29280_0, 0, 8;
    %load/vec4 v0x11ca28f70_0;
    %store/vec4 v0x11ca29280_0, 0, 8;
    %jmp T_243;
    .thread T_243, $push;
    .scope S_0x11ca28590;
T_244 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca29020_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca28f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca29280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca29190_0, 0, 8;
    %end;
    .thread T_244, $init;
    .scope S_0x11ca28590;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca29330_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_0x11ca299c0;
T_246 ;
    %wait E_0x11ca29b80;
    %load/vec4 v0x11ca29db0_0;
    %store/vec4 v0x11ca29ef0_0, 0, 16;
    %jmp T_246;
    .thread T_246, $push;
    .scope S_0x11ca29be0;
T_247 ;
    %wait E_0x11ca29750;
    %load/vec4 v0x11ca29ef0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca2a060_0, 0, 8;
    %store/vec4 v0x11ca29e60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2a200_0, 0, 1;
    %load/vec4 v0x11ca29e60_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x11ca2a150_0, 0, 8;
    %load/vec4 v0x11ca29e60_0;
    %store/vec4 v0x11ca2a150_0, 0, 8;
    %jmp T_247;
    .thread T_247, $push;
    .scope S_0x11ca29400;
T_248 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca29ef0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca29e60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2a150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2a060_0, 0, 8;
    %end;
    .thread T_248, $init;
    .scope S_0x11ca29400;
T_249 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2a200_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_0x11ca2a8e0;
T_250 ;
    %wait E_0x11ca2aaa0;
    %load/vec4 v0x11ca2aca0_0;
    %store/vec4 v0x11ca2ade0_0, 0, 17;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x11ca2aae0;
T_251 ;
    %wait E_0x11ca2a810;
    %load/vec4 v0x11ca2ade0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca2af50_0, 0, 8;
    %store/vec4 v0x11ca2ad30_0, 0, 9;
    %load/vec4 v0x11ca2ad30_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca2ad30_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca2b0f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca2b040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca2b040_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca2af50_0, 0, 8;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x11ca2ad30_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca2ad30_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca2b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2b040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca2b040_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2af50_0, 0, 8;
    %jmp T_251.3;
T_251.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2b0f0_0, 0, 1;
    %load/vec4 v0x11ca2ad30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca2b040_0, 0, 8;
T_251.3 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251, $push;
    .scope S_0x11ca2a2d0;
T_252 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca2ade0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca2ad30_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2b040_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2af50_0, 0, 8;
    %end;
    .thread T_252, $init;
    .scope S_0x11ca2a2d0;
T_253 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca2b0f0_0, 0, 1;
    %end;
    .thread T_253;
    .scope S_0x11ca27810;
T_254 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca2e120_0;
    %flag_set/vec4 8;
    %jmp/1 T_254.2, 8;
    %load/vec4 v0x11ca2d9e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_254.2;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2db40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2e1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca2df50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca2de30_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x11ca2dec0_0;
    %assign/vec4 v0x11ca2df50_0, 0;
    %load/vec4 v0x11ca2dd80_0;
    %assign/vec4 v0x11ca2de30_0, 0;
    %load/vec4 v0x11ca2d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.3, 8;
    %load/vec4 v0x11ca2dfe0_0;
    %assign/vec4 v0x11ca2e370_0, 0;
    %load/vec4 v0x11ca2dfe0_0;
    %assign/vec4 v0x11ca2e090_0, 0;
    %jmp T_254.4;
T_254.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2e090_0, 0;
T_254.4 ;
    %load/vec4 v0x11ca2dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.5, 8;
    %load/vec4 v0x11ca2d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.7, 8;
    %load/vec4 v0x11ca2dfe0_0;
    %assign/vec4 v0x11ca2e1b0_0, 0;
    %jmp T_254.8;
T_254.7 ;
    %load/vec4 v0x11ca2e370_0;
    %assign/vec4 v0x11ca2e1b0_0, 0;
T_254.8 ;
T_254.5 ;
    %load/vec4 v0x11ca2dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.9, 8;
    %load/vec4 v0x11ca2da70_0;
    %assign/vec4 v0x11ca2db40_0, 0;
    %load/vec4 v0x11ca2d760_0;
    %assign/vec4 v0x11ca2dc70_0, 0;
    %jmp T_254.10;
T_254.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca2df50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca2dc70_0, 0;
T_254.10 ;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x11ca33550;
T_255 ;
    %wait E_0x11ca33710;
    %load/vec4 v0x11ca33930_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x11ca33a70_0, 0, 24;
    %load/vec4 v0x11ca33930_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x11ca33a70_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x11ca33a70_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %load/vec4 v0x11ca33a70_0;
    %addi 1, 0, 24;
    %store/vec4 v0x11ca33a70_0, 0, 24;
T_255.0 ;
    %jmp T_255;
    .thread T_255, $push;
    .scope S_0x11ca33760;
T_256 ;
    %wait E_0x11ca332c0;
    %load/vec4 v0x11ca33a70_0;
    %split/vec4 8;
    %store/vec4 v0x11ca33c10_0, 0, 8;
    %store/vec4 v0x11ca339c0_0, 0, 16;
    %load/vec4 v0x11ca339c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x11ca339c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca33d90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca33ce0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca33ce0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca33c10_0, 0, 8;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x11ca339c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x11ca339c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca33d90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca33ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca33ce0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca33c10_0, 0, 8;
    %jmp T_256.3;
T_256.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca33d90_0, 0, 1;
    %load/vec4 v0x11ca339c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca33ce0_0, 0, 8;
T_256.3 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x11ca32e10;
T_257 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x11ca33a70_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca339c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca33ce0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca33c10_0, 0, 8;
    %end;
    .thread T_257, $init;
    .scope S_0x11ca32e10;
T_258 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca33d90_0, 0, 1;
    %end;
    .thread T_258;
    .scope S_0x11ca2f7c0;
T_259 ;
    %wait E_0x11ca2f980;
    %load/vec4 v0x11ca2fbb0_0;
    %store/vec4 v0x11ca2fcf0_0, 0, 16;
    %jmp T_259;
    .thread T_259, $push;
    .scope S_0x11ca2f9e0;
T_260 ;
    %wait E_0x11ca2f5b0;
    %load/vec4 v0x11ca2fcf0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca2fe60_0, 0, 8;
    %store/vec4 v0x11ca2fc40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca30000_0, 0, 1;
    %load/vec4 v0x11ca2fc40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x11ca2ff50_0, 0, 8;
    %load/vec4 v0x11ca2fc40_0;
    %store/vec4 v0x11ca2ff50_0, 0, 8;
    %jmp T_260;
    .thread T_260, $push;
    .scope S_0x11ca2f260;
T_261 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca2fcf0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2fc40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2ff50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca2fe60_0, 0, 8;
    %end;
    .thread T_261, $init;
    .scope S_0x11ca2f260;
T_262 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca30000_0, 0, 1;
    %end;
    .thread T_262;
    .scope S_0x11ca30690;
T_263 ;
    %wait E_0x11ca30850;
    %load/vec4 v0x11ca30a80_0;
    %store/vec4 v0x11ca30bc0_0, 0, 16;
    %jmp T_263;
    .thread T_263, $push;
    .scope S_0x11ca308b0;
T_264 ;
    %wait E_0x11ca30420;
    %load/vec4 v0x11ca30bc0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca30d30_0, 0, 8;
    %store/vec4 v0x11ca30b30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca30ed0_0, 0, 1;
    %load/vec4 v0x11ca30b30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x11ca30e20_0, 0, 8;
    %load/vec4 v0x11ca30b30_0;
    %store/vec4 v0x11ca30e20_0, 0, 8;
    %jmp T_264;
    .thread T_264, $push;
    .scope S_0x11ca300d0;
T_265 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11ca30bc0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca30b30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca30e20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca30d30_0, 0, 8;
    %end;
    .thread T_265, $init;
    .scope S_0x11ca300d0;
T_266 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca30ed0_0, 0, 1;
    %end;
    .thread T_266;
    .scope S_0x11ca315b0;
T_267 ;
    %wait E_0x11ca31770;
    %load/vec4 v0x11ca31970_0;
    %store/vec4 v0x11ca31ab0_0, 0, 17;
    %jmp T_267;
    .thread T_267, $push;
    .scope S_0x11ca317b0;
T_268 ;
    %wait E_0x11ca314e0;
    %load/vec4 v0x11ca31ab0_0;
    %split/vec4 8;
    %store/vec4 v0x11ca31c20_0, 0, 8;
    %store/vec4 v0x11ca31a00_0, 0, 9;
    %load/vec4 v0x11ca31a00_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x11ca31a00_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca31dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca31d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca31d10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x11ca31c20_0, 0, 8;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x11ca31a00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x11ca31a00_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ca31dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca31d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ca31d10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca31c20_0, 0, 8;
    %jmp T_268.3;
T_268.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca31dc0_0, 0, 1;
    %load/vec4 v0x11ca31a00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11ca31d10_0, 0, 8;
T_268.3 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268, $push;
    .scope S_0x11ca30fa0;
T_269 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x11ca31ab0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x11ca31a00_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca31d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ca31c20_0, 0, 8;
    %end;
    .thread T_269, $init;
    .scope S_0x11ca30fa0;
T_270 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ca31dc0_0, 0, 1;
    %end;
    .thread T_270;
    .scope S_0x11ca2e4e0;
T_271 ;
    %wait E_0x11c6bdbc0;
    %load/vec4 v0x11ca34df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_271.2, 8;
    %load/vec4 v0x11ca346b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_271.2;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca34810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca34e80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca35040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca34c20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca34d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca34b00_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x11ca34b90_0;
    %assign/vec4 v0x11ca34c20_0, 0;
    %load/vec4 v0x11ca34a50_0;
    %assign/vec4 v0x11ca34b00_0, 0;
    %load/vec4 v0x11ca34620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.3, 8;
    %load/vec4 v0x11ca34cb0_0;
    %assign/vec4 v0x11ca35040_0, 0;
    %load/vec4 v0x11ca34cb0_0;
    %assign/vec4 v0x11ca34d60_0, 0;
    %jmp T_271.4;
T_271.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca34d60_0, 0;
T_271.4 ;
    %load/vec4 v0x11ca34a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.5, 8;
    %load/vec4 v0x11ca34620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.7, 8;
    %load/vec4 v0x11ca34cb0_0;
    %assign/vec4 v0x11ca34e80_0, 0;
    %jmp T_271.8;
T_271.7 ;
    %load/vec4 v0x11ca35040_0;
    %assign/vec4 v0x11ca34e80_0, 0;
T_271.8 ;
T_271.5 ;
    %load/vec4 v0x11ca34b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.9, 8;
    %load/vec4 v0x11ca34740_0;
    %assign/vec4 v0x11ca34810_0, 0;
    %load/vec4 v0x11ca34430_0;
    %assign/vec4 v0x11ca34940_0, 0;
    %jmp T_271.10;
T_271.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ca34c20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11ca34940_0, 0;
T_271.10 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x11c6b25e0;
T_272 ;
    %vpi_call/w 6 3 "$dumpfile", "waveforms/random_systolic.vcd" {0 0 0};
    %vpi_call/w 6 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11c6c4910 {0 0 0};
    %end;
    .thread T_272;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fixedpoint.sv";
    "test/dump_random_systolic.sv";
