module fiftyMHz_counter(Enable,clk,clr,Q);

output reg[25:0] Q;
input Enable,clk,clr;


always @(posedge clk or posedge clr) begin
	if (clr || Q % 50*10^6 == 0)
		Q = 26'b00000000000000000000000000;
	else if (Enable == 1'b1)
		Q <= (Q + 1);
		
	else
		Q <= Q;
end

endmodule