// Seed: 3740210419
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6
    , id_23,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    input tri1 id_11,
    output tri0 id_12,
    output wor id_13,
    output wor id_14,
    output supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output wand id_18,
    input tri id_19,
    input wor id_20,
    output wand id_21
);
  assign id_12 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7
);
  wire id_9;
  module_0(
      id_4,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_7,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0,
      id_7,
      id_4,
      id_7,
      id_4,
      id_2,
      id_6,
      id_4,
      id_5,
      id_2,
      id_4
  );
  wire id_10;
endmodule
