<module name="COMPUTE_CLUSTER0_MSMC_ECC_AGGR1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MSMC_WRAP_ECC_REV" acronym="MSMC_WRAP_ECC_REV" offset="0x400" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1D" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_WRAP_ECC_VECTOR" acronym="MSMC_WRAP_ECC_VECTOR" offset="0x408" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_WRAP_ECC_STAT" acronym="MSMC_WRAP_ECC_STAT" offset="0x40C" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x2F" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_WRAP_ECC_RESERVED_SVBUS_y" acronym="MSMC_WRAP_ECC_RESERVED_SVBUS_y" offset="0x410" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. Offset = 410h + (y * 4h); where y = 0h to 7h">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_EOI_REG" acronym="MSMC_WRAP_ECC_SEC_EOI_REG" offset="0x43C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG0" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG0" offset="0x440" width="32" description="Interrupt Status Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG1" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG1" offset="0x444" width="32" description="Interrupt Status Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG0" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG0" offset="0x480" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG1" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG1" offset="0x484" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG0" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG0" offset="0x4C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG1" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG1" offset="0x4C4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_EOI_REG" acronym="MSMC_WRAP_ECC_DED_EOI_REG" offset="0x53C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG0" acronym="MSMC_WRAP_ECC_DED_STATUS_REG0" offset="0x540" width="32" description="Interrupt Status Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG1" acronym="MSMC_WRAP_ECC_DED_STATUS_REG1" offset="0x544" width="32" description="Interrupt Status Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG0" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG0" offset="0x580" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG1" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG1" offset="0x584" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG0" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG0" offset="0x5C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_CBASS_INT_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_cbass_int_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr1_p2p_bridge_vbusp_msmc_ecc_aggr1_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_VBUSP4_CFG_MSMC_PBIST_P2P_BRIDGE_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_VBUSP4_CFG_MSMC_PBIST_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_vbusp4_cfg_msmc_pbist_p2p_bridge_vbusp4_cfg_msmc_pbist_bridge_busecc_vbusp4_cfg_msmc_pbist_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_CBASS_INT_CLK4_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_clk4_clk_edc_ctrl_cbass_int_clk4_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_PRIVID_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_privid_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_EMULATION_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_emulation_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DMSC_MMR_BOOT_EDC_CTRL_BUSECC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dmsc_mmr_boot_edc_ctrl_busecc_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_1_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_1_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_DRU_MMR_FW_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru_mmr_fw_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC1_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac1_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac0_fw_bridge_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR1_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for edc_ctrl_eccaggr1_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG1" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG1" offset="0x5C4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR2_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_msmc_ecc_aggr2_p2p_bridge_vbusp_msmc_ecc_aggr2_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr2_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dsp4_p2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for msmc_gicss_m2m_bridge_dst_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for msmc_gicss_m2m_bridge_src_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_src_p2m_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_SRC_P2M_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_src_p2m_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDRSS0_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for ddrss0_m2m_src_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_DMSC_CBASS_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_VBUSP_DDRSS0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_ddrss0_p2p_bridge_vbusp_ddrss0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_2_DUMMY_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_scr1_scr_msmc_cfg_wrap_cbass_scr1_scr_edc_ctrl_busecc_2_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_reassembly_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_J7ES_CFG_WRAP_CBASS_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_VBUSP_GICSS_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for msmc_cfg_wrap_cbass_msmc_cfg_wrap_cbass_vbusp_gicss_p2m_bridge_vbusp_gicss_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_reassembly_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_ENABLE_SET" acronym="MSMC_WRAP_ECC_AGGR_ENABLE_SET" offset="0x600" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_ENABLE_CLR" acronym="MSMC_WRAP_ECC_AGGR_ENABLE_CLR" offset="0x604" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_STATUS_SET" acronym="MSMC_WRAP_ECC_AGGR_STATUS_SET" offset="0x608" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_STATUS_CLR" acronym="MSMC_WRAP_ECC_AGGR_STATUS_CLR" offset="0x60C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
