{
    "runtime": ["OpenCL"],
    "example": "Vector Addition With RTL Kernel (RTL)",
    "overview": [
        "Simple example of vector addition using RTL Kernel"
    ],
    "key_concepts": [ "RTL Kernel"],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl2"
    ],
    "host_exe": "host",
    "targets": ["hw", "hw_emu"],
    "containers": [
    	{
	"name": "vadd",
	"accelerators": [
	    {
		"name": "krnl_vadd_rtl" 
	    }
	]
	}
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "JAN2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ],
    "match_makefile": "false",
    "sdx_gui": false
}
