{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671972115705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671972115705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 18:11:55 2022 " "Processing started: Sun Dec 25 18:11:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671972115705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972115705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Position_Detection -c Position_Detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off Position_Detection -c Position_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972115705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671972116011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671972116012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file position_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Position_Detection " "Found entity 1: Position_Detection" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_Comm.v(115) " "Verilog HDL information at Data_Comm.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671972126035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_comm.v 3 3 " "Found 3 design units, including 3 entities, in source file data_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_comm " "Found entity 1: data_comm" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126035 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_intensity " "Found entity 2: read_intensity" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126035 ""} { "Info" "ISGN_ENTITY_NAME" "3 comm_clock " "Found entity 3: comm_clock" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_reciever.v 6 6 " "Found 6 design units, including 6 entities, in source file uart_reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Reciever " "Found entity 1: UART_Reciever" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""} { "Info" "ISGN_ENTITY_NAME" "2 recieve_trigger " "Found entity 2: recieve_trigger" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""} { "Info" "ISGN_ENTITY_NAME" "3 reciever " "Found entity 3: reciever" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit_counter_rx " "Found entity 4: bit_counter_rx" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""} { "Info" "ISGN_ENTITY_NAME" "5 rx_clock " "Found entity 5: rx_clock" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""} { "Info" "ISGN_ENTITY_NAME" "6 data_trigger " "Found entity 6: data_trigger" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC_Read.v(25) " "Verilog HDL information at ADC_Read.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671972126038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC_Read.v(66) " "Verilog HDL information at ADC_Read.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671972126038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_read.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Read " "Found entity 1: ADC_Read" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126038 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_signalling " "Found entity 2: ADC_signalling" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126038 ""} { "Info" "ISGN_ENTITY_NAME" "3 rec_clock " "Found entity 3: rec_clock" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126038 ""} { "Info" "ISGN_ENTITY_NAME" "4 analog_2_digital " "Found entity 4: analog_2_digital" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Transmitter.v(24) " "Verilog HDL information at UART_Transmitter.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671972126039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Transmitter.v(130) " "Verilog HDL information at UART_Transmitter.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Found entity 1: UART_Transmitter" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126040 ""} { "Info" "ISGN_ENTITY_NAME" "2 transmitter " "Found entity 2: transmitter" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126040 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_counter " "Found entity 3: bit_counter" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126040 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_clock " "Found entity 4: tx_clock" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126040 ""} { "Info" "ISGN_ENTITY_NAME" "5 timed_trigger " "Found entity 5: timed_trigger" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671972126040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send Position_Detection.v(19) " "Verilog HDL Implicit Net warning at Position_Detection.v(19): created implicit net for \"send\"" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trigger_id Position_Detection.v(19) " "Verilog HDL Implicit Net warning at Position_Detection.v(19): created implicit net for \"trigger_id\"" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_trigger Position_Detection.v(21) " "Verilog HDL Implicit Net warning at Position_Detection.v(21): created implicit net for \"ext_trigger\"" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_ID Position_Detection.v(21) " "Verilog HDL Implicit Net warning at Position_Detection.v(21): created implicit net for \"bit_ID\"" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_clk Position_Detection.v(21) " "Verilog HDL Implicit Net warning at Position_Detection.v(21): created implicit net for \"rx_clk\"" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable UART_Reciever.v(20) " "Verilog HDL Implicit Net warning at UART_Reciever.v(20): created implicit net for \"enable\"" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "threshold ADC_Read.v(7) " "Verilog HDL Implicit Net warning at ADC_Read.v(7): created implicit net for \"threshold\"" {  } { { "ADC_Read.v" "" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_clk UART_Transmitter.v(19) " "Verilog HDL Implicit Net warning at UART_Transmitter.v(19): created implicit net for \"tx_clk\"" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable UART_Transmitter.v(20) " "Verilog HDL Implicit Net warning at UART_Transmitter.v(20): created implicit net for \"enable\"" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126040 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Data_Comm.v(20) " "Verilog HDL Instantiation warning at Data_Comm.v(20): instance has no name" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671972126041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Data_Comm.v(21) " "Verilog HDL Instantiation warning at Data_Comm.v(21): instance has no name" {  } { { "Data_Comm.v" "" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671972126041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Position_Detection " "Elaborating entity \"Position_Detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671972126067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Read ADC_Read:module1 " "Elaborating entity \"ADC_Read\" for hierarchy \"ADC_Read:module1\"" {  } { { "Position_Detection.v" "module1" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_signalling ADC_Read:module1\|ADC_signalling:module1 " "Elaborating entity \"ADC_signalling\" for hierarchy \"ADC_Read:module1\|ADC_signalling:module1\"" {  } { { "ADC_Read.v" "module1" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_clock ADC_Read:module1\|rec_clock:module2 " "Elaborating entity \"rec_clock\" for hierarchy \"ADC_Read:module1\|rec_clock:module2\"" {  } { { "ADC_Read.v" "module2" { Text "C:/quartus/project/Position_Detection/ADC_Read.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Transmitter UART_Transmitter:module2 " "Elaborating entity \"UART_Transmitter\" for hierarchy \"UART_Transmitter:module2\"" {  } { { "Position_Detection.v" "module2" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126070 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data UART_Transmitter.v(24) " "Verilog HDL Always Construct warning at UART_Transmitter.v(24): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671972126070 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] UART_Transmitter.v(24) " "Inferred latch for \"data\[0\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126070 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] UART_Transmitter.v(24) " "Inferred latch for \"data\[1\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] UART_Transmitter.v(24) " "Inferred latch for \"data\[2\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] UART_Transmitter.v(24) " "Inferred latch for \"data\[3\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] UART_Transmitter.v(24) " "Inferred latch for \"data\[4\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] UART_Transmitter.v(24) " "Inferred latch for \"data\[5\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] UART_Transmitter.v(24) " "Inferred latch for \"data\[6\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] UART_Transmitter.v(24) " "Inferred latch for \"data\[7\]\" at UART_Transmitter.v(24)" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 "|Position_Detection|UART_Transmitter:module2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_clock UART_Transmitter:module2\|tx_clock:module1 " "Elaborating entity \"tx_clock\" for hierarchy \"UART_Transmitter:module2\|tx_clock:module1\"" {  } { { "UART_Transmitter.v" "module1" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter UART_Transmitter:module2\|bit_counter:module2 " "Elaborating entity \"bit_counter\" for hierarchy \"UART_Transmitter:module2\|bit_counter:module2\"" {  } { { "UART_Transmitter.v" "module2" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter UART_Transmitter:module2\|transmitter:module3 " "Elaborating entity \"transmitter\" for hierarchy \"UART_Transmitter:module2\|transmitter:module3\"" {  } { { "UART_Transmitter.v" "module3" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_2_digital analog_2_digital:module3 " "Elaborating entity \"analog_2_digital\" for hierarchy \"analog_2_digital:module3\"" {  } { { "Position_Detection.v" "module3" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Reciever UART_Reciever:module4 " "Elaborating entity \"UART_Reciever\" for hierarchy \"UART_Reciever:module4\"" {  } { { "Position_Detection.v" "module4" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_clock UART_Reciever:module4\|rx_clock:module1 " "Elaborating entity \"rx_clock\" for hierarchy \"UART_Reciever:module4\|rx_clock:module1\"" {  } { { "UART_Reciever.v" "module1" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter_rx UART_Reciever:module4\|bit_counter_rx:module2 " "Elaborating entity \"bit_counter_rx\" for hierarchy \"UART_Reciever:module4\|bit_counter_rx:module2\"" {  } { { "UART_Reciever.v" "module2" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever UART_Reciever:module4\|reciever:module3 " "Elaborating entity \"reciever\" for hierarchy \"UART_Reciever:module4\|reciever:module3\"" {  } { { "UART_Reciever.v" "module3" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 UART_Reciever.v(81) " "Verilog HDL assignment warning at UART_Reciever.v(81): truncated value with size 10 to match size of target (8)" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671972126076 "|Position_Detection|UART_Reciever:module4|reciever:module3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trigger UART_Reciever:module4\|data_trigger:module4 " "Elaborating entity \"data_trigger\" for hierarchy \"UART_Reciever:module4\|data_trigger:module4\"" {  } { { "UART_Reciever.v" "module4" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recieve_trigger UART_Reciever:module4\|recieve_trigger:module5 " "Elaborating entity \"recieve_trigger\" for hierarchy \"UART_Reciever:module4\|recieve_trigger:module5\"" {  } { { "UART_Reciever.v" "module5" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_comm data_comm:module5 " "Elaborating entity \"data_comm\" for hierarchy \"data_comm:module5\"" {  } { { "Position_Detection.v" "module5" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_intensity data_comm:module5\|read_intensity:comb_3 " "Elaborating entity \"read_intensity\" for hierarchy \"data_comm:module5\|read_intensity:comb_3\"" {  } { { "Data_Comm.v" "comb_3" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_clock data_comm:module5\|comm_clock:comb_4 " "Elaborating entity \"comm_clock\" for hierarchy \"data_comm:module5\|comm_clock:comb_4\"" {  } { { "Data_Comm.v" "comb_4" { Text "C:/quartus/project/Position_Detection/Data_Comm.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972126080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671972126519 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 36 -1 0 } } { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671972126528 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671972126528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671972126599 "|Position_Detection|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "din GND " "Pin \"din\" is stuck at GND" {  } { { "Position_Detection.v" "" { Text "C:/quartus/project/Position_Detection/Position_Detection.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671972126599 "|Position_Detection|din"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671972126599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671972126669 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_Transmitter:module2\|state High " "Register UART_Transmitter:module2\|state will power up to High" {  } { { "UART_Transmitter.v" "" { Text "C:/quartus/project/Position_Detection/UART_Transmitter.v" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671972126762 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_Reciever:module4\|state High " "Register UART_Reciever:module4\|state will power up to High" {  } { { "UART_Reciever.v" "" { Text "C:/quartus/project/Position_Detection/UART_Reciever.v" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671972126762 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671972126762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/quartus/project/Position_Detection/output_files/Position_Detection.map.smsg " "Generated suppressed messages file C:/quartus/project/Position_Detection/output_files/Position_Detection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972127326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671972127413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671972127413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "510 " "Implemented 510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671972127494 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671972127494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "503 " "Implemented 503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671972127494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671972127494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671972127515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 18:12:07 2022 " "Processing ended: Sun Dec 25 18:12:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671972127515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671972127515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671972127515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671972127515 ""}
