# ğŸ§© AMBA APB Protocol v2

![Header](images/header_banner.png)

### ğŸ“˜ Advanced Microcontroller Bus Architecture â€“ APB Version 2  
**Developed by:** *Fares Wael Mohamed Mahmoud Hegazi*  
**Language:** Verilog HDL  
**Target Board:** Basys3 (Xilinx Artix-7 FPGA)  
**Toolchain:** Vivado 2023.1  

---

## ğŸ§  Project Overview

The **AMBA APB Protocol v2** is a simplified, low-power communication interface used to connect peripherals (like UART, GPIO, Timers) to a CPU through the **AHBâ€“APB bridge**.  

This project implements a **Verilog-based APB Bus System**, featuring:
- Masterâ€“Slave communication  
- Bus control and timing logic  
- Error handling  
- Read/Write operations  
- Simulation and FPGA testing  

---

## ğŸš€ Motivation

Instead of having the **CPU handle all peripheral communications** (which wastes power and increases complexity),  
the **APB** takes over these tasks â€” allowing peripherals to interact via a **lightweight bus interface**.  

ğŸ§© **Result:** Lower power consumption and a modular SoC structure.

---

## ğŸ§­ System Overview

CPU â”€â”€â–º AHB Bus â”€â”€â–º APB Bus â”€â”€â–º Peripherals (UART, GPIO, Timerâ€¦)

yaml
Copy code

âœ… **Simplified Design:**  
The CPU only talks to the APB bus, while APB handles all peripheral communication internally.

---

## âš™ï¸ Implemented Modules

| Module Name | Description |
|--------------|-------------|
| `AMBA_APB_PROTOCOL_BUS` | Manages APB signal timing, transfers, and state transitions. |
| `AMBA_APB_SLAVE` | Simulates a slave peripheral that responds to APB commands. |
| `AMBA_APB_TOP` | Integrates bus and slave modules into a unified top-level system. |
| `AMBA_APB_TB` | Testbench for simulation, verification, and waveform generation. |

---

## ğŸ§© Block Diagram

vbnet
Copy code
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚      AMBA_APB_TB (Testbench) â”‚
            â”‚   â€¢ Simulates & verifies     â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚        AMBA_APB_TOP          â”‚
            â”‚   â€¢ Connects BUS & SLAVE     â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–²              â–²
                  â”‚              â”‚
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚ AMBA_APB_PROTOCOL_BUS    â”‚    â”‚     AMBA_APB_SLAVE       â”‚
 â”‚ â€¢ Manages control timing â”‚    â”‚ â€¢ Responds to operations â”‚
 â”‚   and data transfers     â”‚    â”‚ â€¢ Implements memory map  â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
yaml
Copy code

ğŸ–¼ï¸ *(Replace with your diagram)*  
`![Block Diagram](images/apb_block_diagram.png)`

---

## ğŸ“¦ File Structure

â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ AMBA_APB_PROTOCOL_BUS.v
â”‚ â”œâ”€â”€ AMBA_APB_SLAVE.v
â”‚ â”œâ”€â”€ AMBA_APB_TOP.v
â”‚ â””â”€â”€ AMBA_APB_TB.v
â”‚
â”œâ”€â”€ constraints/
â”‚ â””â”€â”€ basys3_debug.xdc
â”‚
â”œâ”€â”€ simulation/
â”‚ â”œâ”€â”€ waveform_results.vcd
â”‚ â””â”€â”€ test_logs.txt
â”‚
â”œâ”€â”€ images/
â”‚ â”œâ”€â”€ header_banner.png
â”‚ â”œâ”€â”€ apb_block_diagram.png
â”‚ â”œâ”€â”€ write_waveform.png
â”‚ â”œâ”€â”€ read_waveform.png
â”‚ â”œâ”€â”€ error_waveform.png
â”‚ â””â”€â”€ fpga_demo.jpg
â”‚
â””â”€â”€ README.md

yaml
Copy code

---

## ğŸ”Œ FPGA Constraints (Basys3)

| Signal | Pin | Description |
|---------|-----|-------------|
| `PCLK` | W5 | Clock (100 MHz) |
| `PRESETn` | U18 | Active-low reset button |
| `PSEL` | V17 | Slave select switch |
| `PENABLE` | V16 | Enable control |
| `PWRITE` | W16 | Write/Read control |
| `PRDATA[3:0]` | LEDs [3:0] | Show read data |
| `PSLVERR` | E19 | Error indicator |
| `PREADY` | U16 | Ready signal |

ğŸ§  *Defined in `constraints/basys3_debug.xdc`.*

---

## ğŸ§ª Simulation Results

### âœ… **Write Cycle**
- Master sets `PWRITE = 1`, selects the slave (`PSEL`), and asserts `PENABLE`.
- Data on `PWDATA` is written to the slave.
- `PREADY` indicates successful transfer.

### âœ… **Read Cycle**
- Master sets `PWRITE = 0`.
- Slave drives `PRDATA` onto the bus.
- `PREADY` signals completion.

---

### ğŸ“ˆ Waveform Outputs

- Write Transaction  
  `![Write Waveform](images/write_waveform.png)`

- Read Transaction  
  `![Read Waveform](images/read_waveform.png)`

- Error Example  
  `![Error Waveform](images/error_waveform.png)`

---

## ğŸ§° Tools Used

| Tool | Purpose |
|------|----------|
| **Vivado 2023.1** | Synthesis, simulation, and implementation |
| **GTKWave** | Waveform analysis |
| **Basys3 Board** | FPGA testing |
| **Verilog HDL** | Hardware description and simulation |

---

## ğŸ§± Basys3 Debug Setup

| Input/Output | Mapped To | Function |
|---------------|------------|-----------|
| `SW0` | PSEL | Select Slave |
| `SW1` | PENABLE | Enable Transfer |
| `SW2` | PWRITE | Write/Read Toggle |
| `LED0` | PREADY | Transfer Ready |
| `LED1` | PSLVERR | Error Signal |
| `LED[3:0]` | PRDATA[3:0] | Read Data Display |

---

## ğŸ§© How to Run the Project

### 1ï¸âƒ£ Clone the Repository
```bash
git clone https://github.com/Fares-Wael/AMBA_APB_Protocol_v2.git
cd AMBA_APB_Protocol_v2
