/*
 * Copyright (C) 2011, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

#ifndef _IOMUX_REGISTER_H_
#define _IOMUX_REGISTER_H_

#define IOMUXC_GPR0 (GPR_BASE_ADDR + 0x0)   // 0x0
#define IOMUXC_GPR1 (GPR_BASE_ADDR + 0x4)   // 0x4
#define IOMUXC_GPR2 (GPR_BASE_ADDR + 0x8)   // 0x8
#define IOMUXC_GPR3 (GPR_BASE_ADDR + 0xc)   // 0xc
#define IOMUXC_GPR4 (GPR_BASE_ADDR + 0x10)  // 0x10
#define IOMUXC_GPR5 (GPR_BASE_ADDR + 0x14)  // 0x14
#define IOMUXC_GPR6 (GPR_BASE_ADDR + 0x18)  // 0x18
#define IOMUXC_GPR7 (GPR_BASE_ADDR + 0x1c)  // 0x1c
#define IOMUXC_GPR8 (GPR_BASE_ADDR + 0x20)  // 0x20
#define IOMUXC_GPR9 (GPR_BASE_ADDR + 0x24)  // 0x24
#define IOMUXC_GPR10 (GPR_BASE_ADDR + 0x28) // 0x28
#define IOMUXC_GPR11 (GPR_BASE_ADDR + 0x2c) // 0x2c
#define IOMUXC_GPR12 (GPR_BASE_ADDR + 0x30) // 0x30
#define IOMUXC_GPR13 (GPR_BASE_ADDR + 0x34) // 0x34

#define IOMUXC_OBSERVE_MUX_0 (OBSRV_BASE_ADDR + 0x0)    // 0x38
#define IOMUXC_OBSERVE_MUX_1 (OBSRV_BASE_ADDR + 0x4)    // 0x3c
#define IOMUXC_OBSERVE_MUX_2 (OBSRV_BASE_ADDR + 0x8)    // 0x40
#define IOMUXC_OBSERVE_MUX_3 (OBSRV_BASE_ADDR + 0xc)    // 0x44
#define IOMUXC_OBSERVE_MUX_4 (OBSRV_BASE_ADDR + 0x10)   // 0x48

#define IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1 (SW_MUX_BASE_ADDR + 0x0) // 0x4c
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2 (SW_MUX_BASE_ADDR + 0x4) // 0x50
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0 (SW_MUX_BASE_ADDR + 0x8) // 0x54
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC (SW_MUX_BASE_ADDR + 0xc)    // 0x58
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0 (SW_MUX_BASE_ADDR + 0x10)   // 0x5c
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1 (SW_MUX_BASE_ADDR + 0x14)   // 0x60
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2 (SW_MUX_BASE_ADDR + 0x18)   // 0x64
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3 (SW_MUX_BASE_ADDR + 0x1c)   // 0x68
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL (SW_MUX_BASE_ADDR + 0x20)    // 0x6c
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0 (SW_MUX_BASE_ADDR + 0x24)   // 0x70
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL (SW_MUX_BASE_ADDR + 0x28)    // 0x74
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1 (SW_MUX_BASE_ADDR + 0x2c)   // 0x78
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2 (SW_MUX_BASE_ADDR + 0x30)   // 0x7c
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3 (SW_MUX_BASE_ADDR + 0x34)   // 0x80
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC (SW_MUX_BASE_ADDR + 0x38)   // 0x84
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A25 (SW_MUX_BASE_ADDR + 0x3c) // 0x88
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB2 (SW_MUX_BASE_ADDR + 0x40) // 0x8c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D16 (SW_MUX_BASE_ADDR + 0x44) // 0x90
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D17 (SW_MUX_BASE_ADDR + 0x48) // 0x94
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D18 (SW_MUX_BASE_ADDR + 0x4c) // 0x98
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D19 (SW_MUX_BASE_ADDR + 0x50) // 0x9c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D20 (SW_MUX_BASE_ADDR + 0x54) // 0xa0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D21 (SW_MUX_BASE_ADDR + 0x58) // 0xa4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D22 (SW_MUX_BASE_ADDR + 0x5c) // 0xa8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D23 (SW_MUX_BASE_ADDR + 0x60) // 0xac
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB3 (SW_MUX_BASE_ADDR + 0x64) // 0xb0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D24 (SW_MUX_BASE_ADDR + 0x68) // 0xb4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D25 (SW_MUX_BASE_ADDR + 0x6c) // 0xb8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D26 (SW_MUX_BASE_ADDR + 0x70) // 0xbc
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D27 (SW_MUX_BASE_ADDR + 0x74) // 0xc0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D28 (SW_MUX_BASE_ADDR + 0x78) // 0xc4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D29 (SW_MUX_BASE_ADDR + 0x7c) // 0xc8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D30 (SW_MUX_BASE_ADDR + 0x80) // 0xcc
#define IOMUXC_SW_MUX_CTL_PAD_EIM_D31 (SW_MUX_BASE_ADDR + 0x84) // 0xd0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A24 (SW_MUX_BASE_ADDR + 0x88) // 0xd4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A23 (SW_MUX_BASE_ADDR + 0x8c) // 0xd8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A22 (SW_MUX_BASE_ADDR + 0x90) // 0xdc
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A21 (SW_MUX_BASE_ADDR + 0x94) // 0xe0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A20 (SW_MUX_BASE_ADDR + 0x98) // 0xe4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A19 (SW_MUX_BASE_ADDR + 0x9c) // 0xe8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A18 (SW_MUX_BASE_ADDR + 0xa0) // 0xec
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A17 (SW_MUX_BASE_ADDR + 0xa4) // 0xf0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_A16 (SW_MUX_BASE_ADDR + 0xa8) // 0xf4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_CS0 (SW_MUX_BASE_ADDR + 0xac) // 0xf8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_CS1 (SW_MUX_BASE_ADDR + 0xb0) // 0xfc
#define IOMUXC_SW_MUX_CTL_PAD_EIM_OE (SW_MUX_BASE_ADDR + 0xb4)  // 0x100
#define IOMUXC_SW_MUX_CTL_PAD_EIM_RW (SW_MUX_BASE_ADDR + 0xb8)  // 0x104
#define IOMUXC_SW_MUX_CTL_PAD_EIM_LBA (SW_MUX_BASE_ADDR + 0xbc) // 0x108
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB0 (SW_MUX_BASE_ADDR + 0xc0) // 0x10c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB1 (SW_MUX_BASE_ADDR + 0xc4) // 0x110
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA0 (SW_MUX_BASE_ADDR + 0xc8) // 0x114
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA1 (SW_MUX_BASE_ADDR + 0xcc) // 0x118
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA2 (SW_MUX_BASE_ADDR + 0xd0) // 0x11c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA3 (SW_MUX_BASE_ADDR + 0xd4) // 0x120
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA4 (SW_MUX_BASE_ADDR + 0xd8) // 0x124
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA5 (SW_MUX_BASE_ADDR + 0xdc) // 0x128
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA6 (SW_MUX_BASE_ADDR + 0xe0) // 0x12c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA7 (SW_MUX_BASE_ADDR + 0xe4) // 0x130
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA8 (SW_MUX_BASE_ADDR + 0xe8) // 0x134
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA9 (SW_MUX_BASE_ADDR + 0xec) // 0x138
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA10 (SW_MUX_BASE_ADDR + 0xf0)    // 0x13c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA11 (SW_MUX_BASE_ADDR + 0xf4)    // 0x140
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA12 (SW_MUX_BASE_ADDR + 0xf8)    // 0x144
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA13 (SW_MUX_BASE_ADDR + 0xfc)    // 0x148
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA14 (SW_MUX_BASE_ADDR + 0x100)   // 0x14c
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DA15 (SW_MUX_BASE_ADDR + 0x104)   // 0x150
#define IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT (SW_MUX_BASE_ADDR + 0x108)   // 0x154
#define IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK (SW_MUX_BASE_ADDR + 0x10c)   // 0x158
#define IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK (SW_MUX_BASE_ADDR + 0x110)   // 0x15c
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15 (SW_MUX_BASE_ADDR + 0x114)  // 0x160
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2 (SW_MUX_BASE_ADDR + 0x118)   // 0x164
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3 (SW_MUX_BASE_ADDR + 0x11c)   // 0x168
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4 (SW_MUX_BASE_ADDR + 0x120)   // 0x16c
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0 (SW_MUX_BASE_ADDR + 0x124) // 0x170
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1 (SW_MUX_BASE_ADDR + 0x128) // 0x174
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2 (SW_MUX_BASE_ADDR + 0x12c) // 0x178
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3 (SW_MUX_BASE_ADDR + 0x130) // 0x17c
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4 (SW_MUX_BASE_ADDR + 0x134) // 0x180
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5 (SW_MUX_BASE_ADDR + 0x138) // 0x184
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6 (SW_MUX_BASE_ADDR + 0x13c) // 0x188
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7 (SW_MUX_BASE_ADDR + 0x140) // 0x18c
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8 (SW_MUX_BASE_ADDR + 0x144) // 0x190
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9 (SW_MUX_BASE_ADDR + 0x148) // 0x194
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10 (SW_MUX_BASE_ADDR + 0x14c)    // 0x198
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11 (SW_MUX_BASE_ADDR + 0x150)    // 0x19c
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12 (SW_MUX_BASE_ADDR + 0x154)    // 0x1a0
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13 (SW_MUX_BASE_ADDR + 0x158)    // 0x1a4
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14 (SW_MUX_BASE_ADDR + 0x15c)    // 0x1a8
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15 (SW_MUX_BASE_ADDR + 0x160)    // 0x1ac
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16 (SW_MUX_BASE_ADDR + 0x164)    // 0x1b0
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17 (SW_MUX_BASE_ADDR + 0x168)    // 0x1b4
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18 (SW_MUX_BASE_ADDR + 0x16c)    // 0x1b8
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19 (SW_MUX_BASE_ADDR + 0x170)    // 0x1bc
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20 (SW_MUX_BASE_ADDR + 0x174)    // 0x1c0
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21 (SW_MUX_BASE_ADDR + 0x178)    // 0x1c4
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22 (SW_MUX_BASE_ADDR + 0x17c)    // 0x1c8
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23 (SW_MUX_BASE_ADDR + 0x180)    // 0x1cc
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO (SW_MUX_BASE_ADDR + 0x184)  // 0x1d0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK (SW_MUX_BASE_ADDR + 0x188)   // 0x1d4
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER (SW_MUX_BASE_ADDR + 0x18c) // 0x1d8
#define IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV (SW_MUX_BASE_ADDR + 0x190)    // 0x1dc
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RXD1 (SW_MUX_BASE_ADDR + 0x194)  // 0x1e0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RXD0 (SW_MUX_BASE_ADDR + 0x198)  // 0x1e4
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN (SW_MUX_BASE_ADDR + 0x19c) // 0x1e8
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TXD1 (SW_MUX_BASE_ADDR + 0x1a0)  // 0x1ec
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TXD0 (SW_MUX_BASE_ADDR + 0x1a4)  // 0x1f0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDC (SW_MUX_BASE_ADDR + 0x1a8)   // 0x1f4
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 (SW_MUX_BASE_ADDR + 0x1ac)   // 0x1f8
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 (SW_MUX_BASE_ADDR + 0x1b0)   // 0x1fc
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 (SW_MUX_BASE_ADDR + 0x1b4)   // 0x200
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 (SW_MUX_BASE_ADDR + 0x1b8)   // 0x204
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 (SW_MUX_BASE_ADDR + 0x1bc)   // 0x208
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 (SW_MUX_BASE_ADDR + 0x1c0)   // 0x20c
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 (SW_MUX_BASE_ADDR + 0x1c4)   // 0x210
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 (SW_MUX_BASE_ADDR + 0x1c8)   // 0x214
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 (SW_MUX_BASE_ADDR + 0x1cc)   // 0x218
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 (SW_MUX_BASE_ADDR + 0x1d0)   // 0x21c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_0 (SW_MUX_BASE_ADDR + 0x1d4) // 0x220
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_1 (SW_MUX_BASE_ADDR + 0x1d8) // 0x224
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_9 (SW_MUX_BASE_ADDR + 0x1dc) // 0x228
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_3 (SW_MUX_BASE_ADDR + 0x1e0) // 0x22c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_6 (SW_MUX_BASE_ADDR + 0x1e4) // 0x230
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_2 (SW_MUX_BASE_ADDR + 0x1e8) // 0x234
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_4 (SW_MUX_BASE_ADDR + 0x1ec) // 0x238
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_5 (SW_MUX_BASE_ADDR + 0x1f0) // 0x23c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_7 (SW_MUX_BASE_ADDR + 0x1f4) // 0x240
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_8 (SW_MUX_BASE_ADDR + 0x1f8) // 0x244
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_16 (SW_MUX_BASE_ADDR + 0x1fc)    // 0x248
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_17 (SW_MUX_BASE_ADDR + 0x200)    // 0x24c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_18 (SW_MUX_BASE_ADDR + 0x204)    // 0x250
#define IOMUXC_SW_MUX_CTL_PAD_GPIO_19 (SW_MUX_BASE_ADDR + 0x208)    // 0x254
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK (SW_MUX_BASE_ADDR + 0x20c)    // 0x258
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK (SW_MUX_BASE_ADDR + 0x210)  // 0x25c
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN (SW_MUX_BASE_ADDR + 0x214)   // 0x260
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC (SW_MUX_BASE_ADDR + 0x218) // 0x264
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT4 (SW_MUX_BASE_ADDR + 0x21c)  // 0x268
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT5 (SW_MUX_BASE_ADDR + 0x220)  // 0x26c
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT6 (SW_MUX_BASE_ADDR + 0x224)  // 0x270
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT7 (SW_MUX_BASE_ADDR + 0x228)  // 0x274
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8 (SW_MUX_BASE_ADDR + 0x22c)  // 0x278
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9 (SW_MUX_BASE_ADDR + 0x230)  // 0x27c
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10 (SW_MUX_BASE_ADDR + 0x234) // 0x280
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11 (SW_MUX_BASE_ADDR + 0x238) // 0x284
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12 (SW_MUX_BASE_ADDR + 0x23c) // 0x288
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13 (SW_MUX_BASE_ADDR + 0x240) // 0x28c
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14 (SW_MUX_BASE_ADDR + 0x244) // 0x290
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15 (SW_MUX_BASE_ADDR + 0x248) // 0x294
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16 (SW_MUX_BASE_ADDR + 0x24c) // 0x298
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17 (SW_MUX_BASE_ADDR + 0x250) // 0x29c
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18 (SW_MUX_BASE_ADDR + 0x254) // 0x2a0
#define IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19 (SW_MUX_BASE_ADDR + 0x258) // 0x2a4
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7 (SW_MUX_BASE_ADDR + 0x25c)   // 0x2a8
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6 (SW_MUX_BASE_ADDR + 0x260)   // 0x2ac
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5 (SW_MUX_BASE_ADDR + 0x264)   // 0x2b0
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4 (SW_MUX_BASE_ADDR + 0x268)   // 0x2b4
#define IOMUXC_SW_MUX_CTL_PAD_SD3_CMD (SW_MUX_BASE_ADDR + 0x26c)    // 0x2b8
#define IOMUXC_SW_MUX_CTL_PAD_SD3_CLK (SW_MUX_BASE_ADDR + 0x270)    // 0x2bc
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0 (SW_MUX_BASE_ADDR + 0x274)   // 0x2c0
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1 (SW_MUX_BASE_ADDR + 0x278)   // 0x2c4
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2 (SW_MUX_BASE_ADDR + 0x27c)   // 0x2c8
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3 (SW_MUX_BASE_ADDR + 0x280)   // 0x2cc
#define IOMUXC_SW_MUX_CTL_PAD_SD3_RST (SW_MUX_BASE_ADDR + 0x284)    // 0x2d0
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE (SW_MUX_BASE_ADDR + 0x288)  // 0x2d4
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE (SW_MUX_BASE_ADDR + 0x28c)  // 0x2d8
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B (SW_MUX_BASE_ADDR + 0x290) // 0x2dc
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0 (SW_MUX_BASE_ADDR + 0x294)  // 0x2e0
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0 (SW_MUX_BASE_ADDR + 0x298)  // 0x2e4
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1 (SW_MUX_BASE_ADDR + 0x29c)  // 0x2e8
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_CS2 (SW_MUX_BASE_ADDR + 0x2a0)  // 0x2ec
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_CS3 (SW_MUX_BASE_ADDR + 0x2a4)  // 0x2f0
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CMD (SW_MUX_BASE_ADDR + 0x2a8)    // 0x2f4
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CLK (SW_MUX_BASE_ADDR + 0x2ac)    // 0x2f8
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D0 (SW_MUX_BASE_ADDR + 0x2b0)   // 0x2fc
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D1 (SW_MUX_BASE_ADDR + 0x2b4)   // 0x300
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D2 (SW_MUX_BASE_ADDR + 0x2b8)   // 0x304
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D3 (SW_MUX_BASE_ADDR + 0x2bc)   // 0x308
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D4 (SW_MUX_BASE_ADDR + 0x2c0)   // 0x30c
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D5 (SW_MUX_BASE_ADDR + 0x2c4)   // 0x310
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D6 (SW_MUX_BASE_ADDR + 0x2c8)   // 0x314
#define IOMUXC_SW_MUX_CTL_PAD_NANDF_D7 (SW_MUX_BASE_ADDR + 0x2cc)   // 0x318
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0 (SW_MUX_BASE_ADDR + 0x2d0)   // 0x31c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1 (SW_MUX_BASE_ADDR + 0x2d4)   // 0x320
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2 (SW_MUX_BASE_ADDR + 0x2d8)   // 0x324
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3 (SW_MUX_BASE_ADDR + 0x2dc)   // 0x328
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4 (SW_MUX_BASE_ADDR + 0x2e0)   // 0x32c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5 (SW_MUX_BASE_ADDR + 0x2e4)   // 0x330
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6 (SW_MUX_BASE_ADDR + 0x2e8)   // 0x334
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7 (SW_MUX_BASE_ADDR + 0x2ec)   // 0x338
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1 (SW_MUX_BASE_ADDR + 0x2f0)   // 0x33c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0 (SW_MUX_BASE_ADDR + 0x2f4)   // 0x340
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3 (SW_MUX_BASE_ADDR + 0x2f8)   // 0x344
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CMD (SW_MUX_BASE_ADDR + 0x2fc)    // 0x348
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2 (SW_MUX_BASE_ADDR + 0x300)   // 0x34c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CLK (SW_MUX_BASE_ADDR + 0x304)    // 0x350
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK (SW_MUX_BASE_ADDR + 0x308)    // 0x354
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD (SW_MUX_BASE_ADDR + 0x30c)    // 0x358
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3 (SW_MUX_BASE_ADDR + 0x310)   // 0x35c

#define IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1 (SW_PAD_BASE_ADDR + 0x0) // 0x360
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2 (SW_PAD_BASE_ADDR + 0x4) // 0x364
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0 (SW_PAD_BASE_ADDR + 0x8) // 0x368
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC (SW_PAD_BASE_ADDR + 0xc)    // 0x36c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TD0 (SW_PAD_BASE_ADDR + 0x10)   // 0x370
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TD1 (SW_PAD_BASE_ADDR + 0x14)   // 0x374
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TD2 (SW_PAD_BASE_ADDR + 0x18)   // 0x378
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TD3 (SW_PAD_BASE_ADDR + 0x1c)   // 0x37c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL (SW_PAD_BASE_ADDR + 0x20)    // 0x380
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RD0 (SW_PAD_BASE_ADDR + 0x24)   // 0x384
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL (SW_PAD_BASE_ADDR + 0x28)    // 0x388
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RD1 (SW_PAD_BASE_ADDR + 0x2c)   // 0x38c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RD2 (SW_PAD_BASE_ADDR + 0x30)   // 0x390
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RD3 (SW_PAD_BASE_ADDR + 0x34)   // 0x394
#define IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC (SW_PAD_BASE_ADDR + 0x38)   // 0x398
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A25 (SW_PAD_BASE_ADDR + 0x3c) // 0x39c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_EB2 (SW_PAD_BASE_ADDR + 0x40) // 0x3a0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D16 (SW_PAD_BASE_ADDR + 0x44) // 0x3a4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D17 (SW_PAD_BASE_ADDR + 0x48) // 0x3a8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D18 (SW_PAD_BASE_ADDR + 0x4c) // 0x3ac
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D19 (SW_PAD_BASE_ADDR + 0x50) // 0x3b0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D20 (SW_PAD_BASE_ADDR + 0x54) // 0x3b4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D21 (SW_PAD_BASE_ADDR + 0x58) // 0x3b8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D22 (SW_PAD_BASE_ADDR + 0x5c) // 0x3bc
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D23 (SW_PAD_BASE_ADDR + 0x60) // 0x3c0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_EB3 (SW_PAD_BASE_ADDR + 0x64) // 0x3c4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D24 (SW_PAD_BASE_ADDR + 0x68) // 0x3c8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D25 (SW_PAD_BASE_ADDR + 0x6c) // 0x3cc
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D26 (SW_PAD_BASE_ADDR + 0x70) // 0x3d0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D27 (SW_PAD_BASE_ADDR + 0x74) // 0x3d4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D28 (SW_PAD_BASE_ADDR + 0x78) // 0x3d8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D29 (SW_PAD_BASE_ADDR + 0x7c) // 0x3dc
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D30 (SW_PAD_BASE_ADDR + 0x80) // 0x3e0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_D31 (SW_PAD_BASE_ADDR + 0x84) // 0x3e4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A24 (SW_PAD_BASE_ADDR + 0x88) // 0x3e8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A23 (SW_PAD_BASE_ADDR + 0x8c) // 0x3ec
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A22 (SW_PAD_BASE_ADDR + 0x90) // 0x3f0
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A21 (SW_PAD_BASE_ADDR + 0x94) // 0x3f4
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A20 (SW_PAD_BASE_ADDR + 0x98) // 0x3f8
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A19 (SW_PAD_BASE_ADDR + 0x9c) // 0x3fc
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A18 (SW_PAD_BASE_ADDR + 0xa0) // 0x400
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A17 (SW_PAD_BASE_ADDR + 0xa4) // 0x404
#define IOMUXC_SW_PAD_CTL_PAD_EIM_A16 (SW_PAD_BASE_ADDR + 0xa8) // 0x408
#define IOMUXC_SW_PAD_CTL_PAD_EIM_CS0 (SW_PAD_BASE_ADDR + 0xac) // 0x40c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_CS1 (SW_PAD_BASE_ADDR + 0xb0) // 0x410
#define IOMUXC_SW_PAD_CTL_PAD_EIM_OE (SW_PAD_BASE_ADDR + 0xb4)  // 0x414
#define IOMUXC_SW_PAD_CTL_PAD_EIM_RW (SW_PAD_BASE_ADDR + 0xb8)  // 0x418
#define IOMUXC_SW_PAD_CTL_PAD_EIM_LBA (SW_PAD_BASE_ADDR + 0xbc) // 0x41c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_EB0 (SW_PAD_BASE_ADDR + 0xc0) // 0x420
#define IOMUXC_SW_PAD_CTL_PAD_EIM_EB1 (SW_PAD_BASE_ADDR + 0xc4) // 0x424
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA0 (SW_PAD_BASE_ADDR + 0xc8) // 0x428
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA1 (SW_PAD_BASE_ADDR + 0xcc) // 0x42c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA2 (SW_PAD_BASE_ADDR + 0xd0) // 0x430
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA3 (SW_PAD_BASE_ADDR + 0xd4) // 0x434
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA4 (SW_PAD_BASE_ADDR + 0xd8) // 0x438
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA5 (SW_PAD_BASE_ADDR + 0xdc) // 0x43c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA6 (SW_PAD_BASE_ADDR + 0xe0) // 0x440
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA7 (SW_PAD_BASE_ADDR + 0xe4) // 0x444
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA8 (SW_PAD_BASE_ADDR + 0xe8) // 0x448
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA9 (SW_PAD_BASE_ADDR + 0xec) // 0x44c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA10 (SW_PAD_BASE_ADDR + 0xf0)    // 0x450
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA11 (SW_PAD_BASE_ADDR + 0xf4)    // 0x454
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA12 (SW_PAD_BASE_ADDR + 0xf8)    // 0x458
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA13 (SW_PAD_BASE_ADDR + 0xfc)    // 0x45c
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA14 (SW_PAD_BASE_ADDR + 0x100)   // 0x460
#define IOMUXC_SW_PAD_CTL_PAD_EIM_DA15 (SW_PAD_BASE_ADDR + 0x104)   // 0x464
#define IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT (SW_PAD_BASE_ADDR + 0x108)   // 0x468
#define IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK (SW_PAD_BASE_ADDR + 0x10c)   // 0x46c
#define IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK (SW_PAD_BASE_ADDR + 0x110)   // 0x470
#define IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15 (SW_PAD_BASE_ADDR + 0x114)  // 0x474
#define IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2 (SW_PAD_BASE_ADDR + 0x118)   // 0x478
#define IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3 (SW_PAD_BASE_ADDR + 0x11c)   // 0x47c
#define IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4 (SW_PAD_BASE_ADDR + 0x120)   // 0x480
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0 (SW_PAD_BASE_ADDR + 0x124) // 0x484
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1 (SW_PAD_BASE_ADDR + 0x128) // 0x488
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2 (SW_PAD_BASE_ADDR + 0x12c) // 0x48c
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3 (SW_PAD_BASE_ADDR + 0x130) // 0x490
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4 (SW_PAD_BASE_ADDR + 0x134) // 0x494
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5 (SW_PAD_BASE_ADDR + 0x138) // 0x498
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6 (SW_PAD_BASE_ADDR + 0x13c) // 0x49c
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7 (SW_PAD_BASE_ADDR + 0x140) // 0x4a0
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8 (SW_PAD_BASE_ADDR + 0x144) // 0x4a4
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9 (SW_PAD_BASE_ADDR + 0x148) // 0x4a8
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10 (SW_PAD_BASE_ADDR + 0x14c)    // 0x4ac
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11 (SW_PAD_BASE_ADDR + 0x150)    // 0x4b0
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12 (SW_PAD_BASE_ADDR + 0x154)    // 0x4b4
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13 (SW_PAD_BASE_ADDR + 0x158)    // 0x4b8
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14 (SW_PAD_BASE_ADDR + 0x15c)    // 0x4bc
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15 (SW_PAD_BASE_ADDR + 0x160)    // 0x4c0
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16 (SW_PAD_BASE_ADDR + 0x164)    // 0x4c4
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17 (SW_PAD_BASE_ADDR + 0x168)    // 0x4c8
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18 (SW_PAD_BASE_ADDR + 0x16c)    // 0x4cc
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19 (SW_PAD_BASE_ADDR + 0x170)    // 0x4d0
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20 (SW_PAD_BASE_ADDR + 0x174)    // 0x4d4
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21 (SW_PAD_BASE_ADDR + 0x178)    // 0x4d8
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22 (SW_PAD_BASE_ADDR + 0x17c)    // 0x4dc
#define IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23 (SW_PAD_BASE_ADDR + 0x180)    // 0x4e0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO (SW_PAD_BASE_ADDR + 0x184)  // 0x4e4
#define IOMUXC_SW_PAD_CTL_PAD_ENET_REF_CLK (SW_PAD_BASE_ADDR + 0x188)   // 0x4e8
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RX_ER (SW_PAD_BASE_ADDR + 0x18c) // 0x4ec
#define IOMUXC_SW_PAD_CTL_PAD_ENET_CRS_DV (SW_PAD_BASE_ADDR + 0x190)    // 0x4f0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RXD1 (SW_PAD_BASE_ADDR + 0x194)  // 0x4f4
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RXD0 (SW_PAD_BASE_ADDR + 0x198)  // 0x4f8
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TX_EN (SW_PAD_BASE_ADDR + 0x19c) // 0x4fc
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TXD1 (SW_PAD_BASE_ADDR + 0x1a0)  // 0x500
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TXD0 (SW_PAD_BASE_ADDR + 0x1a4)  // 0x504
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDC (SW_PAD_BASE_ADDR + 0x1a8)   // 0x508
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 (SW_PAD_BASE_ADDR + 0x1ac) // 0x50c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 (SW_PAD_BASE_ADDR + 0x1b0)  // 0x510
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 (SW_PAD_BASE_ADDR + 0x1b4)  // 0x514
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 (SW_PAD_BASE_ADDR + 0x1b8) // 0x518
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 (SW_PAD_BASE_ADDR + 0x1bc) // 0x51c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 (SW_PAD_BASE_ADDR + 0x1c0)  // 0x520
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 (SW_PAD_BASE_ADDR + 0x1c4) // 0x524
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 (SW_PAD_BASE_ADDR + 0x1c8)  // 0x528
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A0 (SW_PAD_BASE_ADDR + 0x1cc)    // 0x52c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A1 (SW_PAD_BASE_ADDR + 0x1d0)    // 0x530
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A2 (SW_PAD_BASE_ADDR + 0x1d4)    // 0x534
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A3 (SW_PAD_BASE_ADDR + 0x1d8)    // 0x538
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A4 (SW_PAD_BASE_ADDR + 0x1dc)    // 0x53c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A5 (SW_PAD_BASE_ADDR + 0x1e0)    // 0x540
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A6 (SW_PAD_BASE_ADDR + 0x1e4)    // 0x544
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A7 (SW_PAD_BASE_ADDR + 0x1e8)    // 0x548
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A8 (SW_PAD_BASE_ADDR + 0x1ec)    // 0x54c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A9 (SW_PAD_BASE_ADDR + 0x1f0)    // 0x550
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A10 (SW_PAD_BASE_ADDR + 0x1f4)   // 0x554
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A11 (SW_PAD_BASE_ADDR + 0x1f8)   // 0x558
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A12 (SW_PAD_BASE_ADDR + 0x1fc)   // 0x55c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A13 (SW_PAD_BASE_ADDR + 0x200)   // 0x560
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A14 (SW_PAD_BASE_ADDR + 0x204)   // 0x564
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_A15 (SW_PAD_BASE_ADDR + 0x208)   // 0x568
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS (SW_PAD_BASE_ADDR + 0x20c)   // 0x56c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0 (SW_PAD_BASE_ADDR + 0x210)   // 0x570
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1 (SW_PAD_BASE_ADDR + 0x214)   // 0x574
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS (SW_PAD_BASE_ADDR + 0x218)   // 0x578
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET (SW_PAD_BASE_ADDR + 0x21c) // 0x57c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0 (SW_PAD_BASE_ADDR + 0x220) // 0x580
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1 (SW_PAD_BASE_ADDR + 0x224) // 0x584
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 (SW_PAD_BASE_ADDR + 0x228)   // 0x588
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 (SW_PAD_BASE_ADDR + 0x22c) // 0x58c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0 (SW_PAD_BASE_ADDR + 0x230)    // 0x590
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 (SW_PAD_BASE_ADDR + 0x234)   // 0x594
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1 (SW_PAD_BASE_ADDR + 0x238)    // 0x598
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0 (SW_PAD_BASE_ADDR + 0x23c)    // 0x59c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1 (SW_PAD_BASE_ADDR + 0x240)    // 0x5a0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE (SW_PAD_BASE_ADDR + 0x244)  // 0x5a4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 (SW_PAD_BASE_ADDR + 0x248) // 0x5a8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 (SW_PAD_BASE_ADDR + 0x24c)  // 0x5ac
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 (SW_PAD_BASE_ADDR + 0x250) // 0x5b0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 (SW_PAD_BASE_ADDR + 0x254)  // 0x5b4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 (SW_PAD_BASE_ADDR + 0x258) // 0x5b8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 (SW_PAD_BASE_ADDR + 0x25c)  // 0x5bc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 (SW_PAD_BASE_ADDR + 0x260) // 0x5c0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 (SW_PAD_BASE_ADDR + 0x264)  // 0x5c4
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL0 (SW_PAD_BASE_ADDR + 0x268)   // 0x5c8
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0 (SW_PAD_BASE_ADDR + 0x26c)   // 0x5cc
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL1 (SW_PAD_BASE_ADDR + 0x270)   // 0x5d0
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1 (SW_PAD_BASE_ADDR + 0x274)   // 0x5d4
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL2 (SW_PAD_BASE_ADDR + 0x278)   // 0x5d8
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2 (SW_PAD_BASE_ADDR + 0x27c)   // 0x5dc
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL3 (SW_PAD_BASE_ADDR + 0x280)   // 0x5e0
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3 (SW_PAD_BASE_ADDR + 0x284)   // 0x5e4
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL4 (SW_PAD_BASE_ADDR + 0x288)   // 0x5e8
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4 (SW_PAD_BASE_ADDR + 0x28c)   // 0x5ec
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_0 (SW_PAD_BASE_ADDR + 0x290) // 0x5f0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_1 (SW_PAD_BASE_ADDR + 0x294) // 0x5f4
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_9 (SW_PAD_BASE_ADDR + 0x298) // 0x5f8
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_3 (SW_PAD_BASE_ADDR + 0x29c) // 0x5fc
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_6 (SW_PAD_BASE_ADDR + 0x2a0) // 0x600
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_2 (SW_PAD_BASE_ADDR + 0x2a4) // 0x604
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_4 (SW_PAD_BASE_ADDR + 0x2a8) // 0x608
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_5 (SW_PAD_BASE_ADDR + 0x2ac) // 0x60c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_7 (SW_PAD_BASE_ADDR + 0x2b0) // 0x610
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_8 (SW_PAD_BASE_ADDR + 0x2b4) // 0x614
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_16 (SW_PAD_BASE_ADDR + 0x2b8)    // 0x618
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_17 (SW_PAD_BASE_ADDR + 0x2bc)    // 0x61c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_18 (SW_PAD_BASE_ADDR + 0x2c0)    // 0x620
#define IOMUXC_SW_PAD_CTL_PAD_GPIO_19 (SW_PAD_BASE_ADDR + 0x2c4)    // 0x624
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK (SW_PAD_BASE_ADDR + 0x2c8)    // 0x628
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK (SW_PAD_BASE_ADDR + 0x2cc)  // 0x62c
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN (SW_PAD_BASE_ADDR + 0x2d0)   // 0x630
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC (SW_PAD_BASE_ADDR + 0x2d4) // 0x634
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT4 (SW_PAD_BASE_ADDR + 0x2d8)  // 0x638
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT5 (SW_PAD_BASE_ADDR + 0x2dc)  // 0x63c
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT6 (SW_PAD_BASE_ADDR + 0x2e0)  // 0x640
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT7 (SW_PAD_BASE_ADDR + 0x2e4)  // 0x644
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8 (SW_PAD_BASE_ADDR + 0x2e8)  // 0x648
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9 (SW_PAD_BASE_ADDR + 0x2ec)  // 0x64c
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10 (SW_PAD_BASE_ADDR + 0x2f0) // 0x650
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11 (SW_PAD_BASE_ADDR + 0x2f4) // 0x654
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12 (SW_PAD_BASE_ADDR + 0x2f8) // 0x658
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13 (SW_PAD_BASE_ADDR + 0x2fc) // 0x65c
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14 (SW_PAD_BASE_ADDR + 0x300) // 0x660
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15 (SW_PAD_BASE_ADDR + 0x304) // 0x664
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16 (SW_PAD_BASE_ADDR + 0x308) // 0x668
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17 (SW_PAD_BASE_ADDR + 0x30c) // 0x66c
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18 (SW_PAD_BASE_ADDR + 0x310) // 0x670
#define IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19 (SW_PAD_BASE_ADDR + 0x314) // 0x674
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS (SW_PAD_BASE_ADDR + 0x318)   // 0x678
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD (SW_PAD_BASE_ADDR + 0x31c)   // 0x67c
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB (SW_PAD_BASE_ADDR + 0x320) // 0x680
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI (SW_PAD_BASE_ADDR + 0x324)   // 0x684
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK (SW_PAD_BASE_ADDR + 0x328)   // 0x688
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO (SW_PAD_BASE_ADDR + 0x32c)   // 0x68c
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7 (SW_PAD_BASE_ADDR + 0x330)   // 0x690
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6 (SW_PAD_BASE_ADDR + 0x334)   // 0x694
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5 (SW_PAD_BASE_ADDR + 0x338)   // 0x698
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4 (SW_PAD_BASE_ADDR + 0x33c)   // 0x69c
#define IOMUXC_SW_PAD_CTL_PAD_SD3_CMD (SW_PAD_BASE_ADDR + 0x340)    // 0x6a0
#define IOMUXC_SW_PAD_CTL_PAD_SD3_CLK (SW_PAD_BASE_ADDR + 0x344)    // 0x6a4
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0 (SW_PAD_BASE_ADDR + 0x348)   // 0x6a8
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1 (SW_PAD_BASE_ADDR + 0x34c)   // 0x6ac
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2 (SW_PAD_BASE_ADDR + 0x350)   // 0x6b0
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3 (SW_PAD_BASE_ADDR + 0x354)   // 0x6b4
#define IOMUXC_SW_PAD_CTL_PAD_SD3_RST (SW_PAD_BASE_ADDR + 0x358)    // 0x6b8
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE (SW_PAD_BASE_ADDR + 0x35c)  // 0x6bc
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE (SW_PAD_BASE_ADDR + 0x360)  // 0x6c0
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B (SW_PAD_BASE_ADDR + 0x364) // 0x6c4
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0 (SW_PAD_BASE_ADDR + 0x368)  // 0x6c8
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0 (SW_PAD_BASE_ADDR + 0x36c)  // 0x6cc
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1 (SW_PAD_BASE_ADDR + 0x370)  // 0x6d0
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_CS2 (SW_PAD_BASE_ADDR + 0x374)  // 0x6d4
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_CS3 (SW_PAD_BASE_ADDR + 0x378)  // 0x6d8
#define IOMUXC_SW_PAD_CTL_PAD_SD4_CMD (SW_PAD_BASE_ADDR + 0x37c)    // 0x6dc
#define IOMUXC_SW_PAD_CTL_PAD_SD4_CLK (SW_PAD_BASE_ADDR + 0x380)    // 0x6e0
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D0 (SW_PAD_BASE_ADDR + 0x384)   // 0x6e4
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D1 (SW_PAD_BASE_ADDR + 0x388)   // 0x6e8
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D2 (SW_PAD_BASE_ADDR + 0x38c)   // 0x6ec
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D3 (SW_PAD_BASE_ADDR + 0x390)   // 0x6f0
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D4 (SW_PAD_BASE_ADDR + 0x394)   // 0x6f4
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D5 (SW_PAD_BASE_ADDR + 0x398)   // 0x6f8
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D6 (SW_PAD_BASE_ADDR + 0x39c)   // 0x6fc
#define IOMUXC_SW_PAD_CTL_PAD_NANDF_D7 (SW_PAD_BASE_ADDR + 0x3a0)   // 0x700
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0 (SW_PAD_BASE_ADDR + 0x3a4)   // 0x704
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1 (SW_PAD_BASE_ADDR + 0x3a8)   // 0x708
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2 (SW_PAD_BASE_ADDR + 0x3ac)   // 0x70c
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3 (SW_PAD_BASE_ADDR + 0x3b0)   // 0x710
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4 (SW_PAD_BASE_ADDR + 0x3b4)   // 0x714
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5 (SW_PAD_BASE_ADDR + 0x3b8)   // 0x718
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6 (SW_PAD_BASE_ADDR + 0x3bc)   // 0x71c
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7 (SW_PAD_BASE_ADDR + 0x3c0)   // 0x720
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1 (SW_PAD_BASE_ADDR + 0x3c4)   // 0x724
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0 (SW_PAD_BASE_ADDR + 0x3c8)   // 0x728
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3 (SW_PAD_BASE_ADDR + 0x3cc)   // 0x72c
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD (SW_PAD_BASE_ADDR + 0x3d0)    // 0x730
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2 (SW_PAD_BASE_ADDR + 0x3d4)   // 0x734
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CLK (SW_PAD_BASE_ADDR + 0x3d8)    // 0x738
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK (SW_PAD_BASE_ADDR + 0x3dc)    // 0x73c
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD (SW_PAD_BASE_ADDR + 0x3e0)    // 0x740
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3 (SW_PAD_BASE_ADDR + 0x3e4)   // 0x744

#define IOMUXC_SW_PAD_CTL_GRP_B7DS (SW_GRP_BASE_ADDR + 0x0) // 0x748
#define IOMUXC_SW_PAD_CTL_GRP_ADDDS (SW_GRP_BASE_ADDR + 0x4)    // 0x74c
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL (SW_GRP_BASE_ADDR + 0x8)  // 0x750
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0 (SW_GRP_BASE_ADDR + 0xc)    // 0x754
#define IOMUXC_SW_PAD_CTL_GRP_DDRPKE (SW_GRP_BASE_ADDR + 0x10)  // 0x758
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1 (SW_GRP_BASE_ADDR + 0x14)   // 0x75c
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2 (SW_GRP_BASE_ADDR + 0x18)   // 0x760
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3 (SW_GRP_BASE_ADDR + 0x1c)   // 0x764
#define IOMUXC_SW_PAD_CTL_GRP_DDRPK (SW_GRP_BASE_ADDR + 0x20)   // 0x768
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4 (SW_GRP_BASE_ADDR + 0x24)   // 0x76c
#define IOMUXC_SW_PAD_CTL_GRP_DDRHYS (SW_GRP_BASE_ADDR + 0x28)  // 0x770
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE (SW_GRP_BASE_ADDR + 0x2c) // 0x774
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5 (SW_GRP_BASE_ADDR + 0x30)   // 0x778
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6 (SW_GRP_BASE_ADDR + 0x34)   // 0x77c
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7 (SW_GRP_BASE_ADDR + 0x38)   // 0x780
#define IOMUXC_SW_PAD_CTL_GRP_B0DS (SW_GRP_BASE_ADDR + 0x3c)    // 0x784
#define IOMUXC_SW_PAD_CTL_GRP_B1DS (SW_GRP_BASE_ADDR + 0x40)    // 0x788
#define IOMUXC_SW_PAD_CTL_GRP_CTLDS (SW_GRP_BASE_ADDR + 0x44)   // 0x78c
#define IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII (SW_GRP_BASE_ADDR + 0x48)  // 0x790
#define IOMUXC_SW_PAD_CTL_GRP_B2DS (SW_GRP_BASE_ADDR + 0x4c)    // 0x794
#define IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE (SW_GRP_BASE_ADDR + 0x50)    // 0x798
#define IOMUXC_SW_PAD_CTL_GRP_B3DS (SW_GRP_BASE_ADDR + 0x54)    // 0x79c
#define IOMUXC_SW_PAD_CTL_GRP_B4DS (SW_GRP_BASE_ADDR + 0x58)    // 0x7a0
#define IOMUXC_SW_PAD_CTL_GRP_B5DS (SW_GRP_BASE_ADDR + 0x5c)    // 0x7a4
#define IOMUXC_SW_PAD_CTL_GRP_B6DS (SW_GRP_BASE_ADDR + 0x60)    // 0x7a8
#define IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM (SW_GRP_BASE_ADDR + 0x64)  // 0x7ac

#define IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x0)   // 0x7b0
#define IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x4)   // 0x7b4
#define IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x8)   // 0x7b8
#define IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc)    // 0x7bc
#define IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x10)    // 0x7c0
#define IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x14)   // 0x7c4
#define IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x18)    // 0x7c8
#define IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x1c)  // 0x7cc
#define IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x20)  // 0x7d0
#define IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x24)   // 0x7d4
#define IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x28)    // 0x7d8
#define IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x2c)   // 0x7dc
#define IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x30)    // 0x7e0
#define IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x34)  // 0x7e4
#define IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x38)  // 0x7e8
#define IOMUXC_CCM_IPP_DI1_CLK_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x3c) // 0x7ec
#define IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x40)   // 0x7f0
#define IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x44)  // 0x7f4
#define IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x48) // 0x7f8
#define IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x4c) // 0x7fc
#define IOMUXC_ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x50)   // 0x800
#define IOMUXC_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x54)   // 0x804
#define IOMUXC_ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x58)   // 0x808
#define IOMUXC_ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x5c)   // 0x80c
#define IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x60)  // 0x810
#define IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x64) // 0x814
#define IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x68) // 0x818
#define IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x6c)   // 0x81c
#define IOMUXC_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x70)   // 0x820
#define IOMUXC_ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x74)   // 0x824
#define IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x78)  // 0x828
#define IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x7c) // 0x82c
#define IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x80) // 0x830
#define IOMUXC_ECSPI5_IPP_IND_SS_B_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x84)   // 0x834
#define IOMUXC_ECSPI5_IPP_IND_SS_B_1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x88)   // 0x838
#define IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x8c)   // 0x83c
#define IOMUXC_ENET_IPP_IND_MAC0_MDIO_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x90)  // 0x840
#define IOMUXC_ENET_IPP_IND_MAC0_RXCLK_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x94) // 0x844
#define IOMUXC_ENET_IPP_IND_MAC0_RXDATA_0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x98)  // 0x848
#define IOMUXC_ENET_IPP_IND_MAC0_RXDATA_1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x9c)  // 0x84c
#define IOMUXC_ENET_IPP_IND_MAC0_RXDATA_2_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa0)  // 0x850
#define IOMUXC_ENET_IPP_IND_MAC0_RXDATA_3_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa4)  // 0x854
#define IOMUXC_ENET_IPP_IND_MAC0_RXEN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xa8)  // 0x858
#define IOMUXC_ESAI1_IPP_IND_FSR_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xac)   // 0x85c
#define IOMUXC_ESAI1_IPP_IND_FST_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb0)   // 0x860
#define IOMUXC_ESAI1_IPP_IND_HCKR_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb4)  // 0x864
#define IOMUXC_ESAI1_IPP_IND_HCKT_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xb8)  // 0x868
#define IOMUXC_ESAI1_IPP_IND_SCKR_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xbc)  // 0x86c
#define IOMUXC_ESAI1_IPP_IND_SCKT_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc0)  // 0x870
#define IOMUXC_ESAI1_IPP_IND_SDO0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc4)  // 0x874
#define IOMUXC_ESAI1_IPP_IND_SDO1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xc8)  // 0x878
#define IOMUXC_ESAI1_IPP_IND_SDO2_SDI3_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xcc) // 0x87c
#define IOMUXC_ESAI1_IPP_IND_SDO3_SDI2_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd0) // 0x880
#define IOMUXC_ESAI1_IPP_IND_SDO4_SDI1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd4) // 0x884
#define IOMUXC_ESAI1_IPP_IND_SDO5_SDI0_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xd8) // 0x888
#define IOMUXC_HDMI_TX_ICECIN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xdc)  // 0x88c
#define IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SCLIN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe0)   // 0x890
#define IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SDAIN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe4)   // 0x894
#define IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xe8) // 0x898
#define IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xec) // 0x89c
#define IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf0) // 0x8a0
#define IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf4) // 0x8a4
#define IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xf8) // 0x8a8
#define IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0xfc) // 0x8ac
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_10_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x100) // 0x8b0
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_11_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x104) // 0x8b4
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_12_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x108) // 0x8b8
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_13_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x10c) // 0x8bc
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_14_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x110) // 0x8c0
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_15_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x114) // 0x8c4
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_16_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x118) // 0x8c8
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_17_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x11c) // 0x8cc
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_18_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x120) // 0x8d0
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_19_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x124) // 0x8d4
#define IOMUXC_IPU2_IPP_IND_SENS1_DATA_EN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x128) // 0x8d8
#define IOMUXC_IPU2_IPP_IND_SENS1_HSYNC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x12c)   // 0x8dc
#define IOMUXC_IPU2_IPP_IND_SENS1_PIX_CLK_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x130) // 0x8e0
#define IOMUXC_IPU2_IPP_IND_SENS1_VSYNC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x134)   // 0x8e4
#define IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x138)  // 0x8e8
#define IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x13c)  // 0x8ec
#define IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x140)  // 0x8f0
#define IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x144)  // 0x8f4
#define IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x148)  // 0x8f8
#define IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x14c)  // 0x8fc
#define IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x150) // 0x900
#define IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x154)    // 0x904
#define IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x158) // 0x908
#define IOMUXC_SDMA_EVENTS_14_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x15c) // 0x90c
#define IOMUXC_SDMA_EVENTS_15_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x160) // 0x910
#define IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x164)    // 0x914
#define IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x168)  // 0x918
#define IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x16c)   // 0x91c
#define IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x170) // 0x920
#define IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x174)   // 0x924
#define IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x178) // 0x928
#define IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x17c)   // 0x92c
#define IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x180) // 0x930
#define IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x184)   // 0x934
#define IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x188) // 0x938
#define IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x18c)   // 0x93c
#define IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x190) // 0x940
#define IOMUXC_USBOH3_IPP_IND_OTG_OC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x194)  // 0x944
#define IOMUXC_USBOH3_IPP_IND_UH1_OC_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x198)  // 0x948
#define IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT (SELECT_INPUT_BASE_ADDR + 0x19c)   // 0x94c
#endif
