<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133357610752500%26DBCODE%3dCJFD%26TABLEName%3dCJFDTEMP%26FileName%3dWXYJ201911012%26RESULT%3d1%26SIGN%3dzXtA%252b7lcCrjTBuxykhvZff6IhFM%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201911012&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201911012&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201911012&amp;v=MTM2NjFyQ1VSTE9lWmVWdkZDbmdXN3pKTWpYU1pMRzRIOWpOcm85RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0Y=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#27" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#37" data-title="2 &lt;b&gt;提出的逻辑值读出结构&lt;/b&gt; ">2 <b>提出的逻辑值读出结构</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#46" data-title="3 &lt;b&gt;基于忆阻器的全加器的级联扩展&lt;/b&gt; ">3 <b>基于忆阻器的全加器的级联扩展</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#51" data-title="4 &lt;b&gt;基于忆阻器的可扩展乘法器设计&lt;/b&gt; ">4 <b>基于忆阻器的可扩展乘法器设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#52" data-title="4.1 &lt;b&gt;两位乘法器&lt;/b&gt;">4.1 <b>两位乘法器</b></a></li>
                                                <li><a href="#58" data-title="4.2 &lt;b&gt;基于提出读出结构的四位乘法器及更多位乘法器位数的扩展&lt;/b&gt;">4.2 <b>基于提出读出结构的四位乘法器及更多位乘法器位数的扩展</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#63" data-title="5 &lt;b&gt;实验结果&lt;/b&gt; ">5 <b>实验结果</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#67" data-title="6 &lt;b&gt;结束语&lt;/b&gt; ">6 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#32" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;实现蕴含操作电路结构&lt;/b&gt;
 (V&lt;sub&gt;&lt;i&gt;COND&lt;/i&gt;&lt;/sub&gt;&lt;b&gt;的电压大小介于&lt;/b&gt;0&lt;b&gt;到&lt;/b&gt;V&lt;sub&gt;&lt;i&gt;SET&lt;/i&gt;&lt;/sub&gt;&lt;b&gt;之间&lt;/b&gt;)"><b>图</b>1 <b>实现蕴含操作电路结构</b>
 (V<sub><i>COND</i></sub><b>的电压大小介于</b>0<b>到</b>V<sub><i>SET</i></sub><b>之间</b>)</a></li>
                                                <li><a href="#39" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;忆阻器状态读出结构&lt;/b&gt;"><b>图</b>2 <b>忆阻器状态读出结构</b></a></li>
                                                <li><a href="#40" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;基于提出结构的“或”逻辑门电路&lt;/b&gt;"><b>图</b>3 <b>基于提出结构的“或”逻辑门电路</b></a></li>
                                                <li><a href="#41" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;基于提出结构的“与”逻辑门电路&lt;/b&gt;"><b>图</b>4 <b>基于提出结构的“与”逻辑门电路</b></a></li>
                                                <li><a href="#44" data-title="&lt;b&gt;图&lt;/b&gt;5 &lt;b&gt;八级逻辑门级联&lt;/b&gt;"><b>图</b>5 <b>八级逻辑门级联</b></a></li>
                                                <li><a href="#45" data-title="&lt;b&gt;图&lt;/b&gt;6 OUT&lt;b&gt;输出结果&lt;/b&gt;"><b>图</b>6 OUT<b>输出结果</b></a></li>
                                                <li><a href="#48" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;支持全加器进位端信号的读出结构&lt;/b&gt;"><b>图</b>7 <b>支持全加器进位端信号的读出结构</b></a></li>
                                                <li><a href="#50" data-title="&lt;b&gt;图&lt;/b&gt;8 &lt;b&gt;全加器&lt;/b&gt;&lt;i&gt;i&lt;/i&gt;&lt;b&gt;位到&lt;/b&gt;&lt;i&gt;i&lt;/i&gt;+1&lt;b&gt;位利用读出结构级联&lt;/b&gt;"><b>图</b>8 <b>全加器</b><i>i</i><b>位到</b><i>i</i>+1<b>位利用读出结构级联</b></a></li>
                                                <li><a href="#61" data-title="&lt;b&gt;图&lt;/b&gt;9 &lt;b&gt;基于忆阻器的两位乘法器&lt;/b&gt;"><b>图</b>9 <b>基于忆阻器的两位乘法器</b></a></li>
                                                <li><a href="#69" data-title="&lt;b&gt;图&lt;/b&gt;10 &lt;i&gt;A&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;A&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;(=2&#39;b01)&lt;b&gt;与&lt;/b&gt;&lt;i&gt;B&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;B&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;(=2&#39;b11)&lt;b&gt;相乘输出结果&lt;/b&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;3&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;2&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;"><b>图</b>10 <i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2'b01)<b>与</b><i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2'b11)<b>相乘输出结果</b><i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub></a></li>
                                                <li><a href="#70" data-title="&lt;b&gt;图&lt;/b&gt;11 &lt;i&gt;A&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;A&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;(=2&#39;b11)&lt;b&gt;与&lt;/b&gt;&lt;i&gt;B&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;B&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;(=2&#39;b11)&lt;b&gt;相乘输出结果&lt;/b&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;3&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;2&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;1&lt;/sub&gt;&lt;i&gt;Y&lt;/i&gt;&lt;sub&gt;0&lt;/sub&gt;"><b>图</b>11 <i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2'b11)<b>与</b><i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2'b11)<b>相乘输出结果</b><i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" CHUA L.Memristor-The missing circuit element[J].IEEE Transactions on Circuit Theory,1971,18(5):507-519." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Memristor-The Missing Circuit Element&amp;quot;">
                                        <b>[1]</b>
                                         CHUA L.Memristor-The missing circuit element[J].IEEE Transactions on Circuit Theory,1971,18(5):507-519.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" STRUKOV D B,SNIDER G S,STEWART D R,et al.The missing memristor found[J].Nature,2008,453(7191):80-83." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=The missing memristor found">
                                        <b>[2]</b>
                                         STRUKOV D B,SNIDER G S,STEWART D R,et al.The missing memristor found[J].Nature,2008,453(7191):80-83.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" BORGHETTI J,SNIDER G S,KUEKES P J,et al.&#39;Memristive&#39;s witchese nable&#39;stateful&#39;logic operations via material implication[J].Nature,2010,464(7290):873-876." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;#39;Memristive&amp;#39; switches enable &amp;#39;stateful&amp;#39; logic operations via material implication">
                                        <b>[3]</b>
                                         BORGHETTI J,SNIDER G S,KUEKES P J,et al.&#39;Memristive&#39;s witchese nable&#39;stateful&#39;logic operations via material implication[J].Nature,2010,464(7290):873-876.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" PAPANDROULIDAKISG,VOURKAS I ,VASILEIADIS N ,et al.Boolean logic operations and computing circuits based on memristors[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2014,61(12):972-976." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Boolean logic operations and computing circuits based on memristors">
                                        <b>[4]</b>
                                         PAPANDROULIDAKISG,VOURKAS I ,VASILEIADIS N ,et al.Boolean logic operations and computing circuits based on memristors[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2014,61(12):972-976.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" CHO K R,LEE S J,ESHRAGHIAN K.Memristor-CMOS logic and digital computational components[M].North-Holland:Elsevier Science Publishers B.V.2015." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memristor-CMOS logic and digital computational components">
                                        <b>[5]</b>
                                         CHO K R,LEE S J,ESHRAGHIAN K.Memristor-CMOS logic and digital computational components[M].North-Holland:Elsevier Science Publishers B.V.2015.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" ZHANG Y ,SHEN Y ,WANG X ,et al.A novel design for a memristor-based or gate[J].IEEE Transactions on Circuits &amp;amp; Systems II Express Briefs,2015,62(8):781-785." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Novel Design for a Memristor-Based OR Gate">
                                        <b>[6]</b>
                                         ZHANG Y ,SHEN Y ,WANG X ,et al.A novel design for a memristor-based or gate[J].IEEE Transactions on Circuits &amp;amp; Systems II Express Briefs,2015,62(8):781-785.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" ZHU X ,YANG X ,WU C ,et al.Performing stateful logic on memristor memory[J].IEEE Transactions on Circuits &amp;amp; Systems II Analog &amp;amp; Digital Signal Processing,2013,60(10):682-686." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Perform Stateful Logic on Memristor Memory">
                                        <b>[7]</b>
                                         ZHU X ,YANG X ,WU C ,et al.Performing stateful logic on memristor memory[J].IEEE Transactions on Circuits &amp;amp; Systems II Analog &amp;amp; Digital Signal Processing,2013,60(10):682-686.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" WANG X ,CHEN Q ,WAN H ,et al.A logic circuit design for perfecting memristor-based material implication[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,36(2):279-284." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A logic circuit design for perfecting memristor-based material implication">
                                        <b>[8]</b>
                                         WANG X ,CHEN Q ,WAN H ,et al.A logic circuit design for perfecting memristor-based material implication[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,36(2):279-284.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" AHMAD K ,ABDALHOSSEIN R .Novel design for a memristor-based full adder using a new IMPLY logic approach[J].Journal of Computational Electronics,2018,17(3):1303-1314." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Novel design for a memristor-based full adder using a new IMPLY logic approach">
                                        <b>[9]</b>
                                         AHMAD K ,ABDALHOSSEIN R .Novel design for a memristor-based full adder using a new IMPLY logic approach[J].Journal of Computational Electronics,2018,17(3):1303-1314.
                                    </a>
                                </li>
                                <li id="21">


                                    <a id="bibliography_10" title=" XIE L,NGUYEN H A D,TAOUIL M,et al.Fast boolean logic mapped on memristor crossbar[C]// IEEE International Conference on Computer Design.New York City,USA,IEEE Computer Society,2015." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Fast boolean logic mapped on memristor crossbar">
                                        <b>[10]</b>
                                         XIE L,NGUYEN H A D,TAOUIL M,et al.Fast boolean logic mapped on memristor crossbar[C]// IEEE International Conference on Computer Design.New York City,USA,IEEE Computer Society,2015.
                                    </a>
                                </li>
                                <li id="23">


                                    <a id="bibliography_11" title=" ZHANG Y,SHEN Y,WANG X,et al.A novel design for memristor-based logic switch and crossbar circuits[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2015,62(5):1402-1411." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits">
                                        <b>[11]</b>
                                         ZHANG Y,SHEN Y,WANG X,et al.A novel design for memristor-based logic switch and crossbar circuits[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2015,62(5):1402-1411.
                                    </a>
                                </li>
                                <li id="25">


                                    <a id="bibliography_12" title=" 邓辉.基于忆阻器的加法器设计及其仿真分析[D].武汉:华中科技大学,2016." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016744903.nh&amp;v=MjMyODVMUzhHdGpNckpFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdkZDbmdXN3pKVkYyNkc=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[12]</b>
                                         邓辉.基于忆阻器的加法器设计及其仿真分析[D].武汉:华中科技大学,2016.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(11),60-64+69             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>一种基于忆阻器的可扩展乘法器设计</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%83%91%E5%AD%90%E9%81%87&amp;code=43159878&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">郑子遇</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%B1%9F%E5%85%88%E9%98%B3&amp;code=26400254&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">江先阳</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%B1%A4%E7%9F%A5%E6%97%A5&amp;code=35580015&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">汤知日</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E6%AD%A6%E6%B1%89%E5%A4%A7%E5%AD%A6%E7%89%A9%E7%90%86%E7%A7%91%E5%AD%A6%E4%B8%8E%E6%8A%80%E6%9C%AF%E5%AD%A6%E9%99%A2%E7%89%A9%E7%90%86%E5%9B%BD%E5%AE%B6%E7%BA%A7%E5%AE%9E%E9%AA%8C%E6%95%99%E5%AD%A6%E7%A4%BA%E8%8C%83%E4%B8%AD%E5%BF%83&amp;code=0009404&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">武汉大学物理科学与技术学院物理国家级实验教学示范中心</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对在基于忆阻器的全加器设计中,在级联时前级结构需要向后级结构输出的结果以阻值的形式储存在忆阻器中无法直接获取的问题,设计了一种将忆阻器的阻值转换为电压值以方便输出的新结构.基于提出的新结构,改进了基于忆阻器的全加器设计,以此为基础设计了基于忆阻器的乘法器,并实现了乘法器的位宽扩展.以两位乘法器为例,基于HP模型,利用LTspice XVII仿真,展示提出的读出结构可以有效支持乘法器的位宽扩展.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%BF%86%E9%98%BB%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">忆阻器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%85%A8%E5%8A%A0%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">全加器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%B8%83%E5%B0%94%E9%80%BB%E8%BE%91%E9%97%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">布尔逻辑门;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%B9%98%E6%B3%95%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">乘法器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%89%A9%E5%B1%95&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">扩展;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    郑子遇 男,(1993-),硕士研究生.研究方向为基于忆阻器的集成电路设计.E-mail:594752250@qq.com.;
                                </span>
                                <span>
                                    江先阳 男，（1974-），博士，副教授．研究方向为大规模集成电路设计．;
                                </span>
                                <span>
                                    汤知日 男，（1994-），硕士研究生．研究方向为类脑计算和忆阻神经网络．;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2019-02-24</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金(61072135);</span>
                                <span>中央高校基本科研业务费专项资金(2042017gf0075);</span>
                                <span>湖北省自然科学基金(2017CFB721);</span>
                    </p>
            </div>
                    <h1><b>An expandable multiplier design based on memristor</b></h1>
                    <h2>
                    <span>ZHENG Zi-yu</span>
                    <span>JIANG Xian-yang</span>
                    <span>TANG Zhi-ri</span>
            </h2>
                    <h2>
                    <span>National Demonstration Center for Experimental Physics and Education,School of Physics and Technology, Wuhan University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>For memristor-based full adder, the output result of pre-structure is necessary to be transferred to the post-structure, which is stored in the form of resistance value and cannot be utilized directly by the post-structure. Targeting at this problem, a novel read-out structure is proposed which converts the value of memristor resistance into voltage value. Based on the proposed structure, a memristor based full adder has been improved and based on this memristor based multiplier is designed and bit-width can be freely expanded. By two-bit multiplier example, based on HP memristor model and by LTspice simulation, it is demonstrated that the proposed structure can efficiently support bit-width expandation of memristor based multiplier.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=memristor&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">memristor;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=full%20adder&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">full adder;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=boolean%20logic%20gate&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">boolean logic gate;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multiplier&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multiplier;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=extension&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">extension;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2019-02-24</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="27" name="27" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="28">忆阻器(Memristor)是电阻、电容和电感外的第四种基本电路元器件,表示磁通Ф与电荷<i>q</i>之间的关系<citation id="73" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>,忆阻器的阻值<mathml id="71"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>Μ</mi><mrow><mo>(</mo><mi>q</mi><mo>)</mo></mrow></mrow></math></mathml>可以通过式(1)计算.</p>
                </div>
                <div class="p1">
                    <p id="29" class="code-formula">
                        <mathml id="29"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>Μ</mi><mrow><mo>(</mo><mi>q</mi><mo>)</mo></mrow><mo>=</mo><mfrac><mrow><mi>d</mi><mtext>Φ</mtext></mrow><mrow><mi>d</mi><mi>q</mi></mrow></mfrac><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>1</mn><mo stretchy="false">)</mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="30">忆阻器和电阻的区别在于,当磁通量和电荷量呈非线性关系时,忆阻器的阻值和流经其两端的电荷总量有关,而电阻则不变.忆阻器在断电之后,其阻值也依然能保持不变,即其具有非易失特性.</p>
                </div>
                <div class="p1">
                    <p id="31">首个忆阻器实物由Williams等人于2008年在惠普实验室研制成功<citation id="74" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>.2010年,惠普实验室证实可以通过基于忆阻器的蕴含操作和清零操作来实现传统电路中任何复杂的布尔逻辑运算操作<citation id="75" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>,也即蕴含逻辑是一种完备的逻辑实现方式.具体而言,蕴含操作(用<i>p</i> IMP <i>q</i>的形式来表示,其结果等价于逻辑表达式<i>Symbol</i>`<i>A</i>@<i>p</i>+<i>q</i>)可以通过分别存储<i>p</i>和<i>q</i>的两个忆阻器、一个负载电阻和若干纳米线实现,典型的电路实现结构如图1所示,其中<i>R</i><sub><i>G</i></sub>是一个分压电阻,其阻值满足<i>R</i><sub>OPEN</sub> &gt; <i>R</i><sub><i>G</i></sub> &gt; <i>R</i><sub>CLOSE</sub>(其中<i>R</i><sub>OPEN</sub>和<i>R</i><sub>CLOSE</sub>分别是忆阻器高阻和低阻状态的阻值)<citation id="76" type="reference"><link href="9" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>.</p>
                </div>
                <div class="area_img" id="32">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 实现蕴含操作电路结构
 (VCOND的电压大小介于0到VSET之间)" src="Detail/GetImg?filename=images/WXYJ201911012_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>实现蕴含操作电路结构</b>
 (V<sub><i>COND</i></sub><b>的电压大小介于</b>0<b>到</b>V<sub><i>SET</i></sub><b>之间</b>)  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="33">通常,我们将忆阻器的高阻态(R<sub><i>OPEN</i></sub>)记为逻辑“0”,低阻态(R<sub><i>CLOSE</i></sub>)记为逻辑“1”<citation id="77" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>.p, q的初始值保存在忆阻器P和Q中.如果对P和Q分别施加一序列电压V<sub><i>COND</i></sub>、V<sub><i>SET</i></sub>,就可以实现蕴含操作.蕴含操作完成后,其输出值存储在忆阻器Q里.蕴含操作中的一种特殊情况是,若忆阻器Q的初始值为“0”,则p <i>IMP</i> q的操作就等价于非p.</p>
                </div>
                <div class="p1">
                    <p id="34">在基于忆阻器的蕴含逻辑电路单元之间互联时,忆阻器的阻值可能会逐渐偏离R<sub><i>OPEN</i></sub>和R<sub><i>CLOSE</i></sub>两个状态,从而引入不稳定因素<citation id="79" type="reference"><link href="13" rel="bibliography" /><link href="15" rel="bibliography" /><sup>[<a class="sup">6</a>,<a class="sup">7</a>]</sup></citation>.为了解决这一问题,研究人员提出了一种<i>NIMP</i>逻辑,也即一个能执行<mathml id="72"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mover accent="true"><mtext>p</mtext><mo>¯</mo></mover><mtext>q</mtext></mrow></math></mathml>的逻辑运算的新的电路结构<citation id="78" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>,但该电路结构仍然不能解决大规模基于忆阻器的电路的扩展问题.这一问题的主要原因在于,采用蕴含逻辑来实现布尔逻辑操作的方法具有一定的缺陷,那就是电路需要较多的忆阻器数目或较多的电压触发序列<citation id="80" type="reference"><link href="19" rel="bibliography" /><link href="21" rel="bibliography" /><sup>[<a class="sup">9</a>,<a class="sup">10</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="35">华中科技大学的<i>Y</i>. <i>Zhang</i>等人<citation id="81" type="reference"><link href="23" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>提出的一系列两输入逻辑门由三个忆阻器组成,在逻辑上是以电压形式输入需要操作的逻辑值,而以阻态形式输出结果,基于这类基本逻辑门的全加器<citation id="82" type="reference"><link href="25" rel="bibliography" /><sup>[<a class="sup">12</a>]</sup></citation>同样存在上述的级联时逻辑值的传递和转换问题.</p>
                </div>
                <div class="p1">
                    <p id="36">针对级联存在的逻辑值的传递和转换问题,提出了一种将忆阻器阻值状态读出的新结构,用于改进传统全加器的级联,在此基础之上设计了基于忆阻器的乘法器,支持乘法器的位宽扩展.</p>
                </div>
                <h3 id="37" name="37" class="anchor-tag">2 <b>提出的逻辑值读出结构</b></h3>
                <div class="p1">
                    <p id="38">提出的逻辑值读出结构如图2所示.该结构在逻辑门完成逻辑操作后,A端从保存计算结果的忆阻器远地端读取出电压信息,然后转换为以电平表示的逻辑状态从B端输出.忆阻器会根据其两端施加的电压而改变自身的状态,读出结构的A端通过读取忆阻器上的电压值,根据该电压改变忆阻器的状态,从而控制B端以电压形式输出相应逻辑值.图3和图4分别给出了“或”门和“与”门采用提出的逻辑值读出结构情况,图中,输入<i>B</i><sub>0</sub>和<i>B</i><sub>1</sub>分别是两个逻辑操作数,并且是以电压的形式输入,0.5v代表逻辑“1”,0v代表逻辑“0”,采用提出的读出结构后,将逻辑计算结果通过B端以电压形式输出,实现和输入值为电压的需求统一.</p>
                </div>
                <div class="area_img" id="39">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 忆阻器状态读出结构" src="Detail/GetImg?filename=images/WXYJ201911012_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>忆阻器状态读出结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="40">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 基于提出结构的“或”逻辑门电路" src="Detail/GetImg?filename=images/WXYJ201911012_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>基于提出结构的“或”逻辑门电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="41">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 基于提出结构的“与”逻辑门电路" src="Detail/GetImg?filename=images/WXYJ201911012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>基于提出结构的“与”逻辑门电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="42">提出的逻辑值读出结构读取忆阻器状态是独立于逻辑门之外的结构,不会对逻辑门结构本身的计算产生干扰,且能有效的阻断逻辑门级联时相互之间的干扰.</p>
                </div>
                <div class="p1">
                    <p id="43">为了进一步说明读出结构对电路级联的提升,以图5所示结构为例来说明.图5中包含4个 “与”门和4个“或”门级联的逻辑操作.经过LTspice XVII仿真,对于<i>V</i><sub>1</sub>～<i>V</i><sub>9</sub> 9个逻辑操作数依此为0、1、0、1、0、1、1、1、1的情形,结果如图6所示,由图可以看出最终曲线稳定点约为0.5 V,实际输出结果与理论值相符,展现读出结构能够有效支持逻辑门的深度级联.</p>
                </div>
                <div class="area_img" id="44">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 八级逻辑门级联" src="Detail/GetImg?filename=images/WXYJ201911012_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 <b>八级逻辑门级联</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_044.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="45">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_045.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 OUT输出结果" src="Detail/GetImg?filename=images/WXYJ201911012_045.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 OUT<b>输出结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_045.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="46" name="46" class="anchor-tag">3 <b>基于忆阻器的全加器的级联扩展</b></h3>
                <div class="p1">
                    <p id="47">传统基于忆阻器的全加器不能实现大规模电路的直接级联扩展,因为电路的输出和下一级的输入需求不直接相同.为了解决这一问题,基于上述提出的读出结构,经过适宜性改造如图7所示.这一结构中,“进位输入”端用来读出忆阻器远地端的电压变化信息,然后将电压信息直接通过C端传递给下一级,从而将储存在忆阻器中的阻值信息转换为电压信息传递出来.</p>
                </div>
                <div class="area_img" id="48">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_048.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 支持全加器进位端信号的读出结构" src="Detail/GetImg?filename=images/WXYJ201911012_048.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>支持全加器进位端信号的读出结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_048.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="49">图8给出了利用提出的结构支持全加器多位扩展时进位信息在级联时的具体实现方式.图中的“进位输入”、“C”和“C非”与图7相对应,低位全加器完成二进制数的低位加法运算后(如图中<i>a</i><sub><i>i</i></sub>和<i>b</i><sub><i>i</i></sub>的相加),将进位信息传递给提出的读出结构,读出结构根据低位传来的信号将阻值信息转化为电压信息后传递给高位全加器,依此类推,实现任意位的全加位的运算结构级联.</p>
                </div>
                <div class="area_img" id="50">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_050.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 全加器i位到i+1位利用读出结构级联" src="Detail/GetImg?filename=images/WXYJ201911012_050.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>8 <b>全加器</b><i>i</i><b>位到</b><i>i</i>+1<b>位利用读出结构级联</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_050.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="51" name="51" class="anchor-tag">4 <b>基于忆阻器的可扩展乘法器设计</b></h3>
                <h4 class="anchor-tag" id="52" name="52">4.1 <b>两位乘法器</b></h4>
                <div class="p1">
                    <p id="53">式(2)～(5)给出了两位乘法器的乘数<i>A</i><sub>1</sub><i>A</i><sub>0</sub>、<i>B</i><sub>1</sub><i>B</i><sub>0</sub>与积<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>的各个位之间的逻辑关系,使用基于忆阻器的逻辑门实现的两位乘法器硬件如图9所示.</p>
                </div>
                <div class="p1">
                    <p id="54"><i>Y</i><sub>0</sub>=<i>A</i><sub>0</sub><i>B</i><sub>0</sub>      (2)</p>
                </div>
                <div class="p1">
                    <p id="55"><i>Y</i><sub>1</sub>=<i>A</i><sub>1</sub><i>B</i><sub>0</sub>+<i>A</i><sub>0</sub><i>B</i><sub>1</sub>      (3)</p>
                </div>
                <div class="p1">
                    <p id="56" class="code-formula">
                        <mathml id="56"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi>Y</mi><msub><mrow></mrow><mn>2</mn></msub><mo>=</mo><mi>A</mi><msub><mrow></mrow><mn>1</mn></msub><mi>B</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mrow><mo>(</mo><mrow><mi>A</mi><msub><mrow></mrow><mn>1</mn></msub><mi>B</mi><msub><mrow></mrow><mn>0</mn></msub><mo>⋅</mo><mi>A</mi><msub><mrow></mrow><mn>0</mn></msub><mi>B</mi><msub><mrow></mrow><mn>1</mn></msub></mrow><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>4</mn><mo stretchy="false">)</mo></mtd></mtr><mtr><mtd><mi>Y</mi><msub><mrow></mrow><mn>3</mn></msub><mo>=</mo><mi>A</mi><msub><mrow></mrow><mn>1</mn></msub><mi>B</mi><msub><mrow></mrow><mn>1</mn></msub><mo>⋅</mo><mrow><mo>(</mo><mrow><mi>A</mi><msub><mrow></mrow><mn>1</mn></msub><mi>B</mi><msub><mrow></mrow><mn>0</mn></msub><mo>⋅</mo><mi>A</mi><msub><mrow></mrow><mn>0</mn></msub><mi>B</mi><msub><mrow></mrow><mn>1</mn></msub></mrow><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>5</mn><mo stretchy="false">)</mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="57">图9实现输入<i>A</i><sub>1</sub><i>A</i><sub>0</sub>和<i>B</i><sub>1</sub><i>B</i><sub>0</sub>二进制数的乘法运算,其中<i>A</i><sub>1</sub>、<i>B</i><sub>1</sub>分别为两个乘数的高位,<i>A</i><sub>0</sub>、<i>B</i><sub>0</sub>为两个乘数的低位,2个二位的二进制数相乘得到一个四位的二进制数,即<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>.其中忆阻模型采用的是HP模型,读出结构如图2所示.</p>
                </div>
                <h4 class="anchor-tag" id="58" name="58">4.2 <b>基于提出读出结构的四位乘法器及更多位乘法器位数的扩展</b></h4>
                <div class="p1">
                    <p id="59">随着乘法器位数的增加,电路的复杂程度成指数增长,仅仅通过单纯的逻辑门设计四位乘法器会十分的复杂和繁琐.基于提出的读出结构,将上述逻辑门和加法器结合起来,从而使构建四位的乘法器变得相对容易.例如对于四位乘法器,乘数分别为两个4位二进制数为A和B,乘法结果为一个8位二进制数.具体实现上,首先,将乘数A与B的低两位分别进行乘法运算得出结果.然后,将B中第2位与A的乘法结果向左移1位,空位补0与另一个积相加,得到一个6位的二进制数.接着将A与B的第3位做乘法,并向左移2位后与之前得到的6位二进制数相加,得到一个7位的二进制数.最后,将A与B的最高位做乘法,向左移动3位后与前面得到的7位二进制数相加,得到乘法运算的最终结果8位二进制数.这里主要用到了一系列逻辑门、一个6位全加器、一个7位全加器和一个8位全加器,并采用了提出的读出结构进行级联.</p>
                </div>
                <div class="p1">
                    <p id="60"><i>n</i>位乘法器的设计思路与上面说的4位乘法器例子类似,同样也是通过移位和相加的方式来实现.其中的一个乘数的第<i>i</i>位(<i>i</i>的取值范围2～<i>n</i>)与另一个乘数相乘,记为<i>k</i><sub><i>i</i></sub>.然后,将<i>k</i><sub><i>i</i></sub>向左移动<i>i</i>位并</p>
                </div>
                <div class="area_img" id="61">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 基于忆阻器的两位乘法器" src="Detail/GetImg?filename=images/WXYJ201911012_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>9 <b>基于忆阻器的两位乘法器</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="62">且与上一次相加的结果相加,得到一个i+n位的二进制数.依此类推,经过n-1次移位和相加计算,最终可以得到一个2n位的二进制数,即为n位乘法器的结果,级间采用提出的读出结构进行级联.</p>
                </div>
                <h3 id="63" name="63" class="anchor-tag">5 <b>实验结果</b></h3>
                <div class="p1">
                    <p id="64">不失一般性,以两位乘法器为例进行仿真,仿真工具为LTspice XVII,模型仍然采用HP模型.在仿真过程中,以电压0.5 v代表逻辑“1”、0 v代表逻辑“0”.这里给出其中两种仿真情况结果:<i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2’b01)乘以<i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2’b11)和<i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2’b11)乘以<i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2’b11).</p>
                </div>
                <div class="p1">
                    <p id="65">当输入<i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2’b01)和<i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2’b11)时,<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>的输出如图10所示,<i>Y</i><sub>3</sub>、<i>Y</i><sub>2</sub>、<i>Y</i><sub>1</sub>和<i>Y</i><sub>0</sub>的输出电压值分别约为为0 v、0 v、0.5 v和0.5 v,即<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>的逻辑输出为(=4’b0011),结果与理论相符;当输入<i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2’b11)和<i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2’b11)时,<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>的输出如图11所示,<i>Y</i><sub>3</sub>、<i>Y</i><sub>2</sub>、<i>Y</i><sub>1</sub>和<i>Y</i><sub>0</sub>的输出电压值分别约为为0.5 v、0.5 v、0.5 v和0.5 v,即<i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>的逻辑输出为(=4’b1111),结果与理论亦相符.</p>
                </div>
                <div class="p1">
                    <p id="66">除了仿真结果和理论计算结果统一印证提出的读出结构有效外,通过研究图10和图11中的相同逻辑门在经过不同级联级数后不同时间的输出结果可以看出,输出的同一逻辑值的电压变化曲线十分相近.例如,图9中<i>Y</i><sub>2</sub>相较于<i>Y</i><sub>0</sub>经过更多级逻辑门,对于状态1的输出曲线基本不衰减变化,这也进一步说明了每个逻辑门经过提出的读出结构后保持了独立性,从而可以有效支持基于忆阻器的乘法器的位宽扩展.</p>
                </div>
                <h3 id="67" name="67" class="anchor-tag">6 <b>结束语</b></h3>
                <div class="p1">
                    <p id="68">忆阻器是一种新型纳米器件,由于其低功耗、和CMOS工艺兼容、计算和存储可以在同一物理位置实现等优良特性,其具有解决“存储墙”问题的潜力.然而,在基于忆阻器的传统逻辑设计中,大规模电路扩展时会遇到信号衰减、输入值与输出值状态不统一问题,针对这一问题,提出了一种将忆阻器状态逻辑读出并转换成为电压逻辑的级联结构,基于该结构给出了全加器的位间级联方式和基于忆阻器的乘法器扩展设计.仿真结果表明,该结构可以有效支持乘法器的位宽扩展.然而到目前为止,在设计中,我们并没有对基于忆阻器的出发电路进行优化,后续工作将进一步在利用级联结构后的电路进行优化设计.</p>
                </div>
                <div class="area_img" id="69">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图10 A1A0(=2&#39;b01)与B1B0(=2&#39;b11)相乘输出结果Y3Y2Y1Y0" src="Detail/GetImg?filename=images/WXYJ201911012_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>10 <i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2'b01)<b>与</b><i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2'b11)<b>相乘输出结果</b><i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_069.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="70">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911012_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图11 A1A0(=2&#39;b11)与B1B0(=2&#39;b11)相乘输出结果Y3Y2Y1Y0" src="Detail/GetImg?filename=images/WXYJ201911012_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>11 <i>A</i><sub>1</sub><i>A</i><sub>0</sub>(=2'b11)<b>与</b><i>B</i><sub>1</sub><i>B</i><sub>0</sub>(=2'b11)<b>相乘输出结果</b><i>Y</i><sub>3</sub><i>Y</i><sub>2</sub><i>Y</i><sub>1</sub><i>Y</i><sub>0</sub>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911012_070.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Memristor-The Missing Circuit Element&amp;quot;">

                                <b>[1]</b> CHUA L.Memristor-The missing circuit element[J].IEEE Transactions on Circuit Theory,1971,18(5):507-519.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=The missing memristor found">

                                <b>[2]</b> STRUKOV D B,SNIDER G S,STEWART D R,et al.The missing memristor found[J].Nature,2008,453(7191):80-83.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;#39;Memristive&amp;#39; switches enable &amp;#39;stateful&amp;#39; logic operations via material implication">

                                <b>[3]</b> BORGHETTI J,SNIDER G S,KUEKES P J,et al.'Memristive's witchese nable'stateful'logic operations via material implication[J].Nature,2010,464(7290):873-876.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Boolean logic operations and computing circuits based on memristors">

                                <b>[4]</b> PAPANDROULIDAKISG,VOURKAS I ,VASILEIADIS N ,et al.Boolean logic operations and computing circuits based on memristors[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2014,61(12):972-976.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memristor-CMOS logic and digital computational components">

                                <b>[5]</b> CHO K R,LEE S J,ESHRAGHIAN K.Memristor-CMOS logic and digital computational components[M].North-Holland:Elsevier Science Publishers B.V.2015.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Novel Design for a Memristor-Based OR Gate">

                                <b>[6]</b> ZHANG Y ,SHEN Y ,WANG X ,et al.A novel design for a memristor-based or gate[J].IEEE Transactions on Circuits &amp; Systems II Express Briefs,2015,62(8):781-785.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Perform Stateful Logic on Memristor Memory">

                                <b>[7]</b> ZHU X ,YANG X ,WU C ,et al.Performing stateful logic on memristor memory[J].IEEE Transactions on Circuits &amp; Systems II Analog &amp; Digital Signal Processing,2013,60(10):682-686.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A logic circuit design for perfecting memristor-based material implication">

                                <b>[8]</b> WANG X ,CHEN Q ,WAN H ,et al.A logic circuit design for perfecting memristor-based material implication[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,36(2):279-284.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Novel design for a memristor-based full adder using a new IMPLY logic approach">

                                <b>[9]</b> AHMAD K ,ABDALHOSSEIN R .Novel design for a memristor-based full adder using a new IMPLY logic approach[J].Journal of Computational Electronics,2018,17(3):1303-1314.
                            </a>
                        </p>
                        <p id="21">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Fast boolean logic mapped on memristor crossbar">

                                <b>[10]</b> XIE L,NGUYEN H A D,TAOUIL M,et al.Fast boolean logic mapped on memristor crossbar[C]// IEEE International Conference on Computer Design.New York City,USA,IEEE Computer Society,2015.
                            </a>
                        </p>
                        <p id="23">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits">

                                <b>[11]</b> ZHANG Y,SHEN Y,WANG X,et al.A novel design for memristor-based logic switch and crossbar circuits[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2015,62(5):1402-1411.
                            </a>
                        </p>
                        <p id="25">
                            <a id="bibliography_12" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016744903.nh&amp;v=Mjk2NTJySkViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ2RkNuZ1c3ekpWRjI2R0xTOEd0ak0=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[12]</b> 邓辉.基于忆阻器的加法器设计及其仿真分析[D].武汉:华中科技大学,2016.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201911012" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201911012&amp;v=MTM2NjFyQ1VSTE9lWmVWdkZDbmdXN3pKTWpYU1pMRzRIOWpOcm85RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0Y=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="0" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
