# Component constraints for C:\Users\Andreas\Documents\VR Projekt\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\Andreas\Documents\VR Projekt\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj
# Date: Fri, 13 May 2016 15:29:58 GMT
