

================================================================
== Vivado HLS Report for 'sum'
================================================================
* Date:           Wed Dec 12 12:11:05 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet_100MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  180|  180|  180|  180|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   10|   10|         2|          -|          -|     5|    no    |
        |- Loop 2     |  168|  168|        42|          -|          -|     4|    no    |
        | + Loop 2.1  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    205|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     341|    443|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U1  |lenetSynthMatlab_bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_1_fu_171_p2      |     +    |      0|  0|  12|           3|           1|
    |k_2_fu_112_p2        |     +    |      0|  0|  12|           3|           1|
    |k_3_fu_133_p2        |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_151_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp2_fu_177_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_5_fu_187_p2      |     +    |      0|  0|  15|           5|           5|
    |exitcond1_fu_127_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_106_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_165_p2   |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 104|          31|          25|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  56|         13|    1|         13|
    |b_k_reg_91  |   9|          2|    3|          6|
    |k_1_reg_80  |   9|          2|    3|          6|
    |k_reg_69    |   9|          2|    3|          6|
    |x_address0  |  15|          3|    5|         15|
    |y_address0  |  21|          4|    3|         12|
    |y_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 134|         29|   50|        154|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  12|   0|   12|          0|
    |b_k_1_reg_236      |   3|   0|    3|          0|
    |b_k_reg_91         |   3|   0|    3|          0|
    |k_1_reg_80         |   3|   0|    3|          0|
    |k_2_reg_205        |   3|   0|    3|          0|
    |k_3_reg_223        |   3|   0|    3|          0|
    |k_reg_69           |   3|   0|    3|          0|
    |tmp1_cast_reg_228  |   4|   0|    5|          1|
    |tmp_8_reg_261      |  32|   0|   32|          0|
    |tmp_reg_210        |   3|   0|   64|         61|
    |x_load_1_reg_251   |  32|   0|   32|          0|
    |y_addr_1_reg_246   |   3|   0|    3|          0|
    |y_load_reg_256     |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 136|   0|  198|         62|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      sum     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      sum     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      sum     | return value |
|x_address0  | out |    5|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    3|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_2, %2 ]"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -3" [../Desktop/buildTest/sum.c:164]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [../Desktop/buildTest/sum.c:164]   --->   Operation 17 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [../Desktop/buildTest/sum.c:164]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = zext i3 %k to i64" [../Desktop/buildTest/sum.c:165]   --->   Operation 19 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [25 x float]* %x, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 20 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 21 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/buildTest/sum.c:168]   --->   Operation 22 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 23 [1/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 23 'load' 'x_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [5 x float]* %y, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 24 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_3, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 27 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%k_1_cast = zext i3 %k_1 to i4" [../Desktop/buildTest/sum.c:168]   --->   Operation 28 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:168]   --->   Operation 29 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 30 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:168]   --->   Operation 31 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../Desktop/buildTest/sum.c:168]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:168]   --->   Operation 33 'trunc' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1, i2 0)" [../Desktop/buildTest/sum.c:170]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %k_1_cast, %p_shl" [../Desktop/buildTest/sum.c:170]   --->   Operation 35 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 36 'zext' 'tmp1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 37 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:173]   --->   Operation 38 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.70>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 39 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i4" [../Desktop/buildTest/sum.c:169]   --->   Operation 40 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %b_k, -3" [../Desktop/buildTest/sum.c:169]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 42 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.68ns)   --->   "%b_k_1 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:169]   --->   Operation 43 'add' 'b_k_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [../Desktop/buildTest/sum.c:169]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %b_k_cast, 5" [../Desktop/buildTest/sum.c:170]   --->   Operation 45 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 46 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.77ns)   --->   "%tmp_5 = add i5 %tmp2_cast, %tmp1_cast" [../Desktop/buildTest/sum.c:170]   --->   Operation 47 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %tmp_5 to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 48 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [25 x float]* %x, i64 0, i64 %tmp_6" [../Desktop/buildTest/sum.c:170]   --->   Operation 49 'getelementptr' 'x_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 50 'load' 'x_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %b_k to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 51 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr [5 x float]* %y, i64 0, i64 %tmp_7" [../Desktop/buildTest/sum.c:170]   --->   Operation 52 'getelementptr' 'y_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 53 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 54 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.15>
ST_6 : Operation 55 [1/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 55 'load' 'x_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_6 : Operation 56 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 56 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 7 <SV = 5> <Delay = 8.26>
ST_7 : Operation 57 [5/5] (8.26ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 57 'fadd' 'tmp_8' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.26>
ST_8 : Operation 58 [4/5] (8.26ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 58 'fadd' 'tmp_8' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.26>
ST_9 : Operation 59 [3/5] (8.26ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 59 'fadd' 'tmp_8' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.26>
ST_10 : Operation 60 [2/5] (8.26ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 60 'fadd' 'tmp_8' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.26>
ST_11 : Operation 61 [1/5] (8.26ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 61 'fadd' 'tmp_8' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.15>
ST_12 : Operation 62 [1/1] (2.15ns)   --->   "store float %tmp_8, float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13 (br               ) [ 0111000000000]
k           (phi              ) [ 0010000000000]
exitcond2   (icmp             ) [ 0011000000000]
empty       (speclooptripcount) [ 0000000000000]
k_2         (add              ) [ 0111000000000]
StgValue_18 (br               ) [ 0000000000000]
tmp         (zext             ) [ 0001000000000]
x_addr      (getelementptr    ) [ 0001000000000]
StgValue_22 (br               ) [ 0011111111111]
x_load      (load             ) [ 0000000000000]
y_addr      (getelementptr    ) [ 0000000000000]
StgValue_25 (store            ) [ 0000000000000]
StgValue_26 (br               ) [ 0111000000000]
k_1         (phi              ) [ 0000100000000]
k_1_cast    (zext             ) [ 0000000000000]
exitcond1   (icmp             ) [ 0000111111111]
empty_11    (speclooptripcount) [ 0000000000000]
k_3         (add              ) [ 0010111111111]
StgValue_32 (br               ) [ 0000000000000]
tmp_1       (trunc            ) [ 0000000000000]
p_shl       (bitconcatenate   ) [ 0000000000000]
tmp1        (add              ) [ 0000000000000]
tmp1_cast   (zext             ) [ 0000011111111]
StgValue_37 (br               ) [ 0000111111111]
StgValue_38 (ret              ) [ 0000000000000]
b_k         (phi              ) [ 0000010000000]
b_k_cast    (zext             ) [ 0000000000000]
exitcond    (icmp             ) [ 0000111111111]
empty_12    (speclooptripcount) [ 0000000000000]
b_k_1       (add              ) [ 0000111111111]
StgValue_44 (br               ) [ 0000000000000]
tmp2        (add              ) [ 0000000000000]
tmp2_cast   (zext             ) [ 0000000000000]
tmp_5       (add              ) [ 0000000000000]
tmp_6       (zext             ) [ 0000000000000]
x_addr_1    (getelementptr    ) [ 0000001000000]
tmp_7       (zext             ) [ 0000000000000]
y_addr_1    (getelementptr    ) [ 0000001111111]
StgValue_54 (br               ) [ 0010111111111]
x_load_1    (load             ) [ 0000000111110]
y_load      (load             ) [ 0000000111110]
tmp_8       (fadd             ) [ 0000000000001]
StgValue_62 (store            ) [ 0000000000000]
StgValue_63 (br               ) [ 0000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="3" slack="0"/>
<pin id="30" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="5" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 x_load_1/5 "/>
</bind>
</comp>

<comp id="39" class="1004" name="y_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="3" slack="1"/>
<pin id="43" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/3 y_load/5 StgValue_62/12 "/>
</bind>
</comp>

<comp id="53" class="1004" name="x_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="y_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/5 "/>
</bind>
</comp>

<comp id="69" class="1005" name="k_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="k_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="k_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="1"/>
<pin id="82" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="b_k_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_k_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="exitcond2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="k_1_cast_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="k_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_shl_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="b_k_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_k_cast/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_k_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_1/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp2_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="1"/>
<pin id="190" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="k_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="215" class="1005" name="x_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="k_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp1_cast_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="236" class="1005" name="b_k_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_addr_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="y_addr_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="x_load_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="y_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_8_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="14" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="33" pin="3"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="110"><net_src comp="73" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="73" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="73" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="126"><net_src comp="84" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="84" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="84" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="84" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="123" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="143" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="95" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="95" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="95" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="161" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="200"><net_src comp="95" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="208"><net_src comp="112" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="213"><net_src comp="118" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="218"><net_src comp="26" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="226"><net_src comp="133" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="231"><net_src comp="157" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="239"><net_src comp="171" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="244"><net_src comp="53" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="249"><net_src comp="61" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="254"><net_src comp="33" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="259"><net_src comp="46" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="264"><net_src comp="102" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 12 }
 - Input state : 
	Port: sum : x | {2 3 5 6 }
	Port: sum : y | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_2 : 1
		StgValue_18 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		StgValue_25 : 1
	State 4
		k_1_cast : 1
		exitcond1 : 1
		k_3 : 1
		StgValue_32 : 2
		tmp_1 : 1
		p_shl : 2
		tmp1 : 3
		tmp1_cast : 4
	State 5
		b_k_cast : 1
		exitcond : 1
		b_k_1 : 1
		StgValue_44 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp_5 : 4
		tmp_6 : 5
		x_addr_1 : 6
		x_load_1 : 7
		tmp_7 : 1
		y_addr_1 : 2
		y_load : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |    grp_fu_102    |    2    |   205   |   205   |
|----------|------------------|---------|---------|---------|
|          |    k_2_fu_112    |    0    |    0    |    12   |
|          |    k_3_fu_133    |    0    |    0    |    12   |
|    add   |    tmp1_fu_151   |    0    |    0    |    13   |
|          |   b_k_1_fu_171   |    0    |    0    |    12   |
|          |    tmp2_fu_177   |    0    |    0    |    13   |
|          |   tmp_5_fu_187   |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_106 |    0    |    0    |    9    |
|   icmp   | exitcond1_fu_127 |    0    |    0    |    9    |
|          |  exitcond_fu_165 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|          |    tmp_fu_118    |    0    |    0    |    0    |
|          |  k_1_cast_fu_123 |    0    |    0    |    0    |
|          | tmp1_cast_fu_157 |    0    |    0    |    0    |
|   zext   |  b_k_cast_fu_161 |    0    |    0    |    0    |
|          | tmp2_cast_fu_183 |    0    |    0    |    0    |
|          |   tmp_6_fu_192   |    0    |    0    |    0    |
|          |   tmp_7_fu_197   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   trunc  |   tmp_1_fu_139   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|bitconcatenate|   p_shl_fu_143   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    2    |   205   |   307   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  b_k_1_reg_236  |    3   |
|    b_k_reg_91   |    3   |
|    k_1_reg_80   |    3   |
|   k_2_reg_205   |    3   |
|   k_3_reg_223   |    3   |
|     k_reg_69    |    3   |
|tmp1_cast_reg_228|    5   |
|  tmp_8_reg_261  |   32   |
|   tmp_reg_210   |   64   |
| x_addr_1_reg_241|    5   |
|  x_addr_reg_215 |    5   |
| x_load_1_reg_251|   32   |
| y_addr_1_reg_246|    3   |
|  y_load_reg_256 |   32   |
+-----------------+--------+
|      Total      |   196  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_46 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_46 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   93   || 5.12625 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   307  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   401  |   352  |
+-----------+--------+--------+--------+--------+
