<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — cpu stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="gpu.html">gpu</a></span> (25)
<br/><span class="tag"><a href="system.html">system</a></span> (13)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (11)
<br/><span class="tag"><a href="use.html">use</a></span> (9)
<br/><span class="tag"><a href="memori.html">memori</a></span> (8)
</div>
<h2><span class="ttl">Stem</span> cpu$ (<a href="../words.html">all stems</a>)</h2>
<h3>68 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HanF.html">DAC-2015-HanF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems (<abbr title="Lengfei Han">LH</abbr>, <abbr title="Zhuo Feng">ZF</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-KadjoAKG.html">DAC-2015-KadjoAKG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms (<abbr title="David Kadjo">DK</abbr>, <abbr title="Raid Ayoub">RA</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Paul V. Gratz">PVG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BruggerVWTK.html">DATE-2015-BruggerVWTK</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Reverse longstaff-schwartz american option pricing on hybrid CPU/FPGA systems (<abbr title="Christian Brugger">CB</abbr>, <abbr title="Javier Alejandro Varela">JAV</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Songyin Tang">ST</abbr>, <abbr title="Ralf Korn">RK</abbr>), pp. 1599–1602.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-v2-2015-Salgado.html">ICSE-v2-2015-Salgado</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Profiling Kernels Behavior to Improve CPU / GPU Interactions (<abbr title="Ronie Salgado">RS</abbr>), pp. 754–756.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2015-CatenaMT.html">SIGIR-2015-CatenaMT</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Load-sensitive CPU Power Management for Web Search Engines (<abbr title="Matteo Catena">MC</abbr>, <abbr title="Craig Macdonald">CM</abbr>, <abbr title="Nicola Tonellotto">NT</abbr>), pp. 751–754.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-JoCKBO.html">SAC-2015-JoCKBO</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On running data-intensive algorithms with intelligent SSD and host CPU: a collaborative approach (<abbr title="Yong-Yeon Jo">YYJ</abbr>, <abbr title="Sungwoo Cho">SC</abbr>, <abbr title="Sang-Wook Kim">SWK</abbr>, <abbr title="Duck-Ho Bae">DHB</abbr>, <abbr title="Hyunok Oh">HO</abbr>), pp. 2060–2065.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-KimHSLH.html">CGO-2015-KimHSLH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Locality-centric thread scheduling for bulk-synchronous programming models on CPU architectures (<abbr title="Hee-Seok Kim">HSK</abbr>, <abbr title="Izzat El Hajj">IEH</abbr>, <abbr title="John A. Stratton">JAS</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>), pp. 257–268.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-AroraMPJT.html">HPCA-2015-AroraMPJT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems (<abbr title="Manish Arora">MA</abbr>, <abbr title="Srilatha Manne">SM</abbr>, <abbr title="Indrani Paul">IP</abbr>, <abbr title="Nuwan Jayasena">NJ</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 366–377.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2015-XiaoCHZ.html">HPDC-2015-XiaoCHZ</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Monte Carlo Based Ray Tracing in CPU-GPU Heterogeneous Systems and Applications in Radiation Therapy (<abbr title="Kai Xiao">KX</abbr>, <abbr title="Danny Ziyi Chen">DZC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Bo Zhou">BZ</abbr>), pp. 247–258.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2015-PiaoKOLKKL.html">PPoPP-2015-PiaoKOLKKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/javascript.html" title="javascript">#javascript</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>JAWS: a JavaScript framework for adaptive CPU-GPU work sharing (<abbr title="Xianglan Piao">XP</abbr>, <abbr title="Channoh Kim">CK</abbr>, <abbr title="Younghwan Oh">YO</abbr>, <abbr title="Huiying Li">HL</abbr>, <abbr title="Jincheon Kim">JK</abbr>, <abbr title="Hanjun Kim">HK</abbr>, <abbr title="Jae W. Lee">JWL</abbr>), pp. 251–252.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2015-AmitTSAS.html">SOSP-2015-AmitTSAS</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Virtual CPU validation (<abbr title="Nadav Amit">NA</abbr>, <abbr title="Dan Tsafrir">DT</abbr>, <abbr title="Assaf Schuster">AS</abbr>, <abbr title="Ahmad Ayoub">AA</abbr>, <abbr title="Eran Shlomo">ES</abbr>), pp. 311–327.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KoKYKH.html">DAC-2014-KoKYKH</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms (<abbr title="Youngsub Ko">YK</abbr>, <abbr title="Taeyoung Kim">TK</abbr>, <abbr title="Youngmin Yi">YY</abbr>, <abbr title="Myungsun Kim">MK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-NandakumarM.html">DAC-2014-NandakumarM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs (<abbr title="Vivek S. Nandakumar">VSN</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-PathaniaJPM.html">DAC-2014-PathaniaJPM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Integrated CPU-GPU Power Management for 3D Mobile Games (<abbr title="Anuj Pathania">AP</abbr>, <abbr title="Qing Jiao">QJ</abbr>, <abbr title="Alok Prakash">AP</abbr>, <abbr title="Tulika Mitra">TM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-HeZH14.html">VLDB-2015-HeZH14</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>In-Cache Query Co-Processing on Coupled CPU-GPU Architectures (<abbr title="Jiong He">JH</abbr>, <abbr title="Shuhao Zhang">SZ</abbr>, <abbr title="Bingsheng He">BH</abbr>), pp. 329–340.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2014-GarciaO.html">ICPR-2014-GarciaO</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>CPU-Based Real-Time Surface and Solid Voxelization for Incomplete Point Cloud (<abbr title="Frederic Garcia">FG</abbr>, <abbr title="Björn E. Ottersten">BEO</abbr>), pp. 2757–2762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-PichaiHB.html">ASPLOS-2014-PichaiHB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Architectural support for address translation on GPUs: designing memory management units for CPU/GPUs with unified address spaces (<abbr title="Bharath Pichai">BP</abbr>, <abbr title="Lisa Hsu">LH</abbr>, <abbr title="Abhishek Bhattacharjee">AB</abbr>), pp. 743–758.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/issta.png" alt="ISSTA"/><a href="../ISSTA-2014-NejatiB.html">ISSTA-2014-NejatiB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Identifying optimal trade-offs between CPU time usage and temporal constraints using search (<abbr title="Shiva Nejati">SN</abbr>, <abbr title="Lionel C. Briand">LCB</abbr>), pp. 351–361.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2013-NejatiABHBC.html">ASE-2013-NejatiABHBC</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/risk%20management.html" title="risk management">#risk management</a></span></dt><dd>Minimizing CPU time shortage risks in integrated embedded software (<abbr title="Shiva Nejati">SN</abbr>, <abbr title="Morayo Adedjouma">MA</abbr>, <abbr title="Lionel C. Briand">LCB</abbr>, <abbr title="Jonathan Hellebaut">JH</abbr>, <abbr title="Julien Begey">JB</abbr>, <abbr title="Yves Clement">YC</abbr>), pp. 529–539.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZakharenkoAM.html">DATE-2013-ZakharenkoAM</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Characterizing the performance benefits of fused CPU/GPU systems using FusionSim (<abbr title="Vitaly Zakharenko">VZ</abbr>, <abbr title="Tor M. Aamodt">TMA</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 685–688.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-HeLH.html">VLDB-2013-HeLH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span></dt><dd>Revisiting Co-Processing for Hash Joins on the Coupled CPU-GPU Architecture (<abbr title="Jiong He">JH</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Bingsheng He">BH</abbr>), pp. 889–900.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-ZhangHHL.html">VLDB-2013-ZhangHHL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>OmniDB: Towards Portable and Efficient Query Processing on Parallel CPU/GPU Architectures (<abbr title="Shuhao Zhang">SZ</abbr>, <abbr title="Jiong He">JH</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Mian Lu">ML</abbr>), pp. 1374–1377.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2014-DasNLS13.html">VLDB-2014-DasNLS13</a> <span class="tag"><a href="../tag/as%20a%20service.html" title="as a service">#as a service</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>CPU Sharing Techniques for Performance Isolation in Multitenant Relational Database-as-a-Service (<abbr title="Sudipto Das">SD</abbr>, <abbr title="Vivek R. Narasayya">VRN</abbr>, <abbr title="Feng Li">FL</abbr>, <abbr title="Manoj Syamala">MS</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LustigM.html">HPCA-2013-LustigM</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Reducing GPU offload latency via fine-grained CPU-GPU synchronization (<abbr title="Daniel Lustig">DL</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 354–365.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-YangXFGLXLSYZ.html">PPoPP-2013-YangXFGLXLSYZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A peta-scalable CPU-GPU algorithm for global atmospheric simulations (<abbr title="Chao Yang">CY</abbr>, <abbr title="Wei Xue">WX</abbr>, <abbr title="Haohuan Fu">HF</abbr>, <abbr title="Lin Gan">LG</abbr>, <abbr title="Linfeng Li">LL</abbr>, <abbr title="Yangtong Xu">YX</abbr>, <abbr title="Yutong Lu">YL</abbr>, <abbr title="Jiachang Sun">JS</abbr>, <abbr title="Guangwen Yang">GY</abbr>, <abbr title="Weimin Zheng">WZ</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JeongESP.html">DAC-2012-JeongESP</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC (<abbr title="Min Kyu Jeong">MKJ</abbr>, <abbr title="Mattan Erez">ME</abbr>, <abbr title="Chander Sudanthi">CS</abbr>, <abbr title="Nigel C. Paver">NCP</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KimLCKWYL.html">DAC-2012-KimLCKWYL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU (<abbr title="Dongki Kim">DK</abbr>, <abbr title="Sungkwang Lee">SL</abbr>, <abbr title="Jaewoong Chung">JC</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Dong Hyuk Woo">DHW</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 888–896.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2012-WangHLWZS.html">VLDB-2012-WangHLWZS</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Accelerating Pathology Image Data Cross-Comparison on CPU-GPU Hybrid Systems (<abbr title="Kaibo Wang">KW</abbr>, <abbr title="Yin Huai">YH</abbr>, <abbr title="Rubao Lee">RL</abbr>, <abbr title="Fusheng Wang">FW</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>, <abbr title="Joel H. Saltz">JHS</abbr>), pp. 1543–1554.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2012-NejatiASB.html">MoDELS-2012-NejatiASB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Modeling and Analysis of CPU Usage in Safety-Critical Embedded Systems to Support Stress Testing (<abbr title="Shiva Nejati">SN</abbr>, <abbr title="Stefano Di Alesio">SDA</abbr>, <abbr title="Mehrdad Sabetzadeh">MS</abbr>, <abbr title="Lionel C. Briand">LCB</abbr>), pp. 759–775.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2012-JablinJPLA.html">CGO-2012-JablinJPLA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span></dt><dd>Dynamically managed data for CPU-GPU architectures (<abbr title="Thomas B. Jablin">TBJ</abbr>, <abbr title="James A. Jablin">JAJ</abbr>, <abbr title="Prakash Prabhu">PP</abbr>, <abbr title="Feng Liu">FL</abbr>, <abbr title="David I. August">DIA</abbr>), pp. 165–174.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-AyoubNR.html">HPCA-2012-AyoubNR</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers (<abbr title="Raid Zuhair Ayoub">RZA</abbr>, <abbr title="Rajib Nath">RN</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 299–310.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-LeeK.html">HPCA-2012-LeeK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture (<abbr title="Jaekyu Lee">JL</abbr>, <abbr title="Hyesoon Kim">HK</abbr>), pp. 91–102.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-YangXMZ.html">HPCA-2012-YangXMZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span></dt><dd>CPU-assisted GPGPU on fused CPU-GPU architectures (<abbr title="Yi Yang">YY</abbr>, <abbr title="Ping Xiang">PX</abbr>, <abbr title="Mike Mantor">MM</abbr>, <abbr title="Huiyang Zhou">HZ</abbr>), pp. 103–114.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-XuGRKKX.html">HPDC-2012-XuGRKKX</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>vSlicer: latency-aware virtual machine scheduling via differentiated-frequency CPU slicing (<abbr title="Cong Xu">CX</abbr>, <abbr title="Sahan Gamage">SG</abbr>, <abbr title="Pawan N. Rao">PNR</abbr>, <abbr title="Ardalan Kangarlou">AK</abbr>, <abbr title="Ramana Rao Kompella">RRK</abbr>, <abbr title="Dongyan Xu">DX</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2012-BelayBMTMK.html">OSDI-2012-BelayBMTMK</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Dune: Safe User-level Access to Privileged CPU Features (<abbr title="Adam Belay">AB</abbr>, <abbr title="Andrea Bittau">AB</abbr>, <abbr title="Ali José Mashtizadeh">AJM</abbr>, <abbr title="David Terei">DT</abbr>, <abbr title="David Mazières">DM</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 335–348.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-KimSLNJL.html">PPoPP-2012-KimSLNJL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>OpenCL as a unified programming model for heterogeneous CPU/GPU clusters (<abbr title="Jungwon Kim">JK</abbr>, <abbr title="Sangmin Seo">SS</abbr>, <abbr title="Jun Lee">JL</abbr>, <abbr title="Jeongho Nah">JN</abbr>, <abbr title="Gangwon Jo">GJ</abbr>, <abbr title="Jaejin Lee">JL</abbr>), pp. 299–300.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZhuDC.html">DAC-2011-ZhuDC</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Hermes: an integrated CPU/GPU microarchitecture for IP routing (<abbr title="Yuhao Zhu">YZ</abbr>, <abbr title="Yangdong Deng">YD</abbr>, <abbr title="Yubei Chen">YC</abbr>), pp. 1044–1049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2011-JablinPJJBA.html">PLDI-2011-JablinPJJBA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Automatic CPU-GPU communication management and optimization (<abbr title="Thomas B. Jablin">TBJ</abbr>, <abbr title="Prakash Prabhu">PP</abbr>, <abbr title="James A. Jablin">JAJ</abbr>, <abbr title="Nick P. Johnson">NPJ</abbr>, <abbr title="Stephen R. Beard">SRB</abbr>, <abbr title="David I. August">DIA</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2011-LiLTCZ.html">HPDC-2011-LiLTCZ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Experience of parallelizing cryo-EM 3D reconstruction on a CPU-GPU heterogeneous system (<abbr title="Linchuan Li">LL</abbr>, <abbr title="Xingjian Li">XL</abbr>, <abbr title="Guangming Tan">GT</abbr>, <abbr title="Mingyu Chen">MC</abbr>, <abbr title="Peiheng Zhang">PZ</abbr>), pp. 195–204.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhuSJ.html">DATE-2010-ZhuSJ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs (<abbr title="Jun Zhu">JZ</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 1035–1040.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-TangBHC.html">HPCA-2010-TangBHC</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance (<abbr title="Dan Tang">DT</abbr>, <abbr title="Yungang Bao">YB</abbr>, <abbr title="Weiwu Hu">WH</abbr>, <abbr title="Mingyu Chen">MC</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2010-PerarnauH.html">PPoPP-2010-PerarnauH</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>KRASH: reproducible CPU load generation on many cores machines (<abbr title="Swann Perarnau">SP</abbr>, <abbr title="Guillaume Huard">GH</abbr>), pp. 327–328.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ZhuSJ.html">DATE-2009-ZhuSJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures (<abbr title="Jun Zhu">JZ</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 1506–1511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/issta.png" alt="ISSTA"/><a href="../ISSTA-2009-MartignoniPRB.html">ISSTA-2009-MartignoniPRB</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing CPU emulators (<abbr title="Lorenzo Martignoni">LM</abbr>, <abbr title="Roberto Paleari">RP</abbr>, <abbr title="Giampaolo Fresi Roglia">GFR</abbr>, <abbr title="Danilo Bruschi">DB</abbr>), pp. 261–272.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-ChhuganiNLMHCBKD.html">VLDB-2008-ChhuganiNLMHCBKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>Efficient implementation of sorting on multi-core SIMD CPU architecture (<abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Victor W. Lee">VWL</abbr>, <abbr title="William Macy">WM</abbr>, <abbr title="Mostafa Hagog">MH</abbr>, <abbr title="Yen-Kuang Chen">YKC</abbr>, <abbr title="Akram Baransi">AB</abbr>, <abbr title="Sanjeev Kumar">SK</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 1313–1324.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-SchobelP.html">SAC-2008-SchobelP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Kernel-mode scheduling server for CPU partitioning: a case study using the Windows research kernel (<abbr title="Michael Schöbel">MS</abbr>, <abbr title="Andreas Polze">AP</abbr>), pp. 1700–1704.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-DiaoS.html">HPCA-2008-DiaoS</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Prediction of CPU idle-busy activity pattern (<abbr title="Qian Diao">QD</abbr>, <abbr title="Justin J. Song">JJS</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-AbouGhazalehFRXLCMM.html">LCTES-2007-AbouGhazalehFRXLCMM</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Integrated CPU and l2 cache voltage scaling using machine learning (<abbr title="Nevine AbouGhazaleh">NA</abbr>, <abbr title="Alexandre Peixoto Ferreira">APF</abbr>, <abbr title="Cosmin Rusu">CR</abbr>, <abbr title="Ruibin Xu">RX</abbr>, <abbr title="Frank Liberato">FL</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Daniel Mossé">DM</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>), pp. 41–50.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-KejariwalTGLKBNVP.html">PPoPP-2007-KejariwalTGLKBNVP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Tight analysis of the performance potential of thread speculation using spec CPU 2006 (<abbr title="Arun Kejariwal">AK</abbr>, <abbr title="Xinmin Tian">XT</abbr>, <abbr title="Milind Girkar">MG</abbr>, <abbr title="Wei Li">WL</abbr>, <abbr title="Sergey Kozhukhov">SK</abbr>, <abbr title="Utpal Banerjee">UB</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>, <abbr title="Constantine D. Polychronopoulos">CDP</abbr>), pp. 215–225.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2005-BinderH06.html">QAPL-2005-BinderH06</a> <span class="tag"><a href="../tag/bytecode.html" title="bytecode">#bytecode</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Bytecode Instruction Counting as Portable CPU Consumption Metric (<abbr title="Walter Binder">WB</abbr>, <abbr title="Jarle Hulaas">JH</abbr>), pp. 57–77.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2004-HulaasB.html">PEPM-2004-HulaasB</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/program%20transformation.html" title="program transformation">#program transformation</a></span></dt><dd>Program transformations for portable CPU accounting and control in Java (<abbr title="Jarle Hulaas">JH</abbr>, <abbr title="Walter Binder">WB</abbr>), pp. 169–177.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2004-AndradeBCM.html">HPDC-2004-AndradeBCM</a> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/peer-to-peer.html" title="peer-to-peer">#peer-to-peer</a></span></dt><dd>Discouraging Free Riding in a Peer-to-Peer CPU-Sharing Grid (<abbr title="Nazareno Andrade">NA</abbr>, <abbr title="Francisco Vilar Brasileiro">FVB</abbr>, <abbr title="Walfredo Cirne">WC</abbr>, <abbr title="Miranda Mowbray">MM</abbr>), pp. 129–137.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2003-HsuK.html">PLDI-2003-HsuK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction (<abbr title="Chung-Hsing Hsu">CHH</abbr>, <abbr title="Ulrich Kremer">UK</abbr>), pp. 38–48.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2003-YuanN.html">SOSP-2003-YuanN</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient soft real-time CPU scheduling for mobile multimedia systems (<abbr title="Wanghong Yuan">WY</abbr>, <abbr title="Klara Nahrstedt">KN</abbr>), pp. 149–163.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-RichardsonHHZSL.html">DAC-2002-RichardsonHHZSL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span></dt><dd>The iCOREtm 520 MHz synthesizable CPU core (<abbr title="Nick Richardson">NR</abbr>, <abbr title="Lun Bin Huang">LBH</abbr>, <abbr title="Razak Hossain">RH</abbr>, <abbr title="Tommy Zounes">TZ</abbr>, <abbr title="Naresh Soni">NS</abbr>, <abbr title="Julian Lewis">JL</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-TagoHINSY.html">DATE-2001-TagoHINSY</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span></dt><dd>CPU for PlayStation 2 (<abbr title="Haruyuki Tago">HT</abbr>, <abbr title="Kazuhiro Hashimoto">KH</abbr>, <abbr title="Nobuyuki Ikumi">NI</abbr>, <abbr title="Masato Nagamatsu">MN</abbr>, <abbr title="Masakazu Suzuoki">MS</abbr>, <abbr title="Yasuyuki Yamamoto">YY</abbr>), p. 696.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2000-ManegoldBK.html">VLDB-2000-ManegoldBK</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What Happens During a Join? Dissecting CPU and Memory Optimization Effects (<abbr title="Stefan Manegold">SM</abbr>, <abbr title="Peter A. Boncz">PAB</abbr>, <abbr title="Martin L. Kersten">MLK</abbr>), pp. 339–350.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2000-ChandraAGS.html">OSDI-2000-ChandraAGS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Surplus Fair Scheduling: A Proportional-Share CPU Scheduling Algorithm for Symmetric Multiprocessors (<abbr title="Abhishek Chandra">AC</abbr>, <abbr title="Micah Adler">MA</abbr>, <abbr title="Pawan Goyal">PG</abbr>, <abbr title="Prashant J. Shenoy">PJS</abbr>), pp. 45–58.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1999-WolskiSH.html">HPDC-1999-WolskiSH</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting the CPU Availability of Time-shared Unix Systems on the Computational Grid (<abbr title="Richard Wolski">RW</abbr>, <abbr title="Neil T. Spring">NTS</abbr>, <abbr title="Jim Hayes">JH</abbr>), pp. 105–112.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ShacklefordYOKTY.html">DAC-1997-ShacklefordYOKTY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Memory-CPU Size Optimization for Embedded System Designs (<abbr title="Barry Shackleford">BS</abbr>, <abbr title="Mitsuhiro Yasuda">MY</abbr>, <abbr title="Etsuko Okushi">EO</abbr>, <abbr title="Hisao Koizumi">HK</abbr>, <abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1997-JonesRR.html">SOSP-1997-JonesRR</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>CPU Reservations and Time Constraints: Efficient, Predictable Scheduling of Independent Activities (<abbr title="Michael B. Jones">MBJ</abbr>, <abbr title="Daniela Rosu">DR</abbr>, <abbr title="Marcel-Catalin Rosu">MCR</abbr>), pp. 198–211.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiCJ.html">DAC-1996-DesaiCJ</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Sizing of Clock Distribution Networks for High Performance CPU Chips (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Radenko Cvijetic">RC</abbr>, <abbr title="James Jensen">JJ</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiY.html">DAC-1996-DesaiY</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1996-NurmiBGLP.html">HPDC-1996-NurmiBGLP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Automatic Management of CPU and I/O Bottlenecks in Distributed Applications on ATM Networks (<abbr title="Marc A. Nurmi">MAN</abbr>, <abbr title="William E. Bejcek">WEB</abbr>, <abbr title="Rod N. Gregoire">RNG</abbr>, <abbr title="K. C. Liu">KCL</abbr>, <abbr title="Mark D. Pohl">MDP</abbr>), pp. 481–489.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-NguyenTDTV.html">EDAC-1994-NguyenTDTV</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Synthesis and Verification of the CPU and Caches of a Mainframe System (<abbr title="Huy Nam Nguyen">HNN</abbr>, <abbr title="J. P. Tual">JPT</abbr>, <abbr title="L. Ducousso">LD</abbr>, <abbr title="Michel Thill">MT</abbr>, <abbr title="P. Vallet">PV</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../TRI-Ada-1994-GreeneL.html">TRI-Ada-1994-GreeneL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Embedded CPU Target Migration, Doing More With Less (<abbr title="Robert Greene">RG</abbr>, <abbr title="George Lownes">GL</abbr>), pp. 429–436.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1987-GrayP.html">SIGMOD-1987-GrayP</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>The 5 Minute Rule for Trading Memory for Disk Accesses and The 10 Byte Rule for Trading Memory for CPU Time (<abbr title="Jim Gray">JG</abbr>, <abbr title="Gianfranco R. Putzolu">GRP</abbr>), pp. 395–398.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KangKL.html">DAC-1982-KangKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design (<abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="Robert H. Krambeck">RHK</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>