Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b95b7e9019b944818469ca1dd3c444c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot patterndetect_tb_behav xil_defaultlib.patterndetect_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.patterndetect [patterndetect_default]
Compiling architecture test of entity xil_defaultlib.patterndetect_tb
Built simulation snapshot patterndetect_tb_behav
