// Seed: 3372293480
module module_0;
  tri1 id_1;
  tri id_2 = id_1 & id_1, id_3, id_4;
  wire id_5, id_6, id_7;
  supply1 id_8 = -1'b0;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_5;
  assign id_3 = id_3;
  assign id_3[-1] = 1'd0;
  assign id_1 = 1 < id_2[1];
endmodule
module module_2;
  module_0 modCall_1 ();
endmodule
