Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb 14 16:19:25 2023
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu5ev-sfvc784-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 207
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                    | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks                             | 4          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                         | 2          |
| TIMING-54 | Critical Warning | Scoped false path or clock group constraint between clocks        | 36         |
| LUTAR-1   | Warning          | LUT drives async reset alert                                      | 36         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                 | 1          |
| TIMING-16 | Warning          | Large setup violation                                             | 3          |
| TIMING-18 | Warning          | Missing input or output delay                                     | 64         |
| TIMING-47 | Warning          | False path or asynchronous clock group between synchronous clocks | 36         |
| ULMTCS-2  | Warning          | Control Sets use limits require reduction                         | 1          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                       | 8          |
| XDCH-1    | Warning          | Hold option missing in multicycle path constraint                 | 6          |
| CLKC-40   | Advisory         | Substitute PLLE4 for MMCME4 check                                 | 1          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                        | 2          |
| CLKC-58   | Advisory         | PLLE4 with global clock driver has no LOC                         | 1          |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_pl_1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_canfd/inst/clk_in1 is defined downstream of clock clk_pl_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio0_mdc_clock are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio0_mdc_clock]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio1_mdc_clock are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio1_mdc_clock]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio2_mdc_clock are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio2_mdc_clock]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_pl_0 and clk_pl_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_1]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio0_mdc_clock are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio0_mdc_clock]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio1_mdc_clock are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio1_mdc_clock]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out2_design_1_clk_wiz_0_0 and mdio2_mdc_clock are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_design_1_clk_wiz_0_0] -to [get_clocks mdio2_mdc_clock]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_pl_0 and clk_pl_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_1]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_canfd/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_canfd/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 390 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 392 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#3 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 394 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#4 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 396 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#5 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 398 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#6 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 400 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#7 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 402 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#8 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 404 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#9 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 406 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#10 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 408 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#11 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 410 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#12 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks clk_out1_design_1_clk_wiz_1_0 and clk_pl_0 (see constraint position 412 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#13 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 358 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#14 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 359 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#15 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 360 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#16 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 361 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#17 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 380 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#18 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 381 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#19 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 382 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#20 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 383 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#21 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 329 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#22 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 330 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#23 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 331 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#24 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 332 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#25 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and Net5 (see constraint position 336 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#26 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and Net5 (see constraint position 337 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#27 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and Net5 (see constraint position 338 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#28 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and Net5 (see constraint position 339 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#29 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 351 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#30 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 352 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#31 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 353 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#32 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 354 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#33 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 373 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#34 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 374 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#35 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 375 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#36 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped False Path timing constraint is set between clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 376 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[0]/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_0/inst/mac/inst/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
 (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_929b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_929b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_929b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_1/inst/mac/inst/bd_926b_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
 (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/bd_926b_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
design_1_i/axi_ethernet_2/inst/mac/inst/bd_53da_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
 (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/bd_53da_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw1_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw1_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw1_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw2_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw2_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ethernet_sw2_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
design_1_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/design_1_gmii_to_rgmii_0_0_core_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE,
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -6.240 ns between design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_TRI_reg/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET0MDIOI (clocked by mdio0_mdc_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -6.750 ns between design_1_i/gmii_to_rgmii_2/U0/design_1_gmii_to_rgmii_2_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_TRI_reg/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET2MDIOI (clocked by mdio2_mdc_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -7.311 ns between design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_TRI_reg/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOI (clocked by mdio1_mdc_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on lin_rx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on lin_rx_1 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on lin_rx_10 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on lin_rx_11 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on lin_rx_2 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on lin_rx_3 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on lin_rx_4 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on lin_rx_5 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on lin_rx_6 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on lin_rx_7 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on lin_rx_8 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on lin_rx_9 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on mdio_ps_enet0_mdio_io relative to clock(s) mdio0_mdc_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on mdio_ps_enet1_mdio_io relative to clock(s) mdio1_mdc_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on mdio_ps_enet2_mdio_io relative to clock(s) mdio2_mdc_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on mdio_sw0_mdio_io relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on mdio_sw1_mdio_io relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on mdio_sw2_mdio_io relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on uart_rx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on uart_rx_1 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on uart_rx_2 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on uart_rx_3 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on uart_rx_4 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on uart_rx_5 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on uart_rx_6 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on uart_rx_7 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on lin_tx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on lin_tx_1 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on lin_tx_10 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on lin_tx_11 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on lin_tx_2 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on lin_tx_3 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on lin_tx_4 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on lin_tx_5 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on lin_tx_6 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on lin_tx_7 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on lin_tx_8 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on lin_tx_9 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on mdio_sw0_mdc relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on mdio_sw1_mdc relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on mdio_sw2_mdc relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on ps_enet0_td[0] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on ps_enet0_td[1] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on ps_enet0_td[2] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on ps_enet0_td[3] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on ps_enet0_tx_ctl relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on ps_enet1_td[0] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on ps_enet1_td[1] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on ps_enet1_td[2] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on ps_enet1_td[3] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on ps_enet1_tx_ctl relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on ps_enet2_td[0] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on ps_enet2_td[1] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on ps_enet2_td[2] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on ps_enet2_td[3] relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on ps_enet2_tx_ctl relative to clock(s) design_1_gmii_to_rgmii_0_0_rgmii_tx_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on uart_tx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on uart_tx_1 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on uart_tx_2 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on uart_tx_3 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on uart_tx_4 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on uart_tx_5 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on uart_tx_6 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on uart_tx_7 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 336 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 337 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 338 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 339 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 358 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 359 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 360 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 361 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#9 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 380 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#10 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 381 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#11 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 382 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#12 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Net5 and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 383 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#13 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 329 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#14 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 330 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#15 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 331 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#16 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_rx_clk and ps_enet0_rxc_clk (see constraint position 332 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#17 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 358 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#18 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 359 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#19 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 360 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#20 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 361 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#21 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 380 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#22 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 381 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#23 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 382 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#24 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 383 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#25 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 351 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#26 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 352 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#27 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 353 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#28 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_rx_clk and ps_enet1_rxc_clk (see constraint position 354 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#29 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 380 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#30 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 381 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#31 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 382 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#32 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk and design_1_gmii_to_rgmii_2_0_rgmii_tx_clk (see constraint position 383 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#33 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 373 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#34 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 374 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#35 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 375 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#36 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks design_1_gmii_to_rgmii_2_0_rgmii_rx_clk and ps_enet2_rxc_clk (see constraint position 376 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

ULMTCS-2#1 Warning
Control Sets use limits require reduction  
This design uses 5432 control sets (vs. available limit of 29280, determined by 1 control set per CLB). This exceeds the control set use guideline of 15 percent. This is at a level where reduction is REQUIRED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hier -filter {name =~ *i_MANAGEMENT/DUPLEX_MODE_REG*/C }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '259' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 247)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hier -filter {name =~ *i_MANAGEMENT/SPEED_SELECTION_REG*/C }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '260' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 248)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *idelayctrl_reset_gen/*reset_sync*/PRE }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '256' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 242)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *reset_sync*/PRE }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '258' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 244)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk/CE0}]' of constraint 'set_case_analysis' uses inefficient query to find pin objects (see constraint position '261' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 251)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk/CE1}]' of constraint 'set_case_analysis' uses inefficient query to find pin objects (see constraint position '263' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 253)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk/S0}]' of constraint 'set_case_analysis' uses inefficient query to find pin objects (see constraint position '262' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 252)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name =~ *i_bufgmux_gmii_clk/S1}]' of constraint 'set_case_analysis' uses inefficient query to find pin objects (see constraint position '264' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/constrs_1/new/xdc.xdc (Line: 254)
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks Net5] -fall_to [get_clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc (Line: 41)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks [list Net5 design_1_gmii_to_rgmii_0_0_rgmii_tx_clk design_1_gmii_to_rgmii_1_0_rgmii_tx_clk]] -fall_to [get_clocks design_1_gmii_to_rgmii_2_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc (Line: 41)
Related violations: <none>

XDCH-1#3 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks [list Net5 design_1_gmii_to_rgmii_0_0_rgmii_tx_clk]] -fall_to [get_clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc (Line: 41)
Related violations: <none>

XDCH-1#4 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks Net5] -rise_to [get_clocks design_1_gmii_to_rgmii_0_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc (Line: 40)
Related violations: <none>

XDCH-1#5 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks [list Net5 design_1_gmii_to_rgmii_0_0_rgmii_tx_clk design_1_gmii_to_rgmii_1_0_rgmii_tx_clk]] -rise_to [get_clocks design_1_gmii_to_rgmii_2_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_2_0/synth/design_1_gmii_to_rgmii_2_0_clocks.xdc (Line: 40)
Related violations: <none>

XDCH-1#6 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks [list Net5 design_1_gmii_to_rgmii_0_0_rgmii_tx_clk]] -rise_to [get_clocks design_1_gmii_to_rgmii_1_0_rgmii_tx_clk] 0
/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_1_0/synth/design_1_gmii_to_rgmii_1_0_clocks.xdc (Line: 40)
Related violations: <none>

CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell design_1_i/clk_wiz_0/inst/mmcme4_adv_inst has a single input clock whose source driver, UNKNOWN, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell design_1_i/clk_wiz_0/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#2 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-58#1 Advisory
PLLE4 with global clock driver has no LOC  
The PLLE4_ADV cell design_1_i/clk_wiz_canfd/inst/plle4_adv_inst CLKIN pin is driven by global Clock buffer design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG and does not have a LOC constraint. It is recommended to LOC the PLL and use the CLOCK_DEDICATED_ROUTE constraint on the net driven by the global Clock buffer.
Related violations: <none>


