# do lab2_MUX_TEST.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Jun 03,2019
# vlog -work work lab2_MUX_TEST.vo 
# -- Compiling module lab2_MUX_TEST
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab2_MUX_TEST
# End time: 18:32:14 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Jun 03,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab2_MUX_TEST_vlg_vec_tst
# 
# Top level modules:
# 	lab2_MUX_TEST_vlg_vec_tst
# End time: 18:32:14 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab2_MUX_TEST_vlg_vec_tst 
# Start time: 18:32:15 on Jun 03,2019
# Loading work.lab2_MUX_TEST_vlg_vec_tst
# Loading work.lab2_MUX_TEST
# Loading work.hard_block
# after#24
# ** Note: $stop    : Waveform.vwf.vt(52)
#    Time: 1200 ns  Iteration: 0  Instance: /lab2_MUX_TEST_vlg_vec_tst
# Break in Module lab2_MUX_TEST_vlg_vec_tst at Waveform.vwf.vt line 52
# Stopped at Waveform.vwf.vt line 52
# End time: 18:32:16 on Jun 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
