Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 49e5f404c5f24de9b672e0e2a129ab70 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_behav xil_defaultlib.main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.f_div_1 [f_div_1_default]
Compiling architecture behavioral of entity xil_defaultlib.temporary_counter [temporary_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot main_behav
