

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Mon Nov 13 18:50:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft256_optimized1
* Solution:       pipline_dataflow (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  1312257|  1312257|  13.123 ms|  13.123 ms|  1312258|  1312258|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |Loop_VITIS_LOOP_71_1_proc_U0  |Loop_VITIS_LOOP_71_1_proc  |  1312257|  1312257|  13.123 ms|  13.123 ms|  1312257|  1312257|       no|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    1021|   1184|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    1021|   1184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Loop_VITIS_LOOP_71_1_proc_U0  |Loop_VITIS_LOOP_71_1_proc  |        2|   5|  1021|  1184|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        2|   5|  1021|  1184|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d1        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_we1       |  out|    1|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|real_output_address0  |  out|    8|   ap_memory|   real_output|         array|
|real_output_ce0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_d0        |  out|   32|   ap_memory|   real_output|         array|
|real_output_q0        |   in|   32|   ap_memory|   real_output|         array|
|real_output_we0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_address1  |  out|    8|   ap_memory|   real_output|         array|
|real_output_ce1       |  out|    1|   ap_memory|   real_output|         array|
|real_output_d1        |  out|   32|   ap_memory|   real_output|         array|
|real_output_q1        |   in|   32|   ap_memory|   real_output|         array|
|real_output_we1       |  out|    1|   ap_memory|   real_output|         array|
|imag_output_address0  |  out|    8|   ap_memory|   imag_output|         array|
|imag_output_ce0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_d0        |  out|   32|   ap_memory|   imag_output|         array|
|imag_output_q0        |   in|   32|   ap_memory|   imag_output|         array|
|imag_output_we0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_address1  |  out|    8|   ap_memory|   imag_output|         array|
|imag_output_ce1       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_d1        |  out|   32|   ap_memory|   imag_output|         array|
|imag_output_q1        |   in|   32|   ap_memory|   imag_output|         array|
|imag_output_we1       |  out|    1|   ap_memory|   imag_output|         array|
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

