.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* cts */
.set cts__0__MASK, 0x04
.set cts__0__PC, CYREG_PRT2_PC2
.set cts__0__PORT, 2
.set cts__0__SHIFT, 2
.set cts__AG, CYREG_PRT2_AG
.set cts__AMUX, CYREG_PRT2_AMUX
.set cts__BIE, CYREG_PRT2_BIE
.set cts__BIT_MASK, CYREG_PRT2_BIT_MASK
.set cts__BYP, CYREG_PRT2_BYP
.set cts__CTL, CYREG_PRT2_CTL
.set cts__DM0, CYREG_PRT2_DM0
.set cts__DM1, CYREG_PRT2_DM1
.set cts__DM2, CYREG_PRT2_DM2
.set cts__DR, CYREG_PRT2_DR
.set cts__INP_DIS, CYREG_PRT2_INP_DIS
.set cts__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set cts__LCD_EN, CYREG_PRT2_LCD_EN
.set cts__MASK, 0x04
.set cts__PORT, 2
.set cts__PRT, CYREG_PRT2_PRT
.set cts__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set cts__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set cts__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set cts__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set cts__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set cts__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set cts__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set cts__PS, CYREG_PRT2_PS
.set cts__SHIFT, 2
.set cts__SLW, CYREG_PRT2_SLW

/* rts */
.set rts__0__MASK, 0x80
.set rts__0__PC, CYREG_PRT2_PC7
.set rts__0__PORT, 2
.set rts__0__SHIFT, 7
.set rts__AG, CYREG_PRT2_AG
.set rts__AMUX, CYREG_PRT2_AMUX
.set rts__BIE, CYREG_PRT2_BIE
.set rts__BIT_MASK, CYREG_PRT2_BIT_MASK
.set rts__BYP, CYREG_PRT2_BYP
.set rts__CTL, CYREG_PRT2_CTL
.set rts__DM0, CYREG_PRT2_DM0
.set rts__DM1, CYREG_PRT2_DM1
.set rts__DM2, CYREG_PRT2_DM2
.set rts__DR, CYREG_PRT2_DR
.set rts__INP_DIS, CYREG_PRT2_INP_DIS
.set rts__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set rts__LCD_EN, CYREG_PRT2_LCD_EN
.set rts__MASK, 0x80
.set rts__PORT, 2
.set rts__PRT, CYREG_PRT2_PRT
.set rts__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set rts__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set rts__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set rts__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set rts__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set rts__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set rts__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set rts__PS, CYREG_PRT2_PS
.set rts__SHIFT, 7
.set rts__SLW, CYREG_PRT2_SLW

/* LED1 */
.set LED1__0__MASK, 0x80
.set LED1__0__PC, CYREG_PRT4_PC7
.set LED1__0__PORT, 4
.set LED1__0__SHIFT, 7
.set LED1__AG, CYREG_PRT4_AG
.set LED1__AMUX, CYREG_PRT4_AMUX
.set LED1__BIE, CYREG_PRT4_BIE
.set LED1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED1__BYP, CYREG_PRT4_BYP
.set LED1__CTL, CYREG_PRT4_CTL
.set LED1__DM0, CYREG_PRT4_DM0
.set LED1__DM1, CYREG_PRT4_DM1
.set LED1__DM2, CYREG_PRT4_DM2
.set LED1__DR, CYREG_PRT4_DR
.set LED1__INP_DIS, CYREG_PRT4_INP_DIS
.set LED1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT4_LCD_EN
.set LED1__MASK, 0x80
.set LED1__PORT, 4
.set LED1__PRT, CYREG_PRT4_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED1__PS, CYREG_PRT4_PS
.set LED1__SHIFT, 7
.set LED1__SLW, CYREG_PRT4_SLW

/* LED2 */
.set LED2__0__MASK, 0x40
.set LED2__0__PC, CYREG_PRT4_PC6
.set LED2__0__PORT, 4
.set LED2__0__SHIFT, 6
.set LED2__AG, CYREG_PRT4_AG
.set LED2__AMUX, CYREG_PRT4_AMUX
.set LED2__BIE, CYREG_PRT4_BIE
.set LED2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED2__BYP, CYREG_PRT4_BYP
.set LED2__CTL, CYREG_PRT4_CTL
.set LED2__DM0, CYREG_PRT4_DM0
.set LED2__DM1, CYREG_PRT4_DM1
.set LED2__DM2, CYREG_PRT4_DM2
.set LED2__DR, CYREG_PRT4_DR
.set LED2__INP_DIS, CYREG_PRT4_INP_DIS
.set LED2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT4_LCD_EN
.set LED2__MASK, 0x40
.set LED2__PORT, 4
.set LED2__PRT, CYREG_PRT4_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED2__PS, CYREG_PRT4_PS
.set LED2__SHIFT, 6
.set LED2__SLW, CYREG_PRT4_SLW

/* LED3 */
.set LED3__0__MASK, 0x20
.set LED3__0__PC, CYREG_PRT4_PC5
.set LED3__0__PORT, 4
.set LED3__0__SHIFT, 5
.set LED3__AG, CYREG_PRT4_AG
.set LED3__AMUX, CYREG_PRT4_AMUX
.set LED3__BIE, CYREG_PRT4_BIE
.set LED3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED3__BYP, CYREG_PRT4_BYP
.set LED3__CTL, CYREG_PRT4_CTL
.set LED3__DM0, CYREG_PRT4_DM0
.set LED3__DM1, CYREG_PRT4_DM1
.set LED3__DM2, CYREG_PRT4_DM2
.set LED3__DR, CYREG_PRT4_DR
.set LED3__INP_DIS, CYREG_PRT4_INP_DIS
.set LED3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT4_LCD_EN
.set LED3__MASK, 0x20
.set LED3__PORT, 4
.set LED3__PRT, CYREG_PRT4_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED3__PS, CYREG_PRT4_PS
.set LED3__SHIFT, 5
.set LED3__SLW, CYREG_PRT4_SLW

/* LED4 */
.set LED4__0__MASK, 0x10
.set LED4__0__PC, CYREG_PRT4_PC4
.set LED4__0__PORT, 4
.set LED4__0__SHIFT, 4
.set LED4__AG, CYREG_PRT4_AG
.set LED4__AMUX, CYREG_PRT4_AMUX
.set LED4__BIE, CYREG_PRT4_BIE
.set LED4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED4__BYP, CYREG_PRT4_BYP
.set LED4__CTL, CYREG_PRT4_CTL
.set LED4__DM0, CYREG_PRT4_DM0
.set LED4__DM1, CYREG_PRT4_DM1
.set LED4__DM2, CYREG_PRT4_DM2
.set LED4__DR, CYREG_PRT4_DR
.set LED4__INP_DIS, CYREG_PRT4_INP_DIS
.set LED4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT4_LCD_EN
.set LED4__MASK, 0x10
.set LED4__PORT, 4
.set LED4__PRT, CYREG_PRT4_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED4__PS, CYREG_PRT4_PS
.set LED4__SHIFT, 4
.set LED4__SLW, CYREG_PRT4_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x08
.set Rx_1__0__PC, CYREG_PRT2_PC3
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 3
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x08
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 3
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__PC, CYREG_PRT2_PC5
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 5
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x20
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 5
.set Tx_1__SLW, CYREG_PRT2_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BUZZER */
.set BUZZER__0__MASK, 0x08
.set BUZZER__0__PC, CYREG_PRT12_PC3
.set BUZZER__0__PORT, 12
.set BUZZER__0__SHIFT, 3
.set BUZZER__AG, CYREG_PRT12_AG
.set BUZZER__BIE, CYREG_PRT12_BIE
.set BUZZER__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BUZZER__BYP, CYREG_PRT12_BYP
.set BUZZER__DM0, CYREG_PRT12_DM0
.set BUZZER__DM1, CYREG_PRT12_DM1
.set BUZZER__DM2, CYREG_PRT12_DM2
.set BUZZER__DR, CYREG_PRT12_DR
.set BUZZER__INP_DIS, CYREG_PRT12_INP_DIS
.set BUZZER__MASK, 0x08
.set BUZZER__PORT, 12
.set BUZZER__PRT, CYREG_PRT12_PRT
.set BUZZER__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BUZZER__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BUZZER__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BUZZER__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BUZZER__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BUZZER__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BUZZER__PS, CYREG_PRT12_PS
.set BUZZER__SHIFT, 3
.set BUZZER__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BUZZER__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BUZZER__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BUZZER__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BUZZER__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x00
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x01
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x01

/* LeftRear */
.set LeftRear__0__MASK, 0x10
.set LeftRear__0__PC, CYREG_IO_PC_PRT15_PC4
.set LeftRear__0__PORT, 15
.set LeftRear__0__SHIFT, 4
.set LeftRear__AG, CYREG_PRT15_AG
.set LeftRear__AMUX, CYREG_PRT15_AMUX
.set LeftRear__BIE, CYREG_PRT15_BIE
.set LeftRear__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LeftRear__BYP, CYREG_PRT15_BYP
.set LeftRear__CTL, CYREG_PRT15_CTL
.set LeftRear__DM0, CYREG_PRT15_DM0
.set LeftRear__DM1, CYREG_PRT15_DM1
.set LeftRear__DM2, CYREG_PRT15_DM2
.set LeftRear__DR, CYREG_PRT15_DR
.set LeftRear__INP_DIS, CYREG_PRT15_INP_DIS
.set LeftRear__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LeftRear__LCD_EN, CYREG_PRT15_LCD_EN
.set LeftRear__MASK, 0x10
.set LeftRear__PORT, 15
.set LeftRear__PRT, CYREG_PRT15_PRT
.set LeftRear__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LeftRear__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LeftRear__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LeftRear__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LeftRear__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LeftRear__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LeftRear__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LeftRear__PS, CYREG_PRT15_PS
.set LeftRear__SHIFT, 4
.set LeftRear__SLW, CYREG_PRT15_SLW

/* LeftRear_Rev */
.set LeftRear_Rev__0__MASK, 0x80
.set LeftRear_Rev__0__PC, CYREG_PRT6_PC7
.set LeftRear_Rev__0__PORT, 6
.set LeftRear_Rev__0__SHIFT, 7
.set LeftRear_Rev__AG, CYREG_PRT6_AG
.set LeftRear_Rev__AMUX, CYREG_PRT6_AMUX
.set LeftRear_Rev__BIE, CYREG_PRT6_BIE
.set LeftRear_Rev__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LeftRear_Rev__BYP, CYREG_PRT6_BYP
.set LeftRear_Rev__CTL, CYREG_PRT6_CTL
.set LeftRear_Rev__DM0, CYREG_PRT6_DM0
.set LeftRear_Rev__DM1, CYREG_PRT6_DM1
.set LeftRear_Rev__DM2, CYREG_PRT6_DM2
.set LeftRear_Rev__DR, CYREG_PRT6_DR
.set LeftRear_Rev__INP_DIS, CYREG_PRT6_INP_DIS
.set LeftRear_Rev__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LeftRear_Rev__LCD_EN, CYREG_PRT6_LCD_EN
.set LeftRear_Rev__MASK, 0x80
.set LeftRear_Rev__PORT, 6
.set LeftRear_Rev__PRT, CYREG_PRT6_PRT
.set LeftRear_Rev__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LeftRear_Rev__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LeftRear_Rev__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LeftRear_Rev__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LeftRear_Rev__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LeftRear_Rev__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LeftRear_Rev__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LeftRear_Rev__PS, CYREG_PRT6_PS
.set LeftRear_Rev__SHIFT, 7
.set LeftRear_Rev__SLW, CYREG_PRT6_SLW

/* LeftFront */
.set LeftFront__0__MASK, 0x20
.set LeftFront__0__PC, CYREG_IO_PC_PRT15_PC5
.set LeftFront__0__PORT, 15
.set LeftFront__0__SHIFT, 5
.set LeftFront__AG, CYREG_PRT15_AG
.set LeftFront__AMUX, CYREG_PRT15_AMUX
.set LeftFront__BIE, CYREG_PRT15_BIE
.set LeftFront__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LeftFront__BYP, CYREG_PRT15_BYP
.set LeftFront__CTL, CYREG_PRT15_CTL
.set LeftFront__DM0, CYREG_PRT15_DM0
.set LeftFront__DM1, CYREG_PRT15_DM1
.set LeftFront__DM2, CYREG_PRT15_DM2
.set LeftFront__DR, CYREG_PRT15_DR
.set LeftFront__INP_DIS, CYREG_PRT15_INP_DIS
.set LeftFront__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LeftFront__LCD_EN, CYREG_PRT15_LCD_EN
.set LeftFront__MASK, 0x20
.set LeftFront__PORT, 15
.set LeftFront__PRT, CYREG_PRT15_PRT
.set LeftFront__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LeftFront__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LeftFront__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LeftFront__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LeftFront__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LeftFront__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LeftFront__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LeftFront__PS, CYREG_PRT15_PS
.set LeftFront__SHIFT, 5
.set LeftFront__SLW, CYREG_PRT15_SLW

/* LeftFront_Rev */
.set LeftFront_Rev__0__MASK, 0x40
.set LeftFront_Rev__0__PC, CYREG_PRT3_PC6
.set LeftFront_Rev__0__PORT, 3
.set LeftFront_Rev__0__SHIFT, 6
.set LeftFront_Rev__AG, CYREG_PRT3_AG
.set LeftFront_Rev__AMUX, CYREG_PRT3_AMUX
.set LeftFront_Rev__BIE, CYREG_PRT3_BIE
.set LeftFront_Rev__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LeftFront_Rev__BYP, CYREG_PRT3_BYP
.set LeftFront_Rev__CTL, CYREG_PRT3_CTL
.set LeftFront_Rev__DM0, CYREG_PRT3_DM0
.set LeftFront_Rev__DM1, CYREG_PRT3_DM1
.set LeftFront_Rev__DM2, CYREG_PRT3_DM2
.set LeftFront_Rev__DR, CYREG_PRT3_DR
.set LeftFront_Rev__INP_DIS, CYREG_PRT3_INP_DIS
.set LeftFront_Rev__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LeftFront_Rev__LCD_EN, CYREG_PRT3_LCD_EN
.set LeftFront_Rev__MASK, 0x40
.set LeftFront_Rev__PORT, 3
.set LeftFront_Rev__PRT, CYREG_PRT3_PRT
.set LeftFront_Rev__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LeftFront_Rev__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LeftFront_Rev__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LeftFront_Rev__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LeftFront_Rev__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LeftFront_Rev__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LeftFront_Rev__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LeftFront_Rev__PS, CYREG_PRT3_PS
.set LeftFront_Rev__SHIFT, 6
.set LeftFront_Rev__SLW, CYREG_PRT3_SLW

/* RightRear */
.set RightRear__0__MASK, 0x01
.set RightRear__0__PC, CYREG_PRT6_PC0
.set RightRear__0__PORT, 6
.set RightRear__0__SHIFT, 0
.set RightRear__AG, CYREG_PRT6_AG
.set RightRear__AMUX, CYREG_PRT6_AMUX
.set RightRear__BIE, CYREG_PRT6_BIE
.set RightRear__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RightRear__BYP, CYREG_PRT6_BYP
.set RightRear__CTL, CYREG_PRT6_CTL
.set RightRear__DM0, CYREG_PRT6_DM0
.set RightRear__DM1, CYREG_PRT6_DM1
.set RightRear__DM2, CYREG_PRT6_DM2
.set RightRear__DR, CYREG_PRT6_DR
.set RightRear__INP_DIS, CYREG_PRT6_INP_DIS
.set RightRear__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RightRear__LCD_EN, CYREG_PRT6_LCD_EN
.set RightRear__MASK, 0x01
.set RightRear__PORT, 6
.set RightRear__PRT, CYREG_PRT6_PRT
.set RightRear__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RightRear__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RightRear__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RightRear__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RightRear__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RightRear__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RightRear__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RightRear__PS, CYREG_PRT6_PS
.set RightRear__SHIFT, 0
.set RightRear__SLW, CYREG_PRT6_SLW

/* RightRear_Rev */
.set RightRear_Rev__0__MASK, 0x08
.set RightRear_Rev__0__PC, CYREG_PRT5_PC3
.set RightRear_Rev__0__PORT, 5
.set RightRear_Rev__0__SHIFT, 3
.set RightRear_Rev__AG, CYREG_PRT5_AG
.set RightRear_Rev__AMUX, CYREG_PRT5_AMUX
.set RightRear_Rev__BIE, CYREG_PRT5_BIE
.set RightRear_Rev__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RightRear_Rev__BYP, CYREG_PRT5_BYP
.set RightRear_Rev__CTL, CYREG_PRT5_CTL
.set RightRear_Rev__DM0, CYREG_PRT5_DM0
.set RightRear_Rev__DM1, CYREG_PRT5_DM1
.set RightRear_Rev__DM2, CYREG_PRT5_DM2
.set RightRear_Rev__DR, CYREG_PRT5_DR
.set RightRear_Rev__INP_DIS, CYREG_PRT5_INP_DIS
.set RightRear_Rev__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RightRear_Rev__LCD_EN, CYREG_PRT5_LCD_EN
.set RightRear_Rev__MASK, 0x08
.set RightRear_Rev__PORT, 5
.set RightRear_Rev__PRT, CYREG_PRT5_PRT
.set RightRear_Rev__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RightRear_Rev__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RightRear_Rev__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RightRear_Rev__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RightRear_Rev__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RightRear_Rev__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RightRear_Rev__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RightRear_Rev__PS, CYREG_PRT5_PS
.set RightRear_Rev__SHIFT, 3
.set RightRear_Rev__SLW, CYREG_PRT5_SLW

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT0_PC0
.set LCD_Char_1_LCDPort__0__PORT, 0
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT0_PC1
.set LCD_Char_1_LCDPort__1__PORT, 0
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT0_PC2
.set LCD_Char_1_LCDPort__2__PORT, 0
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT0_PC3
.set LCD_Char_1_LCDPort__3__PORT, 0
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT0_PC4
.set LCD_Char_1_LCDPort__4__PORT, 0
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT0_PC5
.set LCD_Char_1_LCDPort__5__PORT, 0
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT0_PC6
.set LCD_Char_1_LCDPort__6__PORT, 0
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT0_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT0_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT0_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT0_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT0_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT0_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT0_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT0_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT0_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT0_INP_DIS
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT0_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 0
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT0_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT0_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT0_SLW

/* RightFront */
.set RightFront__0__MASK, 0x04
.set RightFront__0__PC, CYREG_PRT6_PC2
.set RightFront__0__PORT, 6
.set RightFront__0__SHIFT, 2
.set RightFront__AG, CYREG_PRT6_AG
.set RightFront__AMUX, CYREG_PRT6_AMUX
.set RightFront__BIE, CYREG_PRT6_BIE
.set RightFront__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RightFront__BYP, CYREG_PRT6_BYP
.set RightFront__CTL, CYREG_PRT6_CTL
.set RightFront__DM0, CYREG_PRT6_DM0
.set RightFront__DM1, CYREG_PRT6_DM1
.set RightFront__DM2, CYREG_PRT6_DM2
.set RightFront__DR, CYREG_PRT6_DR
.set RightFront__INP_DIS, CYREG_PRT6_INP_DIS
.set RightFront__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RightFront__LCD_EN, CYREG_PRT6_LCD_EN
.set RightFront__MASK, 0x04
.set RightFront__PORT, 6
.set RightFront__PRT, CYREG_PRT6_PRT
.set RightFront__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RightFront__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RightFront__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RightFront__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RightFront__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RightFront__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RightFront__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RightFront__PS, CYREG_PRT6_PS
.set RightFront__SHIFT, 2
.set RightFront__SLW, CYREG_PRT6_SLW

/* RightFront_Rev */
.set RightFront_Rev__0__MASK, 0x02
.set RightFront_Rev__0__PC, CYREG_PRT5_PC1
.set RightFront_Rev__0__PORT, 5
.set RightFront_Rev__0__SHIFT, 1
.set RightFront_Rev__AG, CYREG_PRT5_AG
.set RightFront_Rev__AMUX, CYREG_PRT5_AMUX
.set RightFront_Rev__BIE, CYREG_PRT5_BIE
.set RightFront_Rev__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RightFront_Rev__BYP, CYREG_PRT5_BYP
.set RightFront_Rev__CTL, CYREG_PRT5_CTL
.set RightFront_Rev__DM0, CYREG_PRT5_DM0
.set RightFront_Rev__DM1, CYREG_PRT5_DM1
.set RightFront_Rev__DM2, CYREG_PRT5_DM2
.set RightFront_Rev__DR, CYREG_PRT5_DR
.set RightFront_Rev__INP_DIS, CYREG_PRT5_INP_DIS
.set RightFront_Rev__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RightFront_Rev__LCD_EN, CYREG_PRT5_LCD_EN
.set RightFront_Rev__MASK, 0x02
.set RightFront_Rev__PORT, 5
.set RightFront_Rev__PRT, CYREG_PRT5_PRT
.set RightFront_Rev__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RightFront_Rev__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RightFront_Rev__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RightFront_Rev__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RightFront_Rev__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RightFront_Rev__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RightFront_Rev__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RightFront_Rev__PS, CYREG_PRT5_PS
.set RightFront_Rev__SHIFT, 1
.set RightFront_Rev__SLW, CYREG_PRT5_SLW

/* MotorPwmLeft_PWMUDB */
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__0__POS, 0
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__1__POS, 1
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__2__POS, 2
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__3__POS, 3
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__5__POS, 5
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* MotorPwmRight_PWMUDB */
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set MotorPwmRight_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set MotorPwmRight_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set MotorPwmRight_PWMUDB_genblk8_stsreg__0__POS, 0
.set MotorPwmRight_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set MotorPwmRight_PWMUDB_genblk8_stsreg__1__POS, 1
.set MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set MotorPwmRight_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set MotorPwmRight_PWMUDB_genblk8_stsreg__2__POS, 2
.set MotorPwmRight_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set MotorPwmRight_PWMUDB_genblk8_stsreg__3__POS, 3
.set MotorPwmRight_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set MotorPwmRight_PWMUDB_genblk8_stsreg__5__POS, 5
.set MotorPwmRight_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set MotorPwmRight_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
