// Seed: 2241231168
module module_0 (
    input  wire id_0,
    output tri  id_1,
    output tri1 id_2,
    output wor  id_3
);
  wire id_5;
  assign id_1 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    input tri id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    input wand id_10
);
  assign id_8 = id_6(1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9
  );
  logic id_12;
  nand primCall (id_9, id_7, id_0, id_10, id_3, id_4, id_6, id_5);
  assign id_9 = 1;
endmodule
