#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2CS_SCB */
#define I2CS_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2CS_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2CS_SCB__CTRL CYREG_SCB0_CTRL
#define I2CS_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2CS_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2CS_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2CS_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2CS_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2CS_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2CS_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2CS_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2CS_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2CS_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2CS_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2CS_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2CS_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2CS_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2CS_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2CS_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2CS_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2CS_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2CS_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2CS_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2CS_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2CS_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2CS_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2CS_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2CS_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2CS_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2CS_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2CS_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2CS_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2CS_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2CS_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2CS_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2CS_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2CS_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2CS_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2CS_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2CS_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2CS_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2CS_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2CS_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2CS_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2CS_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2CS_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2CS_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2CS_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2CS_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2CS_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2CS_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2CS_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2CS_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2CS_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2CS_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2CS_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2CS_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2CS_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2CS_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2CS_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2CS_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2CS_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2CS_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2CS_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2CS_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2CS_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2CS_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2CS_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2CS_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2CS_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2CS_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2CS_SCB__SS0_POSISTION 0u
#define I2CS_SCB__SS1_POSISTION 1u
#define I2CS_SCB__SS2_POSISTION 2u
#define I2CS_SCB__SS3_POSISTION 3u
#define I2CS_SCB__STATUS CYREG_SCB0_STATUS
#define I2CS_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2CS_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2CS_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2CS_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2CS_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2CS_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2CS_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2CS_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2CS_SCB_IRQ */
#define I2CS_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CS_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CS_SCB_IRQ__INTC_MASK 0x400u
#define I2CS_SCB_IRQ__INTC_NUMBER 10u
#define I2CS_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2CS_SCB_IRQ__INTC_PRIOR_NUM 1u
#define I2CS_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CS_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CS_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CS_SCBCLK */
#define I2CS_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2CS_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2CS_SCBCLK__ENABLE_MASK 0x80000000u
#define I2CS_SCBCLK__MASK 0x80000000u
#define I2CS_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2CS_scl */
#define I2CS_scl__0__DM__MASK 0x07u
#define I2CS_scl__0__DM__SHIFT 0
#define I2CS_scl__0__DR CYREG_PRT4_DR
#define I2CS_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CS_scl__0__HSIOM_MASK 0x0000000Fu
#define I2CS_scl__0__HSIOM_SHIFT 0u
#define I2CS_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2CS_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_scl__0__MASK 0x01u
#define I2CS_scl__0__PC CYREG_PRT4_PC
#define I2CS_scl__0__PC2 CYREG_PRT4_PC2
#define I2CS_scl__0__PORT 4u
#define I2CS_scl__0__PS CYREG_PRT4_PS
#define I2CS_scl__0__SHIFT 0
#define I2CS_scl__DR CYREG_PRT4_DR
#define I2CS_scl__INTCFG CYREG_PRT4_INTCFG
#define I2CS_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_scl__MASK 0x01u
#define I2CS_scl__PC CYREG_PRT4_PC
#define I2CS_scl__PC2 CYREG_PRT4_PC2
#define I2CS_scl__PORT 4u
#define I2CS_scl__PS CYREG_PRT4_PS
#define I2CS_scl__SHIFT 0

/* I2CS_sda */
#define I2CS_sda__0__DM__MASK 0x38u
#define I2CS_sda__0__DM__SHIFT 3
#define I2CS_sda__0__DR CYREG_PRT4_DR
#define I2CS_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CS_sda__0__HSIOM_MASK 0x000000F0u
#define I2CS_sda__0__HSIOM_SHIFT 4u
#define I2CS_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2CS_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_sda__0__MASK 0x02u
#define I2CS_sda__0__PC CYREG_PRT4_PC
#define I2CS_sda__0__PC2 CYREG_PRT4_PC2
#define I2CS_sda__0__PORT 4u
#define I2CS_sda__0__PS CYREG_PRT4_PS
#define I2CS_sda__0__SHIFT 1
#define I2CS_sda__DR CYREG_PRT4_DR
#define I2CS_sda__INTCFG CYREG_PRT4_INTCFG
#define I2CS_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2CS_sda__MASK 0x02u
#define I2CS_sda__PC CYREG_PRT4_PC
#define I2CS_sda__PC2 CYREG_PRT4_PC2
#define I2CS_sda__PORT 4u
#define I2CS_sda__PS CYREG_PRT4_PS
#define I2CS_sda__SHIFT 1

/* DEBUG_tx */
#define DEBUG_tx__0__DM__MASK 0x38u
#define DEBUG_tx__0__DM__SHIFT 3
#define DEBUG_tx__0__DR CYREG_PRT1_DR
#define DEBUG_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DEBUG_tx__0__HSIOM_MASK 0x000000F0u
#define DEBUG_tx__0__HSIOM_SHIFT 4u
#define DEBUG_tx__0__INTCFG CYREG_PRT1_INTCFG
#define DEBUG_tx__0__INTSTAT CYREG_PRT1_INTSTAT
#define DEBUG_tx__0__MASK 0x02u
#define DEBUG_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_tx__0__PC CYREG_PRT1_PC
#define DEBUG_tx__0__PC2 CYREG_PRT1_PC2
#define DEBUG_tx__0__PORT 1u
#define DEBUG_tx__0__PS CYREG_PRT1_PS
#define DEBUG_tx__0__SHIFT 1
#define DEBUG_tx__DR CYREG_PRT1_DR
#define DEBUG_tx__INTCFG CYREG_PRT1_INTCFG
#define DEBUG_tx__INTSTAT CYREG_PRT1_INTSTAT
#define DEBUG_tx__MASK 0x02u
#define DEBUG_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_tx__PC CYREG_PRT1_PC
#define DEBUG_tx__PC2 CYREG_PRT1_PC2
#define DEBUG_tx__PORT 1u
#define DEBUG_tx__PS CYREG_PRT1_PS
#define DEBUG_tx__SHIFT 1

/* RedPWM_cy_m0s8_tcpwm_1 */
#define RedPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define RedPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define RedPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define RedPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define RedPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define RedPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define RedPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define RedPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define RedPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define RedPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define RedPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define RedPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define RedPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define RedPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define RedPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* RedPin */
#define RedPin__0__DM__MASK 0x7000u
#define RedPin__0__DM__SHIFT 12
#define RedPin__0__DR CYREG_PRT2_DR
#define RedPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RedPin__0__HSIOM_MASK 0x000F0000u
#define RedPin__0__HSIOM_SHIFT 16u
#define RedPin__0__INTCFG CYREG_PRT2_INTCFG
#define RedPin__0__INTSTAT CYREG_PRT2_INTSTAT
#define RedPin__0__MASK 0x10u
#define RedPin__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define RedPin__0__OUT_SEL_SHIFT 8u
#define RedPin__0__OUT_SEL_VAL 0u
#define RedPin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RedPin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RedPin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RedPin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RedPin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RedPin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RedPin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RedPin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RedPin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RedPin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RedPin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RedPin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RedPin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RedPin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RedPin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RedPin__0__PC CYREG_PRT2_PC
#define RedPin__0__PC2 CYREG_PRT2_PC2
#define RedPin__0__PORT 2u
#define RedPin__0__PS CYREG_PRT2_PS
#define RedPin__0__SHIFT 4
#define RedPin__DR CYREG_PRT2_DR
#define RedPin__INTCFG CYREG_PRT2_INTCFG
#define RedPin__INTSTAT CYREG_PRT2_INTSTAT
#define RedPin__MASK 0x10u
#define RedPin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RedPin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RedPin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RedPin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RedPin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RedPin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RedPin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RedPin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RedPin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RedPin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RedPin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RedPin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RedPin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RedPin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RedPin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RedPin__PC CYREG_PRT2_PC
#define RedPin__PC2 CYREG_PRT2_PC2
#define RedPin__PORT 2u
#define RedPin__PS CYREG_PRT2_PS
#define RedPin__SHIFT 4

/* BluePWM_cy_m0s8_tcpwm_1 */
#define BluePWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define BluePWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define BluePWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define BluePWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define BluePWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define BluePWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define BluePWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define BluePWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define BluePWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define BluePWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define BluePWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define BluePWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define BluePWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define BluePWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define BluePWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* BluePin */
#define BluePin__0__DM__MASK 0x07u
#define BluePin__0__DM__SHIFT 0
#define BluePin__0__DR CYREG_PRT0_DR
#define BluePin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BluePin__0__HSIOM_MASK 0x0000000Fu
#define BluePin__0__HSIOM_SHIFT 0u
#define BluePin__0__INTCFG CYREG_PRT0_INTCFG
#define BluePin__0__INTSTAT CYREG_PRT0_INTSTAT
#define BluePin__0__MASK 0x01u
#define BluePin__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define BluePin__0__OUT_SEL_SHIFT 0u
#define BluePin__0__OUT_SEL_VAL 0u
#define BluePin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BluePin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BluePin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BluePin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BluePin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BluePin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BluePin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BluePin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BluePin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BluePin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BluePin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BluePin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BluePin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BluePin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BluePin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BluePin__0__PC CYREG_PRT0_PC
#define BluePin__0__PC2 CYREG_PRT0_PC2
#define BluePin__0__PORT 0u
#define BluePin__0__PS CYREG_PRT0_PS
#define BluePin__0__SHIFT 0
#define BluePin__DR CYREG_PRT0_DR
#define BluePin__INTCFG CYREG_PRT0_INTCFG
#define BluePin__INTSTAT CYREG_PRT0_INTSTAT
#define BluePin__MASK 0x01u
#define BluePin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BluePin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BluePin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BluePin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BluePin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BluePin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BluePin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BluePin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BluePin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BluePin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BluePin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BluePin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BluePin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BluePin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BluePin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BluePin__PC CYREG_PRT0_PC
#define BluePin__PC2 CYREG_PRT0_PC2
#define BluePin__PORT 0u
#define BluePin__PS CYREG_PRT0_PS
#define BluePin__SHIFT 0

/* DistEcho */
#define DistEcho__0__DM__MASK 0x07u
#define DistEcho__0__DM__SHIFT 0
#define DistEcho__0__DR CYREG_PRT2_DR
#define DistEcho__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DistEcho__0__HSIOM_MASK 0x0000000Fu
#define DistEcho__0__HSIOM_SHIFT 0u
#define DistEcho__0__INTCFG CYREG_PRT2_INTCFG
#define DistEcho__0__INTSTAT CYREG_PRT2_INTSTAT
#define DistEcho__0__MASK 0x01u
#define DistEcho__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistEcho__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistEcho__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistEcho__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistEcho__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistEcho__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistEcho__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistEcho__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistEcho__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistEcho__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistEcho__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistEcho__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistEcho__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistEcho__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistEcho__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistEcho__0__PC CYREG_PRT2_PC
#define DistEcho__0__PC2 CYREG_PRT2_PC2
#define DistEcho__0__PORT 2u
#define DistEcho__0__PS CYREG_PRT2_PS
#define DistEcho__0__SHIFT 0
#define DistEcho__DR CYREG_PRT2_DR
#define DistEcho__INTCFG CYREG_PRT2_INTCFG
#define DistEcho__INTSTAT CYREG_PRT2_INTSTAT
#define DistEcho__MASK 0x01u
#define DistEcho__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistEcho__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistEcho__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistEcho__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistEcho__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistEcho__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistEcho__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistEcho__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistEcho__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistEcho__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistEcho__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistEcho__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistEcho__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistEcho__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistEcho__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistEcho__PC CYREG_PRT2_PC
#define DistEcho__PC2 CYREG_PRT2_PC2
#define DistEcho__PORT 2u
#define DistEcho__PS CYREG_PRT2_PS
#define DistEcho__SHIFT 0

/* GreenPWM_cy_m0s8_tcpwm_1 */
#define GreenPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define GreenPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define GreenPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define GreenPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define GreenPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define GreenPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define GreenPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define GreenPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define GreenPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define GreenPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define GreenPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define GreenPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* GreenPin */
#define GreenPin__0__DM__MASK 0x38000u
#define GreenPin__0__DM__SHIFT 15
#define GreenPin__0__DR CYREG_PRT2_DR
#define GreenPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GreenPin__0__HSIOM_MASK 0x00F00000u
#define GreenPin__0__HSIOM_SHIFT 20u
#define GreenPin__0__INTCFG CYREG_PRT2_INTCFG
#define GreenPin__0__INTSTAT CYREG_PRT2_INTSTAT
#define GreenPin__0__MASK 0x20u
#define GreenPin__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define GreenPin__0__OUT_SEL_SHIFT 10u
#define GreenPin__0__OUT_SEL_VAL 2u
#define GreenPin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GreenPin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GreenPin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GreenPin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GreenPin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GreenPin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GreenPin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GreenPin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GreenPin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GreenPin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GreenPin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GreenPin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GreenPin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GreenPin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GreenPin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GreenPin__0__PC CYREG_PRT2_PC
#define GreenPin__0__PC2 CYREG_PRT2_PC2
#define GreenPin__0__PORT 2u
#define GreenPin__0__PS CYREG_PRT2_PS
#define GreenPin__0__SHIFT 5
#define GreenPin__DR CYREG_PRT2_DR
#define GreenPin__INTCFG CYREG_PRT2_INTCFG
#define GreenPin__INTSTAT CYREG_PRT2_INTSTAT
#define GreenPin__MASK 0x20u
#define GreenPin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GreenPin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GreenPin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GreenPin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GreenPin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GreenPin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GreenPin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GreenPin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GreenPin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GreenPin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GreenPin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GreenPin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GreenPin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GreenPin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GreenPin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GreenPin__PC CYREG_PRT2_PC
#define GreenPin__PC2 CYREG_PRT2_PC2
#define GreenPin__PORT 2u
#define GreenPin__PS CYREG_PRT2_PS
#define GreenPin__SHIFT 5

/* LumenCom_SCB */
#define LumenCom_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define LumenCom_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define LumenCom_SCB__CTRL CYREG_SCB1_CTRL
#define LumenCom_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define LumenCom_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define LumenCom_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define LumenCom_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define LumenCom_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define LumenCom_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define LumenCom_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define LumenCom_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define LumenCom_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define LumenCom_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define LumenCom_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define LumenCom_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define LumenCom_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define LumenCom_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define LumenCom_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define LumenCom_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define LumenCom_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define LumenCom_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define LumenCom_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define LumenCom_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define LumenCom_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define LumenCom_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define LumenCom_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define LumenCom_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define LumenCom_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define LumenCom_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define LumenCom_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define LumenCom_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define LumenCom_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define LumenCom_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define LumenCom_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define LumenCom_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define LumenCom_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define LumenCom_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define LumenCom_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define LumenCom_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define LumenCom_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define LumenCom_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define LumenCom_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define LumenCom_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define LumenCom_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define LumenCom_SCB__INTR_M CYREG_SCB1_INTR_M
#define LumenCom_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define LumenCom_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define LumenCom_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define LumenCom_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define LumenCom_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define LumenCom_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define LumenCom_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define LumenCom_SCB__INTR_S CYREG_SCB1_INTR_S
#define LumenCom_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define LumenCom_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define LumenCom_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define LumenCom_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define LumenCom_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define LumenCom_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define LumenCom_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define LumenCom_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define LumenCom_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define LumenCom_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define LumenCom_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define LumenCom_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define LumenCom_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define LumenCom_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define LumenCom_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define LumenCom_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define LumenCom_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define LumenCom_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define LumenCom_SCB__SS0_POSISTION 0u
#define LumenCom_SCB__SS1_POSISTION 1u
#define LumenCom_SCB__SS2_POSISTION 2u
#define LumenCom_SCB__SS3_POSISTION 3u
#define LumenCom_SCB__STATUS CYREG_SCB1_STATUS
#define LumenCom_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define LumenCom_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define LumenCom_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define LumenCom_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define LumenCom_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define LumenCom_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define LumenCom_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define LumenCom_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* LumenCom_SCB_IRQ */
#define LumenCom_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define LumenCom_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define LumenCom_SCB_IRQ__INTC_MASK 0x800u
#define LumenCom_SCB_IRQ__INTC_NUMBER 11u
#define LumenCom_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define LumenCom_SCB_IRQ__INTC_PRIOR_NUM 2u
#define LumenCom_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define LumenCom_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define LumenCom_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LumenCom_SCBCLK */
#define LumenCom_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define LumenCom_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define LumenCom_SCBCLK__ENABLE_MASK 0x80000000u
#define LumenCom_SCBCLK__MASK 0x80000000u
#define LumenCom_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* LumenCom_scl */
#define LumenCom_scl__0__DM__MASK 0x07u
#define LumenCom_scl__0__DM__SHIFT 0
#define LumenCom_scl__0__DR CYREG_PRT3_DR
#define LumenCom_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LumenCom_scl__0__HSIOM_MASK 0x0000000Fu
#define LumenCom_scl__0__HSIOM_SHIFT 0u
#define LumenCom_scl__0__INTCFG CYREG_PRT3_INTCFG
#define LumenCom_scl__0__INTSTAT CYREG_PRT3_INTSTAT
#define LumenCom_scl__0__MASK 0x01u
#define LumenCom_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LumenCom_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LumenCom_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LumenCom_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LumenCom_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LumenCom_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LumenCom_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LumenCom_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LumenCom_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LumenCom_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LumenCom_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LumenCom_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LumenCom_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LumenCom_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LumenCom_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LumenCom_scl__0__PC CYREG_PRT3_PC
#define LumenCom_scl__0__PC2 CYREG_PRT3_PC2
#define LumenCom_scl__0__PORT 3u
#define LumenCom_scl__0__PS CYREG_PRT3_PS
#define LumenCom_scl__0__SHIFT 0
#define LumenCom_scl__DR CYREG_PRT3_DR
#define LumenCom_scl__INTCFG CYREG_PRT3_INTCFG
#define LumenCom_scl__INTSTAT CYREG_PRT3_INTSTAT
#define LumenCom_scl__MASK 0x01u
#define LumenCom_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LumenCom_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LumenCom_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LumenCom_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LumenCom_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LumenCom_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LumenCom_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LumenCom_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LumenCom_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LumenCom_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LumenCom_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LumenCom_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LumenCom_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LumenCom_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LumenCom_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LumenCom_scl__PC CYREG_PRT3_PC
#define LumenCom_scl__PC2 CYREG_PRT3_PC2
#define LumenCom_scl__PORT 3u
#define LumenCom_scl__PS CYREG_PRT3_PS
#define LumenCom_scl__SHIFT 0

/* LumenCom_sda */
#define LumenCom_sda__0__DM__MASK 0x38u
#define LumenCom_sda__0__DM__SHIFT 3
#define LumenCom_sda__0__DR CYREG_PRT3_DR
#define LumenCom_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LumenCom_sda__0__HSIOM_MASK 0x000000F0u
#define LumenCom_sda__0__HSIOM_SHIFT 4u
#define LumenCom_sda__0__INTCFG CYREG_PRT3_INTCFG
#define LumenCom_sda__0__INTSTAT CYREG_PRT3_INTSTAT
#define LumenCom_sda__0__MASK 0x02u
#define LumenCom_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LumenCom_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LumenCom_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LumenCom_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LumenCom_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LumenCom_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LumenCom_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LumenCom_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LumenCom_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LumenCom_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LumenCom_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LumenCom_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LumenCom_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LumenCom_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LumenCom_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LumenCom_sda__0__PC CYREG_PRT3_PC
#define LumenCom_sda__0__PC2 CYREG_PRT3_PC2
#define LumenCom_sda__0__PORT 3u
#define LumenCom_sda__0__PS CYREG_PRT3_PS
#define LumenCom_sda__0__SHIFT 1
#define LumenCom_sda__DR CYREG_PRT3_DR
#define LumenCom_sda__INTCFG CYREG_PRT3_INTCFG
#define LumenCom_sda__INTSTAT CYREG_PRT3_INTSTAT
#define LumenCom_sda__MASK 0x02u
#define LumenCom_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LumenCom_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LumenCom_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LumenCom_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LumenCom_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LumenCom_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LumenCom_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LumenCom_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LumenCom_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LumenCom_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LumenCom_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LumenCom_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LumenCom_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LumenCom_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LumenCom_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LumenCom_sda__PC CYREG_PRT3_PC
#define LumenCom_sda__PC2 CYREG_PRT3_PC2
#define LumenCom_sda__PORT 3u
#define LumenCom_sda__PS CYREG_PRT3_PS
#define LumenCom_sda__SHIFT 1

/* PIR_Trig */
#define PIR_Trig__0__DM__MASK 0xE00u
#define PIR_Trig__0__DM__SHIFT 9
#define PIR_Trig__0__DR CYREG_PRT2_DR
#define PIR_Trig__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PIR_Trig__0__HSIOM_MASK 0x0000F000u
#define PIR_Trig__0__HSIOM_SHIFT 12u
#define PIR_Trig__0__INTCFG CYREG_PRT2_INTCFG
#define PIR_Trig__0__INTSTAT CYREG_PRT2_INTSTAT
#define PIR_Trig__0__MASK 0x08u
#define PIR_Trig__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PIR_Trig__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PIR_Trig__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PIR_Trig__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PIR_Trig__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PIR_Trig__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PIR_Trig__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PIR_Trig__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PIR_Trig__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PIR_Trig__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PIR_Trig__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PIR_Trig__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PIR_Trig__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PIR_Trig__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PIR_Trig__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PIR_Trig__0__PC CYREG_PRT2_PC
#define PIR_Trig__0__PC2 CYREG_PRT2_PC2
#define PIR_Trig__0__PORT 2u
#define PIR_Trig__0__PS CYREG_PRT2_PS
#define PIR_Trig__0__SHIFT 3
#define PIR_Trig__DR CYREG_PRT2_DR
#define PIR_Trig__INTCFG CYREG_PRT2_INTCFG
#define PIR_Trig__INTSTAT CYREG_PRT2_INTSTAT
#define PIR_Trig__MASK 0x08u
#define PIR_Trig__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PIR_Trig__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PIR_Trig__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PIR_Trig__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PIR_Trig__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PIR_Trig__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PIR_Trig__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PIR_Trig__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PIR_Trig__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PIR_Trig__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PIR_Trig__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PIR_Trig__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PIR_Trig__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PIR_Trig__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PIR_Trig__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PIR_Trig__PC CYREG_PRT2_PC
#define PIR_Trig__PC2 CYREG_PRT2_PC2
#define PIR_Trig__PORT 2u
#define PIR_Trig__PS CYREG_PRT2_PS
#define PIR_Trig__SHIFT 3

/* DistReset */
#define DistReset__0__DM__MASK 0x1C0u
#define DistReset__0__DM__SHIFT 6
#define DistReset__0__DR CYREG_PRT2_DR
#define DistReset__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DistReset__0__HSIOM_MASK 0x00000F00u
#define DistReset__0__HSIOM_SHIFT 8u
#define DistReset__0__INTCFG CYREG_PRT2_INTCFG
#define DistReset__0__INTSTAT CYREG_PRT2_INTSTAT
#define DistReset__0__MASK 0x04u
#define DistReset__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistReset__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistReset__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistReset__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistReset__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistReset__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistReset__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistReset__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistReset__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistReset__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistReset__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistReset__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistReset__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistReset__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistReset__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistReset__0__PC CYREG_PRT2_PC
#define DistReset__0__PC2 CYREG_PRT2_PC2
#define DistReset__0__PORT 2u
#define DistReset__0__PS CYREG_PRT2_PS
#define DistReset__0__SHIFT 2
#define DistReset__DR CYREG_PRT2_DR
#define DistReset__INTCFG CYREG_PRT2_INTCFG
#define DistReset__INTSTAT CYREG_PRT2_INTSTAT
#define DistReset__MASK 0x04u
#define DistReset__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistReset__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistReset__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistReset__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistReset__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistReset__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistReset__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistReset__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistReset__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistReset__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistReset__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistReset__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistReset__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistReset__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistReset__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistReset__PC CYREG_PRT2_PC
#define DistReset__PC2 CYREG_PRT2_PC2
#define DistReset__PORT 2u
#define DistReset__PS CYREG_PRT2_PS
#define DistReset__SHIFT 2

/* DistTimer_TimerUDB */
#define DistTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define DistTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define DistTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define DistTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define DistTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define DistTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define DistTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define DistTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define DistTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define DistTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define DistTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define DistTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_01
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define DistTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define DistTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F1_01

/* DistTrigger */
#define DistTrigger__0__DM__MASK 0x38u
#define DistTrigger__0__DM__SHIFT 3
#define DistTrigger__0__DR CYREG_PRT2_DR
#define DistTrigger__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DistTrigger__0__HSIOM_MASK 0x000000F0u
#define DistTrigger__0__HSIOM_SHIFT 4u
#define DistTrigger__0__INTCFG CYREG_PRT2_INTCFG
#define DistTrigger__0__INTSTAT CYREG_PRT2_INTSTAT
#define DistTrigger__0__MASK 0x02u
#define DistTrigger__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistTrigger__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistTrigger__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistTrigger__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistTrigger__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistTrigger__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistTrigger__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistTrigger__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistTrigger__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistTrigger__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistTrigger__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistTrigger__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistTrigger__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistTrigger__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistTrigger__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistTrigger__0__PC CYREG_PRT2_PC
#define DistTrigger__0__PC2 CYREG_PRT2_PC2
#define DistTrigger__0__PORT 2u
#define DistTrigger__0__PS CYREG_PRT2_PS
#define DistTrigger__0__SHIFT 1
#define DistTrigger__DR CYREG_PRT2_DR
#define DistTrigger__INTCFG CYREG_PRT2_INTCFG
#define DistTrigger__INTSTAT CYREG_PRT2_INTSTAT
#define DistTrigger__MASK 0x02u
#define DistTrigger__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DistTrigger__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DistTrigger__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DistTrigger__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DistTrigger__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DistTrigger__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DistTrigger__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DistTrigger__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DistTrigger__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DistTrigger__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DistTrigger__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DistTrigger__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DistTrigger__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DistTrigger__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DistTrigger__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DistTrigger__PC CYREG_PRT2_PC
#define DistTrigger__PC2 CYREG_PRT2_PC2
#define DistTrigger__PORT 2u
#define DistTrigger__PS CYREG_PRT2_PS
#define DistTrigger__SHIFT 1

/* timer_clock */
#define timer_clock__DIVIDER_MASK 0x0000FFFFu
#define timer_clock__ENABLE CYREG_CLK_DIVIDER_C00
#define timer_clock__ENABLE_MASK 0x80000000u
#define timer_clock__MASK 0x80000000u
#define timer_clock__REGISTER CYREG_CLK_DIVIDER_C00

/* DistTimerInt */
#define DistTimerInt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define DistTimerInt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define DistTimerInt__INTC_MASK 0x01u
#define DistTimerInt__INTC_NUMBER 0u
#define DistTimerInt__INTC_PRIOR_MASK 0xC0u
#define DistTimerInt__INTC_PRIOR_NUM 3u
#define DistTimerInt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define DistTimerInt__INTC_SET_EN_REG CYREG_CM0_ISER
#define DistTimerInt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MetronomeISR */
#define MetronomeISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MetronomeISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MetronomeISR__INTC_MASK 0x04u
#define MetronomeISR__INTC_NUMBER 2u
#define MetronomeISR__INTC_PRIOR_MASK 0xC00000u
#define MetronomeISR__INTC_PRIOR_NUM 3u
#define MetronomeISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define MetronomeISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define MetronomeISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MetronomeTimer_TimerUDB */
#define MetronomeTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define MetronomeTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define MetronomeTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define MetronomeTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define MetronomeTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define MetronomeTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MetronomeTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* metronome_clock */
#define metronome_clock__DIVIDER_MASK 0x0000FFFFu
#define metronome_clock__ENABLE CYREG_CLK_DIVIDER_B01
#define metronome_clock__ENABLE_MASK 0x80000000u
#define metronome_clock__MASK 0x80000000u
#define metronome_clock__REGISTER CYREG_CLK_DIVIDER_B01

/* DistInterruptPin */
#define DistInterruptPin__0__DM__MASK 0x38u
#define DistInterruptPin__0__DM__SHIFT 3
#define DistInterruptPin__0__DR CYREG_PRT0_DR
#define DistInterruptPin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DistInterruptPin__0__HSIOM_MASK 0x000000F0u
#define DistInterruptPin__0__HSIOM_SHIFT 4u
#define DistInterruptPin__0__INTCFG CYREG_PRT0_INTCFG
#define DistInterruptPin__0__INTSTAT CYREG_PRT0_INTSTAT
#define DistInterruptPin__0__MASK 0x02u
#define DistInterruptPin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DistInterruptPin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DistInterruptPin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DistInterruptPin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DistInterruptPin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DistInterruptPin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DistInterruptPin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DistInterruptPin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DistInterruptPin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DistInterruptPin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DistInterruptPin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DistInterruptPin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DistInterruptPin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DistInterruptPin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DistInterruptPin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DistInterruptPin__0__PC CYREG_PRT0_PC
#define DistInterruptPin__0__PC2 CYREG_PRT0_PC2
#define DistInterruptPin__0__PORT 0u
#define DistInterruptPin__0__PS CYREG_PRT0_PS
#define DistInterruptPin__0__SHIFT 1
#define DistInterruptPin__DR CYREG_PRT0_DR
#define DistInterruptPin__INTCFG CYREG_PRT0_INTCFG
#define DistInterruptPin__INTSTAT CYREG_PRT0_INTSTAT
#define DistInterruptPin__MASK 0x02u
#define DistInterruptPin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DistInterruptPin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DistInterruptPin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DistInterruptPin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DistInterruptPin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DistInterruptPin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DistInterruptPin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DistInterruptPin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DistInterruptPin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DistInterruptPin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DistInterruptPin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DistInterruptPin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DistInterruptPin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DistInterruptPin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DistInterruptPin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DistInterruptPin__PC CYREG_PRT0_PC
#define DistInterruptPin__PC2 CYREG_PRT0_PC2
#define DistInterruptPin__PORT 0u
#define DistInterruptPin__PS CYREG_PRT0_PS
#define DistInterruptPin__SHIFT 1

/* Miscellaneous */
#define CY_PROJECT_NAME "Sensor-PSoC"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
