;redcode
;assert 1
	SPL 0, #2
	CMP 7, <160
	MOV -1, <-20
	SUB @121, 173
	MOV -507, <-27
	SPL 188, #72
	MOV -7, <-20
	SPL 0, #-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMN <-6, @-120
	JMN <-6, @-120
	MOV 100, @2
	JMZ -107, -20
	SPL 188, #72
	JMP @-12, #270
	SPL 188, #72
	ADD -130, 8
	ADD 18, <-9
	JMZ 0, <13
	ADD -130, 8
	ADD -130, 8
	ADD @-126, 128
	ADD 295, 60
	ADD @-126, 128
	CMP @13, 0
	ADD @-126, 128
	ADD 480, -6
	ADD 480, -6
	ADD -130, 8
	ADD -130, 8
	SUB 1, <-1
	ADD @-126, 128
	ADD 780, <-6
	SUB <12, @315
	SUB <12, @315
	DJN 121, 0
	CMP 7, <163
	SLT 121, 0
	CMP 7, <163
	SLT 121, 0
	SUB 3, @20
	SUB @121, 173
	SUB 3, @20
	SUB @-126, 128
	MOV -1, <-20
	SUB @-126, 128
	SUB @121, 173
	MOV -1, <-20
	MOV -507, <-27
