// Seed: 3575676561
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    output uwire id_5
);
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  assign id_3 = 1;
  nor primCall (id_4, id_10, id_8, id_13, id_19, id_12, id_15, id_20, id_17, id_0, id_9);
endmodule
