

================================================================
== Vitis HLS Report for 'kernel_attention'
================================================================
* Date:           Thu Oct 19 11:51:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525                       |kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4                       |      208|      208|  10.400 us|  10.400 us|      208|      208|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539         |kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4         |    15683|    15683|   0.784 ms|   0.784 ms|    15683|    15683|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549                         |kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3                         |    15698|    15698|   0.785 ms|   0.785 ms|    15698|    15698|       no|
        |grp_DW_conv_fu_557                                                                           |DW_conv                                                                           |        ?|        ?|          ?|          ?|        ?|        ?|       no|
        |grp_compute_skip_fu_570                                                                      |compute_skip                                                                      |   439045|   658565|  21.952 ms|  32.928 ms|   439045|   658565|       no|
        |grp_get_qk_fu_581                                                                            |get_qk                                                                            |    31378|    31378|   1.569 ms|   1.569 ms|    31378|    31378|       no|
        |grp_compute_multiplication_fu_590                                                            |compute_multiplication                                                            |   904737|  4428817|  45.237 ms|  0.221 sec|   904737|  4428817|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608             |kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum             |  1920921|  1920921|  96.046 ms|  96.046 ms|  1920921|  1920921|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623  |kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT  |    15691|    15691|   0.785 ms|   0.785 ms|    15691|    15691|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631  |kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT  |    15691|    15691|   0.785 ms|   0.785 ms|    15691|    15691|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639      |kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4      |    47051|    47051|   2.353 ms|   2.353 ms|    47051|    47051|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647  |kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT  |    47048|    47048|   2.352 ms|   2.352 ms|    47048|    47048|       no|
        |grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655      |kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4      |    47043|    47043|   2.352 ms|   2.352 ms|    47043|    47043|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_371_2  |    18080|    18080|       226|          -|          -|    80|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      306|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        5|     89|    23519|    36598|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|     1909|     -|
|Register             |        -|      -|     3337|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        5|     89|    26856|    38813|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      2|        3|        8|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_DW_conv_fu_557                                                                           |DW_conv                                                                           |        0|  11|  3995|   4920|    0|
    |grp_compute_multiplication_fu_590                                                            |compute_multiplication                                                            |        0|   9|   626|   1237|    0|
    |grp_compute_skip_fu_570                                                                      |compute_skip                                                                      |        0|   0|   285|   1114|    0|
    |control_s_axi_U                                                                              |control_s_axi                                                                     |        0|   0|  1990|   3624|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U198                                                          |dadd_64ns_64ns_64_1_full_dsp_1                                                    |        0|   3|     0|    708|    0|
    |dsqrt_64ns_64ns_64_5_no_dsp_1_U199                                                           |dsqrt_64ns_64ns_64_5_no_dsp_1                                                     |        0|   0|     0|      0|    0|
    |fpext_32ns_64_1_no_dsp_1_U196                                                                |fpext_32ns_64_1_no_dsp_1                                                          |        0|   0|     0|      0|    0|
    |fpext_32ns_64_1_no_dsp_1_U197                                                                |fpext_32ns_64_1_no_dsp_1                                                          |        0|   0|     0|      0|    0|
    |grp_get_qk_fu_581                                                                            |get_qk                                                                            |        0|   6|  1416|   1761|    0|
    |gmem0_m_axi_U                                                                                |gmem0_m_axi                                                                       |        0|   0|   764|   1118|    0|
    |gmem1_m_axi_U                                                                                |gmem1_m_axi                                                                       |        0|   0|   764|   1118|    0|
    |gmem_m_axi_U                                                                                 |gmem_m_axi                                                                        |        0|   0|   764|   1118|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623  |kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT  |        0|   2|   583|    913|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647  |kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT  |        0|   0|   183|    817|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631  |kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT  |        0|   1|   510|    848|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539         |kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4         |        0|   0|    52|     95|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608             |kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum             |        5|  40|  8328|  11906|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655      |kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4      |        0|   0|    54|     98|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525                       |kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4                       |        0|  13|   576|   1160|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639      |kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4      |        0|   2|   640|    803|    0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549                         |kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3                         |        0|   2|  1989|   3240|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                                        |                                                                                  |        5|  89| 23519|  36598|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln371_fu_794_p2   |         +|   0|  0|  14|           7|           1|
    |empty_115_fu_804_p2   |         +|   0|  0|  70|          63|          63|
    |empty_117_fu_819_p2   |         +|   0|  0|  70|          63|          63|
    |empty_119_fu_834_p2   |         +|   0|  0|  70|          63|          63|
    |empty_121_fu_849_p2   |         +|   0|  0|  70|          63|          63|
    |icmp_ln371_fu_788_p2  |      icmp|   0|  0|  10|           7|           7|
    |ap_block_state38_io   |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 306|         267|         261|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |                           Name                          | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  616|        120|    1|        120|
    |c_fu_242                                                 |    9|          2|    7|         14|
    |gmem0_ARADDR                                             |   14|          3|   64|        192|
    |gmem0_ARLEN                                              |   14|          3|   32|         96|
    |gmem0_ARVALID                                            |   14|          3|    1|          3|
    |gmem0_AWADDR                                             |   14|          3|   64|        192|
    |gmem0_AWLEN                                              |   14|          3|   32|         96|
    |gmem0_AWVALID                                            |   14|          3|    1|          3|
    |gmem0_BREADY                                             |   14|          3|    1|          3|
    |gmem0_RREADY                                             |    9|          2|    1|          2|
    |gmem0_WVALID                                             |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                           |    9|          2|    1|          2|
    |gmem0_blk_n_AW                                           |    9|          2|    1|          2|
    |gmem0_blk_n_B                                            |    9|          2|    1|          2|
    |gmem1_ARADDR                                             |   14|          3|   64|        192|
    |gmem1_ARLEN                                              |   14|          3|   32|         96|
    |gmem1_ARVALID                                            |   14|          3|    1|          3|
    |gmem1_AWADDR                                             |   14|          3|   64|        192|
    |gmem1_AWLEN                                              |   14|          3|   32|         96|
    |gmem1_AWVALID                                            |   14|          3|    1|          3|
    |gmem1_BREADY                                             |   14|          3|    1|          3|
    |gmem1_RREADY                                             |    9|          2|    1|          2|
    |gmem1_WVALID                                             |    9|          2|    1|          2|
    |gmem1_blk_n_AR                                           |    9|          2|    1|          2|
    |gmem1_blk_n_AW                                           |    9|          2|    1|          2|
    |gmem1_blk_n_B                                            |    9|          2|    1|          2|
    |gmem_ARADDR                                              |  102|         21|   64|       1344|
    |gmem_ARLEN                                               |   65|         15|   32|        480|
    |gmem_ARVALID                                             |   65|         13|    1|         13|
    |gmem_AWADDR                                              |   65|         14|   64|        896|
    |gmem_AWLEN                                               |   65|         14|   32|        448|
    |gmem_AWVALID                                             |   65|         13|    1|         13|
    |gmem_BREADY                                              |   65|         13|    1|         13|
    |gmem_RREADY                                              |   65|         13|    1|         13|
    |gmem_WDATA                                               |   65|         12|   32|        384|
    |gmem_WSTRB                                               |   65|         12|    4|         48|
    |gmem_WVALID                                              |   65|         12|    1|         12|
    |gmem_blk_n_AR                                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                                            |    9|          2|    1|          2|
    |gmem_blk_n_B                                             |    9|          2|    1|          2|
    |gmem_blk_n_R                                             |    9|          2|    1|          2|
    |grp_DW_conv_fu_557_bias                                  |   14|          3|   64|        192|
    |grp_DW_conv_fu_557_in_r                                  |   14|          3|   64|        192|
    |grp_DW_conv_fu_557_kernel                                |   14|          3|   64|        192|
    |grp_DW_conv_fu_557_out_r                                 |   14|          3|   64|        192|
    |grp_DW_conv_fu_557_p_read4                               |   14|          3|    8|         24|
    |grp_compute_multiplication_fu_590_afterQKMultiplication  |   14|          3|   64|        192|
    |grp_compute_multiplication_fu_590_in_k                   |   14|          3|   64|        192|
    |grp_compute_multiplication_fu_590_in_q                   |   14|          3|   64|        192|
    |grp_compute_multiplication_fu_590_p_read3                |   14|          3|    6|         18|
    |grp_compute_multiplication_fu_590_p_read4                |   14|          3|    6|         18|
    |grp_compute_multiplication_fu_590_scale                  |   14|          3|   32|         96|
    |grp_compute_skip_fu_570_afterAct                         |   14|          3|   64|        192|
    |grp_compute_skip_fu_570_buffer_result                    |   14|          3|   64|        192|
    |grp_compute_skip_fu_570_p_read1                          |   14|          3|    8|         24|
    |grp_fu_665_p0                                            |   14|          3|   32|         96|
    +---------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                    | 1909|        389| 1313|       7000|
    +---------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                                   Name                                                   |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |QKV_read_reg_1067                                                                                         |   64|   0|   64|          0|
    |add29_i_reg_1279                                                                                          |   64|   0|   64|          0|
    |afterAct2_read_reg_1073                                                                                   |   64|   0|   64|          0|
    |afterConv1_read_reg_1154                                                                                  |   64|   0|   64|          0|
    |afterConv2_read_reg_1089                                                                                  |   64|   0|   64|          0|
    |afterPad_read_reg_1167                                                                                    |   64|   0|   64|          0|
    |afterQKMultiplication_read_reg_1119                                                                       |   64|   0|   64|          0|
    |afterQKXMultiplication_read_reg_1101                                                                      |   64|   0|   64|          0|
    |afterRearrangeQKX_read_reg_1095                                                                           |   64|   0|   64|          0|
    |afterRearrangeX2_read_reg_1107                                                                            |   64|   0|   64|          0|
    |afterRearrangeX_read_reg_1160                                                                             |   64|   0|   64|          0|
    |afterSoftmax_read_reg_1113                                                                                |   64|   0|   64|          0|
    |ap_CS_fsm                                                                                                 |  119|   0|  119|          0|
    |bias1_read_reg_1144                                                                                       |   64|   0|   64|          0|
    |bias2_read_reg_1079                                                                                       |   64|   0|   64|          0|
    |buffer_out_read_reg_1061                                                                                  |   64|   0|   64|          0|
    |buffer_result_read_reg_1056                                                                               |   64|   0|   64|          0|
    |c_fu_242                                                                                                  |    7|   0|    7|          0|
    |conv36_i_reg_1294                                                                                         |   64|   0|   64|          0|
    |empty_116_reg_1299                                                                                        |   32|   0|   32|          0|
    |gmem1_addr_reg_1211                                                                                       |   64|   0|   64|          0|
    |gmem_addr_1_read_reg_1269                                                                                 |   32|   0|   32|          0|
    |gmem_addr_1_reg_1239                                                                                      |   64|   0|   64|          0|
    |gmem_addr_2_read_reg_1274                                                                                 |   32|   0|   32|          0|
    |gmem_addr_2_reg_1245                                                                                      |   64|   0|   64|          0|
    |gmem_addr_3_read_reg_1284                                                                                 |   32|   0|   32|          0|
    |gmem_addr_3_reg_1251                                                                                      |   64|   0|   64|          0|
    |gmem_addr_4_read_reg_1289                                                                                 |   32|   0|   32|          0|
    |gmem_addr_4_reg_1257                                                                                      |   64|   0|   64|          0|
    |grp_DW_conv_fu_557_ap_start_reg                                                                           |    1|   0|    1|          0|
    |grp_compute_multiplication_fu_590_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_compute_skip_fu_570_ap_start_reg                                                                      |    1|   0|    1|          0|
    |grp_get_qk_fu_581_ap_start_reg                                                                            |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg             |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg                       |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg                         |    1|   0|    1|          0|
    |in_k_read_reg_1126                                                                                        |   64|   0|   64|          0|
    |in_q_read_reg_1132                                                                                        |   64|   0|   64|          0|
    |in_qk_read_reg_1138                                                                                       |   64|   0|   64|          0|
    |kernel1_read_reg_1149                                                                                     |   64|   0|   64|          0|
    |kernel2_read_reg_1084                                                                                     |   64|   0|   64|          0|
    |reg_682                                                                                                   |   64|   0|   64|          0|
    |sext_ln371_2_reg_1216                                                                                     |   63|   0|   63|          0|
    |sext_ln371_3_reg_1221                                                                                     |   63|   0|   63|          0|
    |sext_ln371_4_reg_1226                                                                                     |   63|   0|   63|          0|
    |sext_ln371_5_reg_1231                                                                                     |   63|   0|   63|          0|
    |tmp_reg_1304                                                                                              |   64|   0|   64|          0|
    |trunc_ln1_reg_1324                                                                                        |   62|   0|   62|          0|
    |trunc_ln230_1_reg_1330                                                                                    |   62|   0|   62|          0|
    |trunc_ln268_1_reg_1263                                                                                    |   62|   0|   62|          0|
    |trunc_ln2_reg_1350                                                                                        |   62|   0|   62|          0|
    |trunc_ln371_1_reg_1179                                                                                    |   62|   0|   62|          0|
    |trunc_ln371_2_reg_1186                                                                                    |   62|   0|   62|          0|
    |trunc_ln371_3_reg_1191                                                                                    |   62|   0|   62|          0|
    |trunc_ln371_4_reg_1196                                                                                    |   62|   0|   62|          0|
    |trunc_ln371_5_reg_1201                                                                                    |   62|   0|   62|          0|
    |trunc_ln3_reg_1361                                                                                        |   62|   0|   62|          0|
    |trunc_ln4_reg_1372                                                                                        |   62|   0|   62|          0|
    |trunc_ln5_reg_1383                                                                                        |   62|   0|   62|          0|
    |trunc_ln6_reg_1309                                                                                        |   62|   0|   62|          0|
    |trunc_ln7_reg_1340                                                                                        |   62|   0|   62|          0|
    |trunc_ln_reg_1173                                                                                         |   62|   0|   62|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                                     | 3337|   0| 3337|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    9|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    9|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kernel_attention|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 27 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 9 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 120 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%buffer_result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %buffer_result" [kernel_attention.cpp:608]   --->   Operation 121 'read' 'buffer_result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%buffer_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %buffer_out" [kernel_attention.cpp:608]   --->   Operation 122 'read' 'buffer_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%QKV_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %QKV" [kernel_attention.cpp:608]   --->   Operation 123 'read' 'QKV_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%afterAct2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterAct2" [kernel_attention.cpp:608]   --->   Operation 124 'read' 'afterAct2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%bias2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias2" [kernel_attention.cpp:608]   --->   Operation 125 'read' 'bias2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%kernel2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel2" [kernel_attention.cpp:608]   --->   Operation 126 'read' 'kernel2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%afterConv2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterConv2" [kernel_attention.cpp:608]   --->   Operation 127 'read' 'afterConv2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%afterRearrangeQKX_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterRearrangeQKX" [kernel_attention.cpp:608]   --->   Operation 128 'read' 'afterRearrangeQKX_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (1.00ns)   --->   "%afterQKXMultiplication_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterQKXMultiplication" [kernel_attention.cpp:608]   --->   Operation 129 'read' 'afterQKXMultiplication_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%afterRearrangeX2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterRearrangeX2" [kernel_attention.cpp:608]   --->   Operation 130 'read' 'afterRearrangeX2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 131 [1/1] (1.00ns)   --->   "%afterSoftmax_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterSoftmax" [kernel_attention.cpp:608]   --->   Operation 131 'read' 'afterSoftmax_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [1/1] (1.00ns)   --->   "%afterQKMultiplication_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterQKMultiplication" [kernel_attention.cpp:608]   --->   Operation 132 'read' 'afterQKMultiplication_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 133 [1/1] (1.00ns)   --->   "%in_k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_k" [kernel_attention.cpp:608]   --->   Operation 133 'read' 'in_k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 134 [1/1] (1.00ns)   --->   "%in_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_q" [kernel_attention.cpp:608]   --->   Operation 134 'read' 'in_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%in_qk_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_qk" [kernel_attention.cpp:608]   --->   Operation 135 'read' 'in_qk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%bias1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias1" [kernel_attention.cpp:608]   --->   Operation 136 'read' 'bias1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%kernel1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel1" [kernel_attention.cpp:608]   --->   Operation 137 'read' 'kernel1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%afterConv1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterConv1" [kernel_attention.cpp:608]   --->   Operation 138 'read' 'afterConv1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%afterRearrangeX_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterRearrangeX" [kernel_attention.cpp:608]   --->   Operation 139 'read' 'afterRearrangeX_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%afterPad_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterPad" [kernel_attention.cpp:608]   --->   Operation 140 'read' 'afterPad_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%norm1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm1_bias" [kernel_attention.cpp:608]   --->   Operation 141 'read' 'norm1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%norm1_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm1_weight" [kernel_attention.cpp:608]   --->   Operation 142 'read' 'norm1_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%norm1_var_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm1_var" [kernel_attention.cpp:608]   --->   Operation 143 'read' 'norm1_var_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (1.00ns)   --->   "%norm1_mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm1_mean" [kernel_attention.cpp:608]   --->   Operation 144 'read' 'norm1_mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%afterNorm_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %afterNorm" [kernel_attention.cpp:608]   --->   Operation 145 'read' 'afterNorm_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%buffer_DataIn_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %buffer_DataIn_1" [kernel_attention.cpp:608]   --->   Operation 146 'read' 'buffer_DataIn_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_DataIn_1_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 147 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterNorm_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 148 'partselect' 'trunc_ln371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %norm1_mean_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 149 'partselect' 'trunc_ln371_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln371_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %norm1_var_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 150 'partselect' 'trunc_ln371_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln371_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %norm1_weight_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 151 'partselect' 'trunc_ln371_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln371_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %norm1_bias_read, i32 2, i32 63" [kernel_attention.cpp:371]   --->   Operation 152 'partselect' 'trunc_ln371_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln371 = store i7 0, i7 %c" [kernel_attention.cpp:371]   --->   Operation 153 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i62 %trunc_ln" [kernel_attention.cpp:371]   --->   Operation 154 'sext' 'sext_ln371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln371" [kernel_attention.cpp:371]   --->   Operation 155 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [7/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 157 [6/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 158 [5/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 159 [4/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 160 [3/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 161 [2/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%spectopmodule_ln608 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_48" [kernel_attention.cpp:608]   --->   Operation 162 'spectopmodule' 'spectopmodule_ln608' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_17, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_13, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_DataIn_1, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_35, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_DataIn_1, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterNorm, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_28, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterNorm, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_mean, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_53, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_mean, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_var, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_33, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_var, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_weight, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_22, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_weight, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_bias, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_32, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm1_bias, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_20, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeX, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_54, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeX, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad1, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_31, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad1, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterConv1, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_4, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterConv1, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel1, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel1, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias1, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_0, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias1, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_qk, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_30, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_qk, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_q, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_16, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_q, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_k, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_15, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_k, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterQKMultiplication, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterQKMultiplication, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterSoftmax, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_47, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterSoftmax, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeX2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_21, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeX2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterQKXMultiplication, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_3, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterQKXMultiplication, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeQKX, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_37, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterRearrangeQKX, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_36, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterPad2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterConv2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_34, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterConv2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_46, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterAct2, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_11, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %afterAct2, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %QKV, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_25, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %QKV, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_out, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_24, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_out, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_result, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_52, void @empty_23, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %buffer_result, void @empty_1, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_19, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/7] (36.5ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 225 'readreq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln371_1 = sext i62 %trunc_ln371_1" [kernel_attention.cpp:371]   --->   Operation 226 'sext' 'sext_ln371_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln371_1" [kernel_attention.cpp:371]   --->   Operation 227 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (36.5ns)   --->   "%empty_113 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:371]   --->   Operation 228 'writereq' 'empty_113' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln371_2 = sext i62 %trunc_ln371_2" [kernel_attention.cpp:371]   --->   Operation 229 'sext' 'sext_ln371_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln371_3 = sext i62 %trunc_ln371_3" [kernel_attention.cpp:371]   --->   Operation 230 'sext' 'sext_ln371_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln371_4 = sext i62 %trunc_ln371_4" [kernel_attention.cpp:371]   --->   Operation 231 'sext' 'sext_ln371_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln371_5 = sext i62 %trunc_ln371_5" [kernel_attention.cpp:371]   --->   Operation 232 'sext' 'sext_ln371_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln371 = br void %VITIS_LOOP_373_3.i" [kernel_attention.cpp:371]   --->   Operation 233 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.12>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%c_2 = load i7 %c" [kernel_attention.cpp:371]   --->   Operation 234 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.59ns)   --->   "%icmp_ln371 = icmp_eq  i7 %c_2, i7 80" [kernel_attention.cpp:371]   --->   Operation 235 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 236 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln371 = add i7 %c_2, i7 1" [kernel_attention.cpp:371]   --->   Operation 237 'add' 'add_ln371' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln371, void %VITIS_LOOP_373_3.i.split, void %_Z9BatchNormPfS_PiS_S_S_S_.exit" [kernel_attention.cpp:371]   --->   Operation 238 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i7 %c_2" [kernel_attention.cpp:371]   --->   Operation 239 'zext' 'zext_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (1.12ns)   --->   "%empty_115 = add i63 %zext_ln371, i63 %sext_ln371_2" [kernel_attention.cpp:371]   --->   Operation 240 'add' 'empty_115' <Predicate = (!icmp_ln371)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast35 = sext i63 %empty_115" [kernel_attention.cpp:371]   --->   Operation 241 'sext' 'p_cast35' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast35" [kernel_attention.cpp:371]   --->   Operation 242 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (1.12ns)   --->   "%empty_117 = add i63 %zext_ln371, i63 %sext_ln371_3" [kernel_attention.cpp:371]   --->   Operation 243 'add' 'empty_117' <Predicate = (!icmp_ln371)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%p_cast36 = sext i63 %empty_117" [kernel_attention.cpp:371]   --->   Operation 244 'sext' 'p_cast36' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast36" [kernel_attention.cpp:371]   --->   Operation 245 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (1.12ns)   --->   "%empty_119 = add i63 %zext_ln371, i63 %sext_ln371_4" [kernel_attention.cpp:371]   --->   Operation 246 'add' 'empty_119' <Predicate = (!icmp_ln371)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%p_cast37 = sext i63 %empty_119" [kernel_attention.cpp:371]   --->   Operation 247 'sext' 'p_cast37' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast37" [kernel_attention.cpp:371]   --->   Operation 248 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.12ns)   --->   "%empty_121 = add i63 %zext_ln371, i63 %sext_ln371_5" [kernel_attention.cpp:371]   --->   Operation 249 'add' 'empty_121' <Predicate = (!icmp_ln371)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%p_cast38 = sext i63 %empty_121" [kernel_attention.cpp:371]   --->   Operation 250 'sext' 'p_cast38' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast38" [kernel_attention.cpp:371]   --->   Operation 251 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.38ns)   --->   "%store_ln371 = store i7 %add_ln371, i7 %c" [kernel_attention.cpp:371]   --->   Operation 252 'store' 'store_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.38>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_result_read, i32 2, i32 63" [kernel_attention.cpp:268]   --->   Operation 253 'partselect' 'trunc_ln268_1' <Predicate = (icmp_ln371)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 254 [7/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 254 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 255 [6/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 256 [7/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 257 [5/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 257 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 258 [6/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 258 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 259 [7/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 259 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 260 [4/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 261 [5/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 261 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 262 [6/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 262 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [7/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 263 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 36.5>
ST_14 : Operation 264 [3/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 265 [4/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 265 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 266 [5/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 266 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 267 [6/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 267 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 268 [2/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 269 [3/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 269 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 270 [4/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 270 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 271 [5/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 271 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 272 [1/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [kernel_attention.cpp:371]   --->   Operation 272 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 273 [2/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 273 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 274 [3/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 275 [4/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 275 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 276 [1/1] (36.5ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [kernel_attention.cpp:371]   --->   Operation 276 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 277 [1/7] (36.5ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [kernel_attention.cpp:371]   --->   Operation 277 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 278 [2/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 278 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [3/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 279 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 280 [1/1] (36.5ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [kernel_attention.cpp:371]   --->   Operation 280 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 281 [1/7] (36.5ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [kernel_attention.cpp:371]   --->   Operation 281 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 282 [2/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 282 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%empty_118 = bitcast i32 %gmem_addr_2_read" [kernel_attention.cpp:371]   --->   Operation 283 'bitcast' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (6.41ns)   --->   "%conv28_i = fpext i32 %empty_118" [kernel_attention.cpp:371]   --->   Operation 284 'fpext' 'conv28_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 285 [1/7] (36.5ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1" [kernel_attention.cpp:371]   --->   Operation 285 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 35.4>
ST_20 : Operation 286 [1/1] (35.4ns)   --->   "%add29_i = dadd i64 %conv28_i, i64 1e-06" [kernel_attention.cpp:371]   --->   Operation 286 'dadd' 'add29_i' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.8>
ST_21 : Operation 287 [5/5] (22.8ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add29_i" [kernel_attention.cpp:379]   --->   Operation 287 'dsqrt' 'tmp' <Predicate = true> <Delay = 22.8> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 4> <II = 1> <Delay = 22.8> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 36.5>
ST_22 : Operation 288 [4/5] (22.8ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add29_i" [kernel_attention.cpp:379]   --->   Operation 288 'dsqrt' 'tmp' <Predicate = true> <Delay = 22.8> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 4> <II = 1> <Delay = 22.8> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (36.5ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3" [kernel_attention.cpp:371]   --->   Operation 289 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 36.5>
ST_23 : Operation 290 [3/5] (22.8ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add29_i" [kernel_attention.cpp:379]   --->   Operation 290 'dsqrt' 'tmp' <Predicate = true> <Delay = 22.8> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 4> <II = 1> <Delay = 22.8> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (36.5ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_4" [kernel_attention.cpp:371]   --->   Operation 291 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 22.8>
ST_24 : Operation 292 [2/5] (22.8ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add29_i" [kernel_attention.cpp:379]   --->   Operation 292 'dsqrt' 'tmp' <Predicate = true> <Delay = 22.8> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 4> <II = 1> <Delay = 22.8> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%empty_120 = bitcast i32 %gmem_addr_3_read" [kernel_attention.cpp:371]   --->   Operation 293 'bitcast' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (6.41ns)   --->   "%conv32_i = fpext i32 %empty_120" [kernel_attention.cpp:371]   --->   Operation 294 'fpext' 'conv32_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%empty_122 = bitcast i32 %gmem_addr_4_read" [kernel_attention.cpp:371]   --->   Operation 295 'bitcast' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (6.41ns)   --->   "%conv36_i = fpext i32 %empty_122" [kernel_attention.cpp:371]   --->   Operation 296 'fpext' 'conv36_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.8>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%empty_116 = bitcast i32 %gmem_addr_1_read" [kernel_attention.cpp:371]   --->   Operation 297 'bitcast' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/5] (22.8ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add29_i" [kernel_attention.cpp:379]   --->   Operation 298 'dsqrt' 'tmp' <Predicate = true> <Delay = 22.8> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 4> <II = 1> <Delay = 22.8> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 299 [2/2] (0.00ns)   --->   "%call_ln371 = call void @kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4, i32 %gmem1, i32 %gmem0, i62 %trunc_ln371_1, i62 %trunc_ln, i32 %empty_116, i64 %tmp, i64 %conv32_i, i64 %conv36_i" [kernel_attention.cpp:371]   --->   Operation 299 'call' 'call_ln371' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln371 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [kernel_attention.cpp:371]   --->   Operation 300 'specloopname' 'specloopname_ln371' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/2] (0.00ns)   --->   "%call_ln371 = call void @kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4, i32 %gmem1, i32 %gmem0, i62 %trunc_ln371_1, i62 %trunc_ln, i32 %empty_116, i64 %tmp, i64 %conv32_i, i64 %conv36_i" [kernel_attention.cpp:371]   --->   Operation 301 'call' 'call_ln371' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln371 = br void %VITIS_LOOP_373_3.i" [kernel_attention.cpp:371]   --->   Operation 302 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>

State 27 <SV = 9> <Delay = 36.5>
ST_27 : Operation 303 [5/5] (36.5ns)   --->   "%empty_123 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:369]   --->   Operation 303 'writeresp' 'empty_123' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 10> <Delay = 36.5>
ST_28 : Operation 304 [4/5] (36.5ns)   --->   "%empty_123 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:369]   --->   Operation 304 'writeresp' 'empty_123' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 11> <Delay = 36.5>
ST_29 : Operation 305 [3/5] (36.5ns)   --->   "%empty_123 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:369]   --->   Operation 305 'writeresp' 'empty_123' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 12> <Delay = 36.5>
ST_30 : Operation 306 [2/5] (36.5ns)   --->   "%empty_123 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:369]   --->   Operation 306 'writeresp' 'empty_123' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 13> <Delay = 36.5>
ST_31 : Operation 307 [1/5] (36.5ns)   --->   "%empty_123 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:369]   --->   Operation 307 'writeresp' 'empty_123' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 14> <Delay = 36.5>
ST_32 : Operation 308 [7/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 308 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 15> <Delay = 36.5>
ST_33 : Operation 309 [6/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 309 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 16> <Delay = 36.5>
ST_34 : Operation 310 [5/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 310 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 17> <Delay = 36.5>
ST_35 : Operation 311 [4/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 311 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 18> <Delay = 36.5>
ST_36 : Operation 312 [3/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 312 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 19> <Delay = 36.5>
ST_37 : Operation 313 [2/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 313 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 20> <Delay = 36.5>
ST_38 : Operation 314 [1/7] (36.5ns)   --->   "%empty_124 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 314 'readreq' 'empty_124' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterPad_read, i32 2, i32 63" [kernel_attention.cpp:17]   --->   Operation 315 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln6" [kernel_attention.cpp:17]   --->   Operation 316 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln17" [kernel_attention.cpp:17]   --->   Operation 317 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (36.5ns)   --->   "%empty_125 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 15680" [kernel_attention.cpp:17]   --->   Operation 318 'writereq' 'empty_125' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i62 %trunc_ln268_1" [kernel_attention.cpp:268]   --->   Operation 319 'sext' 'sext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln268_1" [kernel_attention.cpp:268]   --->   Operation 320 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (36.5ns)   --->   "%empty_134 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem0_addr_1, i32 47040" [kernel_attention.cpp:268]   --->   Operation 321 'writereq' 'empty_134' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 21> <Delay = 0.00>
ST_39 : Operation 322 [2/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4, i32 %gmem, i32 %gmem1, i62 %trunc_ln6, i62 %trunc_ln371_1" [kernel_attention.cpp:17]   --->   Operation 322 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 22> <Delay = 0.00>
ST_40 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4, i32 %gmem, i32 %gmem1, i62 %trunc_ln6, i62 %trunc_ln371_1" [kernel_attention.cpp:17]   --->   Operation 323 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 23> <Delay = 36.5>
ST_41 : Operation 324 [5/5] (36.5ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:16]   --->   Operation 324 'writeresp' 'empty_126' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 24> <Delay = 36.5>
ST_42 : Operation 325 [4/5] (36.5ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:16]   --->   Operation 325 'writeresp' 'empty_126' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 25> <Delay = 36.5>
ST_43 : Operation 326 [3/5] (36.5ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:16]   --->   Operation 326 'writeresp' 'empty_126' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 26> <Delay = 36.5>
ST_44 : Operation 327 [2/5] (36.5ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:16]   --->   Operation 327 'writeresp' 'empty_126' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 27> <Delay = 36.5>
ST_45 : Operation 328 [1/5] (36.5ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:16]   --->   Operation 328 'writeresp' 'empty_126' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 28> <Delay = 0.00>
ST_46 : Operation 329 [2/2] (0.00ns)   --->   "%call_ln608 = call void @kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, i32 %gmem, i64 %afterPad_read, i64 %afterRearrangeX_read" [kernel_attention.cpp:608]   --->   Operation 329 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 29> <Delay = 0.00>
ST_47 : Operation 330 [1/2] (0.00ns)   --->   "%call_ln608 = call void @kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, i32 %gmem, i64 %afterPad_read, i64 %afterRearrangeX_read" [kernel_attention.cpp:608]   --->   Operation 330 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 30> <Delay = 1.51>
ST_48 : Operation 331 [2/2] (1.51ns)   --->   "%call_ln730 = call void @DW_conv, i32 %gmem, i64 %afterRearrangeX_read, i64 %kernel1_read, i64 %bias1_read, i8 160, i64 %afterConv1_read" [kernel_attention.cpp:730]   --->   Operation 331 'call' 'call_ln730' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterRearrangeX_read, i32 2, i32 63" [kernel_attention.cpp:110]   --->   Operation 332 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 49 <SV = 31> <Delay = 0.00>
ST_49 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln730 = call void @DW_conv, i32 %gmem, i64 %afterRearrangeX_read, i64 %kernel1_read, i64 %bias1_read, i8 160, i64 %afterConv1_read" [kernel_attention.cpp:730]   --->   Operation 333 'call' 'call_ln730' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 32> <Delay = 1.55>
ST_50 : Operation 334 [2/2] (1.55ns)   --->   "%call_ln733 = call void @compute_skip, i32 %gmem, i64 %afterConv1_read, i64 %in_qk_read, i8 160" [kernel_attention.cpp:733]   --->   Operation 334 'call' 'call_ln733' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 33> <Delay = 0.00>
ST_51 : Operation 335 [1/2] (0.00ns)   --->   "%call_ln733 = call void @compute_skip, i32 %gmem, i64 %afterConv1_read, i64 %in_qk_read, i8 160" [kernel_attention.cpp:733]   --->   Operation 335 'call' 'call_ln733' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 34> <Delay = 0.00>
ST_52 : Operation 336 [2/2] (0.00ns)   --->   "%call_ln735 = call void @get_qk, i32 %gmem, i64 %in_qk_read, i64 %in_q_read, i64 %in_k_read" [kernel_attention.cpp:735]   --->   Operation 336 'call' 'call_ln735' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 35> <Delay = 0.00>
ST_53 : Operation 337 [1/2] (0.00ns)   --->   "%call_ln735 = call void @get_qk, i32 %gmem, i64 %in_qk_read, i64 %in_q_read, i64 %in_k_read" [kernel_attention.cpp:735]   --->   Operation 337 'call' 'call_ln735' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 36> <Delay = 0.00>
ST_54 : Operation 338 [2/2] (0.00ns)   --->   "%call_ln736 = call void @compute_multiplication, i32 %gmem, i64 %in_q_read, i64 %in_k_read, i64 %afterQKMultiplication_read, i6 20, i6 49, i32 0.223607" [kernel_attention.cpp:736]   --->   Operation 338 'call' 'call_ln736' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 37> <Delay = 0.00>
ST_55 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln736 = call void @compute_multiplication, i32 %gmem, i64 %in_q_read, i64 %in_k_read, i64 %afterQKMultiplication_read, i6 20, i6 49, i32 0.223607" [kernel_attention.cpp:736]   --->   Operation 339 'call' 'call_ln736' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 38> <Delay = 36.5>
ST_56 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterSoftmax_read, i32 2, i32 63" [kernel_attention.cpp:230]   --->   Operation 340 'partselect' 'trunc_ln230_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i62 %trunc_ln230_1" [kernel_attention.cpp:230]   --->   Operation 341 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln230" [kernel_attention.cpp:230]   --->   Operation 342 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 343 [1/1] (36.5ns)   --->   "%empty_127 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_5, i32 38416" [kernel_attention.cpp:230]   --->   Operation 343 'writereq' 'empty_127' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 39> <Delay = 0.00>
ST_57 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterQKMultiplication_read, i32 2, i32 63" [kernel_attention.cpp:230]   --->   Operation 344 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 345 [2/2] (0.00ns)   --->   "%call_ln230 = call void @kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum, i32 %gmem, i62 %trunc_ln230_1, i64 %afterQKMultiplication_read, i62 %trunc_ln7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [kernel_attention.cpp:230]   --->   Operation 345 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 40> <Delay = 0.00>
ST_58 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln230 = call void @kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum, i32 %gmem, i62 %trunc_ln230_1, i64 %afterQKMultiplication_read, i62 %trunc_ln7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [kernel_attention.cpp:230]   --->   Operation 346 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 41> <Delay = 36.5>
ST_59 : Operation 347 [5/5] (36.5ns)   --->   "%empty_128 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_5" [kernel_attention.cpp:104]   --->   Operation 347 'writeresp' 'empty_128' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 42> <Delay = 36.5>
ST_60 : Operation 348 [4/5] (36.5ns)   --->   "%empty_128 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_5" [kernel_attention.cpp:104]   --->   Operation 348 'writeresp' 'empty_128' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 43> <Delay = 36.5>
ST_61 : Operation 349 [3/5] (36.5ns)   --->   "%empty_128 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_5" [kernel_attention.cpp:104]   --->   Operation 349 'writeresp' 'empty_128' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 44> <Delay = 36.5>
ST_62 : Operation 350 [2/5] (36.5ns)   --->   "%empty_128 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_5" [kernel_attention.cpp:104]   --->   Operation 350 'writeresp' 'empty_128' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 45> <Delay = 36.5>
ST_63 : Operation 351 [1/5] (36.5ns)   --->   "%empty_128 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_5" [kernel_attention.cpp:104]   --->   Operation 351 'writeresp' 'empty_128' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 46> <Delay = 36.5>
ST_64 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln1" [kernel_attention.cpp:110]   --->   Operation 352 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 353 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln110" [kernel_attention.cpp:110]   --->   Operation 353 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 354 [7/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 354 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 47> <Delay = 36.5>
ST_65 : Operation 355 [6/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 355 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 48> <Delay = 36.5>
ST_66 : Operation 356 [5/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 356 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 49> <Delay = 36.5>
ST_67 : Operation 357 [4/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 357 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 50> <Delay = 36.5>
ST_68 : Operation 358 [3/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 358 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 51> <Delay = 36.5>
ST_69 : Operation 359 [2/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 359 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 52> <Delay = 36.5>
ST_70 : Operation 360 [1/7] (36.5ns)   --->   "%empty_129 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_6, i32 15680" [kernel_attention.cpp:110]   --->   Operation 360 'readreq' 'empty_129' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 53> <Delay = 0.00>
ST_71 : Operation 361 [2/2] (0.00ns)   --->   "%call_ln110 = call void @kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT, i32 %gmem, i62 %trunc_ln1, i64 %afterRearrangeX2_read" [kernel_attention.cpp:110]   --->   Operation 361 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 54> <Delay = 0.00>
ST_72 : Operation 362 [1/2] (0.00ns)   --->   "%call_ln110 = call void @kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT, i32 %gmem, i62 %trunc_ln1, i64 %afterRearrangeX2_read" [kernel_attention.cpp:110]   --->   Operation 362 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 55> <Delay = 0.00>
ST_73 : Operation 363 [2/2] (0.00ns)   --->   "%call_ln740 = call void @compute_multiplication, i32 %gmem, i64 %afterSoftmax_read, i64 %afterRearrangeX2_read, i64 %afterQKXMultiplication_read, i6 49, i6 20, i32 1" [kernel_attention.cpp:740]   --->   Operation 363 'call' 'call_ln740' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterQKXMultiplication_read, i32 2, i32 63" [kernel_attention.cpp:177]   --->   Operation 364 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 74 <SV = 56> <Delay = 0.00>
ST_74 : Operation 365 [1/2] (0.00ns)   --->   "%call_ln740 = call void @compute_multiplication, i32 %gmem, i64 %afterSoftmax_read, i64 %afterRearrangeX2_read, i64 %afterQKXMultiplication_read, i6 49, i6 20, i32 1" [kernel_attention.cpp:740]   --->   Operation 365 'call' 'call_ln740' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 57> <Delay = 36.5>
ST_75 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i62 %trunc_ln2" [kernel_attention.cpp:177]   --->   Operation 366 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 367 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln177" [kernel_attention.cpp:177]   --->   Operation 367 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 368 [7/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 368 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 58> <Delay = 36.5>
ST_76 : Operation 369 [6/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 369 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 59> <Delay = 36.5>
ST_77 : Operation 370 [5/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 370 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 60> <Delay = 36.5>
ST_78 : Operation 371 [4/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 371 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 61> <Delay = 36.5>
ST_79 : Operation 372 [3/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 372 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 62> <Delay = 36.5>
ST_80 : Operation 373 [2/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 373 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 63> <Delay = 36.5>
ST_81 : Operation 374 [1/7] (36.5ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_8, i32 15680" [kernel_attention.cpp:177]   --->   Operation 374 'readreq' 'empty_130' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 64> <Delay = 0.00>
ST_82 : Operation 375 [2/2] (0.00ns)   --->   "%call_ln177 = call void @kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, i32 %gmem, i62 %trunc_ln2, i64 %afterRearrangeQKX_read" [kernel_attention.cpp:177]   --->   Operation 375 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 65> <Delay = 0.00>
ST_83 : Operation 376 [1/2] (0.00ns)   --->   "%call_ln177 = call void @kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, i32 %gmem, i62 %trunc_ln2, i64 %afterRearrangeQKX_read" [kernel_attention.cpp:177]   --->   Operation 376 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 66> <Delay = 1.51>
ST_84 : Operation 377 [2/2] (1.51ns)   --->   "%call_ln743 = call void @DW_conv, i32 %gmem, i64 %afterRearrangeQKX_read, i64 %kernel2_read, i64 %bias2_read, i8 240, i64 %afterConv2_read" [kernel_attention.cpp:743]   --->   Operation 377 'call' 'call_ln743' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %afterConv2_read, i32 2, i32 63" [kernel_attention.cpp:511]   --->   Operation 378 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 85 <SV = 67> <Delay = 0.00>
ST_85 : Operation 379 [1/2] (0.00ns)   --->   "%call_ln743 = call void @DW_conv, i32 %gmem, i64 %afterRearrangeQKX_read, i64 %kernel2_read, i64 %bias2_read, i8 240, i64 %afterConv2_read" [kernel_attention.cpp:743]   --->   Operation 379 'call' 'call_ln743' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 68> <Delay = 36.5>
ST_86 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i62 %trunc_ln3" [kernel_attention.cpp:511]   --->   Operation 380 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 381 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln511" [kernel_attention.cpp:511]   --->   Operation 381 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 382 [7/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 382 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 69> <Delay = 36.5>
ST_87 : Operation 383 [6/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 383 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 70> <Delay = 36.5>
ST_88 : Operation 384 [5/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 384 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 71> <Delay = 36.5>
ST_89 : Operation 385 [4/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 385 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 72> <Delay = 36.5>
ST_90 : Operation 386 [3/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 386 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 73> <Delay = 36.5>
ST_91 : Operation 387 [2/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 387 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 74> <Delay = 36.5>
ST_92 : Operation 388 [1/7] (36.5ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 47040" [kernel_attention.cpp:511]   --->   Operation 388 'readreq' 'empty_131' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 75> <Delay = 0.00>
ST_93 : Operation 389 [2/2] (0.00ns)   --->   "%call_ln511 = call void @kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4, i32 %gmem, i62 %trunc_ln3, i64 %afterAct2_read" [kernel_attention.cpp:511]   --->   Operation 389 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 76> <Delay = 0.00>
ST_94 : Operation 390 [1/2] (0.00ns)   --->   "%call_ln511 = call void @kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4, i32 %gmem, i62 %trunc_ln3, i64 %afterAct2_read" [kernel_attention.cpp:511]   --->   Operation 390 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 77> <Delay = 1.55>
ST_95 : Operation 391 [2/2] (1.55ns)   --->   "%call_ln747 = call void @compute_skip, i32 %gmem, i64 %afterAct2_read, i64 %QKV_read, i8 240" [kernel_attention.cpp:747]   --->   Operation 391 'call' 'call_ln747' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %QKV_read, i32 2, i32 63" [kernel_attention.cpp:146]   --->   Operation 392 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 96 <SV = 78> <Delay = 0.00>
ST_96 : Operation 393 [1/2] (0.00ns)   --->   "%call_ln747 = call void @compute_skip, i32 %gmem, i64 %afterAct2_read, i64 %QKV_read, i8 240" [kernel_attention.cpp:747]   --->   Operation 393 'call' 'call_ln747' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 79> <Delay = 36.5>
ST_97 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i62 %trunc_ln4" [kernel_attention.cpp:146]   --->   Operation 394 'sext' 'sext_ln146' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 395 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln146" [kernel_attention.cpp:146]   --->   Operation 395 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 396 [7/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 396 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 80> <Delay = 36.5>
ST_98 : Operation 397 [6/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 397 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 81> <Delay = 36.5>
ST_99 : Operation 398 [5/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 398 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 82> <Delay = 36.5>
ST_100 : Operation 399 [4/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 399 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 83> <Delay = 36.5>
ST_101 : Operation 400 [3/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 400 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 84> <Delay = 36.5>
ST_102 : Operation 401 [2/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 401 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 85> <Delay = 36.5>
ST_103 : Operation 402 [1/7] (36.5ns)   --->   "%empty_132 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_10, i32 47040" [kernel_attention.cpp:146]   --->   Operation 402 'readreq' 'empty_132' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 86> <Delay = 0.00>
ST_104 : Operation 403 [2/2] (0.00ns)   --->   "%call_ln146 = call void @kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT, i32 %gmem, i62 %trunc_ln4, i64 %buffer_out_read" [kernel_attention.cpp:146]   --->   Operation 403 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_out_read, i32 2, i32 63" [kernel_attention.cpp:268]   --->   Operation 404 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 105 <SV = 87> <Delay = 0.00>
ST_105 : Operation 405 [1/2] (0.00ns)   --->   "%call_ln146 = call void @kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT, i32 %gmem, i62 %trunc_ln4, i64 %buffer_out_read" [kernel_attention.cpp:146]   --->   Operation 405 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 88> <Delay = 36.5>
ST_106 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i62 %trunc_ln5" [kernel_attention.cpp:268]   --->   Operation 406 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 407 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln268" [kernel_attention.cpp:268]   --->   Operation 407 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 408 [7/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 408 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 89> <Delay = 36.5>
ST_107 : Operation 409 [6/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 409 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 90> <Delay = 36.5>
ST_108 : Operation 410 [5/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 410 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 91> <Delay = 36.5>
ST_109 : Operation 411 [4/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 411 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 92> <Delay = 36.5>
ST_110 : Operation 412 [3/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 412 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 93> <Delay = 36.5>
ST_111 : Operation 413 [2/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 413 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 94> <Delay = 36.5>
ST_112 : Operation 414 [1/7] (36.5ns)   --->   "%empty_133 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_13, i32 47040" [kernel_attention.cpp:268]   --->   Operation 414 'readreq' 'empty_133' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 95> <Delay = 0.00>
ST_113 : Operation 415 [2/2] (0.00ns)   --->   "%call_ln268 = call void @kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4, i32 %gmem, i32 %gmem0, i62 %trunc_ln268_1, i62 %trunc_ln5" [kernel_attention.cpp:268]   --->   Operation 415 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 96> <Delay = 0.00>
ST_114 : Operation 416 [1/2] (0.00ns)   --->   "%call_ln268 = call void @kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4, i32 %gmem, i32 %gmem0, i62 %trunc_ln268_1, i62 %trunc_ln5" [kernel_attention.cpp:268]   --->   Operation 416 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 97> <Delay = 36.5>
ST_115 : Operation 417 [5/5] (36.5ns)   --->   "%empty_135 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr_1" [kernel_attention.cpp:267]   --->   Operation 417 'writeresp' 'empty_135' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 98> <Delay = 36.5>
ST_116 : Operation 418 [4/5] (36.5ns)   --->   "%empty_135 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr_1" [kernel_attention.cpp:267]   --->   Operation 418 'writeresp' 'empty_135' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 99> <Delay = 36.5>
ST_117 : Operation 419 [3/5] (36.5ns)   --->   "%empty_135 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr_1" [kernel_attention.cpp:267]   --->   Operation 419 'writeresp' 'empty_135' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 100> <Delay = 36.5>
ST_118 : Operation 420 [2/5] (36.5ns)   --->   "%empty_135 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr_1" [kernel_attention.cpp:267]   --->   Operation 420 'writeresp' 'empty_135' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 101> <Delay = 36.5>
ST_119 : Operation 421 [1/5] (36.5ns)   --->   "%empty_135 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr_1" [kernel_attention.cpp:267]   --->   Operation 421 'writeresp' 'empty_135' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 422 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [kernel_attention.cpp:751]   --->   Operation 422 'ret' 'ret_ln751' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buffer_DataIn_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterNorm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm1_mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm1_var]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm1_weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm1_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterPad]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterRearrangeX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterPad1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterConv1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_qk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterQKMultiplication]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterSoftmax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterRearrangeX2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterQKXMultiplication]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterRearrangeQKX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterPad2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterConv2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterAct2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ QKV]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                           (alloca           ) [ 011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_result_read          (read             ) [ 001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_out_read             (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
QKV_read                    (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000]
afterAct2_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000]
bias2_read                  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
kernel2_read                (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
afterConv2_read             (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
afterRearrangeQKX_read      (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
afterQKXMultiplication_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
afterRearrangeX2_read       (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
afterSoftmax_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
afterQKMultiplication_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
in_k_read                   (read             ) [ 001111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
in_q_read                   (read             ) [ 001111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
in_qk_read                  (read             ) [ 001111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
bias1_read                  (read             ) [ 001111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
kernel1_read                (read             ) [ 001111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
afterConv1_read             (read             ) [ 001111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
afterRearrangeX_read        (read             ) [ 001111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
afterPad_read               (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
norm1_bias_read             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm1_weight_read           (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm1_var_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm1_mean_read             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
afterNorm_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_DataIn_1_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                    (partselect       ) [ 001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln371_1               (partselect       ) [ 001111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln371_2               (partselect       ) [ 001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln371_3               (partselect       ) [ 001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln371_4               (partselect       ) [ 001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln371_5               (partselect       ) [ 001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln371                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr                  (getelementptr    ) [ 000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln608         (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                       (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371_1                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr                  (getelementptr    ) [ 000000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_113                   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371_2                (sext             ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371_3                (sext             ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371_4                (sext             ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln371_5                (sext             ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln371                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_2                         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln371                  (icmp             ) [ 000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_114                   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln371                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln371                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln371                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_115                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast35                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1                 (getelementptr    ) [ 000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_117                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast36                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2                 (getelementptr    ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_119                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast37                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3                 (getelementptr    ) [ 000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_121                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast38                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4                 (getelementptr    ) [ 000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln371                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln268_1               (partselect       ) [ 000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
gmem_load_req               (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read            (read             ) [ 000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_1_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read            (read             ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_2_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_118                   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv28_i                    (fpext            ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_3_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add29_i                     (dadd             ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3_read            (read             ) [ 000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read            (read             ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_120                   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv32_i                    (fpext            ) [ 000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_122                   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv36_i                    (fpext            ) [ 000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_116                   (bitcast          ) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                         (dsqrt            ) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln371          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln371                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln371                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_123                   (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_124                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                   (partselect       ) [ 000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln17                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                   (getelementptr    ) [ 000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_125                   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln268_1                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr_1                (getelementptr    ) [ 000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_134                   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln17                   (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_126                   (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln608                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                   (partselect       ) [ 000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000]
call_ln730                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln733                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln735                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln736                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln230_1               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
sext_ln230                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000]
empty_127                   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
call_ln230                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_128                   (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln110                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000]
empty_129                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln110                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000]
call_ln740                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln177                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_8                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000]
empty_130                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln177                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000]
call_ln743                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln511                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_9                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000]
empty_131                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln511                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000]
call_ln747                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln146                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_10                (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000]
empty_132                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                   (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000]
call_ln146                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln268                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_13                (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
empty_133                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln268                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_135                   (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln751                   (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_DataIn_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_DataIn_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="afterNorm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterNorm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="norm1_mean">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_mean"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="norm1_var">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_var"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="norm1_weight">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_weight"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="norm1_bias">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_bias"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="afterPad">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterPad"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="afterRearrangeX">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterRearrangeX"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="afterPad1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterPad1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="afterConv1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterConv1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_qk">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_qk"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_q">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_q"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_k">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_k"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="afterQKMultiplication">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterQKMultiplication"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="afterSoftmax">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterSoftmax"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="afterRearrangeX2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterRearrangeX2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="afterQKXMultiplication">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterQKXMultiplication"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="afterRearrangeQKX">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterRearrangeQKX"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="afterPad2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterPad2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="afterConv2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterConv2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bias2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="afterAct2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterAct2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="QKV">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QKV"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="buffer_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="buffer_result">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_result"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DW_conv"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_skip"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_qk"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_multiplication"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4"/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="c_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="buffer_result_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_result_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="buffer_out_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="86"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_out_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="QKV_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="77"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="QKV_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="afterAct2_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="75"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterAct2_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bias2_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="66"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias2_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kernel2_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="66"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel2_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="afterConv2_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="66"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterConv2_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="afterRearrangeQKX_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="64"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterRearrangeQKX_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="afterQKXMultiplication_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="55"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterQKXMultiplication_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="afterRearrangeX2_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="53"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterRearrangeX2_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="afterSoftmax_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="38"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterSoftmax_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="afterQKMultiplication_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="36"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterQKMultiplication_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="in_k_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_k_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="in_q_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_q_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="in_qk_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="1" index="2" bw="64" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_qk_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bias1_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias1_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel1_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel1_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="afterConv1_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterConv1_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="afterRearrangeX_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterRearrangeX_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="afterPad_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterPad_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="norm1_bias_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm1_bias_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="norm1_weight_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm1_weight_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="norm1_var_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm1_var_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="norm1_mean_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm1_mean_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="afterNorm_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterNorm_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="buffer_DataIn_1_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_DataIn_1_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_readreq_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="15" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_readreq_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="15" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="empty_113/8 empty_123/27 empty_124/32 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_readreq_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_readreq_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_readreq_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="3"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_readreq_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="4"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="gmem_addr_1_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="8"/>
<pin id="447" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/17 "/>
</bind>
</comp>

<comp id="449" class="1004" name="gmem_addr_2_read_read_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="9"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/18 "/>
</bind>
</comp>

<comp id="454" class="1004" name="gmem_addr_3_read_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="13"/>
<pin id="457" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/22 "/>
</bind>
</comp>

<comp id="459" class="1004" name="gmem_addr_4_read_read_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="14"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/23 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_writeresp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="15" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_125/38 empty_126/41 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_writeresp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="17" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_134/38 empty_135/115 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_writeresp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="17" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_127/56 empty_128/59 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_readreq_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="15" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_129/64 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_readreq_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="15" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_130/75 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_readreq_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="17" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_131/86 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_readreq_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="17" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_132/97 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_readreq_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="17" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_133/106 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="0" index="3" bw="62" slack="24"/>
<pin id="530" dir="0" index="4" bw="62" slack="24"/>
<pin id="531" dir="0" index="5" bw="32" slack="0"/>
<pin id="532" dir="0" index="6" bw="64" slack="0"/>
<pin id="533" dir="0" index="7" bw="64" slack="1"/>
<pin id="534" dir="0" index="8" bw="64" slack="1"/>
<pin id="535" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln371/25 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="0" index="3" bw="62" slack="1"/>
<pin id="544" dir="0" index="4" bw="62" slack="21"/>
<pin id="545" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/39 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="0" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="64" slack="28"/>
<pin id="553" dir="0" index="3" bw="64" slack="28"/>
<pin id="554" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln608/46 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_DW_conv_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="64" slack="30"/>
<pin id="561" dir="0" index="3" bw="64" slack="30"/>
<pin id="562" dir="0" index="4" bw="64" slack="30"/>
<pin id="563" dir="0" index="5" bw="8" slack="0"/>
<pin id="564" dir="0" index="6" bw="64" slack="30"/>
<pin id="565" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln730/48 call_ln743/84 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_compute_skip_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="0" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="64" slack="32"/>
<pin id="574" dir="0" index="3" bw="64" slack="32"/>
<pin id="575" dir="0" index="4" bw="8" slack="0"/>
<pin id="576" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln733/50 call_ln747/95 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_get_qk_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="0" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="64" slack="34"/>
<pin id="585" dir="0" index="3" bw="64" slack="34"/>
<pin id="586" dir="0" index="4" bw="64" slack="34"/>
<pin id="587" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln735/52 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_compute_multiplication_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="0" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="64" slack="36"/>
<pin id="594" dir="0" index="3" bw="64" slack="36"/>
<pin id="595" dir="0" index="4" bw="64" slack="36"/>
<pin id="596" dir="0" index="5" bw="6" slack="0"/>
<pin id="597" dir="0" index="6" bw="6" slack="0"/>
<pin id="598" dir="0" index="7" bw="32" slack="0"/>
<pin id="599" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln736/54 call_ln740/73 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="62" slack="1"/>
<pin id="612" dir="0" index="3" bw="64" slack="39"/>
<pin id="613" dir="0" index="4" bw="62" slack="0"/>
<pin id="614" dir="0" index="5" bw="58" slack="0"/>
<pin id="615" dir="0" index="6" bw="26" slack="0"/>
<pin id="616" dir="0" index="7" bw="42" slack="0"/>
<pin id="617" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln230/57 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="0" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="62" slack="23"/>
<pin id="627" dir="0" index="3" bw="64" slack="53"/>
<pin id="628" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/71 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="0" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="62" slack="9"/>
<pin id="635" dir="0" index="3" bw="64" slack="64"/>
<pin id="636" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln177/82 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="0" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="62" slack="9"/>
<pin id="643" dir="0" index="3" bw="64" slack="75"/>
<pin id="644" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln511/93 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="0" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="62" slack="9"/>
<pin id="651" dir="0" index="3" bw="64" slack="86"/>
<pin id="652" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln146/104 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="0" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="32" slack="0"/>
<pin id="659" dir="0" index="3" bw="62" slack="87"/>
<pin id="660" dir="0" index="4" bw="62" slack="9"/>
<pin id="661" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln268/113 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv28_i/19 conv32_i/24 "/>
</bind>
</comp>

<comp id="668" class="1004" name="conv36_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv36_i/24 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add29_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="0" index="1" bw="64" slack="0"/>
<pin id="674" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add29_i/20 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="0"/>
<pin id="678" dir="0" index="1" bw="64" slack="1"/>
<pin id="679" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="682" class="1005" name="reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv28_i conv32_i "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="62" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="0"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="0" index="3" bw="7" slack="0"/>
<pin id="693" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="trunc_ln371_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="62" slack="0"/>
<pin id="700" dir="0" index="1" bw="64" slack="0"/>
<pin id="701" dir="0" index="2" bw="3" slack="0"/>
<pin id="702" dir="0" index="3" bw="7" slack="0"/>
<pin id="703" dir="1" index="4" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln371_1/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln371_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="62" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="0" index="3" bw="7" slack="0"/>
<pin id="713" dir="1" index="4" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln371_2/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln371_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="62" slack="0"/>
<pin id="720" dir="0" index="1" bw="64" slack="0"/>
<pin id="721" dir="0" index="2" bw="3" slack="0"/>
<pin id="722" dir="0" index="3" bw="7" slack="0"/>
<pin id="723" dir="1" index="4" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln371_3/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln371_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="62" slack="0"/>
<pin id="730" dir="0" index="1" bw="64" slack="0"/>
<pin id="731" dir="0" index="2" bw="3" slack="0"/>
<pin id="732" dir="0" index="3" bw="7" slack="0"/>
<pin id="733" dir="1" index="4" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln371_4/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln371_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="0"/>
<pin id="740" dir="0" index="1" bw="64" slack="0"/>
<pin id="741" dir="0" index="2" bw="3" slack="0"/>
<pin id="742" dir="0" index="3" bw="7" slack="0"/>
<pin id="743" dir="1" index="4" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln371_5/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="store_ln371_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="7" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln371_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="62" slack="1"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="gmem0_addr_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="0"/>
<pin id="759" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln371_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="62" slack="7"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_1/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="gmem1_addr_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="0"/>
<pin id="768" dir="0" index="1" bw="64" slack="0"/>
<pin id="769" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln371_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="62" slack="7"/>
<pin id="775" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_2/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln371_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="62" slack="7"/>
<pin id="778" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_3/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln371_4_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="62" slack="7"/>
<pin id="781" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_4/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln371_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="7"/>
<pin id="784" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_5/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="c_2_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="8"/>
<pin id="787" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln371_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln371/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln371_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln371_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="empty_115_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="62" slack="1"/>
<pin id="807" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_cast35_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="63" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast35/9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="gmem_addr_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="0"/>
<pin id="815" dir="0" index="1" bw="64" slack="0"/>
<pin id="816" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="empty_117_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="0" index="1" bw="62" slack="1"/>
<pin id="822" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_cast36_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="63" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast36/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="gmem_addr_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="0"/>
<pin id="830" dir="0" index="1" bw="64" slack="0"/>
<pin id="831" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="empty_119_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="0" index="1" bw="62" slack="1"/>
<pin id="837" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_119/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="p_cast37_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="63" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast37/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="gmem_addr_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="0"/>
<pin id="846" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="empty_121_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="0" index="1" bw="62" slack="1"/>
<pin id="852" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_121/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="p_cast38_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="63" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast38/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="gmem_addr_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="0"/>
<pin id="861" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln371_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="7" slack="8"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln268_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="62" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="8"/>
<pin id="872" dir="0" index="2" bw="3" slack="0"/>
<pin id="873" dir="0" index="3" bw="7" slack="0"/>
<pin id="874" dir="1" index="4" bw="62" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln268_1/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_118_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_118/19 "/>
</bind>
</comp>

<comp id="882" class="1004" name="empty_120_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="2"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_120/24 "/>
</bind>
</comp>

<comp id="886" class="1004" name="empty_122_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_122/24 "/>
</bind>
</comp>

<comp id="890" class="1004" name="empty_116_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="8"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_116/25 "/>
</bind>
</comp>

<comp id="894" class="1004" name="trunc_ln6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="62" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="20"/>
<pin id="897" dir="0" index="2" bw="3" slack="0"/>
<pin id="898" dir="0" index="3" bw="7" slack="0"/>
<pin id="899" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/38 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln17_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="62" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/38 "/>
</bind>
</comp>

<comp id="907" class="1004" name="gmem_addr_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="0" index="1" bw="64" slack="0"/>
<pin id="910" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/38 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln268_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="62" slack="12"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln268_1/38 "/>
</bind>
</comp>

<comp id="917" class="1004" name="gmem0_addr_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/38 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="62" slack="0"/>
<pin id="926" dir="0" index="1" bw="64" slack="30"/>
<pin id="927" dir="0" index="2" bw="3" slack="0"/>
<pin id="928" dir="0" index="3" bw="7" slack="0"/>
<pin id="929" dir="1" index="4" bw="62" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/48 "/>
</bind>
</comp>

<comp id="933" class="1004" name="trunc_ln230_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="62" slack="0"/>
<pin id="935" dir="0" index="1" bw="64" slack="38"/>
<pin id="936" dir="0" index="2" bw="3" slack="0"/>
<pin id="937" dir="0" index="3" bw="7" slack="0"/>
<pin id="938" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln230_1/56 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln230_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="62" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln230/56 "/>
</bind>
</comp>

<comp id="946" class="1004" name="gmem_addr_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/56 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln7_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="62" slack="0"/>
<pin id="955" dir="0" index="1" bw="64" slack="39"/>
<pin id="956" dir="0" index="2" bw="3" slack="0"/>
<pin id="957" dir="0" index="3" bw="7" slack="0"/>
<pin id="958" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/57 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln110_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="62" slack="16"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/64 "/>
</bind>
</comp>

<comp id="966" class="1004" name="gmem_addr_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="0" index="1" bw="64" slack="0"/>
<pin id="969" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/64 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="62" slack="0"/>
<pin id="975" dir="0" index="1" bw="64" slack="55"/>
<pin id="976" dir="0" index="2" bw="3" slack="0"/>
<pin id="977" dir="0" index="3" bw="7" slack="0"/>
<pin id="978" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/73 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln177_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="62" slack="2"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln177/75 "/>
</bind>
</comp>

<comp id="985" class="1004" name="gmem_addr_8_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="0"/>
<pin id="987" dir="0" index="1" bw="64" slack="0"/>
<pin id="988" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/75 "/>
</bind>
</comp>

<comp id="992" class="1004" name="trunc_ln3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="62" slack="0"/>
<pin id="994" dir="0" index="1" bw="64" slack="66"/>
<pin id="995" dir="0" index="2" bw="3" slack="0"/>
<pin id="996" dir="0" index="3" bw="7" slack="0"/>
<pin id="997" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/84 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln511_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="62" slack="2"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln511/86 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="gmem_addr_9_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="0"/>
<pin id="1006" dir="0" index="1" bw="64" slack="0"/>
<pin id="1007" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/86 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="trunc_ln4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="62" slack="0"/>
<pin id="1013" dir="0" index="1" bw="64" slack="77"/>
<pin id="1014" dir="0" index="2" bw="3" slack="0"/>
<pin id="1015" dir="0" index="3" bw="7" slack="0"/>
<pin id="1016" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/95 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln146_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="62" slack="2"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146/97 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="gmem_addr_10_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="64" slack="0"/>
<pin id="1025" dir="0" index="1" bw="64" slack="0"/>
<pin id="1026" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/97 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="trunc_ln5_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="62" slack="0"/>
<pin id="1032" dir="0" index="1" bw="64" slack="86"/>
<pin id="1033" dir="0" index="2" bw="3" slack="0"/>
<pin id="1034" dir="0" index="3" bw="7" slack="0"/>
<pin id="1035" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/104 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln268_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="62" slack="2"/>
<pin id="1041" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln268/106 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="gmem_addr_13_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="0"/>
<pin id="1044" dir="0" index="1" bw="64" slack="0"/>
<pin id="1045" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_13/106 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="c_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="0"/>
<pin id="1051" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1056" class="1005" name="buffer_result_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="8"/>
<pin id="1058" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="buffer_result_read "/>
</bind>
</comp>

<comp id="1061" class="1005" name="buffer_out_read_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="86"/>
<pin id="1063" dir="1" index="1" bw="64" slack="86"/>
</pin_list>
<bind>
<opset="buffer_out_read "/>
</bind>
</comp>

<comp id="1067" class="1005" name="QKV_read_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="77"/>
<pin id="1069" dir="1" index="1" bw="64" slack="77"/>
</pin_list>
<bind>
<opset="QKV_read "/>
</bind>
</comp>

<comp id="1073" class="1005" name="afterAct2_read_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="75"/>
<pin id="1075" dir="1" index="1" bw="64" slack="75"/>
</pin_list>
<bind>
<opset="afterAct2_read "/>
</bind>
</comp>

<comp id="1079" class="1005" name="bias2_read_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="66"/>
<pin id="1081" dir="1" index="1" bw="64" slack="66"/>
</pin_list>
<bind>
<opset="bias2_read "/>
</bind>
</comp>

<comp id="1084" class="1005" name="kernel2_read_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="64" slack="66"/>
<pin id="1086" dir="1" index="1" bw="64" slack="66"/>
</pin_list>
<bind>
<opset="kernel2_read "/>
</bind>
</comp>

<comp id="1089" class="1005" name="afterConv2_read_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="66"/>
<pin id="1091" dir="1" index="1" bw="64" slack="66"/>
</pin_list>
<bind>
<opset="afterConv2_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="afterRearrangeQKX_read_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="64" slack="64"/>
<pin id="1097" dir="1" index="1" bw="64" slack="64"/>
</pin_list>
<bind>
<opset="afterRearrangeQKX_read "/>
</bind>
</comp>

<comp id="1101" class="1005" name="afterQKXMultiplication_read_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="64" slack="55"/>
<pin id="1103" dir="1" index="1" bw="64" slack="55"/>
</pin_list>
<bind>
<opset="afterQKXMultiplication_read "/>
</bind>
</comp>

<comp id="1107" class="1005" name="afterRearrangeX2_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="53"/>
<pin id="1109" dir="1" index="1" bw="64" slack="53"/>
</pin_list>
<bind>
<opset="afterRearrangeX2_read "/>
</bind>
</comp>

<comp id="1113" class="1005" name="afterSoftmax_read_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="38"/>
<pin id="1115" dir="1" index="1" bw="64" slack="38"/>
</pin_list>
<bind>
<opset="afterSoftmax_read "/>
</bind>
</comp>

<comp id="1119" class="1005" name="afterQKMultiplication_read_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="64" slack="36"/>
<pin id="1121" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="afterQKMultiplication_read "/>
</bind>
</comp>

<comp id="1126" class="1005" name="in_k_read_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="34"/>
<pin id="1128" dir="1" index="1" bw="64" slack="34"/>
</pin_list>
<bind>
<opset="in_k_read "/>
</bind>
</comp>

<comp id="1132" class="1005" name="in_q_read_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="34"/>
<pin id="1134" dir="1" index="1" bw="64" slack="34"/>
</pin_list>
<bind>
<opset="in_q_read "/>
</bind>
</comp>

<comp id="1138" class="1005" name="in_qk_read_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="64" slack="32"/>
<pin id="1140" dir="1" index="1" bw="64" slack="32"/>
</pin_list>
<bind>
<opset="in_qk_read "/>
</bind>
</comp>

<comp id="1144" class="1005" name="bias1_read_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="30"/>
<pin id="1146" dir="1" index="1" bw="64" slack="30"/>
</pin_list>
<bind>
<opset="bias1_read "/>
</bind>
</comp>

<comp id="1149" class="1005" name="kernel1_read_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="30"/>
<pin id="1151" dir="1" index="1" bw="64" slack="30"/>
</pin_list>
<bind>
<opset="kernel1_read "/>
</bind>
</comp>

<comp id="1154" class="1005" name="afterConv1_read_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="30"/>
<pin id="1156" dir="1" index="1" bw="64" slack="30"/>
</pin_list>
<bind>
<opset="afterConv1_read "/>
</bind>
</comp>

<comp id="1160" class="1005" name="afterRearrangeX_read_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="64" slack="28"/>
<pin id="1162" dir="1" index="1" bw="64" slack="28"/>
</pin_list>
<bind>
<opset="afterRearrangeX_read "/>
</bind>
</comp>

<comp id="1167" class="1005" name="afterPad_read_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="20"/>
<pin id="1169" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="afterPad_read "/>
</bind>
</comp>

<comp id="1173" class="1005" name="trunc_ln_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="62" slack="1"/>
<pin id="1175" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1179" class="1005" name="trunc_ln371_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="62" slack="7"/>
<pin id="1181" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln371_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="trunc_ln371_2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="62" slack="7"/>
<pin id="1188" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln371_2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="trunc_ln371_3_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="62" slack="7"/>
<pin id="1193" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln371_3 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="trunc_ln371_4_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="62" slack="7"/>
<pin id="1198" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln371_4 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="trunc_ln371_5_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="62" slack="7"/>
<pin id="1203" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln371_5 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="gmem0_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="gmem1_addr_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="2"/>
<pin id="1213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1216" class="1005" name="sext_ln371_2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="63" slack="1"/>
<pin id="1218" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_2 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="sext_ln371_3_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="63" slack="1"/>
<pin id="1223" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_3 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="sext_ln371_4_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="63" slack="1"/>
<pin id="1228" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_4 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sext_ln371_5_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="63" slack="1"/>
<pin id="1233" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_5 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="gmem_addr_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="gmem_addr_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="gmem_addr_3_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="3"/>
<pin id="1253" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="gmem_addr_4_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="4"/>
<pin id="1259" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln268_1_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="62" slack="12"/>
<pin id="1265" dir="1" index="1" bw="62" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln268_1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="gmem_addr_1_read_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="8"/>
<pin id="1271" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1274" class="1005" name="gmem_addr_2_read_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1279" class="1005" name="add29_i_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="1"/>
<pin id="1281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add29_i "/>
</bind>
</comp>

<comp id="1284" class="1005" name="gmem_addr_3_read_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="2"/>
<pin id="1286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1289" class="1005" name="gmem_addr_4_read_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1294" class="1005" name="conv36_i_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv36_i "/>
</bind>
</comp>

<comp id="1299" class="1005" name="empty_116_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_116 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="1"/>
<pin id="1306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1309" class="1005" name="trunc_ln6_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="62" slack="1"/>
<pin id="1311" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="gmem_addr_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="3"/>
<pin id="1316" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1319" class="1005" name="gmem0_addr_1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="77"/>
<pin id="1321" dir="1" index="1" bw="32" slack="77"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="trunc_ln1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="62" slack="16"/>
<pin id="1326" dir="1" index="1" bw="62" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="trunc_ln230_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="62" slack="1"/>
<pin id="1332" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln230_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="gmem_addr_5_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="3"/>
<pin id="1337" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="trunc_ln7_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="62" slack="1"/>
<pin id="1342" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="gmem_addr_6_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="62" slack="2"/>
<pin id="1352" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="gmem_addr_8_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln3_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="62" slack="2"/>
<pin id="1363" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="gmem_addr_9_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="trunc_ln4_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="62" slack="2"/>
<pin id="1374" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="gmem_addr_10_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="trunc_ln5_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="62" slack="2"/>
<pin id="1385" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="gmem_addr_13_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="245"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="8" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="6" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="176" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="186" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="186" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="186" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="186" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="188" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="188" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="188" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="188" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="200" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="471"><net_src comp="176" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="176" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="202" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="200" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="486"><net_src comp="176" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="224" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="200" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="80" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="202" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="202" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="202" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="524"><net_src comp="200" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="536"><net_src comp="194" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="537"><net_src comp="2" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="538"><net_src comp="0" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="546"><net_src comp="204" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="4" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="2" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="555"><net_src comp="206" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="4" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="566"><net_src comp="208" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="4" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="210" pin="0"/><net_sink comp="557" pin=5"/></net>

<net id="569"><net_src comp="234" pin="0"/><net_sink comp="557" pin=5"/></net>

<net id="577"><net_src comp="212" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="4" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="210" pin="0"/><net_sink comp="570" pin=4"/></net>

<net id="580"><net_src comp="234" pin="0"/><net_sink comp="570" pin=4"/></net>

<net id="588"><net_src comp="214" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="600"><net_src comp="216" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="601"><net_src comp="4" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="218" pin="0"/><net_sink comp="590" pin=5"/></net>

<net id="603"><net_src comp="220" pin="0"/><net_sink comp="590" pin=6"/></net>

<net id="604"><net_src comp="222" pin="0"/><net_sink comp="590" pin=7"/></net>

<net id="605"><net_src comp="220" pin="0"/><net_sink comp="590" pin=5"/></net>

<net id="606"><net_src comp="218" pin="0"/><net_sink comp="590" pin=6"/></net>

<net id="607"><net_src comp="230" pin="0"/><net_sink comp="590" pin=7"/></net>

<net id="618"><net_src comp="226" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="619"><net_src comp="4" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="608" pin=5"/></net>

<net id="621"><net_src comp="64" pin="0"/><net_sink comp="608" pin=6"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="608" pin=7"/></net>

<net id="629"><net_src comp="228" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="4" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="637"><net_src comp="232" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="4" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="645"><net_src comp="236" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="4" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="653"><net_src comp="238" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="4" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="662"><net_src comp="240" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="4" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="0" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="675"><net_src comp="190" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="676" pin="2"/><net_sink comp="525" pin=6"/></net>

<net id="681"><net_src comp="192" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="665" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="525" pin=7"/></net>

<net id="694"><net_src comp="72" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="396" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="74" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="76" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="704"><net_src comp="72" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="390" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="74" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="76" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="714"><net_src comp="72" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="384" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="76" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="724"><net_src comp="72" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="378" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="74" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="76" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="734"><net_src comp="72" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="372" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="74" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="76" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="744"><net_src comp="72" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="366" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="74" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="76" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="752"><net_src comp="78" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="760"><net_src comp="0" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="756" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="770"><net_src comp="2" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="766" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="178" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="785" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="184" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="785" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="4" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="800" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="4" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="800" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="4" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="800" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="4" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="794" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="875"><net_src comp="72" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="74" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="76" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="881"><net_src comp="878" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="885"><net_src comp="882" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="893"><net_src comp="890" pin="1"/><net_sink comp="525" pin=5"/></net>

<net id="900"><net_src comp="72" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="74" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="76" pin="0"/><net_sink comp="894" pin=3"/></net>

<net id="906"><net_src comp="894" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="4" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="913"><net_src comp="907" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="921"><net_src comp="0" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="917" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="930"><net_src comp="72" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="74" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="932"><net_src comp="76" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="72" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="74" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="941"><net_src comp="76" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="945"><net_src comp="933" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="4" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="952"><net_src comp="946" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="959"><net_src comp="72" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="74" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="961"><net_src comp="76" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="962"><net_src comp="953" pin="4"/><net_sink comp="608" pin=4"/></net>

<net id="970"><net_src comp="4" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="966" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="979"><net_src comp="72" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="74" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="981"><net_src comp="76" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="989"><net_src comp="4" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="985" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="998"><net_src comp="72" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="74" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1000"><net_src comp="76" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1008"><net_src comp="4" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="1017"><net_src comp="72" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="74" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="76" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1027"><net_src comp="4" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="1023" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="1036"><net_src comp="72" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="74" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1038"><net_src comp="76" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1046"><net_src comp="4" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1048"><net_src comp="1042" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="1052"><net_src comp="242" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1059"><net_src comp="246" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1064"><net_src comp="252" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="647" pin=3"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1070"><net_src comp="258" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="570" pin=3"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1076"><net_src comp="264" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1082"><net_src comp="270" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="557" pin=4"/></net>

<net id="1087"><net_src comp="276" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="557" pin=3"/></net>

<net id="1092"><net_src comp="282" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="557" pin=6"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1098"><net_src comp="288" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="631" pin=3"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1104"><net_src comp="294" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="590" pin=4"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1110"><net_src comp="300" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="623" pin=3"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="590" pin=3"/></net>

<net id="1116"><net_src comp="306" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1122"><net_src comp="312" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="590" pin=4"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="608" pin=3"/></net>

<net id="1129"><net_src comp="318" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="581" pin=4"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="590" pin=3"/></net>

<net id="1135"><net_src comp="324" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="581" pin=3"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1141"><net_src comp="330" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="570" pin=3"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1147"><net_src comp="336" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="557" pin=4"/></net>

<net id="1152"><net_src comp="342" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="557" pin=3"/></net>

<net id="1157"><net_src comp="348" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="557" pin=6"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1163"><net_src comp="354" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="549" pin=3"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1170"><net_src comp="360" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1176"><net_src comp="688" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="525" pin=4"/></net>

<net id="1182"><net_src comp="698" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="525" pin=3"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="539" pin=4"/></net>

<net id="1189"><net_src comp="708" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1194"><net_src comp="718" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1199"><net_src comp="728" pin="4"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1204"><net_src comp="738" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1209"><net_src comp="756" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="1214"><net_src comp="766" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1219"><net_src comp="773" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1224"><net_src comp="776" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1229"><net_src comp="779" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1234"><net_src comp="782" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1242"><net_src comp="813" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1248"><net_src comp="828" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1254"><net_src comp="843" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1260"><net_src comp="858" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1266"><net_src comp="869" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="655" pin=3"/></net>

<net id="1272"><net_src comp="444" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1277"><net_src comp="449" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1282"><net_src comp="671" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1287"><net_src comp="454" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1292"><net_src comp="459" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1297"><net_src comp="668" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="525" pin=8"/></net>

<net id="1302"><net_src comp="890" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="525" pin=5"/></net>

<net id="1307"><net_src comp="676" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="525" pin=6"/></net>

<net id="1312"><net_src comp="894" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="1317"><net_src comp="907" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1322"><net_src comp="917" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1327"><net_src comp="924" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1333"><net_src comp="933" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1338"><net_src comp="946" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1343"><net_src comp="953" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="608" pin=4"/></net>

<net id="1348"><net_src comp="966" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1353"><net_src comp="973" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1359"><net_src comp="985" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1364"><net_src comp="992" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1370"><net_src comp="1004" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1375"><net_src comp="1011" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1381"><net_src comp="1023" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1386"><net_src comp="1030" pin="4"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="655" pin=4"/></net>

<net id="1392"><net_src comp="1042" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="517" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {38 113 114 115 116 117 118 119 }
	Port: gmem1 | {8 25 26 27 28 29 30 31 }
	Port: gmem | {38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 71 72 73 74 82 83 84 85 93 94 95 96 104 105 }
 - Input state : 
	Port: kernel_attention : gmem0 | {2 3 4 5 6 7 8 25 26 }
	Port: kernel_attention : gmem1 | {32 33 34 35 36 37 38 39 40 }
	Port: kernel_attention : gmem | {10 11 12 13 14 15 16 17 18 19 22 23 46 47 48 49 50 51 52 53 54 55 57 58 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 }
	Port: kernel_attention : buffer_DataIn_1 | {1 }
	Port: kernel_attention : afterNorm | {1 }
	Port: kernel_attention : norm1_mean | {1 }
	Port: kernel_attention : norm1_var | {1 }
	Port: kernel_attention : norm1_weight | {1 }
	Port: kernel_attention : norm1_bias | {1 }
	Port: kernel_attention : afterPad | {1 }
	Port: kernel_attention : afterRearrangeX | {1 }
	Port: kernel_attention : afterConv1 | {1 }
	Port: kernel_attention : kernel1 | {1 }
	Port: kernel_attention : bias1 | {1 }
	Port: kernel_attention : in_qk | {1 }
	Port: kernel_attention : in_q | {1 }
	Port: kernel_attention : in_k | {1 }
	Port: kernel_attention : afterQKMultiplication | {1 }
	Port: kernel_attention : afterSoftmax | {1 }
	Port: kernel_attention : afterRearrangeX2 | {1 }
	Port: kernel_attention : afterQKXMultiplication | {1 }
	Port: kernel_attention : afterRearrangeQKX | {1 }
	Port: kernel_attention : afterConv2 | {1 }
	Port: kernel_attention : kernel2 | {1 }
	Port: kernel_attention : bias2 | {1 }
	Port: kernel_attention : afterAct2 | {1 }
	Port: kernel_attention : QKV | {1 }
	Port: kernel_attention : buffer_out | {1 }
	Port: kernel_attention : buffer_result | {1 }
	Port: kernel_attention : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {57 58 }
	Port: kernel_attention : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {57 58 }
	Port: kernel_attention : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {57 58 }
  - Chain level:
	State 1
		store_ln371 : 1
	State 2
		gmem0_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		gmem1_addr : 1
		empty_113 : 2
	State 9
		icmp_ln371 : 1
		add_ln371 : 1
		br_ln371 : 2
		zext_ln371 : 1
		empty_115 : 2
		p_cast35 : 3
		gmem_addr_1 : 4
		empty_117 : 2
		p_cast36 : 3
		gmem_addr_2 : 4
		empty_119 : 2
		p_cast37 : 3
		gmem_addr_3 : 4
		empty_121 : 2
		p_cast38 : 3
		gmem_addr_4 : 4
		store_ln371 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		conv28_i : 1
	State 20
	State 21
	State 22
	State 23
	State 24
		conv32_i : 1
		conv36_i : 1
	State 25
		call_ln371 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		sext_ln17 : 1
		gmem_addr : 2
		empty_125 : 3
		gmem0_addr_1 : 1
		empty_134 : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		sext_ln230 : 1
		gmem_addr_5 : 2
		empty_127 : 3
	State 57
		call_ln230 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
		gmem_addr_6 : 1
		empty_129 : 2
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		gmem_addr_8 : 1
		empty_130 : 2
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		gmem_addr_9 : 1
		empty_131 : 2
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		gmem_addr_10 : 1
		empty_132 : 2
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		gmem_addr_13 : 1
		empty_133 : 2
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |            grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525           |    13   |  0.774  |   1001  |   1084  |
|          |     grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539    |    0    |    0    |   207   |    33   |
|          |             grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549            |    2    | 11.6757 |   1214  |   2762  |
|          |                                      grp_DW_conv_fu_557                                     |    11   | 3.96857 |   4362  |   4095  |
|          |                                   grp_compute_skip_fu_570                                   |    0    |  1.935  |   657   |   844   |
|          |                                      grp_get_qk_fu_581                                      |    6    |  6.192  |   752   |   1129  |
|   call   |                              grp_compute_multiplication_fu_590                              |    9    | 3.16171 |   875   |   891   |
|          |       grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608      |    40   | 6.98766 |   6587  |  10859  |
|          | grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623 |    2    |  1.935  |   327   |   599   |
|          | grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631 |    1    |  0.774  |   274   |   541   |
|          |   grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639   |    2    |  1.935  |   390   |   510   |
|          | grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647 |    0    |  0.387  |   263   |   658   |
|          |   grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655   |    0    |    0    |   209   |    36   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                                        add29_i_fu_671                                       |    3    |    0    |    0    |   708   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       add_ln371_fu_794                                      |    0    |    0    |    0    |    14   |
|          |                                       empty_115_fu_804                                      |    0    |    0    |    0    |    69   |
|    add   |                                       empty_117_fu_819                                      |    0    |    0    |    0    |    69   |
|          |                                       empty_119_fu_834                                      |    0    |    0    |    0    |    69   |
|          |                                       empty_121_fu_849                                      |    0    |    0    |    0    |    69   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                      icmp_ln371_fu_788                                      |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                buffer_result_read_read_fu_246                               |    0    |    0    |    0    |    0    |
|          |                                 buffer_out_read_read_fu_252                                 |    0    |    0    |    0    |    0    |
|          |                                     QKV_read_read_fu_258                                    |    0    |    0    |    0    |    0    |
|          |                                  afterAct2_read_read_fu_264                                 |    0    |    0    |    0    |    0    |
|          |                                    bias2_read_read_fu_270                                   |    0    |    0    |    0    |    0    |
|          |                                   kernel2_read_read_fu_276                                  |    0    |    0    |    0    |    0    |
|          |                                 afterConv2_read_read_fu_282                                 |    0    |    0    |    0    |    0    |
|          |                              afterRearrangeQKX_read_read_fu_288                             |    0    |    0    |    0    |    0    |
|          |                           afterQKXMultiplication_read_read_fu_294                           |    0    |    0    |    0    |    0    |
|          |                              afterRearrangeX2_read_read_fu_300                              |    0    |    0    |    0    |    0    |
|          |                                afterSoftmax_read_read_fu_306                                |    0    |    0    |    0    |    0    |
|          |                            afterQKMultiplication_read_read_fu_312                           |    0    |    0    |    0    |    0    |
|          |                                    in_k_read_read_fu_318                                    |    0    |    0    |    0    |    0    |
|          |                                    in_q_read_read_fu_324                                    |    0    |    0    |    0    |    0    |
|   read   |                                    in_qk_read_read_fu_330                                   |    0    |    0    |    0    |    0    |
|          |                                    bias1_read_read_fu_336                                   |    0    |    0    |    0    |    0    |
|          |                                   kernel1_read_read_fu_342                                  |    0    |    0    |    0    |    0    |
|          |                                 afterConv1_read_read_fu_348                                 |    0    |    0    |    0    |    0    |
|          |                               afterRearrangeX_read_read_fu_354                              |    0    |    0    |    0    |    0    |
|          |                                  afterPad_read_read_fu_360                                  |    0    |    0    |    0    |    0    |
|          |                                 norm1_bias_read_read_fu_366                                 |    0    |    0    |    0    |    0    |
|          |                                norm1_weight_read_read_fu_372                                |    0    |    0    |    0    |    0    |
|          |                                  norm1_var_read_read_fu_378                                 |    0    |    0    |    0    |    0    |
|          |                                 norm1_mean_read_read_fu_384                                 |    0    |    0    |    0    |    0    |
|          |                                  afterNorm_read_read_fu_390                                 |    0    |    0    |    0    |    0    |
|          |                               buffer_DataIn_1_read_read_fu_396                              |    0    |    0    |    0    |    0    |
|          |                                 gmem_addr_1_read_read_fu_444                                |    0    |    0    |    0    |    0    |
|          |                                 gmem_addr_2_read_read_fu_449                                |    0    |    0    |    0    |    0    |
|          |                                 gmem_addr_3_read_read_fu_454                                |    0    |    0    |    0    |    0    |
|          |                                 gmem_addr_4_read_read_fu_459                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      grp_readreq_fu_402                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_409                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_416                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_423                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_430                                     |    0    |    0    |    0    |    0    |
|  readreq |                                      grp_readreq_fu_437                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_489                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_496                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_503                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_510                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_517                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     grp_writeresp_fu_466                                    |    0    |    0    |    0    |    0    |
| writeresp|                                     grp_writeresp_fu_473                                    |    0    |    0    |    0    |    0    |
|          |                                     grp_writeresp_fu_481                                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                                          grp_fu_665                                         |    0    |    0    |    0    |    0    |
|          |                                       conv36_i_fu_668                                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                                          grp_fu_676                                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       trunc_ln_fu_688                                       |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln371_1_fu_698                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln371_2_fu_708                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln371_3_fu_718                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln371_4_fu_728                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln371_5_fu_738                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln268_1_fu_869                                    |    0    |    0    |    0    |    0    |
|partselect|                                       trunc_ln6_fu_894                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln1_fu_924                                      |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln230_1_fu_933                                    |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln7_fu_953                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln2_fu_973                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln3_fu_992                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln4_fu_1011                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln5_fu_1030                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      sext_ln371_fu_753                                      |    0    |    0    |    0    |    0    |
|          |                                     sext_ln371_1_fu_763                                     |    0    |    0    |    0    |    0    |
|          |                                     sext_ln371_2_fu_773                                     |    0    |    0    |    0    |    0    |
|          |                                     sext_ln371_3_fu_776                                     |    0    |    0    |    0    |    0    |
|          |                                     sext_ln371_4_fu_779                                     |    0    |    0    |    0    |    0    |
|          |                                     sext_ln371_5_fu_782                                     |    0    |    0    |    0    |    0    |
|          |                                       p_cast35_fu_809                                       |    0    |    0    |    0    |    0    |
|          |                                       p_cast36_fu_824                                       |    0    |    0    |    0    |    0    |
|   sext   |                                       p_cast37_fu_839                                       |    0    |    0    |    0    |    0    |
|          |                                       p_cast38_fu_854                                       |    0    |    0    |    0    |    0    |
|          |                                       sext_ln17_fu_903                                      |    0    |    0    |    0    |    0    |
|          |                                     sext_ln268_1_fu_914                                     |    0    |    0    |    0    |    0    |
|          |                                      sext_ln230_fu_942                                      |    0    |    0    |    0    |    0    |
|          |                                      sext_ln110_fu_963                                      |    0    |    0    |    0    |    0    |
|          |                                      sext_ln177_fu_982                                      |    0    |    0    |    0    |    0    |
|          |                                      sext_ln511_fu_1001                                     |    0    |    0    |    0    |    0    |
|          |                                      sext_ln146_fu_1020                                     |    0    |    0    |    0    |    0    |
|          |                                      sext_ln268_fu_1039                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                      zext_ln371_fu_800                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    89   | 39.7257 |  17118  |  25049  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------+--------+--------+--------+
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V|    2   |    0   |    0   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V |    2   |    0   |    0   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V |    1   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+
|                            Total                            |    5   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          QKV_read_reg_1067         |   64   |
|          add29_i_reg_1279          |   64   |
|       afterAct2_read_reg_1073      |   64   |
|      afterConv1_read_reg_1154      |   64   |
|      afterConv2_read_reg_1089      |   64   |
|       afterPad_read_reg_1167       |   64   |
| afterQKMultiplication_read_reg_1119|   64   |
|afterQKXMultiplication_read_reg_1101|   64   |
|   afterRearrangeQKX_read_reg_1095  |   64   |
|   afterRearrangeX2_read_reg_1107   |   64   |
|    afterRearrangeX_read_reg_1160   |   64   |
|     afterSoftmax_read_reg_1113     |   64   |
|         bias1_read_reg_1144        |   64   |
|         bias2_read_reg_1079        |   64   |
|      buffer_out_read_reg_1061      |   64   |
|     buffer_result_read_reg_1056    |   64   |
|             c_reg_1049             |    7   |
|          conv36_i_reg_1294         |   64   |
|         empty_116_reg_1299         |   32   |
|        gmem0_addr_1_reg_1319       |   32   |
|         gmem0_addr_reg_1206        |   32   |
|         gmem1_addr_reg_1211        |   32   |
|        gmem_addr_10_reg_1378       |   32   |
|        gmem_addr_13_reg_1389       |   32   |
|      gmem_addr_1_read_reg_1269     |   32   |
|        gmem_addr_1_reg_1239        |   32   |
|      gmem_addr_2_read_reg_1274     |   32   |
|        gmem_addr_2_reg_1245        |   32   |
|      gmem_addr_3_read_reg_1284     |   32   |
|        gmem_addr_3_reg_1251        |   32   |
|      gmem_addr_4_read_reg_1289     |   32   |
|        gmem_addr_4_reg_1257        |   32   |
|        gmem_addr_5_reg_1335        |   32   |
|        gmem_addr_6_reg_1345        |   32   |
|        gmem_addr_8_reg_1356        |   32   |
|        gmem_addr_9_reg_1367        |   32   |
|         gmem_addr_reg_1314         |   32   |
|         in_k_read_reg_1126         |   64   |
|         in_q_read_reg_1132         |   64   |
|         in_qk_read_reg_1138        |   64   |
|        kernel1_read_reg_1149       |   64   |
|        kernel2_read_reg_1084       |   64   |
|               reg_682              |   64   |
|        sext_ln371_2_reg_1216       |   63   |
|        sext_ln371_3_reg_1221       |   63   |
|        sext_ln371_4_reg_1226       |   63   |
|        sext_ln371_5_reg_1231       |   63   |
|            tmp_reg_1304            |   64   |
|         trunc_ln1_reg_1324         |   62   |
|       trunc_ln230_1_reg_1330       |   62   |
|       trunc_ln268_1_reg_1263       |   62   |
|         trunc_ln2_reg_1350         |   62   |
|       trunc_ln371_1_reg_1179       |   62   |
|       trunc_ln371_2_reg_1186       |   62   |
|       trunc_ln371_3_reg_1191       |   62   |
|       trunc_ln371_4_reg_1196       |   62   |
|       trunc_ln371_5_reg_1201       |   62   |
|         trunc_ln3_reg_1361         |   62   |
|         trunc_ln4_reg_1372         |   62   |
|         trunc_ln5_reg_1383         |   62   |
|         trunc_ln6_reg_1309         |   62   |
|         trunc_ln7_reg_1340         |   62   |
|          trunc_ln_reg_1173         |   62   |
+------------------------------------+--------+
|                Total               |  3333  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                grp_readreq_fu_402                                |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_409                                |  p0  |   3  |   1  |    3   |
|                                grp_readreq_fu_409                                |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_writeresp_fu_466                               |  p0  |   2  |   1  |    2   |
|                               grp_writeresp_fu_466                               |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_writeresp_fu_473                               |  p0  |   2  |   1  |    2   |
|                               grp_writeresp_fu_473                               |  p1  |   2  |  32  |   64   ||    9    |
|                               grp_writeresp_fu_481                               |  p0  |   2  |   1  |    2   |
|                               grp_writeresp_fu_481                               |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_489                                |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_496                                |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_503                                |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_510                                |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_readreq_fu_517                                |  p1  |   2  |  32  |   64   ||    9    |
|      grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525      |  p5  |   2  |  32  |   64   ||    9    |
|      grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525      |  p6  |   2  |  64  |   128  ||    9    |
|                                grp_DW_conv_fu_557                                |  p2  |   2  |  64  |   128  ||    9    |
|                                grp_DW_conv_fu_557                                |  p3  |   2  |  64  |   128  ||    9    |
|                                grp_DW_conv_fu_557                                |  p4  |   2  |  64  |   128  ||    9    |
|                                grp_DW_conv_fu_557                                |  p5  |   2  |   8  |   16   |
|                                grp_DW_conv_fu_557                                |  p6  |   2  |  64  |   128  ||    9    |
|                              grp_compute_skip_fu_570                             |  p2  |   2  |  64  |   128  ||    9    |
|                              grp_compute_skip_fu_570                             |  p3  |   2  |  64  |   128  ||    9    |
|                              grp_compute_skip_fu_570                             |  p4  |   2  |   8  |   16   |
|                         grp_compute_multiplication_fu_590                        |  p2  |   2  |  64  |   128  ||    9    |
|                         grp_compute_multiplication_fu_590                        |  p3  |   2  |  64  |   128  ||    9    |
|                         grp_compute_multiplication_fu_590                        |  p4  |   2  |  64  |   128  ||    9    |
|                         grp_compute_multiplication_fu_590                        |  p5  |   2  |   6  |   12   |
|                         grp_compute_multiplication_fu_590                        |  p6  |   2  |   6  |   12   |
|                         grp_compute_multiplication_fu_590                        |  p7  |   2  |  32  |   64   |
| grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608 |  p4  |   2  |  62  |   124  ||    9    |
|                                    grp_fu_665                                    |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |  2301  || 12.4169 ||   207   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   89   |   39   |  17118 |  25049 |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   207  |
|  Register |    -   |    -   |    -   |  3333  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   89   |   52   |  20451 |  25256 |
+-----------+--------+--------+--------+--------+--------+
