#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 16 12:12:38 2021
# Process ID: 12904
# Current directory: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\EEE4120F_Yoda\VADER\VADER.xpr
# Log file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/vivado.log
# Journal file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER'
INFO: [Project 1-313] Project file moved from 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 875.406 ; gain = 228.250
update_compile_order -fileset sources_1
create_bd_design -srcset bruteforce_seq "VADER"
Wrote  : <D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\EEE4120F_Yoda\VADER\VADER.srcs\bruteforce_seq\bd\VADER\VADER.bd> 
create_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 966.254 ; gain = 62.238
update_compile_order -fileset bruteforce_seq
create_bd_cell -type module -reference PassGen PassGen_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {0.5 -94 28} [get_bd_cells PassGen_0]
create_bd_cell -type module -reference comparator comparator_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference pancham pancham_0
set_property location {0.5 -394 186} [get_bd_cells PassGen_0]
set_property location {2.5 302 183} [get_bd_cells comparator_0]
set_property location {2 6 189} [get_bd_cells pancham_0]
set_property location {3 302 194} [get_bd_cells comparator_0]
set_property location {3 326 189} [get_bd_cells comparator_0]
set_property location {2 -14 189} [get_bd_cells pancham_0]
set_property location {1 -485 192} [get_bd_cells PassGen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins comparator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pancham_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PassGen_0/clk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PassGen_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pancham_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins comparator_0/clk]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins comparator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins pancham_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins PassGen_0/clk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins PassGen_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins pancham_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins comparator_0/clk]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1 202 182} [get_bd_cells PassGen_0]
set_property location {1 198 202} [get_bd_cells PassGen_0]
set_property location {2 550 209} [get_bd_cells pancham_0]
set_property location {3 907 215} [get_bd_cells comparator_0]
set_property location {2 541 196} [get_bd_cells pancham_0]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: pancham
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1575.156 ; gain = 226.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pancham' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v:35]
	Parameter SALT_A bound to: 1732584193 - type: integer 
	Parameter SALT_B bound to: -271733879 - type: integer 
	Parameter SALT_C bound to: -1732584194 - type: integer 
	Parameter SALT_D bound to: 271733878 - type: integer 
	Parameter ONE bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter IDLE_BIT bound to: 0 - type: integer 
	Parameter IDLE bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ROUND1_BIT bound to: 1 - type: integer 
	Parameter ROUND1 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ROUND2_BIT bound to: 2 - type: integer 
	Parameter ROUND2 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ROUND3_BIT bound to: 3 - type: integer 
	Parameter ROUND3 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ROUND4_BIT bound to: 4 - type: integer 
	Parameter ROUND4 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter FINISH_OFF_BIT bound to: 5 - type: integer 
	Parameter FINISH_OFF bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter TURN_ARND_BIT bound to: 6 - type: integer 
	Parameter TURN_ARND bound to: 72'b000000000000000000000000000000000000000000000000000000000000000001000000 
INFO: [Synth 8-6157] synthesizing module 'pancham_round' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v:39]
INFO: [Synth 8-6155] done synthesizing module 'pancham_round' (1#1) [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v:39]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v:197]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v:197]
INFO: [Synth 8-6155] done synthesizing module 'pancham' (2#1) [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.574 ; gain = 297.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.918 ; gain = 303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.918 ; gain = 303.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1651.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1777.109 ; gain = 428.266
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.109 ; gain = 588.945
close_design
create_bd_cell -type module -reference pancham pancham_1
open_bd_design {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/bruteforce_seq/bd/VADER/VADER.bd}
delete_bd_objs [get_bd_cells pancham_1]
connect_bd_net [get_bd_pins pancham_0/clk] [get_bd_pins PassGen_0/clk]
connect_bd_net [get_bd_pins comparator_0/clk] [get_bd_pins pancham_0/clk]
connect_bd_net [get_bd_pins pancham_0/reset] [get_bd_pins PassGen_0/reset]
connect_bd_net [get_bd_pins comparator_0/reset] [get_bd_pins pancham_0/reset]
connect_bd_net [get_bd_pins PassGen_0/enable] [get_bd_pins pancham_0/ready]
connect_bd_net [get_bd_pins PassGen_0/generatedPass] [get_bd_pins pancham_0/msg_in]
connect_bd_net [get_bd_pins PassGen_0/passWidth] [get_bd_pins pancham_0/msg_in_width]
connect_bd_net [get_bd_pins pancham_0/msg_in_valid] [get_bd_pins pancham_0/ready]
connect_bd_net [get_bd_pins pancham_0/msg_output] [get_bd_pins comparator_0/verify_hash]
connect_bd_net [get_bd_pins pancham_0/msg_out_valid] [get_bd_pins comparator_0/verify_valid]
startgroup
make_bd_pins_external  [get_bd_pins comparator_0/equal]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PassGen_0/startPos]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 7 incAmount
connect_bd_net [get_bd_pins /PassGen_0/incAmount] [get_bd_ports incAmount]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /PassGen_0/incAmount] [get_bd_ports incAmount]'
INFO: [Common 17-17] undo 'create_bd_port -dir I -from 0 -to 7 incAmount'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins PassGen_0/incAmount]
endgroup
create_bd_port -dir I CLK
set_property location {-52 148} [get_bd_ports CLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins pancham_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins comparator_0/target_hash]
endgroup
set_property location {-40 327} [get_bd_ports target_hash_0]
set_property location {1061 211} [get_bd_ports equal_0]
set_property location {1086 227} [get_bd_ports equal_0]
set_property location {1257 215} [get_bd_ports equal_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
write_bd_layout -format pdf -orientation portrait {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf}
D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf
write_bd_layout -format pdf -orientation portrait -scope visible -force {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf}
D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\EEE4120F_Yoda\VADER\VADER.srcs\bruteforce_seq\bd\VADER\VADER.bd> 
Wrote  : <D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/bruteforce_seq/bd/VADER/ui/bd_51605326.ui> 
close_bd_design [get_bd_designs VADER]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 14:48:24 2021...
