
*** Running vivado
    with args -log design_1_MEM_stage_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MEM_stage_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_MEM_stage_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 324.102 ; gain = 62.289
Command: synth_design -top design_1_MEM_stage_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5988 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 471.039 ; gain = 102.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_MEM_stage_0_0' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MEM_stage_0_0/synth/design_1_MEM_stage_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MEM_stage' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_stage' (1#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MEM_stage_0_0' (2#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MEM_stage_0_0/synth/design_1_MEM_stage_0_0.v:58]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port clk
WARNING: [Synth 8-3331] design MEM_stage has unconnected port rst
WARNING: [Synth 8-3331] design MEM_stage has unconnected port mem_write
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[31]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[30]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[29]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[28]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[27]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[26]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[25]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[24]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[23]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[22]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[21]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[20]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[19]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[18]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[17]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[16]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[15]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[14]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[13]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[12]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[11]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[10]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[9]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[8]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[7]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[6]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[5]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[4]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[3]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[2]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[1]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port val_rm[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 526.902 ; gain = 158.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 526.902 ; gain = 158.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 526.902 ; gain = 158.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 526.902 ; gain = 158.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_MEM_stage_0_0 has an empty top module
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port clk
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port rst
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port mem_write
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[31]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[30]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[29]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[28]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[27]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[26]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[25]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[24]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[23]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[22]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[21]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[20]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[19]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[18]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[17]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[16]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[15]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[14]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[13]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[12]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[11]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[10]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[9]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[8]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[7]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[6]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[5]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[4]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[3]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[2]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[1]
WARNING: [Synth 8-3331] design design_1_MEM_stage_0_0 has unconnected port val_rm[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.965 ; gain = 259.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.965 ; gain = 259.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 635.887 ; gain = 267.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 757.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 757.047 ; gain = 402.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 757.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_MEM_stage_0_0_synth_1/design_1_MEM_stage_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1183.137 ; gain = 426.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_MEM_stage_0_0_synth_1/design_1_MEM_stage_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MEM_stage_0_0_utilization_synth.rpt -pb design_1_MEM_stage_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 14:58:01 2025...
