[%General]
%3Csource%3E=G:/yxz_project/bq79606/uart/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd
%3Cfilename%3E=G:\\yxz_project\\bq79606\\uart\\axi_uartlite_v1_02_a\\hdl\\verilog/baudrate.v
%3Cclass%3E=100
%3Cbasename%3E=baudrate
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_ratio
%3CportOrder%3E=clk, reset, en_16x_baud
baudrate\category=100
baudrate\port=0
baudrate\alias=baudrate
c_ratio\category=111
c_ratio\port=0
c_ratio\alias=C_RATIO
c_ratio\type\Subtype\mark1=ieee::integer
c_ratio\type\Subtype\mark2=ieee::integer
c_ratio\init\Constant\value=48
c_ratio\init\Constant\units=
c_ratio\init\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
count\category=117
count\port=0
count\alias=count
count\type\Subtype\constraint\0\Subtype\mark1=ieee::natural
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\op=423
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=baudrate::c_ratio
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
counter_process\category=113
counter_process\port=0
counter_process\alias=COUNTER_PROCESS
en_16x_baud\category=117
en_16x_baud\port=2
en_16x_baud\alias=EN_16x_Baud
en_16x_baud\type\Subtype\mark1=ieee::std_logic
en_16x_baud\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=Reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=RTL
%3ChasCode%3E=true
