// Seed: 3395169568
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 ();
  wor id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      1, {id_2{id_1}}, id_2
  );
  wire id_4 = id_4, id_5, id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      id_4
  );
  module_2 modCall_1 (
      id_5,
      id_3
  );
  reg id_6 = id_6, id_7;
  initial
    if (1) id_6 <= 1;
    else begin : LABEL_0
      id_7 <= #1 1;
    end
  always id_4[1][1 : 1] = 1;
  always_ff $display;
endmodule
