
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.317864                       # Number of seconds simulated
sim_ticks                                317863523000                       # Number of ticks simulated
final_tick                               979297776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233912                       # Simulator instruction rate (inst/s)
host_op_rate                                   260128                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37176093                       # Simulator tick rate (ticks/s)
host_mem_usage                                2259824                       # Number of bytes of host memory used
host_seconds                                  8550.21                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2224147475                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      1588288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       821248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2521920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1588288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1588288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       159680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          159680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         1756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        24817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        12832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2495                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2495                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        353561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      4996761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2583650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7933971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      4996761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4996761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          502354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               502354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          502354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       353561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      4996761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2583650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8436325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2495                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2517056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  158720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2521920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               159680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               74                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  317850898000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.415952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.672534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.903608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26040     82.16%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5104     16.10%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332      1.05%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      0.21%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      0.21%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.03%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     286.352941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1053.046610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           122     89.71%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      4.41%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      2.94%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.74%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.74%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.74%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.235294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.128800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.105496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     25.74%     25.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.74%     26.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59     43.38%     69.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14     10.29%     80.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17     12.50%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.47%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      2.21%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      1.47%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      1.47%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           136                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6765783031                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7503201781                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  196645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    172030.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               190780.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     895                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7585940.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                149447340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 79429350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               191730420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3930660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13852756320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3046206540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            782816160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     30770980320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22716804000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      46859575305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           118459138245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            372.672952                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         309132015932                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1537137500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5893612000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 182494013250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  59158436534                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1299994568                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  67480329148                       # Time in different power states
system.mem_ctrls_1.actEnergy                 76876380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40856970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                89078640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                9014940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11614852080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2449435920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            713533440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23833983420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18845438880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      53168191440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           110845304940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            348.719799                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         310622021653                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1461028250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4945458000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 209280603250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  49076589829                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     832324597                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52267519074                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2131444                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           495731083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2132468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.468240                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.181102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.818898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1000674012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1000674012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    361477614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       361477614                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131627621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131627621                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        12665                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         12665                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    493105235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        493105235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    493117900                       # number of overall hits
system.cpu.dcache.overall_hits::total       493117900                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2264276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2264276                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1777646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1777646                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4041922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4041922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4042156                       # number of overall misses
system.cpu.dcache.overall_misses::total       4042156                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  19984420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19984420000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  14438562535                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14438562535                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  34422982535                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34422982535                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  34422982535                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34422982535                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    363741890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    363741890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    497147157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    497147157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    497160056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    497160056                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006225                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013325                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8825.964679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8825.964679                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8122.293491                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8122.293491                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8516.488575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8516.488575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8515.995557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8515.995557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24884                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        89951                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7707                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5780                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.228753                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.562457                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2131444                       # number of writebacks
system.cpu.dcache.writebacks::total           2131444                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1266704                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1266704                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       644553                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       644553                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1911257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1911257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1911257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1911257                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       997572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       997572                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1133093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1133093                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2130665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2130665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2130772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2130772                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11352832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11352832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9310249151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9310249151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1016500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1016500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  20663081651                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20663081651                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  20664098151                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20664098151                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004286                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004286                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11380.464267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11380.464267                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8216.668138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8216.668138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data         9500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9697.949537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9697.949537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9697.939597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9697.939597                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            799025                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           368354119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            799537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            460.709284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.365131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   496.634869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.030010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.969990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         504005861                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        504005861                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250791909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250791909                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250791909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250791909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250791909                       # number of overall hits
system.cpu.icache.overall_hits::total       250791909                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       811509                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        811509                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       811509                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         811509                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       811509                       # number of overall misses
system.cpu.icache.overall_misses::total        811509                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  12703409853                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12703409853                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  12703409853                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12703409853                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  12703409853                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12703409853                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    251603418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    251603418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    251603418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    251603418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    251603418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    251603418                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003225                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003225                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003225                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003225                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15654.059108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15654.059108                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15654.059108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15654.059108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15654.059108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15654.059108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       206745                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1729                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             17245                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.988692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   157.181818                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       799025                       # number of writebacks
system.cpu.icache.writebacks::total            799025                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        12484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12484                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        12484                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12484                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        12484                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12484                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       799025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       799025                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       799025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       799025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       799025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       799025                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11408912414                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11408912414                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11408912414                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11408912414                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11408912414                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11408912414                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14278.542491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14278.542491                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14278.542491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14278.542491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14278.542491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14278.542491                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          5122981                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             5123197                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  140                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                753163                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      3011                       # number of replacements
system.l2.tags.tagsinuse                 31279.540107                       # Cycle average of tags in use
system.l2.tags.total_refs                     3858888                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34270                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    112.602509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31240.358948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    39.181159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.953380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954576                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001251                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.952698                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49491221                       # Number of tag accesses
system.l2.tags.data_accesses                 49491221                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2088118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2088118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       805850                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           805850                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1132909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1132909                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       774203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             774203                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       985609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            985609                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        774203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2118518                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2892721                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       774203                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2118518                       # number of overall hits
system.l2.overall_hits::total                 2892721                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 218                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        24822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24822                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12708                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        24822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        12926                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        24822                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        12926                       # number of overall misses
system.l2.overall_misses::total                 37748                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        33000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     48172000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48172000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   5537257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5537257000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   3245881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3245881000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   5537257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3294053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8831310000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   5537257000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3294053000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8831310000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2088118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2088118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       805850                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       805850                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1133127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1133127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       799025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         799025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       998317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        998317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       799025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2131444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2930469                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       799025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2131444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2930469                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000192                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.031065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031065                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.012729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012729                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.031065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.006064                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012881                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.031065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.006064                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012881                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 220972.477064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220972.477064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 223078.599629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 223078.599629                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 255420.286434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 255420.286434                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 223078.599629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 254839.316107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 233954.381689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 223078.599629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 254839.316107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 233954.381689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         6                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2495                       # number of writebacks
system.l2.writebacks::total                      2495                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           70                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               70                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  81                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 81                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       586731                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         586731                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            148                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        24817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24817                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12702                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        24817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        12850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       586731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        24817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        12850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           624398                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    178804089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    178804089                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     30337000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30337000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   5388051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5388051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   3169076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3169076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   5388051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3199413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8587464000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    178804089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   5388051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3199413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8766268089                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.031059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.012723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.031059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.006029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.031059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.006029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213071                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   304.746279                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   304.746279                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 204979.729730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 204979.729730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 217111.294677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 217111.294677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 249494.252874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 249494.252874                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 217111.294677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 248981.556420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 227983.752356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   304.746279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 217111.294677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 248981.556420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14039.551839                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         42436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        39525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2495                       # Transaction distribution
system.membus.trans_dist::CleanEvict              516                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39275                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        81841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2681600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2681600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39425                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39425    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39425                       # Request fanout histogram
system.membus.reqLayer0.occupancy            26946358                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          101046719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        90092709                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     78231122                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2208901                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     55755812                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        50063141                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.789995                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3860622                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       626703                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       620549                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         6154                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        31392                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 979297776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                635727046                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     13865912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1084612786                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            90092709                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     54544312                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             609859313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4547202                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         2658                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         8243                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         251603459                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        108776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    626009987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.832728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.240845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        155243754     24.80%     24.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         77316163     12.35%     37.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        110360557     17.63%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        283089513     45.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    626009987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.141716                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.706098                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         69063097                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     169440173                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         316032286                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      69318204                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2156218                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     47455750                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        118007                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1104040038                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9759322                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2156218                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        111240558                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        32680374                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     35001704                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         340583678                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     104347448                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1094985168                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       3878483                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      14730919                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         210401                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       33858891                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       20250972                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      4400459                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1590680037                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6657302620                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1218133370                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    555270230                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259790                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         55420230                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1129883                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1129516                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         148621185                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    384556338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    137028058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15816040                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10956317                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1087499765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3329794                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1073849218                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2956760                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33940514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    112899968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       162945                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    626009987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.715387                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.119022                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    107257255     17.13%     17.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    153368001     24.50%     41.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    204055866     32.60%     74.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    135736490     21.68%     95.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     22872815      3.65%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2652724      0.42%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        62717      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4119      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    626009987                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37497554      8.34%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1904397      0.42%      8.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          269911      0.06%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       457482      0.10%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2444      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         2648      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        20106      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       217527      0.05%      8.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       172221      0.04%      9.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        45221      0.01%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           41      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      250982111     55.81%     64.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41137005      9.15%     73.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    102648533     22.83%     96.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     14330434      3.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     437699291     40.76%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9328213      0.87%     41.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        158376      0.01%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5817589      0.54%     42.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3253087      0.30%     42.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1725777      0.16%     42.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1645103      0.15%     42.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     15474398      1.44%     44.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37643522      3.51%     47.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44308657      4.13%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       943689      0.09%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    253324851     23.59%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     91272975      8.50%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    126886565     11.82%     95.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44367125      4.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1073849218                       # Type of FU issued
system.switch_cpus.iq.rate                   1.689167                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           449687635                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.418762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2550510500                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    840258433                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    789769501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    675842315                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    284580692                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    277746137                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1126823676                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       396713177                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13173980                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11535897                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69512                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2381751                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        19593                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2156218                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2803904                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2436413                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1090832083                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     384556338                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    137028058                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1127404                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          15466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2414778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        69512                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1420304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       741835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2162139                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1069603053                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     377884335                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4246162                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2524                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            513156577                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         79789366                       # Number of branches executed
system.switch_cpus.iew.exec_stores          135272242                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.682488                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1068324873                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1067515638                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         667915478                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1028671862                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.679204                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.649299                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     29378145                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2091518                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    621217994                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.701320                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.358356                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276546668     44.52%     44.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    117527711     18.92%     63.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     83360213     13.42%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46948293      7.56%     84.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18618983      3.00%     87.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13737935      2.21%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9834962      1.58%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7523626      1.21%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47119603      7.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    621217994                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001568                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890601                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666740                       # Number of memory references committed
system.switch_cpus.commit.loads             373020433                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019137                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645110                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456752     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721727      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288694      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295586      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438951     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306528      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581482     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890601                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47119603                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1660367046                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2177335558                       # The number of ROB writes
system.switch_cpus.timesIdled                   39170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9717059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.635727                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.635727                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.573002                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.573002                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1180898863                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       563984184                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         548998576                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        443475189                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4339429151                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        445663610                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2548600495                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405272                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5860940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2930473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        36501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         584975                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       584975                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 979297776000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1797342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2090613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       842351                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             516                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           586947                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1133127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1133127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        799025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       998317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2397075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6394357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8791432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    102275200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    272826176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              375101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          589979                       # Total snoops (count)
system.tol2bus.snoopTraffic                    161024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3520429                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2898951     82.35%     82.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 621478     17.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3520429                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5860939027                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31566                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1198806461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3197180972                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
