# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/adder.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/alu.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/alu_decoder.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/cexereg.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/cmemreg.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/control_unit.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/cwbreg.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/data_path.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/dmem_tb.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/extend.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/flopenr.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/flopenr_clr_dd.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/flopr_clr_de.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dm.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dw.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/forward_unit.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/hazard_control.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/imem_tb.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/main_decoder.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/mux2.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/mux3.v" \
"../../../../RISCV_Piplined_Processor.srcs/sources_1/new/register_file.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/riscv_main.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/stall_flush.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/top_tb.v" \
"../../../../../../../Documents/SubLime_Text/vivado_projects/riscv_pipline/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
