/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  reg [3:0] _05_;
  wire [4:0] _06_;
  wire [4:0] _07_;
  wire [4:0] _08_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [3:0] celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [31:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_33z[1] ? celloutsig_0_16z[3] : celloutsig_0_4z[3];
  assign celloutsig_0_55z = celloutsig_0_33z[9] ? celloutsig_0_11z[4] : _00_;
  assign celloutsig_1_2z = celloutsig_1_1z[10] ? in_data[124] : celloutsig_1_0z[0];
  assign celloutsig_1_6z = celloutsig_1_1z[5] ? celloutsig_1_5z[14] : celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_1z[3] ? celloutsig_1_6z : celloutsig_1_5z[5];
  assign celloutsig_0_8z = celloutsig_0_5z[1] ? celloutsig_0_6z : celloutsig_0_1z;
  assign celloutsig_0_21z = celloutsig_0_8z ? celloutsig_0_18z[10] : celloutsig_0_9z;
  assign celloutsig_0_22z = celloutsig_0_18z[0] ? celloutsig_0_14z[12] : celloutsig_0_0z[3];
  assign celloutsig_0_23z = _02_ ? celloutsig_0_1z : celloutsig_0_20z[1];
  assign celloutsig_0_78z = ~celloutsig_0_55z;
  assign celloutsig_1_10z = ~celloutsig_1_7z;
  assign celloutsig_0_10z = ~celloutsig_0_4z[12];
  assign celloutsig_0_1z = ~in_data[24];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_0z[4:1];
  reg [4:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 5'h00;
    else _23_ <= { _06_[4:2], celloutsig_0_9z, celloutsig_0_21z };
  assign { _00_, _07_[3:1], _01_ } = _23_;
  reg [4:0] _24_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 5'h00;
    else _24_ <= _04_[14:10];
  assign { _08_[4], _02_, _06_[4:2] } = _24_;
  reg [14:0] _25_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 15'h0000;
    else _25_ <= { in_data[87:84], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[14:7], _03_, _04_[5:0] } = _25_;
  assign celloutsig_0_38z = celloutsig_0_4z[11:6] / { 1'h1, _05_, celloutsig_0_36z };
  assign celloutsig_0_79z = celloutsig_0_38z[3:0] / { 1'h1, celloutsig_0_4z[11:9] };
  assign celloutsig_1_0z = in_data[171:167] / { 1'h1, in_data[155:152] };
  assign celloutsig_1_1z = in_data[160:149] / { 1'h1, in_data[157:152], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[8:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[3:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_3z[10:6], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[9:0], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_16z = { _04_[10:7], _03_, _04_[5:3], celloutsig_0_1z } / { 1'h1, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[3] ? in_data[12:8] : in_data[74:70];
  assign celloutsig_0_33z = celloutsig_0_20z[4] ? { celloutsig_0_4z[12:6], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_14z } : { in_data[74:55], celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_3z = in_data[29] ? in_data[26:23] : { _04_[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[51] ? { celloutsig_0_4z[14:5], celloutsig_0_1z } : celloutsig_0_4z[13:3];
  assign celloutsig_0_7z = _04_[4] ? celloutsig_0_5z[10:7] : celloutsig_0_5z[7:4];
  assign celloutsig_1_19z = celloutsig_1_5z[13] ? { celloutsig_1_17z[0], celloutsig_1_6z, celloutsig_1_12z } : celloutsig_1_4z[6:2];
  assign celloutsig_0_17z = in_data[24] ? { celloutsig_0_5z[1], _04_[14:7], _03_, _04_[5:0], _08_[4], _02_, _06_[4:2] } : { celloutsig_0_11z[1:0], celloutsig_0_16z, celloutsig_0_13z[7:2], 1'h0, celloutsig_0_13z[0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_13z[1] ? { celloutsig_0_11z[0], celloutsig_0_7z } : { celloutsig_0_17z[16:13], celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[22:19] != celloutsig_0_5z[7:4];
  assign celloutsig_1_7z = celloutsig_1_1z[11:1] != in_data[147:137];
  assign celloutsig_0_9z = { _04_[14:7], _03_, _04_[5:0], _04_[14:7], _03_, _04_[5:0] } != { in_data[29:25], celloutsig_0_6z, celloutsig_0_0z, _04_[14:7], _03_, _04_[5:0], celloutsig_0_7z };
  assign celloutsig_0_12z = { _04_[5:2], celloutsig_0_11z } != { celloutsig_0_7z[1:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_14z = ^ { celloutsig_1_12z[2:1], celloutsig_1_10z };
  assign celloutsig_0_4z = { in_data[46:32], celloutsig_0_1z } - { _04_[13:7], _03_, _04_[5:2], celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[136:135], celloutsig_1_0z, celloutsig_1_0z } - celloutsig_1_1z;
  assign celloutsig_1_4z = { celloutsig_1_1z[11:5], celloutsig_1_2z, celloutsig_1_2z } - celloutsig_1_3z[11:3];
  assign celloutsig_1_11z = celloutsig_1_5z[30:21] - { celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_11z[6:5], celloutsig_1_7z } - { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_4z[8:3], celloutsig_1_0z, celloutsig_1_14z } - { celloutsig_1_3z[4:3], celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_11z = { in_data[4:3], celloutsig_0_3z } - in_data[17:12];
  assign celloutsig_0_13z = { _04_[7], _03_, _04_[5:0] } - celloutsig_0_4z[10:3];
  assign celloutsig_0_14z = { in_data[95:81], celloutsig_0_12z } - { celloutsig_0_4z[14:0], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z } - { celloutsig_0_0z[3:2], celloutsig_0_12z, celloutsig_0_5z };
  assign _04_[6] = _03_;
  assign _06_[1:0] = { celloutsig_0_9z, celloutsig_0_21z };
  assign { _07_[4], _07_[0] } = { _00_, _01_ };
  assign _08_[3:0] = { _02_, _06_[4:2] };
  assign { out_data[141:128], out_data[100:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
