{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589289808207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589289808215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 16:23:27 2020 " "Processing started: Tue May 12 16:23:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589289808215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589289808215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off lab6 -c pipemult --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off lab6 -c pipemult --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589289808215 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1589289808420 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1589289808421 ""}
{ "Info" "0" "" "Revision = pipemult" {  } {  } 0 0 "Revision = pipemult" 0 0 "Fitter" 0 0 1589289808421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589289808813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589289808814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult 10M50DAF484C8GES " "Selected device 10M50DAF484C8GES for design \"pipemult\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589289808827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589289808918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589289808919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589289809304 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589289809340 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589289809340 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589289809344 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589289809344 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589289809346 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589289809346 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589289809346 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589289809346 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589289809347 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[0\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[0\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[0\] 3 2.5 V 1.8V " "Pin dataa\[0\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809790 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[0\] 2.5 V " "Input or bidirectional pin dataa\[0\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809790 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809790 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809790 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[1\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[1\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[1\] 3 2.5 V 1.8V " "Pin dataa\[1\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809805 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[1\] 2.5 V " "Input or bidirectional pin dataa\[1\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809805 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809805 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809805 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[2\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[2\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[2\] 3 2.5 V 1.8V " "Pin dataa\[2\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809819 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[2\] 2.5 V " "Input or bidirectional pin dataa\[2\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809819 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809819 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809819 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[3\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[3\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[3\] 3 2.5 V 1.8V " "Pin dataa\[3\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809833 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[3\] 2.5 V " "Input or bidirectional pin dataa\[3\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809833 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809833 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809833 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[4\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[4\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[4\] 3 2.5 V 1.8V " "Pin dataa\[4\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809854 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[4\] 2.5 V " "Input or bidirectional pin dataa\[4\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809854 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809854 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809854 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[5\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[5\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[5\] 3 2.5 V 1.8V " "Pin dataa\[5\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809870 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[5\] 2.5 V " "Input or bidirectional pin dataa\[5\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809870 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809870 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809870 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[6\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[6\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[6\] 3 2.5 V 1.8V " "Pin dataa\[6\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809885 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[6\] 2.5 V " "Input or bidirectional pin dataa\[6\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809885 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809885 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809885 ""}
{ "Error" "EFIOMGR_CANT_PLACE_PIN_IN_REGION" "dataa\[7\] IOBANK_3 User Location Constraints " "Can't place I/O pin dataa\[7\] in assigned location IOBANK_3 made by User Location Constraints source" { { "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "dataa\[7\] 3 2.5 V 1.8V " "Pin dataa\[7\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 1.8V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[15\] 3 1.8V " "Pin q\[15\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[14\] 3 1.8V " "Pin q\[14\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[13\] 3 1.8V " "Pin q\[13\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[12\] 3 1.8V " "Pin q\[12\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[11\] 3 1.8V " "Pin q\[11\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[10\] 3 1.8V " "Pin q\[10\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[9\] 3 1.8V " "Pin q\[9\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[8\] 3 1.8V " "Pin q\[8\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[7\] 3 1.8V " "Pin q\[7\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[6\] 3 1.8V " "Pin q\[6\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[5\] 3 1.8V " "Pin q\[5\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[4\] 3 1.8V " "Pin q\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[3\] 3 1.8V " "Pin q\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[2\] 3 1.8V " "Pin q\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[1\] 3 1.8V " "Pin q\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "q\[0\] 3 1.8V " "Pin q\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 872 1048 384 "q" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 3 1.8V " "Pin clk in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wren 3 1.8V " "Pin wren in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[0\] 3 1.8V " "Pin wraddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[1\] 3 1.8V " "Pin wraddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[2\] 3 1.8V " "Pin wraddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[3\] 3 1.8V " "Pin wraddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wraddress\[4\] 3 1.8V " "Pin wraddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[0\] 3 1.8V " "Pin rdaddress\[0\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[1\] 3 1.8V " "Pin rdaddress\[1\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[2\] 3 1.8V " "Pin rdaddress\[2\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[3\] 3 1.8V " "Pin rdaddress\[3\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rdaddress\[4\] 3 1.8V " "Pin rdaddress\[4\] in I/O bank 3 uses VCCIO 1.8V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Design Software" 0 -1 1589289809903 ""} { "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "3 " "I/O bank 3 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "12 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 12 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "13 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 13 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "dataa\[7\] 2.5 V " "Input or bidirectional pin dataa\[7\] uses I/O standard 2.5 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "clk 1.8 V " "Input or bidirectional pin clk uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 152 24 192 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wren 1.8 V " "Input or bidirectional pin wren uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wren } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 344 24 192 360 "wren" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[0\] 1.8 V " "Input or bidirectional pin wraddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[1\] 1.8 V " "Input or bidirectional pin wraddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[2\] 1.8 V " "Input or bidirectional pin wraddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[3\] 1.8 V " "Input or bidirectional pin wraddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "wraddress\[4\] 1.8 V " "Input or bidirectional pin wraddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 328 24 192 344 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[0\] 1.8 V " "Input or bidirectional pin rdaddress\[0\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[1\] 1.8 V " "Input or bidirectional pin rdaddress\[1\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[2\] 1.8 V " "Input or bidirectional pin rdaddress\[2\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[3\] 1.8 V " "Input or bidirectional pin rdaddress\[3\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "rdaddress\[4\] 1.8 V " "Input or bidirectional pin rdaddress\[4\] uses I/O standard 1.8 V" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 368 24 192 384 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1589289809903 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Design Software" 0 -1 1589289809903 ""}  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/Lab6/pipemult.bdf" { { 176 24 192 192 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/Lab6/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169236 "Can't place I/O pin %1!s! in assigned location %2!s! made by %3!s! source" 0 0 "Fitter" 0 -1 1589289809903 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589289809922 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1589289810183 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 25 s 3 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 25 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589289810478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 12 16:23:30 2020 " "Processing ended: Tue May 12 16:23:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589289810478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589289810478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589289810478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589289810478 ""}
