\doxysection{Fast\+Nehalem\+::Memory\+Manager Class Reference}
\label{classFastNehalem_1_1MemoryManager}\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}


{\ttfamily \#include $<$memory\+\_\+manager.\+h$>$}



Inheritance diagram for Fast\+Nehalem\+::Memory\+Manager\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{classFastNehalem_1_1MemoryManager__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Fast\+Nehalem\+::Memory\+Manager\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classFastNehalem_1_1MemoryManager__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager} (\textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
\textbf{ $\sim$\+Memory\+Manager} ()
\item 
\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB} $\ast$ \textbf{ get\+TLB} ()
\item 
\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} $\ast$ \textbf{ get\+PTW} ()
\item 
\textbf{ Nuca\+Cache} $\ast$ \textbf{ get\+Nuca\+Cache} ()
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+Cache} (\textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component)
\item 
\textbf{ Subsecond\+Time} \textbf{ core\+Initiate\+Memory\+Access\+Fast} (bool use\+\_\+icache, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Memory\+Manager\+Fast}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Fast} (\textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
virtual \textbf{ $\sim$\+Memory\+Manager\+Fast} ()
\item 
\textbf{ Hit\+Where\+::where\+\_\+t} \textbf{ core\+Initiate\+Memory\+Access} (\textbf{ Int\+Ptr} eip, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, \textbf{ UInt32} offset, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, \textbf{ Core\+::\+Mem\+Modeled} modeled)
\item 
void \textbf{ handle\+Msg\+From\+Network} (\textbf{ Net\+Packet} \&packet)
\item 
void \textbf{ enable\+Models} ()
\item 
void \textbf{ disable\+Models} ()
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ get\+Shmem\+Requester} (const void $\ast$pkt\+\_\+data)
\item 
\textbf{ UInt32} \textbf{ get\+Modeled\+Length} (const void $\ast$pkt\+\_\+data)
\item 
\textbf{ UInt64} \textbf{ get\+Cache\+Block\+Size} () const
\item 
void \textbf{ send\+Msg} (\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t} msg\+\_\+type, \textbf{ Mem\+Component\+::component\+\_\+t} sender\+\_\+mem\+\_\+component, \textbf{ Mem\+Component\+::component\+\_\+t} receiver\+\_\+mem\+\_\+component, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ core\+\_\+id\+\_\+t} receiver, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf=NULL, \textbf{ UInt32} data\+\_\+length=0, \textbf{ Hit\+Where\+::where\+\_\+t} where=\textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ Shmem\+Perf} $\ast$perf=NULL, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type=\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE})
\item 
void \textbf{ broadcast\+Msg} (\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t} msg\+\_\+type, \textbf{ Mem\+Component\+::component\+\_\+t} sender\+\_\+mem\+\_\+component, \textbf{ Mem\+Component\+::component\+\_\+t} receiver\+\_\+mem\+\_\+component, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf=NULL, \textbf{ UInt32} data\+\_\+length=0, \textbf{ Shmem\+Perf} $\ast$perf=NULL, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS})
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+L1\+Hit\+Latency} (void)
\item 
void \textbf{ add\+L1\+Hits} (bool icache, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ UInt64} hits)
\item 
void \textbf{ measure\+Nuca\+Stats} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} (\textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
virtual \textbf{ $\sim$\+Memory\+Manager\+Base} ()
\item 
virtual \textbf{ UInt64} \textbf{ get\+Megapage\+Size} () const
\item 
\textbf{ Core} $\ast$ \textbf{ get\+Core} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Cache\+Base} $\ast$ \textbf{ icache}
\item 
\textbf{ Cache\+Base} $\ast$ \textbf{ dcache}
\item 
\textbf{ Cache\+Base} $\ast$ \textbf{ l2cache}
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Cache\+Base} $\ast$ \textbf{ l3cache} = NULL
\item 
static \textbf{ Cache\+Base} $\ast$ \textbf{ dram} = NULL
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Types inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ Caching\+Protocol\+\_\+t} \{ \textbf{ PARAMETRIC\+\_\+\+DRAM\+\_\+\+DIRECTORY\+\_\+\+MSI}
, \textbf{ FAST\+\_\+\+NEHALEM}
, \textbf{ NUM\+\_\+\+CACHING\+\_\+\+PROTOCOL\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Caching\+Protocol\+\_\+t} \textbf{ parse\+Protocol\+Type} (String \&protocol\+\_\+type)
\item 
static \textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ create\+MMU} (String protocol\+\_\+type, \textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Network} $\ast$ \textbf{ get\+Network} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
std\+::vector$<$ \textbf{ core\+\_\+id\+\_\+t} $>$ \textbf{ get\+Core\+List\+With\+Memory\+Controllers} (void)
\item 
void \textbf{ print\+Core\+List\+With\+Memory\+Controllers} (std\+::vector$<$ \textbf{ core\+\_\+id\+\_\+t} $>$ \&core\+\_\+list\+\_\+with\+\_\+memory\+\_\+controllers)
\end{DoxyCompactItemize}
\doxysubsection*{Static Protected Attributes inherited from \textbf{ Memory\+Manager\+Fast}}
\begin{DoxyCompactItemize}
\item 
static const \textbf{ UInt64} \textbf{ CACHE\+\_\+\+LINE\+\_\+\+BITS} = 6
\item 
static const \textbf{ UInt64} \textbf{ CACHE\+\_\+\+LINE\+\_\+\+SIZE} = 1 $<$$<$ \textbf{ CACHE\+\_\+\+LINE\+\_\+\+BITS}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 15} of file \textbf{ memory\+\_\+manager.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!MemoryManager@{MemoryManager}}
\index{MemoryManager@{MemoryManager}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{MemoryManager()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_ad34756e47d7366805016b8717b924b1f} 
Fast\+Nehalem\+::\+Memory\+Manager\+::\+Memory\+Manager (\begin{DoxyParamCaption}\item[{\textbf{ Core} $\ast$}]{core}{, }\item[{\textbf{ Network} $\ast$}]{network}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 12} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ dcache}, \textbf{ dram}, \textbf{ icache}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ l2cache}, \textbf{ Mem\+Component\+::\+L3\+\_\+\+CACHE}, and \textbf{ l3cache}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!````~MemoryManager@{$\sim$MemoryManager}}
\index{````~MemoryManager@{$\sim$MemoryManager}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{$\sim$MemoryManager()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a6f6644708b7c827bdffffaf4d3a93dbb} 
Fast\+Nehalem\+::\+Memory\+Manager\+::$\sim$\+Memory\+Manager (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 24} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ dcache}, \textbf{ icache}, and \textbf{ l2cache}.



\doxysubsection{Member Function Documentation}
\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!coreInitiateMemoryAccessFast@{coreInitiateMemoryAccessFast}}
\index{coreInitiateMemoryAccessFast@{coreInitiateMemoryAccessFast}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{coreInitiateMemoryAccessFast()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a224431c25155018ccf0497d981beca2d} 
\textbf{ Subsecond\+Time} Fast\+Nehalem\+::\+Memory\+Manager\+::core\+Initiate\+Memory\+Access\+Fast (\begin{DoxyParamCaption}\item[{bool}]{use\+\_\+icache}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Fast} \doxyref{}{p.}{classMemoryManagerFast_a4aef726791dc197e6fa9dc5b714de181}.



Definition at line \textbf{ 29} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ Memory\+Manager\+Fast\+::\+CACHE\+\_\+\+LINE\+\_\+\+BITS}, \textbf{ dcache}, and \textbf{ icache}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!getCache@{getCache}}
\index{getCache@{getCache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{getCache()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a4a67774658886f750a28d8fc53706f90} 
\textbf{ Cache} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::get\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a94d2d860dfa1dc95fa221a5f7d0aa976}.



Definition at line \textbf{ 28} of file \textbf{ memory\+\_\+manager.\+h}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!getNucaCache@{getNucaCache}}
\index{getNucaCache@{getNucaCache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{getNucaCache()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_acb3d06f4692e09ac981066fab35c6820} 
\textbf{ Nuca\+Cache} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::get\+Nuca\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a5dffd1d9ea0cd22a86e9a916fbe3da42}.



Definition at line \textbf{ 27} of file \textbf{ memory\+\_\+manager.\+h}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!getPTW@{getPTW}}
\index{getPTW@{getPTW}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{getPTW()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a74c70e4ae3a8449f5817ad4505d17283} 
\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::get\+PTW (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a6434496662d530962ec122cf90684ec9}.



Definition at line \textbf{ 26} of file \textbf{ memory\+\_\+manager.\+h}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!getTLB@{getTLB}}
\index{getTLB@{getTLB}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{getTLB()}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_aa7cdf1247169c5042311ab1346ab0846} 
\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::get\+TLB (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a3a28966c61febf361584aaee23f6f637}.



Definition at line \textbf{ 25} of file \textbf{ memory\+\_\+manager.\+h}.



\doxysubsection{Member Data Documentation}
\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!dcache@{dcache}}
\index{dcache@{dcache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{dcache}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a1fa886f1867f848713827f2f3aa7fb32} 
\textbf{ Cache\+Base} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::dcache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 18} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access\+Fast()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!dram@{dram}}
\index{dram@{dram}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{dram}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_a4419c4e28a71f3484163e5cc1c6cb654} 
\textbf{ Cache\+Base} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::dram = NULL\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!icache@{icache}}
\index{icache@{icache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{icache}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_affb84ddb8787ab66dc624a9f193a34db} 
\textbf{ Cache\+Base}$\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::icache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 18} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access\+Fast()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!l2cache@{l2cache}}
\index{l2cache@{l2cache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{l2cache}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_afca397e4e3b6c8a37e26150b9053e291} 
\textbf{ Cache\+Base} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::l2cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 18} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{FastNehalem::MemoryManager@{FastNehalem::MemoryManager}!l3cache@{l3cache}}
\index{l3cache@{l3cache}!FastNehalem::MemoryManager@{FastNehalem::MemoryManager}}
\doxysubsubsection{l3cache}
{\footnotesize\ttfamily \label{classFastNehalem_1_1MemoryManager_ac4e8fd09e2c65e9627dce9190e049749} 
\textbf{ Cache\+Base} $\ast$ Fast\+Nehalem\+::\+Memory\+Manager\+::l3cache = NULL\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/fast\+\_\+nehalem/\textbf{ memory\+\_\+manager.\+h}\item 
common/core/memory\+\_\+subsystem/fast\+\_\+nehalem/\textbf{ memory\+\_\+manager.\+cc}\end{DoxyCompactItemize}
