
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014660  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b4  08014820  08014820  00024820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080150d4  080150d4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080150d4  080150d4  000250d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080150dc  080150dc  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080150dc  080150dc  000250dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080150e4  080150e4  000250e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080150e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ed0  200001dc  080152c4  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200050ac  080152c4  000350ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c7c4  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006019  00000000  00000000  0005c9d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e90  00000000  00000000  000629f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c00  00000000  00000000  00064880  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034abd  00000000  00000000  00066480  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ff58  00000000  00000000  0009af3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010c761  00000000  00000000  000bae95  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c75f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000941c  00000000  00000000  001c7674  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08014808 	.word	0x08014808

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08014808 	.word	0x08014808

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f004 fe7c 	bl	8005cd4 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20002c5c 	.word	0x20002c5c

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f004 fe64 	bl	8005cd4 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20002c5c 	.word	0x20002c5c

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f004 fced 	bl	8005a00 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f003 fa54 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f003 fa4e 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f003 fa48 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f003 fa42 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f003 fa3c 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f003 fa36 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f003 fa30 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f003 fa2a 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f003 fa24 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f003 fa1e 	bl	80044d4 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f003 fa12 	bl	80044d4 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f003 fa0c 	bl	80044d4 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f010 faf1 	bl	8011710 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:
#include "G_variables.h"

#define MAX_ENCODER_CNT 65535
#define CNT_OFFSET 32768

Encoder::Encoder() : cnt_l_(CNT_OFFSET), cnt_r_(CNT_OFFSET){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800116a:	805a      	strh	r2, [r3, #2]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001184:	213c      	movs	r1, #60	; 0x3c
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <_ZN7Encoder4initEv+0x30>)
 8001188:	f008 fc3c 	bl	8009a04 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800118c:	213c      	movs	r1, #60	; 0x3c
 800118e:	4808      	ldr	r0, [pc, #32]	; (80011b0 <_ZN7Encoder4initEv+0x34>)
 8001190:	f008 fc38 	bl	8009a04 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_ZN7Encoder4initEv+0x38>)
 8001196:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <_ZN7Encoder4initEv+0x3c>)
 800119e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20002e88 	.word	0x20002e88
 80011b0:	20002b90 	.word	0x20002b90
 80011b4:	40010000 	.word	0x40010000
 80011b8:	40010400 	.word	0x40010400

080011bc <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	cnt_l_ = TIM1 -> CNT;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder9updateCntEv+0x28>)
 80011c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	801a      	strh	r2, [r3, #0]
	cnt_r_ = TIM8 -> CNT;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder9updateCntEv+0x2c>)
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	805a      	strh	r2, [r3, #2]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400

080011ec <_ZN7Encoder6getCntERsS0_>:

void Encoder::getCnt(int16_t &cnt_l, int16_t &cnt_r)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	cnt_l = CNT_OFFSET - cnt_l_;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	881a      	ldrh	r2, [r3, #0]
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <_ZN7Encoder6getCntERsS0_+0x38>)
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	b29b      	uxth	r3, r3
 8001202:	b21a      	sxth	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	801a      	strh	r2, [r3, #0]
	cnt_r = cnt_r_ - CNT_OFFSET;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	885b      	ldrh	r3, [r3, #2]
 800120c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001210:	b29b      	uxth	r3, r3
 8001212:	b21a      	sxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	801a      	strh	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	ffff8000 	.word	0xffff8000

08001228 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	801a      	strh	r2, [r3, #0]
	cnt_r_ = 0;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	805a      	strh	r2, [r3, #2]
	TIM1 -> CNT = CNT_OFFSET;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <_ZN7Encoder8clearCntEv+0x30>)
 800123e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001242:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <_ZN7Encoder8clearCntEv+0x34>)
 8001246:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	40010000 	.word	0x40010000
 800125c:	40010400 	.word	0x40010400

08001260 <sd_write_array_int>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_int(char *p_folder_name, char *p_file_name, short size, int *data, char state){
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	4613      	mov	r3, r2
 800126e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f8cc 	bl	8001414 <create_path>

	if(state == OVER_WRITE){
 800127c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d108      	bne.n	8001296 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001284:	481e      	ldr	r0, [pc, #120]	; (8001300 <sd_write_array_int+0xa0>)
 8001286:	f00d fe18 	bl	800eeba <f_chdir>
		f_unlink(filepath);	//一回消す
 800128a:	481e      	ldr	r0, [pc, #120]	; (8001304 <sd_write_array_int+0xa4>)
 800128c:	f00e f883 	bl	800f396 <f_unlink>
		f_chdir("..");
 8001290:	481d      	ldr	r0, [pc, #116]	; (8001308 <sd_write_array_int+0xa8>)
 8001292:	f00d fe12 	bl	800eeba <f_chdir>
	}

	fopen_folder_and_file();	//書き込むファイルを選択
 8001296:	f000 f8d3 	bl	8001440 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800129a:	2300      	movs	r3, #0
 800129c:	82fb      	strh	r3, [r7, #22]
 800129e:	e021      	b.n	80012e4 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatをstringに変換
 80012a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	4413      	add	r3, r2
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a17      	ldr	r2, [pc, #92]	; (800130c <sd_write_array_int+0xac>)
 80012ae:	2180      	movs	r1, #128	; 0x80
 80012b0:	4817      	ldr	r0, [pc, #92]	; (8001310 <sd_write_array_int+0xb0>)
 80012b2:	f00f fa9d 	bl	80107f0 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
		}
*/
		f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <sd_write_array_int+0xb4>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4815      	ldr	r0, [pc, #84]	; (8001314 <sd_write_array_int+0xb4>)
 80012be:	f00d fe46 	bl	800ef4e <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 80012c2:	4813      	ldr	r0, [pc, #76]	; (8001310 <sd_write_array_int+0xb0>)
 80012c4:	f7fe ff9c 	bl	8000200 <strlen>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <sd_write_array_int+0xb8>)
 80012cc:	4910      	ldr	r1, [pc, #64]	; (8001310 <sd_write_array_int+0xb0>)
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <sd_write_array_int+0xb4>)
 80012d0:	f00d fbb7 	bl	800ea42 <f_write>

		bufclear();	//書き込み用のバッファをクリア
 80012d4:	f000 f8ce 	bl	8001474 <bufclear>
	for(short i = 0 ; i < size; i++){
 80012d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	3301      	adds	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	82fb      	strh	r3, [r7, #22]
 80012e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80012e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbd7      	blt.n	80012a0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//ファイル閉じる
 80012f0:	4808      	ldr	r0, [pc, #32]	; (8001314 <sd_write_array_int+0xb4>)
 80012f2:	f00d fdb8 	bl	800ee66 <f_close>

	return ret;
 80012f6:	7d7b      	ldrb	r3, [r7, #21]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20001904 	.word	0x20001904
 8001304:	200007c0 	.word	0x200007c0
 8001308:	08014828 	.word	0x08014828
 800130c:	0801482c 	.word	0x0801482c
 8001310:	20001a04 	.word	0x20001a04
 8001314:	20001a94 	.word	0x20001a94
 8001318:	20001a84 	.word	0x20001a84

0800131c <sd_read_array_int>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_int(char *p_folder_name, char *p_file_name, short size, int *data){
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 f86c 	bl	8001414 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 800133c:	f000 f880 	bl	8001440 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001340:	e019      	b.n	8001376 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 8001342:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	4413      	add	r3, r2
 800134c:	461a      	mov	r2, r3
 800134e:	4913      	ldr	r1, [pc, #76]	; (800139c <sd_read_array_int+0x80>)
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <sd_read_array_int+0x84>)
 8001352:	f00f faa1 	bl	8010898 <siscanf>
		i++;
 8001356:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800135a:	b29b      	uxth	r3, r3
 800135c:	3301      	adds	r3, #1
 800135e:	b29b      	uxth	r3, r3
 8001360:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001362:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800136a:	429a      	cmp	r2, r3
 800136c:	db03      	blt.n	8001376 <sd_read_array_int+0x5a>
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	3b01      	subs	r3, #1
 8001372:	b29b      	uxth	r3, r3
 8001374:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <sd_read_array_int+0x88>)
 8001378:	2180      	movs	r1, #128	; 0x80
 800137a:	4809      	ldr	r0, [pc, #36]	; (80013a0 <sd_read_array_int+0x84>)
 800137c:	f00e f9e6 	bl	800f74c <f_gets>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1dd      	bne.n	8001342 <sd_read_array_int+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 8001386:	f000 f875 	bl	8001474 <bufclear>

	f_close(&fil);	//ファイル閉じる
 800138a:	4806      	ldr	r0, [pc, #24]	; (80013a4 <sd_read_array_int+0x88>)
 800138c:	f00d fd6b 	bl	800ee66 <f_close>

	return ret;
 8001390:	7d7b      	ldrb	r3, [r7, #21]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08014830 	.word	0x08014830
 80013a0:	20001a04 	.word	0x20001a04
 80013a4:	20001a94 	.word	0x20001a94

080013a8 <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80013b2:	2201      	movs	r2, #1
 80013b4:	4908      	ldr	r1, [pc, #32]	; (80013d8 <sd_mount+0x30>)
 80013b6:	4809      	ldr	r0, [pc, #36]	; (80013dc <sd_mount+0x34>)
 80013b8:	f00c ffd2 	bl	800e360 <f_mount>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <sd_mount+0x20>
 80013c2:	2301      	movs	r3, #1
 80013c4:	71fb      	strb	r3, [r7, #7]
 80013c6:	e001      	b.n	80013cc <sd_mount+0x24>
	else ret = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	71fb      	strb	r3, [r7, #7]

	return ret;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	08014834 	.word	0x08014834
 80013dc:	200008c0 	.word	0x200008c0

080013e0 <sd_unmount>:
//* 役割　：　SDカードをアンマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_unmount(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71fb      	strb	r3, [r7, #7]

	if(f_mount(NULL, "", 1) == FR_OK) ret = 1;
 80013ea:	2201      	movs	r2, #1
 80013ec:	4908      	ldr	r1, [pc, #32]	; (8001410 <sd_unmount+0x30>)
 80013ee:	2000      	movs	r0, #0
 80013f0:	f00c ffb6 	bl	800e360 <f_mount>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <sd_unmount+0x20>
 80013fa:	2301      	movs	r3, #1
 80013fc:	71fb      	strb	r3, [r7, #7]
 80013fe:	e001      	b.n	8001404 <sd_unmount+0x24>
	else ret = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001404:	79fb      	ldrb	r3, [r7, #7]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	08014834 	.word	0x08014834

08001414 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char *p_folder_name, char *p_file_name){
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <create_path+0x24>)
 8001422:	f00f faa8 	bl	8010976 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001426:	6839      	ldr	r1, [r7, #0]
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <create_path+0x28>)
 800142a:	f00f faa4 	bl	8010976 <strcpy>

}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20001904 	.word	0x20001904
 800143c:	200007c0 	.word	0x200007c0

08001440 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001444:	4807      	ldr	r0, [pc, #28]	; (8001464 <fopen_folder_and_file+0x24>)
 8001446:	f00e f867 	bl	800f518 <f_mkdir>

	f_chdir(dirpath);
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <fopen_folder_and_file+0x24>)
 800144c:	f00d fd35 	bl	800eeba <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001450:	2213      	movs	r2, #19
 8001452:	4905      	ldr	r1, [pc, #20]	; (8001468 <fopen_folder_and_file+0x28>)
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <fopen_folder_and_file+0x2c>)
 8001456:	f00c ffc9 	bl	800e3ec <f_open>

	f_chdir("..");
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <fopen_folder_and_file+0x30>)
 800145c:	f00d fd2d 	bl	800eeba <f_chdir>


}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20001904 	.word	0x20001904
 8001468:	200007c0 	.word	0x200007c0
 800146c:	20001a94 	.word	0x20001a94
 8001470:	08014828 	.word	0x08014828

08001474 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	e007      	b.n	8001490 <bufclear+0x1c>
		buffer[i] = '\0';
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <bufclear+0x30>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3301      	adds	r3, #1
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b7f      	cmp	r3, #127	; 0x7f
 8001494:	ddf4      	ble.n	8001480 <bufclear+0xc>
	}
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20001a04 	.word	0x20001a04

080014a8 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <read_byte+0x54>)
 80014c4:	f004 fa9c 	bl	8005a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80014c8:	f107 010f 	add.w	r1, r7, #15
 80014cc:	2364      	movs	r3, #100	; 0x64
 80014ce:	2201      	movs	r2, #1
 80014d0:	480b      	ldr	r0, [pc, #44]	; (8001500 <read_byte+0x58>)
 80014d2:	f007 fc5d 	bl	8008d90 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80014d6:	f107 010e 	add.w	r1, r7, #14
 80014da:	2364      	movs	r3, #100	; 0x64
 80014dc:	2201      	movs	r2, #1
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <read_byte+0x58>)
 80014e0:	f007 fd8a 	bl	8008ff8 <HAL_SPI_Receive>
	CS_SET;
 80014e4:	2201      	movs	r2, #1
 80014e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ea:	4804      	ldr	r0, [pc, #16]	; (80014fc <read_byte+0x54>)
 80014ec:	f004 fa88 	bl	8005a00 <HAL_GPIO_WritePin>

	return val;
 80014f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40020400 	.word	0x40020400
 8001500:	20002b38 	.word	0x20002b38

08001504 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	460a      	mov	r2, r1
 800150e:	71fb      	strb	r3, [r7, #7]
 8001510:	4613      	mov	r3, r2
 8001512:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800151a:	b2db      	uxtb	r3, r3
 800151c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800151e:	2200      	movs	r2, #0
 8001520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001524:	480c      	ldr	r0, [pc, #48]	; (8001558 <write_byte+0x54>)
 8001526:	f004 fa6b 	bl	8005a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800152a:	f107 010f 	add.w	r1, r7, #15
 800152e:	2364      	movs	r3, #100	; 0x64
 8001530:	2201      	movs	r2, #1
 8001532:	480a      	ldr	r0, [pc, #40]	; (800155c <write_byte+0x58>)
 8001534:	f007 fc2c 	bl	8008d90 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001538:	1db9      	adds	r1, r7, #6
 800153a:	2364      	movs	r3, #100	; 0x64
 800153c:	2201      	movs	r2, #1
 800153e:	4807      	ldr	r0, [pc, #28]	; (800155c <write_byte+0x58>)
 8001540:	f007 fc26 	bl	8008d90 <HAL_SPI_Transmit>
	CS_SET;
 8001544:	2201      	movs	r2, #1
 8001546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154a:	4803      	ldr	r0, [pc, #12]	; (8001558 <write_byte+0x54>)
 800154c:	f004 fa58 	bl	8005a00 <HAL_GPIO_WritePin>
}
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40020400 	.word	0x40020400
 800155c:	20002b38 	.word	0x20002b38

08001560 <IMU_init>:

uint16_t IMU_init() {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff9c 	bl	80014a8 <read_byte>
 8001570:	4603      	mov	r3, r0
 8001572:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001574:	797b      	ldrb	r3, [r7, #5]
 8001576:	2be0      	cmp	r3, #224	; 0xe0
 8001578:	d119      	bne.n	80015ae <IMU_init+0x4e>
		ret = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 800157e:	2101      	movs	r1, #1
 8001580:	2006      	movs	r0, #6
 8001582:	f7ff ffbf 	bl	8001504 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001586:	2110      	movs	r1, #16
 8001588:	2003      	movs	r0, #3
 800158a:	f7ff ffbb 	bl	8001504 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800158e:	2120      	movs	r1, #32
 8001590:	207f      	movs	r0, #127	; 0x7f
 8001592:	f7ff ffb7 	bl	8001504 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001596:	2106      	movs	r1, #6
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff ffb3 	bl	8001504 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 800159e:	2106      	movs	r1, #6
 80015a0:	2014      	movs	r0, #20
 80015a2:	f7ff ffaf 	bl	8001504 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 80015a6:	2100      	movs	r1, #0
 80015a8:	207f      	movs	r0, #127	; 0x7f
 80015aa:	f7ff ffab 	bl	8001504 <write_byte>
	}
	return ret;
 80015ae:	88fb      	ldrh	r3, [r7, #6]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <read_gyro_data>:

void read_gyro_data() {
 80015b8:	b598      	push	{r3, r4, r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80015bc:	2033      	movs	r0, #51	; 0x33
 80015be:	f7ff ff73 	bl	80014a8 <read_byte>
 80015c2:	4603      	mov	r3, r0
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b21c      	sxth	r4, r3
 80015c8:	2034      	movs	r0, #52	; 0x34
 80015ca:	f7ff ff6d 	bl	80014a8 <read_byte>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4323      	orrs	r3, r4
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <read_gyro_data+0x64>)
 80015d8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80015da:	2035      	movs	r0, #53	; 0x35
 80015dc:	f7ff ff64 	bl	80014a8 <read_byte>
 80015e0:	4603      	mov	r3, r0
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b21c      	sxth	r4, r3
 80015e6:	2036      	movs	r0, #54	; 0x36
 80015e8:	f7ff ff5e 	bl	80014a8 <read_byte>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4323      	orrs	r3, r4
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <read_gyro_data+0x68>)
 80015f6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80015f8:	2037      	movs	r0, #55	; 0x37
 80015fa:	f7ff ff55 	bl	80014a8 <read_byte>
 80015fe:	4603      	mov	r3, r0
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21c      	sxth	r4, r3
 8001604:	2038      	movs	r0, #56	; 0x38
 8001606:	f7ff ff4f 	bl	80014a8 <read_byte>
 800160a:	4603      	mov	r3, r0
 800160c:	b21b      	sxth	r3, r3
 800160e:	4323      	orrs	r3, r4
 8001610:	b21a      	sxth	r2, r3
 8001612:	4b04      	ldr	r3, [pc, #16]	; (8001624 <read_gyro_data+0x6c>)
 8001614:	801a      	strh	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	bd98      	pop	{r3, r4, r7, pc}
 800161a:	bf00      	nop
 800161c:	20002acc 	.word	0x20002acc
 8001620:	20002aca 	.word	0x20002aca
 8001624:	20002ac4 	.word	0x20002ac4

08001628 <read_accel_data>:

void read_accel_data() {
 8001628:	b598      	push	{r3, r4, r7, lr}
 800162a:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 800162c:	202d      	movs	r0, #45	; 0x2d
 800162e:	f7ff ff3b 	bl	80014a8 <read_byte>
 8001632:	4603      	mov	r3, r0
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b21c      	sxth	r4, r3
 8001638:	202e      	movs	r0, #46	; 0x2e
 800163a:	f7ff ff35 	bl	80014a8 <read_byte>
 800163e:	4603      	mov	r3, r0
 8001640:	b21b      	sxth	r3, r3
 8001642:	4323      	orrs	r3, r4
 8001644:	b21a      	sxth	r2, r3
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <read_accel_data+0x64>)
 8001648:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 800164a:	202f      	movs	r0, #47	; 0x2f
 800164c:	f7ff ff2c 	bl	80014a8 <read_byte>
 8001650:	4603      	mov	r3, r0
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	b21c      	sxth	r4, r3
 8001656:	2030      	movs	r0, #48	; 0x30
 8001658:	f7ff ff26 	bl	80014a8 <read_byte>
 800165c:	4603      	mov	r3, r0
 800165e:	b21b      	sxth	r3, r3
 8001660:	4323      	orrs	r3, r4
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <read_accel_data+0x68>)
 8001666:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8001668:	2031      	movs	r0, #49	; 0x31
 800166a:	f7ff ff1d 	bl	80014a8 <read_byte>
 800166e:	4603      	mov	r3, r0
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	b21c      	sxth	r4, r3
 8001674:	2032      	movs	r0, #50	; 0x32
 8001676:	f7ff ff17 	bl	80014a8 <read_byte>
 800167a:	4603      	mov	r3, r0
 800167c:	b21b      	sxth	r3, r3
 800167e:	4323      	orrs	r3, r4
 8001680:	b21a      	sxth	r2, r3
 8001682:	4b04      	ldr	r3, [pc, #16]	; (8001694 <read_accel_data+0x6c>)
 8001684:	801a      	strh	r2, [r3, #0]
}
 8001686:	bf00      	nop
 8001688:	bd98      	pop	{r3, r4, r7, pc}
 800168a:	bf00      	nop
 800168c:	20002ac8 	.word	0x20002ac8
 8001690:	20002ace 	.word	0x20002ace
 8001694:	20002ac6 	.word	0x20002ac6

08001698 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	460a      	mov	r2, r1
 80016a2:	71fb      	strb	r3, [r7, #7]
 80016a4:	4613      	mov	r3, r2
 80016a6:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 80016a8:	79bb      	ldrb	r3, [r7, #6]
 80016aa:	b299      	uxth	r1, r3
 80016ac:	1dfa      	adds	r2, r7, #7
 80016ae:	2364      	movs	r3, #100	; 0x64
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2301      	movs	r3, #1
 80016b4:	480c      	ldr	r0, [pc, #48]	; (80016e8 <INA260_read+0x50>)
 80016b6:	f004 fb0d 	bl	8005cd4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 80016ba:	79bb      	ldrb	r3, [r7, #6]
 80016bc:	b299      	uxth	r1, r3
 80016be:	f107 020c 	add.w	r2, r7, #12
 80016c2:	2364      	movs	r3, #100	; 0x64
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2302      	movs	r3, #2
 80016c8:	4807      	ldr	r0, [pc, #28]	; (80016e8 <INA260_read+0x50>)
 80016ca:	f004 fc01 	bl	8005ed0 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 80016ce:	7b3b      	ldrb	r3, [r7, #12]
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	7b7b      	ldrb	r3, [r7, #13]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	4313      	orrs	r3, r2
 80016da:	b21b      	sxth	r3, r3
 80016dc:	81fb      	strh	r3, [r7, #14]
	return val;
 80016de:	89fb      	ldrh	r3, [r7, #14]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20002cf0 	.word	0x20002cf0

080016ec <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b087      	sub	sp, #28
 80016f0:	af02      	add	r7, sp, #8
 80016f2:	4604      	mov	r4, r0
 80016f4:	4608      	mov	r0, r1
 80016f6:	4611      	mov	r1, r2
 80016f8:	461a      	mov	r2, r3
 80016fa:	4623      	mov	r3, r4
 80016fc:	71fb      	strb	r3, [r7, #7]
 80016fe:	4603      	mov	r3, r0
 8001700:	71bb      	strb	r3, [r7, #6]
 8001702:	460b      	mov	r3, r1
 8001704:	717b      	strb	r3, [r7, #5]
 8001706:	4613      	mov	r3, r2
 8001708:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	733b      	strb	r3, [r7, #12]
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	737b      	strb	r3, [r7, #13]
 8001712:	797b      	ldrb	r3, [r7, #5]
 8001714:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001716:	793b      	ldrb	r3, [r7, #4]
 8001718:	b299      	uxth	r1, r3
 800171a:	f107 020c 	add.w	r2, r7, #12
 800171e:	2364      	movs	r3, #100	; 0x64
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	2303      	movs	r3, #3
 8001724:	4803      	ldr	r0, [pc, #12]	; (8001734 <INA260_write+0x48>)
 8001726:	f004 fad5 	bl	8005cd4 <HAL_I2C_Master_Transmit>
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}
 8001732:	bf00      	nop
 8001734:	20002cf0 	.word	0x20002cf0

08001738 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
 8001742:	460b      	mov	r3, r1
 8001744:	71bb      	strb	r3, [r7, #6]
 8001746:	4613      	mov	r3, r2
 8001748:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 800174a:	797b      	ldrb	r3, [r7, #5]
 800174c:	79ba      	ldrb	r2, [r7, #6]
 800174e:	79f9      	ldrb	r1, [r7, #7]
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ffcb 	bl	80016ec <INA260_write>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	461a      	mov	r2, r3
 800176c:	21df      	movs	r1, #223	; 0xdf
 800176e:	2000      	movs	r0, #0
 8001770:	f7ff ffe2 	bl	8001738 <setConfig>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
{

}
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	2b52      	cmp	r3, #82	; 0x52
 80017a4:	d112      	bne.n	80017cc <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ac:	4856      	ldr	r0, [pc, #344]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017ae:	f004 f927 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b8:	4853      	ldr	r0, [pc, #332]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017ba:	f004 f921 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c4:	4850      	ldr	r0, [pc, #320]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017c6:	f004 f91b 	bl	8005a00 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 80017ca:	e098      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 80017cc:	78fb      	ldrb	r3, [r7, #3]
 80017ce:	2b47      	cmp	r3, #71	; 0x47
 80017d0:	d112      	bne.n	80017f8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80017d2:	2201      	movs	r2, #1
 80017d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017d8:	484b      	ldr	r0, [pc, #300]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017da:	f004 f911 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017e4:	4848      	ldr	r0, [pc, #288]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017e6:	f004 f90b 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f0:	4845      	ldr	r0, [pc, #276]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80017f2:	f004 f905 	bl	8005a00 <HAL_GPIO_WritePin>
}
 80017f6:	e082      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2b42      	cmp	r3, #66	; 0x42
 80017fc:	d112      	bne.n	8001824 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80017fe:	2201      	movs	r2, #1
 8001800:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001804:	4840      	ldr	r0, [pc, #256]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 8001806:	f004 f8fb 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001810:	483d      	ldr	r0, [pc, #244]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 8001812:	f004 f8f5 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800181c:	483a      	ldr	r0, [pc, #232]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800181e:	f004 f8ef 	bl	8005a00 <HAL_GPIO_WritePin>
}
 8001822:	e06c      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	2b43      	cmp	r3, #67	; 0x43
 8001828:	d112      	bne.n	8001850 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800182a:	2201      	movs	r2, #1
 800182c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001830:	4835      	ldr	r0, [pc, #212]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 8001832:	f004 f8e5 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800183c:	4832      	ldr	r0, [pc, #200]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800183e:	f004 f8df 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001848:	482f      	ldr	r0, [pc, #188]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800184a:	f004 f8d9 	bl	8005a00 <HAL_GPIO_WritePin>
}
 800184e:	e056      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	2b4d      	cmp	r3, #77	; 0x4d
 8001854:	d112      	bne.n	800187c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800185c:	482a      	ldr	r0, [pc, #168]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800185e:	f004 f8cf 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001862:	2201      	movs	r2, #1
 8001864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001868:	4827      	ldr	r0, [pc, #156]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800186a:	f004 f8c9 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001874:	4824      	ldr	r0, [pc, #144]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 8001876:	f004 f8c3 	bl	8005a00 <HAL_GPIO_WritePin>
}
 800187a:	e040      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800187c:	78fb      	ldrb	r3, [r7, #3]
 800187e:	2b59      	cmp	r3, #89	; 0x59
 8001880:	d112      	bne.n	80018a8 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001888:	481f      	ldr	r0, [pc, #124]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 800188a:	f004 f8b9 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001894:	481c      	ldr	r0, [pc, #112]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 8001896:	f004 f8b3 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
 800189c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018a0:	4819      	ldr	r0, [pc, #100]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018a2:	f004 f8ad 	bl	8005a00 <HAL_GPIO_WritePin>
}
 80018a6:	e02a      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	2b57      	cmp	r3, #87	; 0x57
 80018ac:	d112      	bne.n	80018d4 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b4:	4814      	ldr	r0, [pc, #80]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018b6:	f004 f8a3 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018c0:	4811      	ldr	r0, [pc, #68]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018c2:	f004 f89d 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80018c6:	2200      	movs	r2, #0
 80018c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018cc:	480e      	ldr	r0, [pc, #56]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018ce:	f004 f897 	bl	8005a00 <HAL_GPIO_WritePin>
}
 80018d2:	e014      	b.n	80018fe <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 80018d4:	78fb      	ldrb	r3, [r7, #3]
 80018d6:	2b7e      	cmp	r3, #126	; 0x7e
 80018d8:	d111      	bne.n	80018fe <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80018da:	2201      	movs	r2, #1
 80018dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e0:	4809      	ldr	r0, [pc, #36]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018e2:	f004 f88d 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80018e6:	2201      	movs	r2, #1
 80018e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018ec:	4806      	ldr	r0, [pc, #24]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018ee:	f004 f887 	bl	8005a00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018f8:	4803      	ldr	r0, [pc, #12]	; (8001908 <_ZN3LED9fullColorEc+0x174>)
 80018fa:	f004 f881 	bl	8005a00 <HAL_GPIO_WritePin>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40020000 	.word	0x40020000

0800190c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	70fb      	strb	r3, [r7, #3]
 8001918:	4613      	mov	r3, r2
 800191a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 800191c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d106      	bne.n	8001932 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 7180 	mov.w	r1, #256	; 0x100
 800192a:	4813      	ldr	r0, [pc, #76]	; (8001978 <_ZN3LED2LREaa+0x6c>)
 800192c:	f004 f868 	bl	8005a00 <HAL_GPIO_WritePin>
 8001930:	e009      	b.n	8001946 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8001932:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d105      	bne.n	8001946 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001940:	480d      	ldr	r0, [pc, #52]	; (8001978 <_ZN3LED2LREaa+0x6c>)
 8001942:	f004 f85d 	bl	8005a00 <HAL_GPIO_WritePin>

	if(r_status == 1)
 8001946:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d106      	bne.n	800195c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800194e:	2201      	movs	r2, #1
 8001950:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001954:	4808      	ldr	r0, [pc, #32]	; (8001978 <_ZN3LED2LREaa+0x6c>)
 8001956:	f004 f853 	bl	8005a00 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800195a:	e009      	b.n	8001970 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800195c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d105      	bne.n	8001970 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 7100 	mov.w	r1, #512	; 0x200
 800196a:	4803      	ldr	r0, [pc, #12]	; (8001978 <_ZN3LED2LREaa+0x6c>)
 800196c:	f004 f848 	bl	8005a00 <HAL_GPIO_WritePin>
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40020000 	.word	0x40020000

0800197c <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 800197c:	b580      	push	{r7, lr}
 800197e:	b092      	sub	sp, #72	; 0x48
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fef6 	bl	800177c <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	637b      	str	r3, [r7, #52]	; 0x34
 8001994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001996:	647b      	str	r3, [r7, #68]	; 0x44
 8001998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800199a:	331c      	adds	r3, #28
 800199c:	633b      	str	r3, [r7, #48]	; 0x30
 800199e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d008      	beq.n	80019b8 <_ZN10LineSensorC1Ev+0x3c>
 80019a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80019aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80019b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b2:	3302      	adds	r3, #2
 80019b4:	647b      	str	r3, [r7, #68]	; 0x44
 80019b6:	e7f2      	b.n	800199e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
 80019c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c2:	643b      	str	r3, [r7, #64]	; 0x40
 80019c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c6:	3338      	adds	r3, #56	; 0x38
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
 80019ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d009      	beq.n	80019e6 <_ZN10LineSensorC1Ev+0x6a>
 80019d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019d4:	623b      	str	r3, [r7, #32]
		s = 0;
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80019de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019e0:	3304      	adds	r3, #4
 80019e2:	643b      	str	r3, [r7, #64]	; 0x40
 80019e4:	e7f1      	b.n	80019ca <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80019ec:	61fb      	str	r3, [r7, #28]
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	3338      	adds	r3, #56	; 0x38
 80019f6:	61bb      	str	r3, [r7, #24]
 80019f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d009      	beq.n	8001a14 <_ZN10LineSensorC1Ev+0x98>
 8001a00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a02:	617b      	str	r3, [r7, #20]
		m = 0;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8001a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a0e:	3304      	adds	r3, #4
 8001a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a12:	e7f1      	b.n	80019f8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	3338      	adds	r3, #56	; 0x38
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d009      	beq.n	8001a42 <_ZN10LineSensorC1Ev+0xc6>
 8001a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a30:	60bb      	str	r3, [r7, #8]
		s = 1;
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a38:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8001a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a3c:	3304      	adds	r3, #4
 8001a3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a40:	e7f1      	b.n	8001a26 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4618      	mov	r0, r3
 8001a46:	3748      	adds	r7, #72	; 0x48
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	220e      	movs	r2, #14
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4803      	ldr	r0, [pc, #12]	; (8001a68 <_ZN10LineSensor8ADCStartEv+0x1c>)
 8001a5c:	f002 fda0 	bl	80045a0 <HAL_ADC_Start_DMA>
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20002c14 	.word	0x20002c14

08001a6c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b0d      	cmp	r3, #13
 8001a7c:	dc2f      	bgt.n	8001ade <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	3392      	adds	r3, #146	; 0x92
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	3304      	adds	r3, #4
 8001a8a:	ed93 7a00 	vldr	s14, [r3]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001a96:	ee07 3a90 	vmov	s15, r3
 8001a9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	33a0      	adds	r3, #160	; 0xa0
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	1a5b      	subs	r3, r3, r1
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	68f9      	ldr	r1, [r7, #12]
 8001ac8:	440b      	add	r3, r1
 8001aca:	3306      	adds	r3, #6
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	e7cc      	b.n	8001a78 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ae8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b09      	cmp	r3, #9
 8001af0:	d902      	bls.n	8001af8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]


}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	200001f8 	.word	0x200001f8

08001b08 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8001b08:	b490      	push	{r4, r7}
 8001b0a:	b08e      	sub	sp, #56	; 0x38
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001b16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001b1a:	2b0d      	cmp	r3, #13
 8001b1c:	f200 8087 	bhi.w	8001c2e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001b20:	2300      	movs	r3, #0
 8001b22:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001b26:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b2a:	2b09      	cmp	r3, #9
 8001b2c:	d81c      	bhi.n	8001b68 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8001b2e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001b32:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8001b36:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4423      	add	r3, r4
 8001b46:	3306      	adds	r3, #6
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4403      	add	r3, r0
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	008b      	lsls	r3, r1, #2
 8001b52:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001b56:	440b      	add	r3, r1
 8001b58:	3b30      	subs	r3, #48	; 0x30
 8001b5a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001b5c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b60:	3301      	adds	r3, #1
 8001b62:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001b66:	e7de      	b.n	8001b26 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		//std::sort(temp_val, temp_val + AD_DATA_SIZE);
		// sort
		for(uint8_t i = 0; i < 10; i++){
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001b6e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b72:	2b09      	cmp	r3, #9
 8001b74:	d84d      	bhi.n	8001c12 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8001b76:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001b80:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b84:	2b09      	cmp	r3, #9
 8001b86:	d83e      	bhi.n	8001c06 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8001b88:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b92:	4413      	add	r3, r2
 8001b94:	3b30      	subs	r3, #48	; 0x30
 8001b96:	ed93 7a00 	vldr	s14, [r3]
 8001b9a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3b30      	subs	r3, #48	; 0x30
 8001ba8:	edd3 7a00 	vldr	s15, [r3]
 8001bac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb4:	d521      	bpl.n	8001bfa <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8001bb6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3b30      	subs	r3, #48	; 0x30
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8001bc8:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001bcc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bd0:	0092      	lsls	r2, r2, #2
 8001bd2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001bd6:	440a      	add	r2, r1
 8001bd8:	3a30      	subs	r2, #48	; 0x30
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001be2:	440b      	add	r3, r1
 8001be4:	3b30      	subs	r3, #48	; 0x30
 8001be6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8001be8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b30      	subs	r3, #48	; 0x30
 8001bf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bf8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8001bfa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bfe:	3301      	adds	r3, #1
 8001c00:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001c04:	e7bc      	b.n	8001b80 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8001c06:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001c10:	e7ad      	b.n	8001b6e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8001c12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	33b0      	adds	r3, #176	; 0xb0
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	440b      	add	r3, r1
 8001c20:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001c22:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c26:	3301      	adds	r3, #1
 8001c28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001c2c:	e773      	b.n	8001b16 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 8001c2e:	bf00      	nop
 8001c30:	3738      	adds	r7, #56	; 0x38
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc90      	pop	{r4, r7}
 8001c36:	4770      	bx	lr

08001c38 <_ZN9LineTraceC1EP5MotorP10LineSensor>:
 */

#include "LineTrace.hpp"
#include <stdio.h>

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	615a      	str	r2, [r3, #20]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	761a      	strb	r2, [r3, #24]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	61da      	str	r2, [r3, #28]
	motor_ = motor;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	605a      	str	r2, [r3, #4]
}
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_ZN9LineTrace7setGainEfff>:
{

}

void LineTrace::setGain(float kp, float kd, float ki)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c90:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c94:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
	kd_ = kd;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	615a      	str	r2, [r3, #20]

}
 8001caa:	bf00      	nop
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	801a      	strh	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	805a      	strh	r2, [r3, #2]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_ZN5Motor4initEv>:

void Motor::init()
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001ce0:	2108      	movs	r1, #8
 8001ce2:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <_ZN5Motor4initEv+0x20>)
 8001ce4:	f007 fdbe 	bl	8009864 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001ce8:	210c      	movs	r1, #12
 8001cea:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <_ZN5Motor4initEv+0x20>)
 8001cec:	f007 fdba 	bl	8009864 <HAL_TIM_PWM_Start>

}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20002bd0 	.word	0x20002bd0

08001cfc <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	da0d      	bge.n	8001d2a <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d14:	481f      	ldr	r0, [pc, #124]	; (8001d94 <_ZN5Motor9motorCtrlEv+0x98>)
 8001d16:	f003 fe73 	bl	8005a00 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	425b      	negs	r3, r3
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	81fb      	strh	r3, [r7, #14]
 8001d28:	e00a      	b.n	8001d40 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d30:	4818      	ldr	r0, [pc, #96]	; (8001d94 <_ZN5Motor9motorCtrlEv+0x98>)
 8001d32:	f003 fe65 	bl	8005a00 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	da0d      	bge.n	8001d66 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d50:	4810      	ldr	r0, [pc, #64]	; (8001d94 <_ZN5Motor9motorCtrlEv+0x98>)
 8001d52:	f003 fe55 	bl	8005a00 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	425b      	negs	r3, r3
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	81bb      	strh	r3, [r7, #12]
 8001d64:	e00a      	b.n	8001d7c <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d66:	2200      	movs	r2, #0
 8001d68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d6c:	4809      	ldr	r0, [pc, #36]	; (8001d94 <_ZN5Motor9motorCtrlEv+0x98>)
 8001d6e:	f003 fe47 	bl	8005a00 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8001d7c:	89fa      	ldrh	r2, [r7, #14]
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8001d84:	89ba      	ldrh	r2, [r7, #12]
 8001d86:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40020c00 	.word	0x40020c00
 8001d98:	20002bd0 	.word	0x20002bd0

08001d9c <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6178      	str	r0, [r7, #20]
 8001da4:	ed87 0b02 	vstr	d0, [r7, #8]
 8001da8:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <_ZN5Motor8setRatioEdd+0xd8>)
 8001db2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001db6:	f7fe fec7 	bl	8000b48 <__aeabi_dcmpgt>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <_ZN5Motor8setRatioEdd+0x30>
 8001dc0:	f04f 0300 	mov.w	r3, #0
 8001dc4:	4c2b      	ldr	r4, [pc, #172]	; (8001e74 <_ZN5Motor8setRatioEdd+0xd8>)
 8001dc6:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8001dca:	e00e      	b.n	8001dea <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	4b29      	ldr	r3, [pc, #164]	; (8001e78 <_ZN5Motor8setRatioEdd+0xdc>)
 8001dd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001dd6:	f7fe fe99 	bl	8000b0c <__aeabi_dcmplt>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d004      	beq.n	8001dea <_ZN5Motor8setRatioEdd+0x4e>
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	4c24      	ldr	r4, [pc, #144]	; (8001e78 <_ZN5Motor8setRatioEdd+0xdc>)
 8001de6:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <_ZN5Motor8setRatioEdd+0xd8>)
 8001df0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001df4:	f7fe fea8 	bl	8000b48 <__aeabi_dcmpgt>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d005      	beq.n	8001e0a <_ZN5Motor8setRatioEdd+0x6e>
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	4c1c      	ldr	r4, [pc, #112]	; (8001e74 <_ZN5Motor8setRatioEdd+0xd8>)
 8001e04:	e9c7 3400 	strd	r3, r4, [r7]
 8001e08:	e00e      	b.n	8001e28 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <_ZN5Motor8setRatioEdd+0xdc>)
 8001e10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e14:	f7fe fe7a 	bl	8000b0c <__aeabi_dcmplt>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d004      	beq.n	8001e28 <_ZN5Motor8setRatioEdd+0x8c>
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	4c15      	ldr	r4, [pc, #84]	; (8001e78 <_ZN5Motor8setRatioEdd+0xdc>)
 8001e24:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	4b13      	ldr	r3, [pc, #76]	; (8001e7c <_ZN5Motor8setRatioEdd+0xe0>)
 8001e2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e32:	f7fe fbf9 	bl	8000628 <__aeabi_dmul>
 8001e36:	4603      	mov	r3, r0
 8001e38:	460c      	mov	r4, r1
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	f7fe fea3 	bl	8000b88 <__aeabi_d2iz>
 8001e42:	4603      	mov	r3, r0
 8001e44:	b21a      	sxth	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <_ZN5Motor8setRatioEdd+0xe0>)
 8001e50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e54:	f7fe fbe8 	bl	8000628 <__aeabi_dmul>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	460c      	mov	r4, r1
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	4621      	mov	r1, r4
 8001e60:	f7fe fe92 	bl	8000b88 <__aeabi_d2iz>
 8001e64:	4603      	mov	r3, r0
 8001e66:	b21a      	sxth	r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	805a      	strh	r2, [r3, #2]

}
 8001e6c:	bf00      	nop
 8001e6e:	371c      	adds	r7, #28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd90      	pop	{r4, r7, pc}
 8001e74:	3ff00000 	.word	0x3ff00000
 8001e78:	bff00000 	.word	0xbff00000
 8001e7c:	409c2000 	.word	0x409c2000

08001e80 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8001e8c:	2102      	movs	r1, #2
 8001e8e:	4822      	ldr	r0, [pc, #136]	; (8001f18 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001e90:	f003 fd9e 	bl	80059d0 <HAL_GPIO_ReadPin>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	bf0c      	ite	eq
 8001e9a:	2301      	moveq	r3, #1
 8001e9c:	2300      	movne	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <_ZN12RotarySwitch8getValueEv+0x2c>
 8001ea4:	89fb      	ldrh	r3, [r7, #14]
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8001eac:	2108      	movs	r1, #8
 8001eae:	481a      	ldr	r0, [pc, #104]	; (8001f18 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001eb0:	f003 fd8e 	bl	80059d0 <HAL_GPIO_ReadPin>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	bf0c      	ite	eq
 8001eba:	2301      	moveq	r3, #1
 8001ebc:	2300      	movne	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <_ZN12RotarySwitch8getValueEv+0x4c>
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
 8001ec6:	f043 0302 	orr.w	r3, r3, #2
 8001eca:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8001ecc:	2110      	movs	r1, #16
 8001ece:	4812      	ldr	r0, [pc, #72]	; (8001f18 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001ed0:	f003 fd7e 	bl	80059d0 <HAL_GPIO_ReadPin>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	bf0c      	ite	eq
 8001eda:	2301      	moveq	r3, #1
 8001edc:	2300      	movne	r3, #0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <_ZN12RotarySwitch8getValueEv+0x6c>
 8001ee4:	89fb      	ldrh	r3, [r7, #14]
 8001ee6:	f043 0304 	orr.w	r3, r3, #4
 8001eea:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8001eec:	2180      	movs	r1, #128	; 0x80
 8001eee:	480a      	ldr	r0, [pc, #40]	; (8001f18 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001ef0:	f003 fd6e 	bl	80059d0 <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	bf0c      	ite	eq
 8001efa:	2301      	moveq	r3, #1
 8001efc:	2300      	movne	r3, #0
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d003      	beq.n	8001f0c <_ZN12RotarySwitch8getValueEv+0x8c>
 8001f04:	89fb      	ldrh	r3, [r7, #14]
 8001f06:	f043 0308 	orr.w	r3, r3, #8
 8001f0a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001f0c:	89fb      	ldrh	r3, [r7, #14]

}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40020c00 	.word	0x40020c00

08001f1c <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
{

}
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8001f40:	887b      	ldrh	r3, [r7, #2]
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	d111      	bne.n	8001f6a <_ZN10SideSensor12updateStatusEt+0x36>
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	f083 0301 	eor.w	r3, r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00a      	beq.n	8001f6a <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 8001f62:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	701a      	strb	r2, [r3, #0]
 8001f68:	e010      	b.n	8001f8c <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8001f6a:	887b      	ldrh	r3, [r7, #2]
 8001f6c:	2b04      	cmp	r3, #4
 8001f6e:	d10d      	bne.n	8001f8c <_ZN10SideSensor12updateStatusEt+0x58>
 8001f70:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d009      	beq.n	8001f8c <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	f083 0301 	eor.w	r3, r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 8001f86:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8001f8c:	887b      	ldrh	r3, [r7, #2]
 8001f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f92:	d111      	bne.n	8001fb8 <_ZN10SideSensor12updateStatusEt+0x84>
 8001f94:	4b15      	ldr	r3, [pc, #84]	; (8001fec <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	f083 0301 	eor.w	r3, r3, #1
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00a      	beq.n	8001fb8 <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	f043 0302 	orr.w	r3, r3, #2
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 8001fb6:	e011      	b.n	8001fdc <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8001fb8:	887b      	ldrh	r3, [r7, #2]
 8001fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fbe:	d10d      	bne.n	8001fdc <_ZN10SideSensor12updateStatusEt+0xa8>
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d009      	beq.n	8001fdc <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	f083 0302 	eor.w	r3, r3, #2
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 8001fd6:	4b05      	ldr	r3, [pc, #20]	; (8001fec <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	701a      	strb	r2, [r3, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	200001f9 	.word	0x200001f9
 8001fec:	200001fa 	.word	0x200001fa

08001ff0 <_ZN12VelocityCtrlC1EP5MotorP7Encoder>:

#include "VelocityCtrl.hpp"
#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder) :
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	615a      	str	r2, [r3, #20]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	61da      	str	r2, [r3, #28]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	625a      	str	r2, [r3, #36]	; 0x24
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
{
	motor_ = motor;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	62da      	str	r2, [r3, #44]	; 0x2c
	encoder_ = encoder;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	631a      	str	r2, [r3, #48]	; 0x30

}
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4618      	mov	r0, r3
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	int16_t enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207c:	f107 0208 	add.w	r2, r7, #8
 8002080:	f107 010a 	add.w	r1, r7, #10
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff f8b1 	bl	80011ec <_ZN7Encoder6getCntERsS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 800208a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800208e:	461a      	mov	r2, r3
 8002090:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002094:	4413      	add	r3, r2
 8002096:	0fda      	lsrs	r2, r3, #31
 8002098:	4413      	add	r3, r2
 800209a:	105b      	asrs	r3, r3, #1
 800209c:	ee07 3a90 	vmov	s15, r3
 80020a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020a4:	edc7 7a03 	vstr	s15, [r7, #12]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f7fe fa65 	bl	8000578 <__aeabi_f2d>
 80020ae:	a30c      	add	r3, pc, #48	; (adr r3, 80020e0 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 80020b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b4:	f7fe fab8 	bl	8000628 <__aeabi_dmul>
 80020b8:	4603      	mov	r3, r0
 80020ba:	460c      	mov	r4, r1
 80020bc:	4618      	mov	r0, r3
 80020be:	4621      	mov	r1, r4
 80020c0:	f7fe fdaa 	bl	8000c18 <__aeabi_d2f>
 80020c4:	4602      	mov	r2, r0
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	609a      	str	r2, [r3, #8]


	return current_velocity_;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	ee07 3a90 	vmov	s15, r3
}
 80020d2:	eeb0 0a67 	vmov.f32	s0, s15
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd90      	pop	{r4, r7, pc}
 80020dc:	f3af 8000 	nop.w
 80020e0:	1ab1d998 	.word	0x1ab1d998
 80020e4:	3f7830b5 	.word	0x3f7830b5

080020e8 <_ZN12VelocityCtrl9calcOmegaEv>:

float VelocityCtrl::calcOmega()
{
 80020e8:	b5b0      	push	{r4, r5, r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	current_omega_ = -(zg / 16.4) * PI / 180;
 80020f0:	4b1d      	ldr	r3, [pc, #116]	; (8002168 <_ZN12VelocityCtrl9calcOmegaEv+0x80>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	b21b      	sxth	r3, r3
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fa2c 	bl	8000554 <__aeabi_i2d>
 80020fc:	a316      	add	r3, pc, #88	; (adr r3, 8002158 <_ZN12VelocityCtrl9calcOmegaEv+0x70>)
 80020fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002102:	f7fe fbbb 	bl	800087c <__aeabi_ddiv>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4614      	mov	r4, r2
 800210c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002110:	a313      	add	r3, pc, #76	; (adr r3, 8002160 <_ZN12VelocityCtrl9calcOmegaEv+0x78>)
 8002112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002116:	4620      	mov	r0, r4
 8002118:	4629      	mov	r1, r5
 800211a:	f7fe fa85 	bl	8000628 <__aeabi_dmul>
 800211e:	4603      	mov	r3, r0
 8002120:	460c      	mov	r4, r1
 8002122:	4618      	mov	r0, r3
 8002124:	4621      	mov	r1, r4
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <_ZN12VelocityCtrl9calcOmegaEv+0x84>)
 800212c:	f7fe fba6 	bl	800087c <__aeabi_ddiv>
 8002130:	4603      	mov	r3, r0
 8002132:	460c      	mov	r4, r1
 8002134:	4618      	mov	r0, r3
 8002136:	4621      	mov	r1, r4
 8002138:	f7fe fd6e 	bl	8000c18 <__aeabi_d2f>
 800213c:	4602      	mov	r2, r0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	60da      	str	r2, [r3, #12]
	//printf("omegao: %f\n", current_omega_);

	return current_omega_;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	ee07 3a90 	vmov	s15, r3
}
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bdb0      	pop	{r4, r5, r7, pc}
 8002154:	f3af 8000 	nop.w
 8002158:	66666666 	.word	0x66666666
 800215c:	40306666 	.word	0x40306666
 8002160:	54411744 	.word	0x54411744
 8002164:	400921fb 	.word	0x400921fb
 8002168:	20002ac4 	.word	0x20002ac4
 800216c:	40668000 	.word	0x40668000

08002170 <_ZN12VelocityCtrl3pidEv>:


void VelocityCtrl::pid()
{
 8002170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002172:	b08d      	sub	sp, #52	; 0x34
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	ed93 7a00 	vldr	s14, [r3]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	edd3 7a02 	vldr	s15, [r3, #8]
 8002184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002188:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- current_omega_;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	edd3 7a03 	vldr	s15, [r3, #12]
 8002198:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80021a6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80021aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ae:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	ed93 7a05 	vldr	s14, [r3, #20]
 80021b8:	4b73      	ldr	r3, [pc, #460]	; (8002388 <_ZN12VelocityCtrl3pidEv+0x218>)
 80021ba:	edd3 7a00 	vldr	s15, [r3]
 80021be:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80021c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ca:	ee17 0a90 	vmov	r0, s15
 80021ce:	f7fe f9d3 	bl	8000578 <__aeabi_f2d>
 80021d2:	a36b      	add	r3, pc, #428	; (adr r3, 8002380 <_ZN12VelocityCtrl3pidEv+0x210>)
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	f7fe fa26 	bl	8000628 <__aeabi_dmul>
 80021dc:	4603      	mov	r3, r0
 80021de:	460c      	mov	r4, r1
 80021e0:	4618      	mov	r0, r3
 80021e2:	4621      	mov	r1, r4
 80021e4:	f7fe fd18 	bl	8000c18 <__aeabi_d2f>
 80021e8:	4603      	mov	r3, r0
 80021ea:	623b      	str	r3, [r7, #32]
	v_i += v_ki_ * v_diff * DELTA_T;
 80021ec:	4b67      	ldr	r3, [pc, #412]	; (800238c <_ZN12VelocityCtrl3pidEv+0x21c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe f9c1 	bl	8000578 <__aeabi_f2d>
 80021f6:	4604      	mov	r4, r0
 80021f8:	460d      	mov	r5, r1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	ed93 7a06 	vldr	s14, [r3, #24]
 8002200:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002208:	ee17 0a90 	vmov	r0, s15
 800220c:	f7fe f9b4 	bl	8000578 <__aeabi_f2d>
 8002210:	a35b      	add	r3, pc, #364	; (adr r3, 8002380 <_ZN12VelocityCtrl3pidEv+0x210>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f7fe fa07 	bl	8000628 <__aeabi_dmul>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4620      	mov	r0, r4
 8002220:	4629      	mov	r1, r5
 8002222:	f7fe f84b 	bl	80002bc <__adddf3>
 8002226:	4603      	mov	r3, r0
 8002228:	460c      	mov	r4, r1
 800222a:	4618      	mov	r0, r3
 800222c:	4621      	mov	r1, r4
 800222e:	f7fe fcf3 	bl	8000c18 <__aeabi_d2f>
 8002232:	4602      	mov	r2, r0
 8002234:	4b55      	ldr	r3, [pc, #340]	; (800238c <_ZN12VelocityCtrl3pidEv+0x21c>)
 8002236:	601a      	str	r2, [r3, #0]

	o_p = o_kp_ * o_diff;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	edd3 7a07 	vldr	s15, [r3, #28]
 800223e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002246:	edc7 7a07 	vstr	s15, [r7, #28]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	ed93 7a08 	vldr	s14, [r3, #32]
 8002250:	4b4f      	ldr	r3, [pc, #316]	; (8002390 <_ZN12VelocityCtrl3pidEv+0x220>)
 8002252:	edd3 7a00 	vldr	s15, [r3]
 8002256:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800225a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800225e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002262:	ee17 0a90 	vmov	r0, s15
 8002266:	f7fe f987 	bl	8000578 <__aeabi_f2d>
 800226a:	a345      	add	r3, pc, #276	; (adr r3, 8002380 <_ZN12VelocityCtrl3pidEv+0x210>)
 800226c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002270:	f7fe f9da 	bl	8000628 <__aeabi_dmul>
 8002274:	4603      	mov	r3, r0
 8002276:	460c      	mov	r4, r1
 8002278:	4618      	mov	r0, r3
 800227a:	4621      	mov	r1, r4
 800227c:	f7fe fccc 	bl	8000c18 <__aeabi_d2f>
 8002280:	4603      	mov	r3, r0
 8002282:	61bb      	str	r3, [r7, #24]
	o_i += o_ki_ * o_diff * DELTA_T;
 8002284:	4b43      	ldr	r3, [pc, #268]	; (8002394 <_ZN12VelocityCtrl3pidEv+0x224>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe f975 	bl	8000578 <__aeabi_f2d>
 800228e:	4604      	mov	r4, r0
 8002290:	460d      	mov	r5, r1
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002298:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800229c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a0:	ee17 0a90 	vmov	r0, s15
 80022a4:	f7fe f968 	bl	8000578 <__aeabi_f2d>
 80022a8:	a335      	add	r3, pc, #212	; (adr r3, 8002380 <_ZN12VelocityCtrl3pidEv+0x210>)
 80022aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ae:	f7fe f9bb 	bl	8000628 <__aeabi_dmul>
 80022b2:	4602      	mov	r2, r0
 80022b4:	460b      	mov	r3, r1
 80022b6:	4620      	mov	r0, r4
 80022b8:	4629      	mov	r1, r5
 80022ba:	f7fd ffff 	bl	80002bc <__adddf3>
 80022be:	4603      	mov	r3, r0
 80022c0:	460c      	mov	r4, r1
 80022c2:	4618      	mov	r0, r3
 80022c4:	4621      	mov	r1, r4
 80022c6:	f7fe fca7 	bl	8000c18 <__aeabi_d2f>
 80022ca:	4602      	mov	r2, r0
 80022cc:	4b31      	ldr	r3, [pc, #196]	; (8002394 <_ZN12VelocityCtrl3pidEv+0x224>)
 80022ce:	601a      	str	r2, [r3, #0]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 80022d0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80022d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80022d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <_ZN12VelocityCtrl3pidEv+0x21c>)
 80022de:	edd3 7a00 	vldr	s15, [r3]
 80022e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e6:	edc7 7a05 	vstr	s15, [r7, #20]
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 80022ee:	ed97 7a07 	vldr	s14, [r7, #28]
 80022f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80022f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022fa:	4b26      	ldr	r3, [pc, #152]	; (8002394 <_ZN12VelocityCtrl3pidEv+0x224>)
 80022fc:	edd3 7a00 	vldr	s15, [r3]
 8002300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002304:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8002308:	ed97 7a07 	vldr	s14, [r7, #28]
 800230c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002310:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002314:	4b1f      	ldr	r3, [pc, #124]	; (8002394 <_ZN12VelocityCtrl3pidEv+0x224>)
 8002316:	edd3 7a00 	vldr	s15, [r3]
 800231a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800231e:	eef1 7a67 	vneg.f32	s15, s15
 8002322:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800232a:	ed97 7a04 	vldr	s14, [r7, #16]
 800232e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002336:	ee17 0a90 	vmov	r0, s15
 800233a:	f7fe f91d 	bl	8000578 <__aeabi_f2d>
 800233e:	4605      	mov	r5, r0
 8002340:	460e      	mov	r6, r1
 8002342:	ed97 7a05 	vldr	s14, [r7, #20]
 8002346:	edd7 7a02 	vldr	s15, [r7, #8]
 800234a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800234e:	ee17 0a90 	vmov	r0, s15
 8002352:	f7fe f911 	bl	8000578 <__aeabi_f2d>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	ec43 2b11 	vmov	d1, r2, r3
 800235e:	ec46 5b10 	vmov	d0, r5, r6
 8002362:	4620      	mov	r0, r4
 8002364:	f7ff fd1a 	bl	8001d9c <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8002368:	4a07      	ldr	r2, [pc, #28]	; (8002388 <_ZN12VelocityCtrl3pidEv+0x218>)
 800236a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800236c:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 800236e:	4a08      	ldr	r2, [pc, #32]	; (8002390 <_ZN12VelocityCtrl3pidEv+0x220>)
 8002370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002372:	6013      	str	r3, [r2, #0]
}
 8002374:	bf00      	nop
 8002376:	3734      	adds	r7, #52	; 0x34
 8002378:	46bd      	mov	sp, r7
 800237a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800237c:	f3af 8000 	nop.w
 8002380:	d2f1a9fc 	.word	0xd2f1a9fc
 8002384:	3f50624d 	.word	0x3f50624d
 8002388:	200001fc 	.word	0x200001fc
 800238c:	20000204 	.word	0x20000204
 8002390:	20000200 	.word	0x20000200
 8002394:	20000208 	.word	0x20000208

08002398 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80023a4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	605a      	str	r2, [r3, #4]
}
 80023b4:	bf00      	nop
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float kd, float ki)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80023cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80023d0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	611a      	str	r2, [r3, #16]
	v_kd_ = kd;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	615a      	str	r2, [r3, #20]
	v_ki_ = ki;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	619a      	str	r2, [r3, #24]
}
 80023e6:	bf00      	nop
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float kd, float ki)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b085      	sub	sp, #20
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	ed87 0a02 	vstr	s0, [r7, #8]
 80023fe:	edc7 0a01 	vstr	s1, [r7, #4]
 8002402:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	61da      	str	r2, [r3, #28]
	o_kd_ = kd;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	621a      	str	r2, [r3, #32]
	o_ki_ = ki;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002418:	bf00      	nop
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <_ZN12VelocityCtrl4flipEv>:

float VelocityCtrl::flip()
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	float velocity;
	velocity = calcVelocity();
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff fe1f 	bl	8002070 <_ZN12VelocityCtrl12calcVelocityEv>
 8002432:	ed87 0a03 	vstr	s0, [r7, #12]
	calcOmega();
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fe56 	bl	80020e8 <_ZN12VelocityCtrl9calcOmegaEv>

	if(excution_flag_ == true){
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <_ZN12VelocityCtrl4flipEv+0x28>
		pid();
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff fe92 	bl	8002170 <_ZN12VelocityCtrl3pidEv>
	}

	return velocity;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	ee07 3a90 	vmov	s15, r3

}
 8002452:	eeb0 0a67 	vmov.f32	s0, s15
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	calcOmega();
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7ff fe3b 	bl	80020e8 <_ZN12VelocityCtrl9calcOmegaEv>
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	0000      	movs	r0, r0
 800247c:	0000      	movs	r0, r0
	...

08002480 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80024b0 <_ZN12VelocityCtrl4stopEv+0x30>
 8002498:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80024b0 <_ZN12VelocityCtrl4stopEv+0x30>
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fc7d 	bl	8001d9c <_ZN5Motor8setRatioEdd>

}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	f3af 8000 	nop.w
	...

080024b8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80024c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024c4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d013      	beq.n	80024f8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80024d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024d4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80024d8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00b      	beq.n	80024f8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80024e0:	e000      	b.n	80024e4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80024e2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80024e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f9      	beq.n	80024e2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80024ee:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80024f8:	687b      	ldr	r3, [r7, #4]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	e009      	b.n	800252c <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	60ba      	str	r2, [r7, #8]
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff ffc9 	bl	80024b8 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	3301      	adds	r3, #1
 800252a:	617b      	str	r3, [r7, #20]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	429a      	cmp	r2, r3
 8002532:	dbf1      	blt.n	8002518 <_write+0x12>
  }
  return len;
 8002534:	687b      	ldr	r3, [r7, #4]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	4603      	mov	r3, r0
 8002546:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	4618      	mov	r0, r3
 800254c:	f001 febe 	bl	80042cc <cppExit>
}
 8002550:	bf00      	nop
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a11      	ldr	r2, [pc, #68]	; (80025ac <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d10d      	bne.n	8002586 <HAL_TIM_PeriodElapsedCallback+0x2e>
		//tim6_timer++;
		read_gyro_data();
 800256a:	f7ff f825 	bl	80015b8 <read_gyro_data>
		read_accel_data();
 800256e:	f7ff f85b 	bl	8001628 <read_accel_data>
		cppFlip1ms();
 8002572:	f001 fe57 	bl	8004224 <cppFlip1ms>
		if(tim6_timer >= 100000) tim6_timer = 0;
 8002576:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d902      	bls.n	8002586 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM7){
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a0b      	ldr	r2, [pc, #44]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d109      	bne.n	80025a4 <HAL_TIM_PeriodElapsedCallback+0x4c>
		//tim7_timer++;
		cppFlip100ns();
 8002590:	f001 fe92 	bl	80042b8 <cppFlip100ns>
		if(tim7_timer >= 100000) tim7_timer = 0;
 8002594:	4b09      	ldr	r3, [pc, #36]	; (80025bc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a06      	ldr	r2, [pc, #24]	; (80025b4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d902      	bls.n	80025a4 <HAL_TIM_PeriodElapsedCallback+0x4c>
 800259e:	4b07      	ldr	r3, [pc, #28]	; (80025bc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
	}
}
 80025a4:	bf00      	nop
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40001000 	.word	0x40001000
 80025b0:	20002d44 	.word	0x20002d44
 80025b4:	0001869f 	.word	0x0001869f
 80025b8:	40001400 	.word	0x40001400
 80025bc:	20002d94 	.word	0x20002d94

080025c0 <init>:

}
*/

void init()
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af02      	add	r7, sp, #8
	      Error_Handler();
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 65535);
	*/

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 80025c6:	2201      	movs	r2, #1
 80025c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025cc:	4824      	ldr	r0, [pc, #144]	; (8002660 <init+0xa0>)
 80025ce:	f003 fa17 	bl	8005a00 <HAL_GPIO_WritePin>

	//HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
	//HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);

	//Timer intrruptin start
	HAL_TIM_Base_Start_IT(&htim6);
 80025d2:	4824      	ldr	r0, [pc, #144]	; (8002664 <init+0xa4>)
 80025d4:	f007 f8f7 	bl	80097c6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80025d8:	4823      	ldr	r0, [pc, #140]	; (8002668 <init+0xa8>)
 80025da:	f007 f8f4 	bl	80097c6 <HAL_TIM_Base_Start_IT>

	lcd_init();
 80025de:	f7fe fd1b 	bl	8001018 <lcd_init>


	// SD card check
	if(sd_mount() == 1){
 80025e2:	f7fe fee1 	bl	80013a8 <sd_mount>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d103      	bne.n	80025f4 <init+0x34>
	  printf("mount success\r\n");
 80025ec:	481f      	ldr	r0, [pc, #124]	; (800266c <init+0xac>)
 80025ee:	f00e f8f1 	bl	80107d4 <puts>
 80025f2:	e002      	b.n	80025fa <init+0x3a>
	}
	else{
	  printf("error\r\n");
 80025f4:	481e      	ldr	r0, [pc, #120]	; (8002670 <init+0xb0>)
 80025f6:	f00e f8ed 	bl	80107d4 <puts>
	}

	data[0] = 30;
 80025fa:	4b1e      	ldr	r3, [pc, #120]	; (8002674 <init+0xb4>)
 80025fc:	221e      	movs	r2, #30
 80025fe:	601a      	str	r2, [r3, #0]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002600:	2301      	movs	r3, #1
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	4b1b      	ldr	r3, [pc, #108]	; (8002674 <init+0xb4>)
 8002606:	2201      	movs	r2, #1
 8002608:	491b      	ldr	r1, [pc, #108]	; (8002678 <init+0xb8>)
 800260a:	481c      	ldr	r0, [pc, #112]	; (800267c <init+0xbc>)
 800260c:	f7fe fe28 	bl	8001260 <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002610:	4b1b      	ldr	r3, [pc, #108]	; (8002680 <init+0xc0>)
 8002612:	2201      	movs	r2, #1
 8002614:	4918      	ldr	r1, [pc, #96]	; (8002678 <init+0xb8>)
 8002616:	4819      	ldr	r0, [pc, #100]	; (800267c <init+0xbc>)
 8002618:	f7fe fe80 	bl	800131c <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 800261c:	2301      	movs	r3, #1
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	4b17      	ldr	r3, [pc, #92]	; (8002680 <init+0xc0>)
 8002622:	2201      	movs	r2, #1
 8002624:	4917      	ldr	r1, [pc, #92]	; (8002684 <init+0xc4>)
 8002626:	4815      	ldr	r0, [pc, #84]	; (800267c <init+0xbc>)
 8002628:	f7fe fe1a 	bl	8001260 <sd_write_array_int>

	printf("sd write and read success!!\r\n");
 800262c:	4816      	ldr	r0, [pc, #88]	; (8002688 <init+0xc8>)
 800262e:	f00e f8d1 	bl	80107d4 <puts>
	sd_unmount();
 8002632:	f7fe fed5 	bl	80013e0 <sd_unmount>

	cppInit();
 8002636:	f001 fdbb 	bl	80041b0 <cppInit>

	uint16_t who_i_am;
	who_i_am = IMU_init();
 800263a:	f7fe ff91 	bl	8001560 <IMU_init>
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
	printf("who i am: %d\n", who_i_am);
 8002642:	88fb      	ldrh	r3, [r7, #6]
 8002644:	4619      	mov	r1, r3
 8002646:	4811      	ldr	r0, [pc, #68]	; (800268c <init+0xcc>)
 8002648:	f00e f850 	bl	80106ec <iprintf>

	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 800264c:	2088      	movs	r0, #136	; 0x88
 800264e:	f7ff f886 	bl	800175e <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8002652:	2080      	movs	r0, #128	; 0x80
 8002654:	f7ff f883 	bl	800175e <INA260_init>
}
 8002658:	bf00      	nop
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40021000 	.word	0x40021000
 8002664:	20002e48 	.word	0x20002e48
 8002668:	20002ff0 	.word	0x20002ff0
 800266c:	08014838 	.word	0x08014838
 8002670:	08014848 	.word	0x08014848
 8002674:	20002e44 	.word	0x20002e44
 8002678:	08014850 	.word	0x08014850
 800267c:	0801485c 	.word	0x0801485c
 8002680:	20002d4c 	.word	0x20002d4c
 8002684:	08014864 	.word	0x08014864
 8002688:	08014870 	.word	0x08014870
 800268c:	08014890 	.word	0x08014890

08002690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002694:	b086      	sub	sp, #24
 8002696:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002698:	f001 feaa 	bl	80043f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800269c:	f000 f8ca 	bl	8002834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026a0:	f000 fe38 	bl	8003314 <MX_GPIO_Init>
  MX_DMA_Init();
 80026a4:	f000 fe06 	bl	80032b4 <MX_DMA_Init>
  MX_I2C2_Init();
 80026a8:	f000 fa88 	bl	8002bbc <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80026ac:	f000 fab4 	bl	8002c18 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80026b0:	f000 fad2 	bl	8002c58 <MX_SPI2_Init>
  MX_TIM1_Init();
 80026b4:	f000 fb06 	bl	8002cc4 <MX_TIM1_Init>
  MX_TIM4_Init();
 80026b8:	f000 fc10 	bl	8002edc <MX_TIM4_Init>
  MX_TIM8_Init();
 80026bc:	f000 fcdc 	bl	8003078 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80026c0:	f000 fdce 	bl	8003260 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80026c4:	f009 f852 	bl	800b76c <MX_FATFS_Init>
  MX_TIM6_Init();
 80026c8:	f000 fc6c 	bl	8002fa4 <MX_TIM6_Init>
  MX_TIM7_Init();
 80026cc:	f000 fca0 	bl	8003010 <MX_TIM7_Init>
  MX_I2C1_Init();
 80026d0:	f000 fa46 	bl	8002b60 <MX_I2C1_Init>
  MX_TIM3_Init();
 80026d4:	f000 fb9e 	bl	8002e14 <MX_TIM3_Init>
  MX_TIM10_Init();
 80026d8:	f000 fd26 	bl	8003128 <MX_TIM10_Init>
  MX_TIM11_Init();
 80026dc:	f000 fd72 	bl	80031c4 <MX_TIM11_Init>
  MX_ADC2_Init();
 80026e0:	f000 f936 	bl	8002950 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 80026e4:	f7ff ff6c 	bl	80025c0 <init>
	  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);

	  //printf("Timer: %d\n", timer);


	  lcd_clear();
 80026e8:	f7fe fcda 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80026ec:	2100      	movs	r1, #0
 80026ee:	2000      	movs	r0, #0
 80026f0:	f7fe fce6 	bl	80010c0 <lcd_locate>
	  lcd_printf("LCD");
 80026f4:	4848      	ldr	r0, [pc, #288]	; (8002818 <main+0x188>)
 80026f6:	f7fe fd0d 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80026fa:	2101      	movs	r1, #1
 80026fc:	2000      	movs	r0, #0
 80026fe:	f7fe fcdf 	bl	80010c0 <lcd_locate>
	  lcd_printf("TEST");
 8002702:	4846      	ldr	r0, [pc, #280]	; (800281c <main+0x18c>)
 8002704:	f7fe fd06 	bl	8001114 <lcd_printf>


	  //printf("side: %d\n", side);


	  cppLoop();
 8002708:	f001 fdf0 	bl	80042ec <cppLoop>
	  current_l = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 800270c:	2188      	movs	r1, #136	; 0x88
 800270e:	2001      	movs	r0, #1
 8002710:	f7fe ffc2 	bl	8001698 <INA260_read>
 8002714:	4603      	mov	r3, r0
 8002716:	4618      	mov	r0, r3
 8002718:	f7fd ff1c 	bl	8000554 <__aeabi_i2d>
 800271c:	a33c      	add	r3, pc, #240	; (adr r3, 8002810 <main+0x180>)
 800271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002722:	f7fd ff81 	bl	8000628 <__aeabi_dmul>
 8002726:	4603      	mov	r3, r0
 8002728:	460c      	mov	r4, r1
 800272a:	4618      	mov	r0, r3
 800272c:	4621      	mov	r1, r4
 800272e:	f7fe fa73 	bl	8000c18 <__aeabi_d2f>
 8002732:	4602      	mov	r2, r0
 8002734:	4b3a      	ldr	r3, [pc, #232]	; (8002820 <main+0x190>)
 8002736:	601a      	str	r2, [r3, #0]
	  voltage_l = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8002738:	2188      	movs	r1, #136	; 0x88
 800273a:	2002      	movs	r0, #2
 800273c:	f7fe ffac 	bl	8001698 <INA260_read>
 8002740:	4603      	mov	r3, r0
 8002742:	4618      	mov	r0, r3
 8002744:	f7fd ff06 	bl	8000554 <__aeabi_i2d>
 8002748:	a331      	add	r3, pc, #196	; (adr r3, 8002810 <main+0x180>)
 800274a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274e:	f7fd ff6b 	bl	8000628 <__aeabi_dmul>
 8002752:	4603      	mov	r3, r0
 8002754:	460c      	mov	r4, r1
 8002756:	4618      	mov	r0, r3
 8002758:	4621      	mov	r1, r4
 800275a:	f7fe fa5d 	bl	8000c18 <__aeabi_d2f>
 800275e:	4602      	mov	r2, r0
 8002760:	4b30      	ldr	r3, [pc, #192]	; (8002824 <main+0x194>)
 8002762:	601a      	str	r2, [r3, #0]
	  current_r = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
 8002764:	2180      	movs	r1, #128	; 0x80
 8002766:	2001      	movs	r0, #1
 8002768:	f7fe ff96 	bl	8001698 <INA260_read>
 800276c:	4603      	mov	r3, r0
 800276e:	4618      	mov	r0, r3
 8002770:	f7fd fef0 	bl	8000554 <__aeabi_i2d>
 8002774:	a326      	add	r3, pc, #152	; (adr r3, 8002810 <main+0x180>)
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	f7fd ff55 	bl	8000628 <__aeabi_dmul>
 800277e:	4603      	mov	r3, r0
 8002780:	460c      	mov	r4, r1
 8002782:	4618      	mov	r0, r3
 8002784:	4621      	mov	r1, r4
 8002786:	f7fe fa47 	bl	8000c18 <__aeabi_d2f>
 800278a:	4602      	mov	r2, r0
 800278c:	4b26      	ldr	r3, [pc, #152]	; (8002828 <main+0x198>)
 800278e:	601a      	str	r2, [r3, #0]
	  voltage_r = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
 8002790:	2180      	movs	r1, #128	; 0x80
 8002792:	2002      	movs	r0, #2
 8002794:	f7fe ff80 	bl	8001698 <INA260_read>
 8002798:	4603      	mov	r3, r0
 800279a:	4618      	mov	r0, r3
 800279c:	f7fd feda 	bl	8000554 <__aeabi_i2d>
 80027a0:	a31b      	add	r3, pc, #108	; (adr r3, 8002810 <main+0x180>)
 80027a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a6:	f7fd ff3f 	bl	8000628 <__aeabi_dmul>
 80027aa:	4603      	mov	r3, r0
 80027ac:	460c      	mov	r4, r1
 80027ae:	4618      	mov	r0, r3
 80027b0:	4621      	mov	r1, r4
 80027b2:	f7fe fa31 	bl	8000c18 <__aeabi_d2f>
 80027b6:	4602      	mov	r2, r0
 80027b8:	4b1c      	ldr	r3, [pc, #112]	; (800282c <main+0x19c>)
 80027ba:	601a      	str	r2, [r3, #0]
	  printf("current: %f, %f, valtage: %f, %f \n", current_l, current_l, voltage_r, voltage_r);
 80027bc:	4b18      	ldr	r3, [pc, #96]	; (8002820 <main+0x190>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fd fed9 	bl	8000578 <__aeabi_f2d>
 80027c6:	4682      	mov	sl, r0
 80027c8:	468b      	mov	fp, r1
 80027ca:	4b15      	ldr	r3, [pc, #84]	; (8002820 <main+0x190>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fd fed2 	bl	8000578 <__aeabi_f2d>
 80027d4:	4604      	mov	r4, r0
 80027d6:	460d      	mov	r5, r1
 80027d8:	4b14      	ldr	r3, [pc, #80]	; (800282c <main+0x19c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd fecb 	bl	8000578 <__aeabi_f2d>
 80027e2:	4680      	mov	r8, r0
 80027e4:	4689      	mov	r9, r1
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <main+0x19c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fd fec4 	bl	8000578 <__aeabi_f2d>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80027f8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80027fc:	e9cd 4500 	strd	r4, r5, [sp]
 8002800:	4652      	mov	r2, sl
 8002802:	465b      	mov	r3, fp
 8002804:	480a      	ldr	r0, [pc, #40]	; (8002830 <main+0x1a0>)
 8002806:	f00d ff71 	bl	80106ec <iprintf>
	  lcd_clear();
 800280a:	e76d      	b.n	80026e8 <main+0x58>
 800280c:	f3af 8000 	nop.w
 8002810:	47ae147b 	.word	0x47ae147b
 8002814:	3f547ae1 	.word	0x3f547ae1
 8002818:	080148a0 	.word	0x080148a0
 800281c:	080148a4 	.word	0x080148a4
 8002820:	20002ad0 	.word	0x20002ad0
 8002824:	20002d48 	.word	0x20002d48
 8002828:	20002c10 	.word	0x20002c10
 800282c:	20002d98 	.word	0x20002d98
 8002830:	080148ac 	.word	0x080148ac

08002834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b0a4      	sub	sp, #144	; 0x90
 8002838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800283a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800283e:	2234      	movs	r2, #52	; 0x34
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f00d f90c 	bl	800fa60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002848:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002858:	f107 030c 	add.w	r3, r7, #12
 800285c:	223c      	movs	r2, #60	; 0x3c
 800285e:	2100      	movs	r1, #0
 8002860:	4618      	mov	r0, r3
 8002862:	f00d f8fd 	bl	800fa60 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	4b37      	ldr	r3, [pc, #220]	; (8002948 <SystemClock_Config+0x114>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	4a36      	ldr	r2, [pc, #216]	; (8002948 <SystemClock_Config+0x114>)
 8002870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002874:	6413      	str	r3, [r2, #64]	; 0x40
 8002876:	4b34      	ldr	r3, [pc, #208]	; (8002948 <SystemClock_Config+0x114>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002882:	2300      	movs	r3, #0
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	4b31      	ldr	r3, [pc, #196]	; (800294c <SystemClock_Config+0x118>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a30      	ldr	r2, [pc, #192]	; (800294c <SystemClock_Config+0x118>)
 800288c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b2e      	ldr	r3, [pc, #184]	; (800294c <SystemClock_Config+0x118>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800289e:	2301      	movs	r3, #1
 80028a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028a8:	2302      	movs	r3, #2
 80028aa:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028b0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028b2:	2308      	movs	r3, #8
 80028b4:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80028b6:	23b4      	movs	r3, #180	; 0xb4
 80028b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028bc:	2302      	movs	r3, #2
 80028be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80028c2:	2308      	movs	r3, #8
 80028c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 80028c8:	2302      	movs	r3, #2
 80028ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028ce:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80028d2:	4618      	mov	r0, r3
 80028d4:	f004 fcce 	bl	8007274 <HAL_RCC_OscConfig>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80028de:	f000 fe6f 	bl	80035c0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80028e2:	f004 f849 	bl	8006978 <HAL_PWREx_EnableOverDrive>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80028ec:	f000 fe68 	bl	80035c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028f0:	230f      	movs	r3, #15
 80028f2:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028f4:	2302      	movs	r3, #2
 80028f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028f8:	2300      	movs	r3, #0
 80028fa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002900:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002902:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002906:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002908:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800290c:	2105      	movs	r1, #5
 800290e:	4618      	mov	r0, r3
 8002910:	f004 f882 	bl	8006a18 <HAL_RCC_ClockConfig>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <SystemClock_Config+0xea>
  {
    Error_Handler();
 800291a:	f000 fe51 	bl	80035c0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800291e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002922:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002924:	2300      	movs	r3, #0
 8002926:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002928:	2300      	movs	r3, #0
 800292a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	4618      	mov	r0, r3
 8002932:	f004 fa61 	bl	8006df8 <HAL_RCCEx_PeriphCLKConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 800293c:	f000 fe40 	bl	80035c0 <Error_Handler>
  }
}
 8002940:	bf00      	nop
 8002942:	3790      	adds	r7, #144	; 0x90
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40023800 	.word	0x40023800
 800294c:	40007000 	.word	0x40007000

08002950 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002956:	463b      	mov	r3, r7
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002962:	4b7c      	ldr	r3, [pc, #496]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002964:	4a7c      	ldr	r2, [pc, #496]	; (8002b58 <MX_ADC2_Init+0x208>)
 8002966:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002968:	4b7a      	ldr	r3, [pc, #488]	; (8002b54 <MX_ADC2_Init+0x204>)
 800296a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800296e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002970:	4b78      	ldr	r3, [pc, #480]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8002976:	4b77      	ldr	r3, [pc, #476]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002978:	2201      	movs	r2, #1
 800297a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800297c:	4b75      	ldr	r3, [pc, #468]	; (8002b54 <MX_ADC2_Init+0x204>)
 800297e:	2201      	movs	r2, #1
 8002980:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002982:	4b74      	ldr	r3, [pc, #464]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800298a:	4b72      	ldr	r3, [pc, #456]	; (8002b54 <MX_ADC2_Init+0x204>)
 800298c:	2200      	movs	r2, #0
 800298e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002990:	4b70      	ldr	r3, [pc, #448]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002992:	4a72      	ldr	r2, [pc, #456]	; (8002b5c <MX_ADC2_Init+0x20c>)
 8002994:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002996:	4b6f      	ldr	r3, [pc, #444]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002998:	2200      	movs	r2, #0
 800299a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 800299c:	4b6d      	ldr	r3, [pc, #436]	; (8002b54 <MX_ADC2_Init+0x204>)
 800299e:	220e      	movs	r2, #14
 80029a0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80029a2:	4b6c      	ldr	r3, [pc, #432]	; (8002b54 <MX_ADC2_Init+0x204>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029aa:	4b6a      	ldr	r3, [pc, #424]	; (8002b54 <MX_ADC2_Init+0x204>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80029b0:	4868      	ldr	r0, [pc, #416]	; (8002b54 <MX_ADC2_Init+0x204>)
 80029b2:	f001 fdb1 	bl	8004518 <HAL_ADC_Init>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80029bc:	f000 fe00 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80029c0:	230a      	movs	r3, #10
 80029c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80029c4:	2301      	movs	r3, #1
 80029c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80029c8:	2306      	movs	r3, #6
 80029ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029cc:	463b      	mov	r3, r7
 80029ce:	4619      	mov	r1, r3
 80029d0:	4860      	ldr	r0, [pc, #384]	; (8002b54 <MX_ADC2_Init+0x204>)
 80029d2:	f001 fef5 	bl	80047c0 <HAL_ADC_ConfigChannel>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80029dc:	f000 fdf0 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80029e0:	230b      	movs	r3, #11
 80029e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80029e4:	2302      	movs	r3, #2
 80029e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029e8:	463b      	mov	r3, r7
 80029ea:	4619      	mov	r1, r3
 80029ec:	4859      	ldr	r0, [pc, #356]	; (8002b54 <MX_ADC2_Init+0x204>)
 80029ee:	f001 fee7 	bl	80047c0 <HAL_ADC_ConfigChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80029f8:	f000 fde2 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80029fc:	230c      	movs	r3, #12
 80029fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002a00:	2303      	movs	r3, #3
 8002a02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a04:	463b      	mov	r3, r7
 8002a06:	4619      	mov	r1, r3
 8002a08:	4852      	ldr	r0, [pc, #328]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a0a:	f001 fed9 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8002a14:	f000 fdd4 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002a18:	230d      	movs	r3, #13
 8002a1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a20:	463b      	mov	r3, r7
 8002a22:	4619      	mov	r1, r3
 8002a24:	484b      	ldr	r0, [pc, #300]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a26:	f001 fecb 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8002a30:	f000 fdc6 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002a38:	2305      	movs	r3, #5
 8002a3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a3c:	463b      	mov	r3, r7
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4844      	ldr	r0, [pc, #272]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a42:	f001 febd 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8002a4c:	f000 fdb8 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002a50:	2301      	movs	r3, #1
 8002a52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002a54:	2306      	movs	r3, #6
 8002a56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a58:	463b      	mov	r3, r7
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	483d      	ldr	r0, [pc, #244]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a5e:	f001 feaf 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8002a68:	f000 fdaa 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002a70:	2307      	movs	r3, #7
 8002a72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a74:	463b      	mov	r3, r7
 8002a76:	4619      	mov	r1, r3
 8002a78:	4836      	ldr	r0, [pc, #216]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a7a:	f001 fea1 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8002a84:	f000 fd9c 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002a8c:	2308      	movs	r3, #8
 8002a8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a90:	463b      	mov	r3, r7
 8002a92:	4619      	mov	r1, r3
 8002a94:	482f      	ldr	r0, [pc, #188]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002a96:	f001 fe93 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8002aa0:	f000 fd8e 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002aa4:	2304      	movs	r3, #4
 8002aa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002aa8:	2309      	movs	r3, #9
 8002aaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002aac:	463b      	mov	r3, r7
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4828      	ldr	r0, [pc, #160]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002ab2:	f001 fe85 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8002abc:	f000 fd80 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002ac0:	2305      	movs	r3, #5
 8002ac2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002ac4:	230a      	movs	r3, #10
 8002ac6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ac8:	463b      	mov	r3, r7
 8002aca:	4619      	mov	r1, r3
 8002acc:	4821      	ldr	r0, [pc, #132]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002ace:	f001 fe77 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8002ad8:	f000 fd72 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002adc:	2306      	movs	r3, #6
 8002ade:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8002ae0:	230b      	movs	r3, #11
 8002ae2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ae4:	463b      	mov	r3, r7
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	481a      	ldr	r0, [pc, #104]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002aea:	f001 fe69 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8002af4:	f000 fd64 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002af8:	2307      	movs	r3, #7
 8002afa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002afc:	230c      	movs	r3, #12
 8002afe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b00:	463b      	mov	r3, r7
 8002b02:	4619      	mov	r1, r3
 8002b04:	4813      	ldr	r0, [pc, #76]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002b06:	f001 fe5b 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8002b10:	f000 fd56 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002b14:	2308      	movs	r3, #8
 8002b16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8002b18:	230d      	movs	r3, #13
 8002b1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b1c:	463b      	mov	r3, r7
 8002b1e:	4619      	mov	r1, r3
 8002b20:	480c      	ldr	r0, [pc, #48]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002b22:	f001 fe4d 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8002b2c:	f000 fd48 	bl	80035c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002b30:	2309      	movs	r3, #9
 8002b32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8002b34:	230e      	movs	r3, #14
 8002b36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b38:	463b      	mov	r3, r7
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4805      	ldr	r0, [pc, #20]	; (8002b54 <MX_ADC2_Init+0x204>)
 8002b3e:	f001 fe3f 	bl	80047c0 <HAL_ADC_ConfigChannel>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8002b48:	f000 fd3a 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002b4c:	bf00      	nop
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20002c14 	.word	0x20002c14
 8002b58:	40012100 	.word	0x40012100
 8002b5c:	0f000001 	.word	0x0f000001

08002b60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b66:	4a13      	ldr	r2, [pc, #76]	; (8002bb4 <MX_I2C1_Init+0x54>)
 8002b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b6a:	4b11      	ldr	r3, [pc, #68]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b6c:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <MX_I2C1_Init+0x58>)
 8002b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b70:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b76:	4b0e      	ldr	r3, [pc, #56]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b8a:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002b96:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b98:	2280      	movs	r2, #128	; 0x80
 8002b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b9c:	4804      	ldr	r0, [pc, #16]	; (8002bb0 <MX_I2C1_Init+0x50>)
 8002b9e:	f002 ff61 	bl	8005a64 <HAL_I2C_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ba8:	f000 fd0a 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	20002c5c 	.word	0x20002c5c
 8002bb4:	40005400 	.word	0x40005400
 8002bb8:	000186a0 	.word	0x000186a0

08002bbc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002bc0:	4b12      	ldr	r3, [pc, #72]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bc2:	4a13      	ldr	r2, [pc, #76]	; (8002c10 <MX_I2C2_Init+0x54>)
 8002bc4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002bc6:	4b11      	ldr	r3, [pc, #68]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bc8:	4a12      	ldr	r2, [pc, #72]	; (8002c14 <MX_I2C2_Init+0x58>)
 8002bca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bcc:	4b0f      	ldr	r3, [pc, #60]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bd8:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bde:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002be0:	4b0a      	ldr	r3, [pc, #40]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002be6:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bec:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bf4:	2280      	movs	r2, #128	; 0x80
 8002bf6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002bf8:	4804      	ldr	r0, [pc, #16]	; (8002c0c <MX_I2C2_Init+0x50>)
 8002bfa:	f002 ff33 	bl	8005a64 <HAL_I2C_Init>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002c04:	f000 fcdc 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002c08:	bf00      	nop
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20002cf0 	.word	0x20002cf0
 8002c10:	40005800 	.word	0x40005800
 8002c14:	000186a0 	.word	0x000186a0

08002c18 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c1e:	4a0d      	ldr	r2, [pc, #52]	; (8002c54 <MX_SDIO_SD_Init+0x3c>)
 8002c20:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002c22:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002c28:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002c2e:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002c40:	4b03      	ldr	r3, [pc, #12]	; (8002c50 <MX_SDIO_SD_Init+0x38>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002c46:	bf00      	nop
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	20002ec8 	.word	0x20002ec8
 8002c54:	40012c00 	.word	0x40012c00

08002c58 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c5c:	4b17      	ldr	r3, [pc, #92]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c5e:	4a18      	ldr	r2, [pc, #96]	; (8002cc0 <MX_SPI2_Init+0x68>)
 8002c60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c62:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c6a:	4b14      	ldr	r3, [pc, #80]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c70:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002c76:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c78:	2202      	movs	r2, #2
 8002c7a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c7e:	2201      	movs	r2, #1
 8002c80:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c82:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c88:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002c8a:	4b0c      	ldr	r3, [pc, #48]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c8c:	2228      	movs	r2, #40	; 0x28
 8002c8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c90:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c96:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c9c:	4b07      	ldr	r3, [pc, #28]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ca2:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002ca4:	220a      	movs	r2, #10
 8002ca6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ca8:	4804      	ldr	r0, [pc, #16]	; (8002cbc <MX_SPI2_Init+0x64>)
 8002caa:	f006 f80d 	bl	8008cc8 <HAL_SPI_Init>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cb4:	f000 fc84 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cb8:	bf00      	nop
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	20002b38 	.word	0x20002b38
 8002cc0:	40003800 	.word	0x40003800

08002cc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b09a      	sub	sp, #104	; 0x68
 8002cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002cce:	2224      	movs	r2, #36	; 0x24
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f00c fec4 	bl	800fa60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ce2:	f107 0320 	add.w	r3, r7, #32
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	60da      	str	r2, [r3, #12]
 8002cf0:	611a      	str	r2, [r3, #16]
 8002cf2:	615a      	str	r2, [r3, #20]
 8002cf4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cf6:	463b      	mov	r3, r7
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f00c feaf 	bl	800fa60 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d02:	4b42      	ldr	r3, [pc, #264]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d04:	4a42      	ldr	r2, [pc, #264]	; (8002e10 <MX_TIM1_Init+0x14c>)
 8002d06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d08:	4b40      	ldr	r3, [pc, #256]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0e:	4b3f      	ldr	r3, [pc, #252]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d14:	4b3d      	ldr	r3, [pc, #244]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d1a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d1c:	4b3b      	ldr	r3, [pc, #236]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d22:	4b3a      	ldr	r3, [pc, #232]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d28:	4b38      	ldr	r3, [pc, #224]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d2e:	4837      	ldr	r0, [pc, #220]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d30:	f006 fd6d 	bl	800980e <HAL_TIM_PWM_Init>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002d3a:	f000 fc41 	bl	80035c0 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d42:	2300      	movs	r3, #0
 8002d44:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d46:	2301      	movs	r3, #1
 8002d48:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d52:	2300      	movs	r3, #0
 8002d54:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d56:	2301      	movs	r3, #1
 8002d58:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d62:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002d66:	4619      	mov	r1, r3
 8002d68:	4828      	ldr	r0, [pc, #160]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d6a:	f006 fdb9 	bl	80098e0 <HAL_TIM_Encoder_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8002d74:	f000 fc24 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d80:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d84:	4619      	mov	r1, r3
 8002d86:	4821      	ldr	r0, [pc, #132]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002d88:	f007 fae0 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8002d92:	f000 fc15 	bl	80035c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d96:	2360      	movs	r3, #96	; 0x60
 8002d98:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002da2:	2300      	movs	r3, #0
 8002da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002db2:	f107 0320 	add.w	r3, r7, #32
 8002db6:	2208      	movs	r2, #8
 8002db8:	4619      	mov	r1, r3
 8002dba:	4814      	ldr	r0, [pc, #80]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002dbc:	f006 ff62 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002dc6:	f000 fbfb 	bl	80035c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002de2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002de8:	463b      	mov	r3, r7
 8002dea:	4619      	mov	r1, r3
 8002dec:	4807      	ldr	r0, [pc, #28]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002dee:	f007 fb29 	bl	800a444 <HAL_TIMEx_ConfigBreakDeadTime>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002df8:	f000 fbe2 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002dfc:	4803      	ldr	r0, [pc, #12]	; (8002e0c <MX_TIM1_Init+0x148>)
 8002dfe:	f000 ffa1 	bl	8003d44 <HAL_TIM_MspPostInit>

}
 8002e02:	bf00      	nop
 8002e04:	3768      	adds	r7, #104	; 0x68
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20002e88 	.word	0x20002e88
 8002e10:	40010000 	.word	0x40010000

08002e14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e1a:	f107 0320 	add.w	r3, r7, #32
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e24:	1d3b      	adds	r3, r7, #4
 8002e26:	2200      	movs	r2, #0
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	605a      	str	r2, [r3, #4]
 8002e2c:	609a      	str	r2, [r3, #8]
 8002e2e:	60da      	str	r2, [r3, #12]
 8002e30:	611a      	str	r2, [r3, #16]
 8002e32:	615a      	str	r2, [r3, #20]
 8002e34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e36:	4b27      	ldr	r3, [pc, #156]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e38:	4a27      	ldr	r2, [pc, #156]	; (8002ed8 <MX_TIM3_Init+0xc4>)
 8002e3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002e3c:	4b25      	ldr	r3, [pc, #148]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002e48:	4b22      	ldr	r3, [pc, #136]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e50:	4b20      	ldr	r3, [pc, #128]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e56:	4b1f      	ldr	r3, [pc, #124]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e5c:	481d      	ldr	r0, [pc, #116]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e5e:	f006 fcd6 	bl	800980e <HAL_TIM_PWM_Init>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002e68:	f000 fbaa 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e70:	2300      	movs	r3, #0
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e74:	f107 0320 	add.w	r3, r7, #32
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4816      	ldr	r0, [pc, #88]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002e7c:	f007 fa66 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002e86:	f000 fb9b 	bl	80035c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e8a:	2360      	movs	r3, #96	; 0x60
 8002e8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e9a:	1d3b      	adds	r3, r7, #4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	480c      	ldr	r0, [pc, #48]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002ea2:	f006 feef 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002eac:	f000 fb88 	bl	80035c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4807      	ldr	r0, [pc, #28]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002eb8:	f006 fee4 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002ec2:	f000 fb7d 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ec6:	4803      	ldr	r0, [pc, #12]	; (8002ed4 <MX_TIM3_Init+0xc0>)
 8002ec8:	f000 ff3c 	bl	8003d44 <HAL_TIM_MspPostInit>

}
 8002ecc:	bf00      	nop
 8002ece:	3728      	adds	r7, #40	; 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20002d54 	.word	0x20002d54
 8002ed8:	40000400 	.word	0x40000400

08002edc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	; 0x28
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee2:	f107 0320 	add.w	r3, r7, #32
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	60da      	str	r2, [r3, #12]
 8002ef8:	611a      	str	r2, [r3, #16]
 8002efa:	615a      	str	r2, [r3, #20]
 8002efc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002efe:	4b27      	ldr	r3, [pc, #156]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f00:	4a27      	ldr	r2, [pc, #156]	; (8002fa0 <MX_TIM4_Init+0xc4>)
 8002f02:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f04:	4b25      	ldr	r3, [pc, #148]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0a:	4b24      	ldr	r3, [pc, #144]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8002f10:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f12:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8002f16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f18:	4b20      	ldr	r3, [pc, #128]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002f24:	481d      	ldr	r0, [pc, #116]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f26:	f006 fc72 	bl	800980e <HAL_TIM_PWM_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002f30:	f000 fb46 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f34:	2300      	movs	r3, #0
 8002f36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f3c:	f107 0320 	add.w	r3, r7, #32
 8002f40:	4619      	mov	r1, r3
 8002f42:	4816      	ldr	r0, [pc, #88]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f44:	f007 fa02 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002f4e:	f000 fb37 	bl	80035c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f52:	2360      	movs	r3, #96	; 0x60
 8002f54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f56:	2300      	movs	r3, #0
 8002f58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f62:	1d3b      	adds	r3, r7, #4
 8002f64:	2208      	movs	r2, #8
 8002f66:	4619      	mov	r1, r3
 8002f68:	480c      	ldr	r0, [pc, #48]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f6a:	f006 fe8b 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002f74:	f000 fb24 	bl	80035c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f78:	1d3b      	adds	r3, r7, #4
 8002f7a:	220c      	movs	r2, #12
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4807      	ldr	r0, [pc, #28]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f80:	f006 fe80 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002f8a:	f000 fb19 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002f8e:	4803      	ldr	r0, [pc, #12]	; (8002f9c <MX_TIM4_Init+0xc0>)
 8002f90:	f000 fed8 	bl	8003d44 <HAL_TIM_MspPostInit>

}
 8002f94:	bf00      	nop
 8002f96:	3728      	adds	r7, #40	; 0x28
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20002bd0 	.word	0x20002bd0
 8002fa0:	40000800 	.word	0x40000800

08002fa4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002faa:	463b      	mov	r3, r7
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002fb2:	4b15      	ldr	r3, [pc, #84]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fb4:	4a15      	ldr	r2, [pc, #84]	; (800300c <MX_TIM6_Init+0x68>)
 8002fb6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8002fb8:	4b13      	ldr	r3, [pc, #76]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fba:	2259      	movs	r2, #89	; 0x59
 8002fbc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fbe:	4b12      	ldr	r3, [pc, #72]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8002fc4:	4b10      	ldr	r3, [pc, #64]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fcc:	4b0e      	ldr	r3, [pc, #56]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002fd2:	480d      	ldr	r0, [pc, #52]	; (8003008 <MX_TIM6_Init+0x64>)
 8002fd4:	f006 fbcc 	bl	8009770 <HAL_TIM_Base_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002fde:	f000 faef 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002fea:	463b      	mov	r3, r7
 8002fec:	4619      	mov	r1, r3
 8002fee:	4806      	ldr	r0, [pc, #24]	; (8003008 <MX_TIM6_Init+0x64>)
 8002ff0:	f007 f9ac 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002ffa:	f000 fae1 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20002e48 	.word	0x20002e48
 800300c:	40001000 	.word	0x40001000

08003010 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003016:	463b      	mov	r3, r7
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800301e:	4b14      	ldr	r3, [pc, #80]	; (8003070 <MX_TIM7_Init+0x60>)
 8003020:	4a14      	ldr	r2, [pc, #80]	; (8003074 <MX_TIM7_Init+0x64>)
 8003022:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 89;
 8003024:	4b12      	ldr	r3, [pc, #72]	; (8003070 <MX_TIM7_Init+0x60>)
 8003026:	2259      	movs	r2, #89	; 0x59
 8003028:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800302a:	4b11      	ldr	r3, [pc, #68]	; (8003070 <MX_TIM7_Init+0x60>)
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 8003030:	4b0f      	ldr	r3, [pc, #60]	; (8003070 <MX_TIM7_Init+0x60>)
 8003032:	2264      	movs	r2, #100	; 0x64
 8003034:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003036:	4b0e      	ldr	r3, [pc, #56]	; (8003070 <MX_TIM7_Init+0x60>)
 8003038:	2200      	movs	r2, #0
 800303a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800303c:	480c      	ldr	r0, [pc, #48]	; (8003070 <MX_TIM7_Init+0x60>)
 800303e:	f006 fb97 	bl	8009770 <HAL_TIM_Base_Init>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8003048:	f000 faba 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800304c:	2300      	movs	r3, #0
 800304e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003050:	2300      	movs	r3, #0
 8003052:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003054:	463b      	mov	r3, r7
 8003056:	4619      	mov	r1, r3
 8003058:	4805      	ldr	r0, [pc, #20]	; (8003070 <MX_TIM7_Init+0x60>)
 800305a:	f007 f977 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8003064:	f000 faac 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003068:	bf00      	nop
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	20002ff0 	.word	0x20002ff0
 8003074:	40001400 	.word	0x40001400

08003078 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08c      	sub	sp, #48	; 0x30
 800307c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800307e:	f107 030c 	add.w	r3, r7, #12
 8003082:	2224      	movs	r2, #36	; 0x24
 8003084:	2100      	movs	r1, #0
 8003086:	4618      	mov	r0, r3
 8003088:	f00c fcea 	bl	800fa60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800308c:	1d3b      	adds	r3, r7, #4
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003094:	4b22      	ldr	r3, [pc, #136]	; (8003120 <MX_TIM8_Init+0xa8>)
 8003096:	4a23      	ldr	r2, [pc, #140]	; (8003124 <MX_TIM8_Init+0xac>)
 8003098:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800309a:	4b21      	ldr	r3, [pc, #132]	; (8003120 <MX_TIM8_Init+0xa8>)
 800309c:	2200      	movs	r2, #0
 800309e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80030a0:	4b1f      	ldr	r3, [pc, #124]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030a2:	2210      	movs	r2, #16
 80030a4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80030a6:	4b1e      	ldr	r3, [pc, #120]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030ac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ae:	4b1c      	ldr	r3, [pc, #112]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030b4:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ba:	4b19      	ldr	r3, [pc, #100]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030bc:	2200      	movs	r2, #0
 80030be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030c0:	2303      	movs	r3, #3
 80030c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030c4:	2300      	movs	r3, #0
 80030c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030c8:	2301      	movs	r3, #1
 80030ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80030d4:	2300      	movs	r3, #0
 80030d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030d8:	2301      	movs	r3, #1
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80030dc:	2300      	movs	r3, #0
 80030de:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80030e4:	f107 030c 	add.w	r3, r7, #12
 80030e8:	4619      	mov	r1, r3
 80030ea:	480d      	ldr	r0, [pc, #52]	; (8003120 <MX_TIM8_Init+0xa8>)
 80030ec:	f006 fbf8 	bl	80098e0 <HAL_TIM_Encoder_Init>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80030f6:	f000 fa63 	bl	80035c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030fa:	2300      	movs	r3, #0
 80030fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003102:	1d3b      	adds	r3, r7, #4
 8003104:	4619      	mov	r1, r3
 8003106:	4806      	ldr	r0, [pc, #24]	; (8003120 <MX_TIM8_Init+0xa8>)
 8003108:	f007 f920 	bl	800a34c <HAL_TIMEx_MasterConfigSynchronization>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8003112:	f000 fa55 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003116:	bf00      	nop
 8003118:	3730      	adds	r7, #48	; 0x30
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20002b90 	.word	0x20002b90
 8003124:	40010400 	.word	0x40010400

08003128 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b088      	sub	sp, #32
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800312e:	1d3b      	adds	r3, r7, #4
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	611a      	str	r2, [r3, #16]
 800313c:	615a      	str	r2, [r3, #20]
 800313e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003140:	4b1e      	ldr	r3, [pc, #120]	; (80031bc <MX_TIM10_Init+0x94>)
 8003142:	4a1f      	ldr	r2, [pc, #124]	; (80031c0 <MX_TIM10_Init+0x98>)
 8003144:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8003146:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <MX_TIM10_Init+0x94>)
 8003148:	2200      	movs	r2, #0
 800314a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800314c:	4b1b      	ldr	r3, [pc, #108]	; (80031bc <MX_TIM10_Init+0x94>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <MX_TIM10_Init+0x94>)
 8003154:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003158:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800315a:	4b18      	ldr	r3, [pc, #96]	; (80031bc <MX_TIM10_Init+0x94>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003160:	4b16      	ldr	r3, [pc, #88]	; (80031bc <MX_TIM10_Init+0x94>)
 8003162:	2200      	movs	r2, #0
 8003164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003166:	4815      	ldr	r0, [pc, #84]	; (80031bc <MX_TIM10_Init+0x94>)
 8003168:	f006 fb02 	bl	8009770 <HAL_TIM_Base_Init>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8003172:	f000 fa25 	bl	80035c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8003176:	4811      	ldr	r0, [pc, #68]	; (80031bc <MX_TIM10_Init+0x94>)
 8003178:	f006 fb49 	bl	800980e <HAL_TIM_PWM_Init>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8003182:	f000 fa1d 	bl	80035c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003186:	2360      	movs	r3, #96	; 0x60
 8003188:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	2200      	movs	r2, #0
 800319a:	4619      	mov	r1, r3
 800319c:	4807      	ldr	r0, [pc, #28]	; (80031bc <MX_TIM10_Init+0x94>)
 800319e:	f006 fd71 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80031a8:	f000 fa0a 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80031ac:	4803      	ldr	r0, [pc, #12]	; (80031bc <MX_TIM10_Init+0x94>)
 80031ae:	f000 fdc9 	bl	8003d44 <HAL_TIM_MspPostInit>

}
 80031b2:	bf00      	nop
 80031b4:	3720      	adds	r7, #32
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20002cb0 	.word	0x20002cb0
 80031c0:	40014400 	.word	0x40014400

080031c4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	611a      	str	r2, [r3, #16]
 80031d8:	615a      	str	r2, [r3, #20]
 80031da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80031dc:	4b1e      	ldr	r3, [pc, #120]	; (8003258 <MX_TIM11_Init+0x94>)
 80031de:	4a1f      	ldr	r2, [pc, #124]	; (800325c <MX_TIM11_Init+0x98>)
 80031e0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80031e2:	4b1d      	ldr	r3, [pc, #116]	; (8003258 <MX_TIM11_Init+0x94>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e8:	4b1b      	ldr	r3, [pc, #108]	; (8003258 <MX_TIM11_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <MX_TIM11_Init+0x94>)
 80031f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031f4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031f6:	4b18      	ldr	r3, [pc, #96]	; (8003258 <MX_TIM11_Init+0x94>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031fc:	4b16      	ldr	r3, [pc, #88]	; (8003258 <MX_TIM11_Init+0x94>)
 80031fe:	2200      	movs	r2, #0
 8003200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003202:	4815      	ldr	r0, [pc, #84]	; (8003258 <MX_TIM11_Init+0x94>)
 8003204:	f006 fab4 	bl	8009770 <HAL_TIM_Base_Init>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800320e:	f000 f9d7 	bl	80035c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8003212:	4811      	ldr	r0, [pc, #68]	; (8003258 <MX_TIM11_Init+0x94>)
 8003214:	f006 fafb 	bl	800980e <HAL_TIM_PWM_Init>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800321e:	f000 f9cf 	bl	80035c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003222:	2360      	movs	r3, #96	; 0x60
 8003224:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003232:	1d3b      	adds	r3, r7, #4
 8003234:	2200      	movs	r2, #0
 8003236:	4619      	mov	r1, r3
 8003238:	4807      	ldr	r0, [pc, #28]	; (8003258 <MX_TIM11_Init+0x94>)
 800323a:	f006 fd23 	bl	8009c84 <HAL_TIM_PWM_ConfigChannel>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8003244:	f000 f9bc 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8003248:	4803      	ldr	r0, [pc, #12]	; (8003258 <MX_TIM11_Init+0x94>)
 800324a:	f000 fd7b 	bl	8003d44 <HAL_TIM_MspPostInit>

}
 800324e:	bf00      	nop
 8003250:	3720      	adds	r7, #32
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20002da0 	.word	0x20002da0
 800325c:	40014800 	.word	0x40014800

08003260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003266:	4a12      	ldr	r2, [pc, #72]	; (80032b0 <MX_USART2_UART_Init+0x50>)
 8003268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800326a:	4b10      	ldr	r3, [pc, #64]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 800326c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003272:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003274:	2200      	movs	r2, #0
 8003276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003278:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 800327a:	2200      	movs	r2, #0
 800327c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800327e:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003280:	2200      	movs	r2, #0
 8003282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003284:	4b09      	ldr	r3, [pc, #36]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003286:	220c      	movs	r2, #12
 8003288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 800328c:	2200      	movs	r2, #0
 800328e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003290:	4b06      	ldr	r3, [pc, #24]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003292:	2200      	movs	r2, #0
 8003294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003296:	4805      	ldr	r0, [pc, #20]	; (80032ac <MX_USART2_UART_Init+0x4c>)
 8003298:	f007 f93a 	bl	800a510 <HAL_UART_Init>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80032a2:	f000 f98d 	bl	80035c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032a6:	bf00      	nop
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	20002f50 	.word	0x20002f50
 80032b0:	40004400 	.word	0x40004400

080032b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	607b      	str	r3, [r7, #4]
 80032be:	4b14      	ldr	r3, [pc, #80]	; (8003310 <MX_DMA_Init+0x5c>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	4a13      	ldr	r2, [pc, #76]	; (8003310 <MX_DMA_Init+0x5c>)
 80032c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032c8:	6313      	str	r3, [r2, #48]	; 0x30
 80032ca:	4b11      	ldr	r3, [pc, #68]	; (8003310 <MX_DMA_Init+0x5c>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032d2:	607b      	str	r3, [r7, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80032d6:	2200      	movs	r2, #0
 80032d8:	2100      	movs	r1, #0
 80032da:	203a      	movs	r0, #58	; 0x3a
 80032dc:	f001 fdfb 	bl	8004ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80032e0:	203a      	movs	r0, #58	; 0x3a
 80032e2:	f001 fe14 	bl	8004f0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	203b      	movs	r0, #59	; 0x3b
 80032ec:	f001 fdf3 	bl	8004ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80032f0:	203b      	movs	r0, #59	; 0x3b
 80032f2:	f001 fe0c 	bl	8004f0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80032f6:	2200      	movs	r2, #0
 80032f8:	2100      	movs	r1, #0
 80032fa:	2045      	movs	r0, #69	; 0x45
 80032fc:	f001 fdeb 	bl	8004ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8003300:	2045      	movs	r0, #69	; 0x45
 8003302:	f001 fe04 	bl	8004f0e <HAL_NVIC_EnableIRQ>

}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40023800 	.word	0x40023800

08003314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b08c      	sub	sp, #48	; 0x30
 8003318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800331a:	f107 031c 	add.w	r3, r7, #28
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	609a      	str	r2, [r3, #8]
 8003326:	60da      	str	r2, [r3, #12]
 8003328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	61bb      	str	r3, [r7, #24]
 800332e:	4b9c      	ldr	r3, [pc, #624]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003332:	4a9b      	ldr	r2, [pc, #620]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003334:	f043 0310 	orr.w	r3, r3, #16
 8003338:	6313      	str	r3, [r2, #48]	; 0x30
 800333a:	4b99      	ldr	r3, [pc, #612]	; (80035a0 <MX_GPIO_Init+0x28c>)
 800333c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333e:	f003 0310 	and.w	r3, r3, #16
 8003342:	61bb      	str	r3, [r7, #24]
 8003344:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	4b95      	ldr	r3, [pc, #596]	; (80035a0 <MX_GPIO_Init+0x28c>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334e:	4a94      	ldr	r2, [pc, #592]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003354:	6313      	str	r3, [r2, #48]	; 0x30
 8003356:	4b92      	ldr	r3, [pc, #584]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	613b      	str	r3, [r7, #16]
 8003366:	4b8e      	ldr	r3, [pc, #568]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	4a8d      	ldr	r2, [pc, #564]	; (80035a0 <MX_GPIO_Init+0x28c>)
 800336c:	f043 0304 	orr.w	r3, r3, #4
 8003370:	6313      	str	r3, [r2, #48]	; 0x30
 8003372:	4b8b      	ldr	r3, [pc, #556]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	4b87      	ldr	r3, [pc, #540]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003386:	4a86      	ldr	r2, [pc, #536]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	6313      	str	r3, [r2, #48]	; 0x30
 800338e:	4b84      	ldr	r3, [pc, #528]	; (80035a0 <MX_GPIO_Init+0x28c>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800339a:	2300      	movs	r3, #0
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	4b80      	ldr	r3, [pc, #512]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	4a7f      	ldr	r2, [pc, #508]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033a4:	f043 0302 	orr.w	r3, r3, #2
 80033a8:	6313      	str	r3, [r2, #48]	; 0x30
 80033aa:	4b7d      	ldr	r3, [pc, #500]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	60bb      	str	r3, [r7, #8]
 80033b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	607b      	str	r3, [r7, #4]
 80033ba:	4b79      	ldr	r3, [pc, #484]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	4a78      	ldr	r2, [pc, #480]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033c0:	f043 0308 	orr.w	r3, r3, #8
 80033c4:	6313      	str	r3, [r2, #48]	; 0x30
 80033c6:	4b76      	ldr	r3, [pc, #472]	; (80035a0 <MX_GPIO_Init+0x28c>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	607b      	str	r3, [r7, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80033d2:	2200      	movs	r2, #0
 80033d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033d8:	4872      	ldr	r0, [pc, #456]	; (80035a4 <MX_GPIO_Init+0x290>)
 80033da:	f002 fb11 	bl	8005a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80033de:	2200      	movs	r2, #0
 80033e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033e4:	4870      	ldr	r0, [pc, #448]	; (80035a8 <MX_GPIO_Init+0x294>)
 80033e6:	f002 fb0b 	bl	8005a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80033ea:	2200      	movs	r2, #0
 80033ec:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80033f0:	486e      	ldr	r0, [pc, #440]	; (80035ac <MX_GPIO_Init+0x298>)
 80033f2:	f002 fb05 	bl	8005a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80033f6:	2200      	movs	r2, #0
 80033f8:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80033fc:	486c      	ldr	r0, [pc, #432]	; (80035b0 <MX_GPIO_Init+0x29c>)
 80033fe:	f002 faff 	bl	8005a00 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003402:	2304      	movs	r3, #4
 8003404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003406:	4b6b      	ldr	r3, [pc, #428]	; (80035b4 <MX_GPIO_Init+0x2a0>)
 8003408:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340a:	2300      	movs	r3, #0
 800340c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800340e:	f107 031c 	add.w	r3, r7, #28
 8003412:	4619      	mov	r1, r3
 8003414:	4863      	ldr	r0, [pc, #396]	; (80035a4 <MX_GPIO_Init+0x290>)
 8003416:	f002 f931 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800341a:	230f      	movs	r3, #15
 800341c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800341e:	2303      	movs	r3, #3
 8003420:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003426:	f107 031c 	add.w	r3, r7, #28
 800342a:	4619      	mov	r1, r3
 800342c:	4862      	ldr	r0, [pc, #392]	; (80035b8 <MX_GPIO_Init+0x2a4>)
 800342e:	f002 f925 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003432:	23e1      	movs	r3, #225	; 0xe1
 8003434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003436:	2303      	movs	r3, #3
 8003438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343a:	2300      	movs	r3, #0
 800343c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800343e:	f107 031c 	add.w	r3, r7, #28
 8003442:	4619      	mov	r1, r3
 8003444:	485a      	ldr	r0, [pc, #360]	; (80035b0 <MX_GPIO_Init+0x29c>)
 8003446:	f002 f919 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800344a:	2303      	movs	r3, #3
 800344c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800344e:	2303      	movs	r3, #3
 8003450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003456:	f107 031c 	add.w	r3, r7, #28
 800345a:	4619      	mov	r1, r3
 800345c:	4852      	ldr	r0, [pc, #328]	; (80035a8 <MX_GPIO_Init+0x294>)
 800345e:	f002 f90d 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003462:	2304      	movs	r3, #4
 8003464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003466:	2300      	movs	r3, #0
 8003468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800346a:	2301      	movs	r3, #1
 800346c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800346e:	f107 031c 	add.w	r3, r7, #28
 8003472:	4619      	mov	r1, r3
 8003474:	484c      	ldr	r0, [pc, #304]	; (80035a8 <MX_GPIO_Init+0x294>)
 8003476:	f002 f901 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800347a:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 800347e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003480:	2300      	movs	r3, #0
 8003482:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003484:	2301      	movs	r3, #1
 8003486:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003488:	f107 031c 	add.w	r3, r7, #28
 800348c:	4619      	mov	r1, r3
 800348e:	4845      	ldr	r0, [pc, #276]	; (80035a4 <MX_GPIO_Init+0x290>)
 8003490:	f002 f8f4 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003494:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800349a:	2301      	movs	r3, #1
 800349c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a2:	2300      	movs	r3, #0
 80034a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034a6:	f107 031c 	add.w	r3, r7, #28
 80034aa:	4619      	mov	r1, r3
 80034ac:	483d      	ldr	r0, [pc, #244]	; (80035a4 <MX_GPIO_Init+0x290>)
 80034ae:	f002 f8e5 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80034b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034b8:	2301      	movs	r3, #1
 80034ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034bc:	2300      	movs	r3, #0
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c0:	2300      	movs	r3, #0
 80034c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c4:	f107 031c 	add.w	r3, r7, #28
 80034c8:	4619      	mov	r1, r3
 80034ca:	4837      	ldr	r0, [pc, #220]	; (80035a8 <MX_GPIO_Init+0x294>)
 80034cc:	f002 f8d6 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034d6:	4b39      	ldr	r3, [pc, #228]	; (80035bc <MX_GPIO_Init+0x2a8>)
 80034d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034da:	2300      	movs	r3, #0
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034de:	f107 031c 	add.w	r3, r7, #28
 80034e2:	4619      	mov	r1, r3
 80034e4:	4831      	ldr	r0, [pc, #196]	; (80035ac <MX_GPIO_Init+0x298>)
 80034e6:	f002 f8c9 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80034ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034f0:	2301      	movs	r3, #1
 80034f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f8:	2300      	movs	r3, #0
 80034fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034fc:	f107 031c 	add.w	r3, r7, #28
 8003500:	4619      	mov	r1, r3
 8003502:	482a      	ldr	r0, [pc, #168]	; (80035ac <MX_GPIO_Init+0x298>)
 8003504:	f002 f8ba 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003508:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800350c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800350e:	2301      	movs	r3, #1
 8003510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003512:	2301      	movs	r3, #1
 8003514:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003516:	2300      	movs	r3, #0
 8003518:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800351a:	f107 031c 	add.w	r3, r7, #28
 800351e:	4619      	mov	r1, r3
 8003520:	4822      	ldr	r0, [pc, #136]	; (80035ac <MX_GPIO_Init+0x298>)
 8003522:	f002 f8ab 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003526:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800352a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800352c:	2301      	movs	r3, #1
 800352e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003534:	2300      	movs	r3, #0
 8003536:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003538:	f107 031c 	add.w	r3, r7, #28
 800353c:	4619      	mov	r1, r3
 800353e:	481c      	ldr	r0, [pc, #112]	; (80035b0 <MX_GPIO_Init+0x29c>)
 8003540:	f002 f89c 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003544:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800354a:	2300      	movs	r3, #0
 800354c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354e:	2300      	movs	r3, #0
 8003550:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003552:	f107 031c 	add.w	r3, r7, #28
 8003556:	4619      	mov	r1, r3
 8003558:	4815      	ldr	r0, [pc, #84]	; (80035b0 <MX_GPIO_Init+0x29c>)
 800355a:	f002 f88f 	bl	800567c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 800355e:	239b      	movs	r3, #155	; 0x9b
 8003560:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003562:	2300      	movs	r3, #0
 8003564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003566:	2301      	movs	r3, #1
 8003568:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	4619      	mov	r1, r3
 8003570:	480e      	ldr	r0, [pc, #56]	; (80035ac <MX_GPIO_Init+0x298>)
 8003572:	f002 f883 	bl	800567c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2100      	movs	r1, #0
 800357a:	2008      	movs	r0, #8
 800357c:	f001 fcab 	bl	8004ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003580:	2008      	movs	r0, #8
 8003582:	f001 fcc4 	bl	8004f0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	2017      	movs	r0, #23
 800358c:	f001 fca3 	bl	8004ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003590:	2017      	movs	r0, #23
 8003592:	f001 fcbc 	bl	8004f0e <HAL_NVIC_EnableIRQ>

}
 8003596:	bf00      	nop
 8003598:	3730      	adds	r7, #48	; 0x30
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40023800 	.word	0x40023800
 80035a4:	40021000 	.word	0x40021000
 80035a8:	40020400 	.word	0x40020400
 80035ac:	40020c00 	.word	0x40020c00
 80035b0:	40020000 	.word	0x40020000
 80035b4:	10310000 	.word	0x10310000
 80035b8:	40020800 	.word	0x40020800
 80035bc:	10110000 	.word	0x10110000

080035c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035c4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035c6:	e7fe      	b.n	80035c6 <Error_Handler+0x6>

080035c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	607b      	str	r3, [r7, #4]
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <HAL_MspInit+0x4c>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	4a0f      	ldr	r2, [pc, #60]	; (8003614 <HAL_MspInit+0x4c>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	; 0x44
 80035de:	4b0d      	ldr	r3, [pc, #52]	; (8003614 <HAL_MspInit+0x4c>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	4b09      	ldr	r3, [pc, #36]	; (8003614 <HAL_MspInit+0x4c>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	4a08      	ldr	r2, [pc, #32]	; (8003614 <HAL_MspInit+0x4c>)
 80035f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f8:	6413      	str	r3, [r2, #64]	; 0x40
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <HAL_MspInit+0x4c>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40023800 	.word	0x40023800

08003618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08c      	sub	sp, #48	; 0x30
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	f107 031c 	add.w	r3, r7, #28
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a4a      	ldr	r2, [pc, #296]	; (8003760 <HAL_ADC_MspInit+0x148>)
 8003636:	4293      	cmp	r3, r2
 8003638:	f040 808e 	bne.w	8003758 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 800363c:	2300      	movs	r3, #0
 800363e:	61bb      	str	r3, [r7, #24]
 8003640:	4b48      	ldr	r3, [pc, #288]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 8003642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003644:	4a47      	ldr	r2, [pc, #284]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 8003646:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800364a:	6453      	str	r3, [r2, #68]	; 0x44
 800364c:	4b45      	ldr	r3, [pc, #276]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800364e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003654:	61bb      	str	r3, [r7, #24]
 8003656:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	4b41      	ldr	r3, [pc, #260]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800365e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003660:	4a40      	ldr	r2, [pc, #256]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 8003662:	f043 0304 	orr.w	r3, r3, #4
 8003666:	6313      	str	r3, [r2, #48]	; 0x30
 8003668:	4b3e      	ldr	r3, [pc, #248]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800366a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366c:	f003 0304 	and.w	r3, r3, #4
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003674:	2300      	movs	r3, #0
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800367a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367c:	4a39      	ldr	r2, [pc, #228]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800367e:	f043 0301 	orr.w	r3, r3, #1
 8003682:	6313      	str	r3, [r2, #48]	; 0x30
 8003684:	4b37      	ldr	r3, [pc, #220]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	613b      	str	r3, [r7, #16]
 800368e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	4b33      	ldr	r3, [pc, #204]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 8003696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003698:	4a32      	ldr	r2, [pc, #200]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 800369a:	f043 0302 	orr.w	r3, r3, #2
 800369e:	6313      	str	r3, [r2, #48]	; 0x30
 80036a0:	4b30      	ldr	r3, [pc, #192]	; (8003764 <HAL_ADC_MspInit+0x14c>)
 80036a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80036ac:	230f      	movs	r3, #15
 80036ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036b0:	2303      	movs	r3, #3
 80036b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036b8:	f107 031c 	add.w	r3, r7, #28
 80036bc:	4619      	mov	r1, r3
 80036be:	482a      	ldr	r0, [pc, #168]	; (8003768 <HAL_ADC_MspInit+0x150>)
 80036c0:	f001 ffdc 	bl	800567c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80036c4:	23ff      	movs	r3, #255	; 0xff
 80036c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036c8:	2303      	movs	r3, #3
 80036ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036cc:	2300      	movs	r3, #0
 80036ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d0:	f107 031c 	add.w	r3, r7, #28
 80036d4:	4619      	mov	r1, r3
 80036d6:	4825      	ldr	r0, [pc, #148]	; (800376c <HAL_ADC_MspInit+0x154>)
 80036d8:	f001 ffd0 	bl	800567c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036dc:	2303      	movs	r3, #3
 80036de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036e0:	2303      	movs	r3, #3
 80036e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036e8:	f107 031c 	add.w	r3, r7, #28
 80036ec:	4619      	mov	r1, r3
 80036ee:	4820      	ldr	r0, [pc, #128]	; (8003770 <HAL_ADC_MspInit+0x158>)
 80036f0:	f001 ffc4 	bl	800567c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 80036f4:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 80036f6:	4a20      	ldr	r2, [pc, #128]	; (8003778 <HAL_ADC_MspInit+0x160>)
 80036f8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80036fa:	4b1e      	ldr	r3, [pc, #120]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 80036fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003700:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003702:	4b1c      	ldr	r3, [pc, #112]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003704:	2200      	movs	r2, #0
 8003706:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 800370a:	2200      	movs	r2, #0
 800370c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800370e:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003710:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003714:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003716:	4b17      	ldr	r3, [pc, #92]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800371c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800371e:	4b15      	ldr	r3, [pc, #84]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003720:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003724:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003726:	4b13      	ldr	r3, [pc, #76]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003728:	f44f 7280 	mov.w	r2, #256	; 0x100
 800372c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800372e:	4b11      	ldr	r3, [pc, #68]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003730:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003734:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003736:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003738:	2200      	movs	r2, #0
 800373a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800373c:	480d      	ldr	r0, [pc, #52]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 800373e:	f001 fc01 	bl	8004f44 <HAL_DMA_Init>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8003748:	f7ff ff3a 	bl	80035c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a09      	ldr	r2, [pc, #36]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003750:	639a      	str	r2, [r3, #56]	; 0x38
 8003752:	4a08      	ldr	r2, [pc, #32]	; (8003774 <HAL_ADC_MspInit+0x15c>)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003758:	bf00      	nop
 800375a:	3730      	adds	r7, #48	; 0x30
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40012100 	.word	0x40012100
 8003764:	40023800 	.word	0x40023800
 8003768:	40020800 	.word	0x40020800
 800376c:	40020000 	.word	0x40020000
 8003770:	40020400 	.word	0x40020400
 8003774:	20002f90 	.word	0x20002f90
 8003778:	40026440 	.word	0x40026440

0800377c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08c      	sub	sp, #48	; 0x30
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	f107 031c 	add.w	r3, r7, #28
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a32      	ldr	r2, [pc, #200]	; (8003864 <HAL_I2C_MspInit+0xe8>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d12c      	bne.n	80037f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	4b31      	ldr	r3, [pc, #196]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	4a30      	ldr	r2, [pc, #192]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037a8:	f043 0302 	orr.w	r3, r3, #2
 80037ac:	6313      	str	r3, [r2, #48]	; 0x30
 80037ae:	4b2e      	ldr	r3, [pc, #184]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	61bb      	str	r3, [r7, #24]
 80037b8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037ba:	23c0      	movs	r3, #192	; 0xc0
 80037bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037be:	2312      	movs	r3, #18
 80037c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037c2:	2301      	movs	r3, #1
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037c6:	2303      	movs	r3, #3
 80037c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037ca:	2304      	movs	r3, #4
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ce:	f107 031c 	add.w	r3, r7, #28
 80037d2:	4619      	mov	r1, r3
 80037d4:	4825      	ldr	r0, [pc, #148]	; (800386c <HAL_I2C_MspInit+0xf0>)
 80037d6:	f001 ff51 	bl	800567c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	4b22      	ldr	r3, [pc, #136]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	4a21      	ldr	r2, [pc, #132]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037e8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ea:	4b1f      	ldr	r3, [pc, #124]	; (8003868 <HAL_I2C_MspInit+0xec>)
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037f2:	617b      	str	r3, [r7, #20]
 80037f4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80037f6:	e031      	b.n	800385c <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1c      	ldr	r2, [pc, #112]	; (8003870 <HAL_I2C_MspInit+0xf4>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d12c      	bne.n	800385c <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	4b18      	ldr	r3, [pc, #96]	; (8003868 <HAL_I2C_MspInit+0xec>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	4a17      	ldr	r2, [pc, #92]	; (8003868 <HAL_I2C_MspInit+0xec>)
 800380c:	f043 0302 	orr.w	r3, r3, #2
 8003810:	6313      	str	r3, [r2, #48]	; 0x30
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <HAL_I2C_MspInit+0xec>)
 8003814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800381e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003824:	2312      	movs	r3, #18
 8003826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003828:	2301      	movs	r3, #1
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800382c:	2303      	movs	r3, #3
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003830:	2304      	movs	r3, #4
 8003832:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003834:	f107 031c 	add.w	r3, r7, #28
 8003838:	4619      	mov	r1, r3
 800383a:	480c      	ldr	r0, [pc, #48]	; (800386c <HAL_I2C_MspInit+0xf0>)
 800383c:	f001 ff1e 	bl	800567c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	4b08      	ldr	r3, [pc, #32]	; (8003868 <HAL_I2C_MspInit+0xec>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003848:	4a07      	ldr	r2, [pc, #28]	; (8003868 <HAL_I2C_MspInit+0xec>)
 800384a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800384e:	6413      	str	r3, [r2, #64]	; 0x40
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <HAL_I2C_MspInit+0xec>)
 8003852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	bf00      	nop
 800385e:	3730      	adds	r7, #48	; 0x30
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40005400 	.word	0x40005400
 8003868:	40023800 	.word	0x40023800
 800386c:	40020400 	.word	0x40020400
 8003870:	40005800 	.word	0x40005800

08003874 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	; 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800387c:	f107 0314 	add.w	r3, r7, #20
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	605a      	str	r2, [r3, #4]
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	60da      	str	r2, [r3, #12]
 800388a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a69      	ldr	r2, [pc, #420]	; (8003a38 <HAL_SD_MspInit+0x1c4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	f040 80cb 	bne.w	8003a2e <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003898:	2300      	movs	r3, #0
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	4b67      	ldr	r3, [pc, #412]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 800389e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a0:	4a66      	ldr	r2, [pc, #408]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038a6:	6453      	str	r3, [r2, #68]	; 0x44
 80038a8:	4b64      	ldr	r3, [pc, #400]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038b0:	613b      	str	r3, [r7, #16]
 80038b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	4b60      	ldr	r3, [pc, #384]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038bc:	4a5f      	ldr	r2, [pc, #380]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038be:	f043 0304 	orr.w	r3, r3, #4
 80038c2:	6313      	str	r3, [r2, #48]	; 0x30
 80038c4:	4b5d      	ldr	r3, [pc, #372]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038d0:	2300      	movs	r3, #0
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	4b59      	ldr	r3, [pc, #356]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d8:	4a58      	ldr	r2, [pc, #352]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038da:	f043 0308 	orr.w	r3, r3, #8
 80038de:	6313      	str	r3, [r2, #48]	; 0x30
 80038e0:	4b56      	ldr	r3, [pc, #344]	; (8003a3c <HAL_SD_MspInit+0x1c8>)
 80038e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	60bb      	str	r3, [r7, #8]
 80038ea:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80038ec:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80038f0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f2:	2302      	movs	r3, #2
 80038f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038fa:	2303      	movs	r3, #3
 80038fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80038fe:	230c      	movs	r3, #12
 8003900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003902:	f107 0314 	add.w	r3, r7, #20
 8003906:	4619      	mov	r1, r3
 8003908:	484d      	ldr	r0, [pc, #308]	; (8003a40 <HAL_SD_MspInit+0x1cc>)
 800390a:	f001 feb7 	bl	800567c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800390e:	2304      	movs	r3, #4
 8003910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003912:	2302      	movs	r3, #2
 8003914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800391a:	2303      	movs	r3, #3
 800391c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800391e:	230c      	movs	r3, #12
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003922:	f107 0314 	add.w	r3, r7, #20
 8003926:	4619      	mov	r1, r3
 8003928:	4846      	ldr	r0, [pc, #280]	; (8003a44 <HAL_SD_MspInit+0x1d0>)
 800392a:	f001 fea7 	bl	800567c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800392e:	4b46      	ldr	r3, [pc, #280]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003930:	4a46      	ldr	r2, [pc, #280]	; (8003a4c <HAL_SD_MspInit+0x1d8>)
 8003932:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003934:	4b44      	ldr	r3, [pc, #272]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800393a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800393c:	4b42      	ldr	r3, [pc, #264]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003942:	4b41      	ldr	r3, [pc, #260]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003944:	2200      	movs	r2, #0
 8003946:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003948:	4b3f      	ldr	r3, [pc, #252]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800394a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800394e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003950:	4b3d      	ldr	r3, [pc, #244]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003952:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003956:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003958:	4b3b      	ldr	r3, [pc, #236]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800395a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800395e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003960:	4b39      	ldr	r3, [pc, #228]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003962:	2220      	movs	r2, #32
 8003964:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003966:	4b38      	ldr	r3, [pc, #224]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003968:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800396c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800396e:	4b36      	ldr	r3, [pc, #216]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003970:	2204      	movs	r2, #4
 8003972:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003974:	4b34      	ldr	r3, [pc, #208]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003976:	2203      	movs	r2, #3
 8003978:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800397a:	4b33      	ldr	r3, [pc, #204]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800397c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003980:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003982:	4b31      	ldr	r3, [pc, #196]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 8003984:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003988:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800398a:	482f      	ldr	r0, [pc, #188]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800398c:	f001 fada 	bl	8004f44 <HAL_DMA_Init>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8003996:	f7ff fe13 	bl	80035c0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a2a      	ldr	r2, [pc, #168]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 800399e:	641a      	str	r2, [r3, #64]	; 0x40
 80039a0:	4a29      	ldr	r2, [pc, #164]	; (8003a48 <HAL_SD_MspInit+0x1d4>)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80039a6:	4b2a      	ldr	r3, [pc, #168]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039a8:	4a2a      	ldr	r2, [pc, #168]	; (8003a54 <HAL_SD_MspInit+0x1e0>)
 80039aa:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80039ac:	4b28      	ldr	r3, [pc, #160]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039b2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039b4:	4b26      	ldr	r3, [pc, #152]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039b6:	2240      	movs	r2, #64	; 0x40
 80039b8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039ba:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039c0:	4b23      	ldr	r3, [pc, #140]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039c6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039c8:	4b21      	ldr	r3, [pc, #132]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039ce:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039d0:	4b1f      	ldr	r3, [pc, #124]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039d6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80039d8:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039da:	2220      	movs	r2, #32
 80039dc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80039de:	4b1c      	ldr	r3, [pc, #112]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039e4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80039e6:	4b1a      	ldr	r3, [pc, #104]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039e8:	2204      	movs	r2, #4
 80039ea:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80039ec:	4b18      	ldr	r3, [pc, #96]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039ee:	2203      	movs	r2, #3
 80039f0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80039f2:	4b17      	ldr	r3, [pc, #92]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039f4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80039f8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 80039fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003a00:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003a02:	4813      	ldr	r0, [pc, #76]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 8003a04:	f001 fa9e 	bl	8004f44 <HAL_DMA_Init>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8003a0e:	f7ff fdd7 	bl	80035c0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a0e      	ldr	r2, [pc, #56]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 8003a16:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a18:	4a0d      	ldr	r2, [pc, #52]	; (8003a50 <HAL_SD_MspInit+0x1dc>)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2100      	movs	r1, #0
 8003a22:	2031      	movs	r0, #49	; 0x31
 8003a24:	f001 fa57 	bl	8004ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003a28:	2031      	movs	r0, #49	; 0x31
 8003a2a:	f001 fa70 	bl	8004f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003a2e:	bf00      	nop
 8003a30:	3728      	adds	r7, #40	; 0x28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	40020800 	.word	0x40020800
 8003a44:	40020c00 	.word	0x40020c00
 8003a48:	20002ad4 	.word	0x20002ad4
 8003a4c:	40026458 	.word	0x40026458
 8003a50:	20002de4 	.word	0x20002de4
 8003a54:	400264a0 	.word	0x400264a0

08003a58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a60:	f107 0314 	add.w	r3, r7, #20
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	605a      	str	r2, [r3, #4]
 8003a6a:	609a      	str	r2, [r3, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a19      	ldr	r2, [pc, #100]	; (8003adc <HAL_SPI_MspInit+0x84>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d12c      	bne.n	8003ad4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	4b18      	ldr	r3, [pc, #96]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	4a17      	ldr	r2, [pc, #92]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003a84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a88:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8a:	4b15      	ldr	r3, [pc, #84]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9e:	4a10      	ldr	r2, [pc, #64]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003aa0:	f043 0302 	orr.w	r3, r3, #2
 8003aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <HAL_SPI_MspInit+0x88>)
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003ab2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ac4:	2305      	movs	r3, #5
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac8:	f107 0314 	add.w	r3, r7, #20
 8003acc:	4619      	mov	r1, r3
 8003ace:	4805      	ldr	r0, [pc, #20]	; (8003ae4 <HAL_SPI_MspInit+0x8c>)
 8003ad0:	f001 fdd4 	bl	800567c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003ad4:	bf00      	nop
 8003ad6:	3728      	adds	r7, #40	; 0x28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40003800 	.word	0x40003800
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40020400 	.word	0x40020400

08003ae8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08c      	sub	sp, #48	; 0x30
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003af0:	f107 031c 	add.w	r3, r7, #28
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	605a      	str	r2, [r3, #4]
 8003afa:	609a      	str	r2, [r3, #8]
 8003afc:	60da      	str	r2, [r3, #12]
 8003afe:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2d      	ldr	r2, [pc, #180]	; (8003bbc <HAL_TIM_PWM_MspInit+0xd4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d12d      	bne.n	8003b66 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61bb      	str	r3, [r7, #24]
 8003b0e:	4b2c      	ldr	r3, [pc, #176]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	4a2b      	ldr	r2, [pc, #172]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	6453      	str	r3, [r2, #68]	; 0x44
 8003b1a:	4b29      	ldr	r3, [pc, #164]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	61bb      	str	r3, [r7, #24]
 8003b24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	4b25      	ldr	r3, [pc, #148]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	4a24      	ldr	r2, [pc, #144]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b30:	f043 0310 	orr.w	r3, r3, #16
 8003b34:	6313      	str	r3, [r2, #48]	; 0x30
 8003b36:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003b42:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b50:	2300      	movs	r3, #0
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b54:	2301      	movs	r3, #1
 8003b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b58:	f107 031c 	add.w	r3, r7, #28
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4819      	ldr	r0, [pc, #100]	; (8003bc4 <HAL_TIM_PWM_MspInit+0xdc>)
 8003b60:	f001 fd8c 	bl	800567c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003b64:	e026      	b.n	8003bb4 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a17      	ldr	r2, [pc, #92]	; (8003bc8 <HAL_TIM_PWM_MspInit+0xe0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d10e      	bne.n	8003b8e <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b70:	2300      	movs	r3, #0
 8003b72:	613b      	str	r3, [r7, #16]
 8003b74:	4b12      	ldr	r3, [pc, #72]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	4a11      	ldr	r2, [pc, #68]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b7a:	f043 0302 	orr.w	r3, r3, #2
 8003b7e:	6413      	str	r3, [r2, #64]	; 0x40
 8003b80:	4b0f      	ldr	r3, [pc, #60]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	613b      	str	r3, [r7, #16]
 8003b8a:	693b      	ldr	r3, [r7, #16]
}
 8003b8c:	e012      	b.n	8003bb4 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a0e      	ldr	r2, [pc, #56]	; (8003bcc <HAL_TIM_PWM_MspInit+0xe4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d10d      	bne.n	8003bb4 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	4b08      	ldr	r3, [pc, #32]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	4a07      	ldr	r2, [pc, #28]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003ba2:	f043 0304 	orr.w	r3, r3, #4
 8003ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <HAL_TIM_PWM_MspInit+0xd8>)
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
}
 8003bb4:	bf00      	nop
 8003bb6:	3730      	adds	r7, #48	; 0x30
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40010000 	.word	0x40010000
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	40000800 	.word	0x40000800

08003bd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a30      	ldr	r2, [pc, #192]	; (8003ca0 <HAL_TIM_Base_MspInit+0xd0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d116      	bne.n	8003c10 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	4b2f      	ldr	r3, [pc, #188]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	4a2e      	ldr	r2, [pc, #184]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003bec:	f043 0310 	orr.w	r3, r3, #16
 8003bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf2:	4b2c      	ldr	r3, [pc, #176]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2100      	movs	r1, #0
 8003c02:	2036      	movs	r0, #54	; 0x36
 8003c04:	f001 f967 	bl	8004ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c08:	2036      	movs	r0, #54	; 0x36
 8003c0a:	f001 f980 	bl	8004f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003c0e:	e042      	b.n	8003c96 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a24      	ldr	r2, [pc, #144]	; (8003ca8 <HAL_TIM_Base_MspInit+0xd8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d116      	bne.n	8003c48 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
 8003c1e:	4b21      	ldr	r3, [pc, #132]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c22:	4a20      	ldr	r2, [pc, #128]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c24:	f043 0320 	orr.w	r3, r3, #32
 8003c28:	6413      	str	r3, [r2, #64]	; 0x40
 8003c2a:	4b1e      	ldr	r3, [pc, #120]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003c36:	2200      	movs	r2, #0
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2037      	movs	r0, #55	; 0x37
 8003c3c:	f001 f94b 	bl	8004ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c40:	2037      	movs	r0, #55	; 0x37
 8003c42:	f001 f964 	bl	8004f0e <HAL_NVIC_EnableIRQ>
}
 8003c46:	e026      	b.n	8003c96 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM10)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a17      	ldr	r2, [pc, #92]	; (8003cac <HAL_TIM_Base_MspInit+0xdc>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d10e      	bne.n	8003c70 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	4b13      	ldr	r3, [pc, #76]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5a:	4a12      	ldr	r2, [pc, #72]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c60:	6453      	str	r3, [r2, #68]	; 0x44
 8003c62:	4b10      	ldr	r3, [pc, #64]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
}
 8003c6e:	e012      	b.n	8003c96 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM11)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0e      	ldr	r2, [pc, #56]	; (8003cb0 <HAL_TIM_Base_MspInit+0xe0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d10d      	bne.n	8003c96 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	4b09      	ldr	r3, [pc, #36]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c82:	4a08      	ldr	r2, [pc, #32]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c88:	6453      	str	r3, [r2, #68]	; 0x44
 8003c8a:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <HAL_TIM_Base_MspInit+0xd4>)
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c92:	60bb      	str	r3, [r7, #8]
 8003c94:	68bb      	ldr	r3, [r7, #8]
}
 8003c96:	bf00      	nop
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40001000 	.word	0x40001000
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	40001400 	.word	0x40001400
 8003cac:	40014400 	.word	0x40014400
 8003cb0:	40014800 	.word	0x40014800

08003cb4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b08a      	sub	sp, #40	; 0x28
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cbc:	f107 0314 	add.w	r3, r7, #20
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	609a      	str	r2, [r3, #8]
 8003cc8:	60da      	str	r2, [r3, #12]
 8003cca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a19      	ldr	r2, [pc, #100]	; (8003d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d12b      	bne.n	8003d2e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	4b18      	ldr	r3, [pc, #96]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cde:	4a17      	ldr	r2, [pc, #92]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003ce0:	f043 0302 	orr.w	r3, r3, #2
 8003ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ce6:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	613b      	str	r3, [r7, #16]
 8003cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
 8003cf6:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfa:	4a10      	ldr	r2, [pc, #64]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003cfc:	f043 0304 	orr.w	r3, r3, #4
 8003d00:	6313      	str	r3, [r2, #48]	; 0x30
 8003d02:	4b0e      	ldr	r3, [pc, #56]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8003d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d06:	f003 0304 	and.w	r3, r3, #4
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d0e:	23c0      	movs	r3, #192	; 0xc0
 8003d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d12:	2302      	movs	r3, #2
 8003d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d22:	f107 0314 	add.w	r3, r7, #20
 8003d26:	4619      	mov	r1, r3
 8003d28:	4805      	ldr	r0, [pc, #20]	; (8003d40 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003d2a:	f001 fca7 	bl	800567c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003d2e:	bf00      	nop
 8003d30:	3728      	adds	r7, #40	; 0x28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	40010400 	.word	0x40010400
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40020800 	.word	0x40020800

08003d44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b08c      	sub	sp, #48	; 0x30
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d4c:	f107 031c 	add.w	r3, r7, #28
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	605a      	str	r2, [r3, #4]
 8003d56:	609a      	str	r2, [r3, #8]
 8003d58:	60da      	str	r2, [r3, #12]
 8003d5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a5c      	ldr	r2, [pc, #368]	; (8003ed4 <HAL_TIM_MspPostInit+0x190>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d11f      	bne.n	8003da6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d66:	2300      	movs	r3, #0
 8003d68:	61bb      	str	r3, [r7, #24]
 8003d6a:	4b5b      	ldr	r3, [pc, #364]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6e:	4a5a      	ldr	r2, [pc, #360]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003d70:	f043 0310 	orr.w	r3, r3, #16
 8003d74:	6313      	str	r3, [r2, #48]	; 0x30
 8003d76:	4b58      	ldr	r3, [pc, #352]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7a:	f003 0310 	and.w	r3, r3, #16
 8003d7e:	61bb      	str	r3, [r7, #24]
 8003d80:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003d82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d90:	2300      	movs	r3, #0
 8003d92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003d94:	2301      	movs	r3, #1
 8003d96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d98:	f107 031c 	add.w	r3, r7, #28
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	484f      	ldr	r0, [pc, #316]	; (8003edc <HAL_TIM_MspPostInit+0x198>)
 8003da0:	f001 fc6c 	bl	800567c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003da4:	e091      	b.n	8003eca <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a4d      	ldr	r2, [pc, #308]	; (8003ee0 <HAL_TIM_MspPostInit+0x19c>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d11e      	bne.n	8003dee <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]
 8003db4:	4b48      	ldr	r3, [pc, #288]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db8:	4a47      	ldr	r2, [pc, #284]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003dba:	f043 0302 	orr.w	r3, r3, #2
 8003dbe:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc0:	4b45      	ldr	r3, [pc, #276]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003dcc:	2330      	movs	r3, #48	; 0x30
 8003dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de0:	f107 031c 	add.w	r3, r7, #28
 8003de4:	4619      	mov	r1, r3
 8003de6:	483f      	ldr	r0, [pc, #252]	; (8003ee4 <HAL_TIM_MspPostInit+0x1a0>)
 8003de8:	f001 fc48 	bl	800567c <HAL_GPIO_Init>
}
 8003dec:	e06d      	b.n	8003eca <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a3d      	ldr	r2, [pc, #244]	; (8003ee8 <HAL_TIM_MspPostInit+0x1a4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d11f      	bne.n	8003e38 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	4b36      	ldr	r3, [pc, #216]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e00:	4a35      	ldr	r2, [pc, #212]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e02:	f043 0308 	orr.w	r3, r3, #8
 8003e06:	6313      	str	r3, [r2, #48]	; 0x30
 8003e08:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003e14:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e22:	2300      	movs	r3, #0
 8003e24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003e26:	2302      	movs	r3, #2
 8003e28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e2a:	f107 031c 	add.w	r3, r7, #28
 8003e2e:	4619      	mov	r1, r3
 8003e30:	482e      	ldr	r0, [pc, #184]	; (8003eec <HAL_TIM_MspPostInit+0x1a8>)
 8003e32:	f001 fc23 	bl	800567c <HAL_GPIO_Init>
}
 8003e36:	e048      	b.n	8003eca <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a2c      	ldr	r2, [pc, #176]	; (8003ef0 <HAL_TIM_MspPostInit+0x1ac>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d11f      	bne.n	8003e82 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e42:	2300      	movs	r3, #0
 8003e44:	60fb      	str	r3, [r7, #12]
 8003e46:	4b24      	ldr	r3, [pc, #144]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4a:	4a23      	ldr	r2, [pc, #140]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e4c:	f043 0302 	orr.w	r3, r3, #2
 8003e50:	6313      	str	r3, [r2, #48]	; 0x30
 8003e52:	4b21      	ldr	r3, [pc, #132]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e64:	2302      	movs	r3, #2
 8003e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003e70:	2303      	movs	r3, #3
 8003e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e74:	f107 031c 	add.w	r3, r7, #28
 8003e78:	4619      	mov	r1, r3
 8003e7a:	481a      	ldr	r0, [pc, #104]	; (8003ee4 <HAL_TIM_MspPostInit+0x1a0>)
 8003e7c:	f001 fbfe 	bl	800567c <HAL_GPIO_Init>
}
 8003e80:	e023      	b.n	8003eca <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a1b      	ldr	r2, [pc, #108]	; (8003ef4 <HAL_TIM_MspPostInit+0x1b0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d11e      	bne.n	8003eca <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60bb      	str	r3, [r7, #8]
 8003e90:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e94:	4a10      	ldr	r2, [pc, #64]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e96:	f043 0302 	orr.w	r3, r3, #2
 8003e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <HAL_TIM_MspPostInit+0x194>)
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003ea8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003eac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ebe:	f107 031c 	add.w	r3, r7, #28
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4807      	ldr	r0, [pc, #28]	; (8003ee4 <HAL_TIM_MspPostInit+0x1a0>)
 8003ec6:	f001 fbd9 	bl	800567c <HAL_GPIO_Init>
}
 8003eca:	bf00      	nop
 8003ecc:	3730      	adds	r7, #48	; 0x30
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40010000 	.word	0x40010000
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40000400 	.word	0x40000400
 8003ee4:	40020400 	.word	0x40020400
 8003ee8:	40000800 	.word	0x40000800
 8003eec:	40020c00 	.word	0x40020c00
 8003ef0:	40014400 	.word	0x40014400
 8003ef4:	40014800 	.word	0x40014800

08003ef8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b08a      	sub	sp, #40	; 0x28
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f00:	f107 0314 	add.w	r3, r7, #20
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	605a      	str	r2, [r3, #4]
 8003f0a:	609a      	str	r2, [r3, #8]
 8003f0c:	60da      	str	r2, [r3, #12]
 8003f0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a19      	ldr	r2, [pc, #100]	; (8003f7c <HAL_UART_MspInit+0x84>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d12b      	bne.n	8003f72 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	4b18      	ldr	r3, [pc, #96]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	4a17      	ldr	r2, [pc, #92]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f28:	6413      	str	r3, [r2, #64]	; 0x40
 8003f2a:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	613b      	str	r3, [r7, #16]
 8003f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	4b11      	ldr	r3, [pc, #68]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	4a10      	ldr	r2, [pc, #64]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f40:	f043 0308 	orr.w	r3, r3, #8
 8003f44:	6313      	str	r3, [r2, #48]	; 0x30
 8003f46:	4b0e      	ldr	r3, [pc, #56]	; (8003f80 <HAL_UART_MspInit+0x88>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003f52:	2360      	movs	r3, #96	; 0x60
 8003f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f56:	2302      	movs	r3, #2
 8003f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f62:	2307      	movs	r3, #7
 8003f64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f66:	f107 0314 	add.w	r3, r7, #20
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4805      	ldr	r0, [pc, #20]	; (8003f84 <HAL_UART_MspInit+0x8c>)
 8003f6e:	f001 fb85 	bl	800567c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003f72:	bf00      	nop
 8003f74:	3728      	adds	r7, #40	; 0x28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40004400 	.word	0x40004400
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40020c00 	.word	0x40020c00

08003f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003f8c:	e7fe      	b.n	8003f8c <NMI_Handler+0x4>

08003f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f92:	e7fe      	b.n	8003f92 <HardFault_Handler+0x4>

08003f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f98:	e7fe      	b.n	8003f98 <MemManage_Handler+0x4>

08003f9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f9e:	e7fe      	b.n	8003f9e <BusFault_Handler+0x4>

08003fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fa4:	e7fe      	b.n	8003fa4 <UsageFault_Handler+0x4>

08003fa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003faa:	bf00      	nop
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fb8:	bf00      	nop
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fc6:	bf00      	nop
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fd4:	f000 fa5e 	bl	8004494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fd8:	bf00      	nop
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003fe0:	2004      	movs	r0, #4
 8003fe2:	f001 fd27 	bl	8005a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003fee:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003ff2:	f001 fd1f 	bl	8005a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ff6:	bf00      	nop
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8004000:	4802      	ldr	r0, [pc, #8]	; (800400c <SDIO_IRQHandler+0x10>)
 8004002:	f003 fddd 	bl	8007bc0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8004006:	bf00      	nop
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	20002ec8 	.word	0x20002ec8

08004010 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004014:	4802      	ldr	r0, [pc, #8]	; (8004020 <TIM6_DAC_IRQHandler+0x10>)
 8004016:	f005 fd2c 	bl	8009a72 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800401a:	bf00      	nop
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20002e48 	.word	0x20002e48

08004024 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004028:	4802      	ldr	r0, [pc, #8]	; (8004034 <TIM7_IRQHandler+0x10>)
 800402a:	f005 fd22 	bl	8009a72 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800402e:	bf00      	nop
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	20002ff0 	.word	0x20002ff0

08004038 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800403c:	4802      	ldr	r0, [pc, #8]	; (8004048 <DMA2_Stream2_IRQHandler+0x10>)
 800403e:	f001 f8a9 	bl	8005194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20002f90 	.word	0x20002f90

0800404c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004050:	4802      	ldr	r0, [pc, #8]	; (800405c <DMA2_Stream3_IRQHandler+0x10>)
 8004052:	f001 f89f 	bl	8005194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004056:	bf00      	nop
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	20002ad4 	.word	0x20002ad4

08004060 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8004064:	4802      	ldr	r0, [pc, #8]	; (8004070 <DMA2_Stream6_IRQHandler+0x10>)
 8004066:	f001 f895 	bl	8005194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20002de4 	.word	0x20002de4

08004074 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	e00a      	b.n	800409c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004086:	f3af 8000 	nop.w
 800408a:	4601      	mov	r1, r0
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	1c5a      	adds	r2, r3, #1
 8004090:	60ba      	str	r2, [r7, #8]
 8004092:	b2ca      	uxtb	r2, r1
 8004094:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	3301      	adds	r3, #1
 800409a:	617b      	str	r3, [r7, #20]
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	dbf0      	blt.n	8004086 <_read+0x12>
	}

return len;
 80040a4:	687b      	ldr	r3, [r7, #4]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <_close>:
	}
	return len;
}

int _close(int file)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
	return -1;
 80040b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr

080040c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
 80040ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040d6:	605a      	str	r2, [r3, #4]
	return 0;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <_isatty>:

int _isatty(int file)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
	return 1;
 80040ee:	2301      	movs	r3, #1
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
	return 0;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
	...

08004118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004120:	4a14      	ldr	r2, [pc, #80]	; (8004174 <_sbrk+0x5c>)
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <_sbrk+0x60>)
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800412c:	4b13      	ldr	r3, [pc, #76]	; (800417c <_sbrk+0x64>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d102      	bne.n	800413a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004134:	4b11      	ldr	r3, [pc, #68]	; (800417c <_sbrk+0x64>)
 8004136:	4a12      	ldr	r2, [pc, #72]	; (8004180 <_sbrk+0x68>)
 8004138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800413a:	4b10      	ldr	r3, [pc, #64]	; (800417c <_sbrk+0x64>)
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4413      	add	r3, r2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	429a      	cmp	r2, r3
 8004146:	d207      	bcs.n	8004158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004148:	f00b fc60 	bl	800fa0c <__errno>
 800414c:	4602      	mov	r2, r0
 800414e:	230c      	movs	r3, #12
 8004150:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004152:	f04f 33ff 	mov.w	r3, #4294967295
 8004156:	e009      	b.n	800416c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004158:	4b08      	ldr	r3, [pc, #32]	; (800417c <_sbrk+0x64>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800415e:	4b07      	ldr	r3, [pc, #28]	; (800417c <_sbrk+0x64>)
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4413      	add	r3, r2
 8004166:	4a05      	ldr	r2, [pc, #20]	; (800417c <_sbrk+0x64>)
 8004168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800416a:	68fb      	ldr	r3, [r7, #12]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20050000 	.word	0x20050000
 8004178:	00000400 	.word	0x00000400
 800417c:	2000020c 	.word	0x2000020c
 8004180:	200050b0 	.word	0x200050b0

08004184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004188:	4b08      	ldr	r3, [pc, #32]	; (80041ac <SystemInit+0x28>)
 800418a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800418e:	4a07      	ldr	r2, [pc, #28]	; (80041ac <SystemInit+0x28>)
 8004190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <SystemInit+0x28>)
 800419a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800419e:	609a      	str	r2, [r3, #8]
#endif
}
 80041a0:	bf00      	nop
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <cppInit>:
LineTrace line_trace(&motor, &line_sensor);

float velocity;

void cppInit(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
	line_sensor.ADCStart();
 80041b4:	4812      	ldr	r0, [pc, #72]	; (8004200 <cppInit+0x50>)
 80041b6:	f7fd fc49 	bl	8001a4c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 80041ba:	4812      	ldr	r0, [pc, #72]	; (8004204 <cppInit+0x54>)
 80041bc:	f7fd fd8c 	bl	8001cd8 <_ZN5Motor4initEv>
	encoder.init();
 80041c0:	4811      	ldr	r0, [pc, #68]	; (8004208 <cppInit+0x58>)
 80041c2:	f7fc ffdb 	bl	800117c <_ZN7Encoder4initEv>

	//line_sensor.calibration();

	line_trace.setGain(0.0005, 0.000003, 0);
 80041c6:	ed9f 1a11 	vldr	s2, [pc, #68]	; 800420c <cppInit+0x5c>
 80041ca:	eddf 0a11 	vldr	s1, [pc, #68]	; 8004210 <cppInit+0x60>
 80041ce:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8004214 <cppInit+0x64>
 80041d2:	4811      	ldr	r0, [pc, #68]	; (8004218 <cppInit+0x68>)
 80041d4:	f7fd fd56 	bl	8001c84 <_ZN9LineTrace7setGainEfff>
	velocity_ctrl.setVelocityGain(1.5, 0, 20);
 80041d8:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80041dc:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800420c <cppInit+0x5c>
 80041e0:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80041e4:	480d      	ldr	r0, [pc, #52]	; (800421c <cppInit+0x6c>)
 80041e6:	f7fe f8eb 	bl	80023c0 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(0, 0, 0);
	velocity_ctrl.setOmegaGain(0.2, 0, 20);
 80041ea:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80041ee:	eddf 0a07 	vldr	s1, [pc, #28]	; 800420c <cppInit+0x5c>
 80041f2:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004220 <cppInit+0x70>
 80041f6:	4809      	ldr	r0, [pc, #36]	; (800421c <cppInit+0x6c>)
 80041f8:	f7fe f8fb 	bl	80023f2 <_ZN12VelocityCtrl12setOmegaGainEfff>
}
 80041fc:	bf00      	nop
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	20000210 	.word	0x20000210
 8004204:	20000514 	.word	0x20000514
 8004208:	2000051c 	.word	0x2000051c
 800420c:	00000000 	.word	0x00000000
 8004210:	3649539c 	.word	0x3649539c
 8004214:	3a03126f 	.word	0x3a03126f
 8004218:	20000554 	.word	0x20000554
 800421c:	20000520 	.word	0x20000520
 8004220:	3e4ccccd 	.word	0x3e4ccccd

08004224 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8004228:	481b      	ldr	r0, [pc, #108]	; (8004298 <cppFlip1ms+0x74>)
 800422a:	f7fd fc6d 	bl	8001b08 <_ZN10LineSensor18updateSensorValuesEv>
	encoder.updateCnt();
 800422e:	481b      	ldr	r0, [pc, #108]	; (800429c <cppFlip1ms+0x78>)
 8004230:	f7fc ffc4 	bl	80011bc <_ZN7Encoder9updateCntEv>

	velocity = velocity_ctrl.flip();
 8004234:	481a      	ldr	r0, [pc, #104]	; (80042a0 <cppFlip1ms+0x7c>)
 8004236:	f7fe f8f5 	bl	8002424 <_ZN12VelocityCtrl4flipEv>
 800423a:	eef0 7a40 	vmov.f32	s15, s0
 800423e:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <cppFlip1ms+0x80>)
 8004240:	edc3 7a00 	vstr	s15, [r3]
	//line_trace.flip();

	motor.motorCtrl();
 8004244:	4818      	ldr	r0, [pc, #96]	; (80042a8 <cppFlip1ms+0x84>)
 8004246:	f7fd fd59 	bl	8001cfc <_ZN5Motor9motorCtrlEv>

	encoder.clearCnt();
 800424a:	4814      	ldr	r0, [pc, #80]	; (800429c <cppFlip1ms+0x78>)
 800424c:	f7fc ffec 	bl	8001228 <_ZN7Encoder8clearCntEv>

	if(rotary_switch.getValue() == 1){
 8004250:	4816      	ldr	r0, [pc, #88]	; (80042ac <cppFlip1ms+0x88>)
 8004252:	f7fd fe15 	bl	8001e80 <_ZN12RotarySwitch8getValueEv>
 8004256:	4603      	mov	r3, r0
 8004258:	2b01      	cmp	r3, #1
 800425a:	bf0c      	ite	eq
 800425c:	2301      	moveq	r3, #1
 800425e:	2300      	movne	r3, #0
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00e      	beq.n	8004284 <cppFlip1ms+0x60>
		//line_trace.start();
		//line_trace.setNormalRatio(0.1);
		velocity_ctrl.start();
 8004266:	480e      	ldr	r0, [pc, #56]	; (80042a0 <cppFlip1ms+0x7c>)
 8004268:	f7fe f8f8 	bl	800245c <_ZN12VelocityCtrl5startEv>
		velocity_ctrl.setVelocity(0, 0);
 800426c:	eddf 0a10 	vldr	s1, [pc, #64]	; 80042b0 <cppFlip1ms+0x8c>
 8004270:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80042b0 <cppFlip1ms+0x8c>
 8004274:	480a      	ldr	r0, [pc, #40]	; (80042a0 <cppFlip1ms+0x7c>)
 8004276:	f7fe f88f 	bl	8002398 <_ZN12VelocityCtrl11setVelocityEff>
		led.fullColor('R');
 800427a:	2152      	movs	r1, #82	; 0x52
 800427c:	480d      	ldr	r0, [pc, #52]	; (80042b4 <cppFlip1ms+0x90>)
 800427e:	f7fd fa89 	bl	8001794 <_ZN3LED9fullColorEc>
		//line_trace.stop();
		//line_trace.setNormalRatio(0.0);
		velocity_ctrl.stop();
		led.fullColor('G');
	}
}
 8004282:	e006      	b.n	8004292 <cppFlip1ms+0x6e>
		velocity_ctrl.stop();
 8004284:	4806      	ldr	r0, [pc, #24]	; (80042a0 <cppFlip1ms+0x7c>)
 8004286:	f7fe f8fb 	bl	8002480 <_ZN12VelocityCtrl4stopEv>
		led.fullColor('G');
 800428a:	2147      	movs	r1, #71	; 0x47
 800428c:	4809      	ldr	r0, [pc, #36]	; (80042b4 <cppFlip1ms+0x90>)
 800428e:	f7fd fa81 	bl	8001794 <_ZN3LED9fullColorEc>
}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000210 	.word	0x20000210
 800429c:	2000051c 	.word	0x2000051c
 80042a0:	20000520 	.word	0x20000520
 80042a4:	20000574 	.word	0x20000574
 80042a8:	20000514 	.word	0x20000514
 80042ac:	20000510 	.word	0x20000510
 80042b0:	00000000 	.word	0x00000000
 80042b4:	20000518 	.word	0x20000518

080042b8 <cppFlip100ns>:

void cppFlip100ns(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 80042bc:	4802      	ldr	r0, [pc, #8]	; (80042c8 <cppFlip100ns+0x10>)
 80042be:	f7fd fbd5 	bl	8001a6c <_ZN10LineSensor17storeSensorValuesEv>
}
 80042c2:	bf00      	nop
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000210 	.word	0x20000210

080042cc <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	4619      	mov	r1, r3
 80042da:	4803      	ldr	r0, [pc, #12]	; (80042e8 <cppExit+0x1c>)
 80042dc:	f7fd fe2a 	bl	8001f34 <_ZN10SideSensor12updateStatusEt>
}
 80042e0:	bf00      	nop
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20000508 	.word	0x20000508

080042ec <cppLoop>:

void cppLoop(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0

	//line_sensor.updateSensorValues();
	//line_sensor.printSensorValues();

	//led.fullColor('C');
	led.LR(-1, 1);
 80042f0:	2201      	movs	r2, #1
 80042f2:	f04f 31ff 	mov.w	r1, #4294967295
 80042f6:	4808      	ldr	r0, [pc, #32]	; (8004318 <cppLoop+0x2c>)
 80042f8:	f7fd fb08 	bl	800190c <_ZN3LED2LREaa>

	HAL_Delay(100);
 80042fc:	2064      	movs	r0, #100	; 0x64
 80042fe:	f000 f8e9 	bl	80044d4 <HAL_Delay>

	//motor.setRatio(0, -0.5);
	//velocity_ctrl.setOmegaGain(1, 1, 1);
	//led.fullColor('Y');
	led.LR(-1, 0);
 8004302:	2200      	movs	r2, #0
 8004304:	f04f 31ff 	mov.w	r1, #4294967295
 8004308:	4803      	ldr	r0, [pc, #12]	; (8004318 <cppLoop+0x2c>)
 800430a:	f7fd faff 	bl	800190c <_ZN3LED2LREaa>

	HAL_Delay(100);
 800430e:	2064      	movs	r0, #100	; 0x64
 8004310:	f000 f8e0 	bl	80044d4 <HAL_Delay>

}
 8004314:	bf00      	nop
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20000518 	.word	0x20000518

0800431c <_Z41__static_initialization_and_destruction_0ii>:
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d11d      	bne.n	8004368 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004332:	4293      	cmp	r3, r2
 8004334:	d118      	bne.n	8004368 <_Z41__static_initialization_and_destruction_0ii+0x4c>
LineSensor line_sensor;
 8004336:	480e      	ldr	r0, [pc, #56]	; (8004370 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004338:	f7fd fb20 	bl	800197c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 800433c:	480d      	ldr	r0, [pc, #52]	; (8004374 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800433e:	f7fd fded 	bl	8001f1c <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8004342:	480d      	ldr	r0, [pc, #52]	; (8004378 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004344:	f7fd fa1a 	bl	800177c <_ZN8JoyStickC1Ev>
Motor motor;
 8004348:	480c      	ldr	r0, [pc, #48]	; (800437c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800434a:	f7fd fcb4 	bl	8001cb6 <_ZN5MotorC1Ev>
Encoder encoder;
 800434e:	480c      	ldr	r0, [pc, #48]	; (8004380 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004350:	f7fc ff00 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder);
 8004354:	4a0a      	ldr	r2, [pc, #40]	; (8004380 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004356:	4909      	ldr	r1, [pc, #36]	; (800437c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004358:	480a      	ldr	r0, [pc, #40]	; (8004384 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800435a:	f7fd fe49 	bl	8001ff0 <_ZN12VelocityCtrlC1EP5MotorP7Encoder>
LineTrace line_trace(&motor, &line_sensor);
 800435e:	4a04      	ldr	r2, [pc, #16]	; (8004370 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004360:	4906      	ldr	r1, [pc, #24]	; (800437c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004362:	4809      	ldr	r0, [pc, #36]	; (8004388 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004364:	f7fd fc68 	bl	8001c38 <_ZN9LineTraceC1EP5MotorP10LineSensor>
}
 8004368:	bf00      	nop
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	20000210 	.word	0x20000210
 8004374:	20000508 	.word	0x20000508
 8004378:	2000050c 	.word	0x2000050c
 800437c:	20000514 	.word	0x20000514
 8004380:	2000051c 	.word	0x2000051c
 8004384:	20000520 	.word	0x20000520
 8004388:	20000554 	.word	0x20000554

0800438c <_GLOBAL__sub_I_line_sensor>:
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
 8004390:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004394:	2001      	movs	r0, #1
 8004396:	f7ff ffc1 	bl	800431c <_Z41__static_initialization_and_destruction_0ii>
 800439a:	bd80      	pop	{r7, pc}

0800439c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800439c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80043a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80043a2:	e003      	b.n	80043ac <LoopCopyDataInit>

080043a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80043a4:	4b0c      	ldr	r3, [pc, #48]	; (80043d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80043a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80043a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80043aa:	3104      	adds	r1, #4

080043ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80043ac:	480b      	ldr	r0, [pc, #44]	; (80043dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80043ae:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80043b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80043b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80043b4:	d3f6      	bcc.n	80043a4 <CopyDataInit>
  ldr  r2, =_sbss
 80043b6:	4a0b      	ldr	r2, [pc, #44]	; (80043e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80043b8:	e002      	b.n	80043c0 <LoopFillZerobss>

080043ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80043ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80043bc:	f842 3b04 	str.w	r3, [r2], #4

080043c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80043c0:	4b09      	ldr	r3, [pc, #36]	; (80043e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80043c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80043c4:	d3f9      	bcc.n	80043ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80043c6:	f7ff fedd 	bl	8004184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80043ca:	f00b fb25 	bl	800fa18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043ce:	f7fe f95f 	bl	8002690 <main>
  bx  lr    
 80043d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80043d4:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80043d8:	080150e8 	.word	0x080150e8
  ldr  r0, =_sdata
 80043dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80043e0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80043e4:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80043e8:	200050ac 	.word	0x200050ac

080043ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043ec:	e7fe      	b.n	80043ec <ADC_IRQHandler>
	...

080043f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043f4:	4b0e      	ldr	r3, [pc, #56]	; (8004430 <HAL_Init+0x40>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a0d      	ldr	r2, [pc, #52]	; (8004430 <HAL_Init+0x40>)
 80043fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004400:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <HAL_Init+0x40>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a0a      	ldr	r2, [pc, #40]	; (8004430 <HAL_Init+0x40>)
 8004406:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800440a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <HAL_Init+0x40>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a07      	ldr	r2, [pc, #28]	; (8004430 <HAL_Init+0x40>)
 8004412:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004416:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004418:	2003      	movs	r0, #3
 800441a:	f000 fd51 	bl	8004ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800441e:	2000      	movs	r0, #0
 8004420:	f000 f808 	bl	8004434 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004424:	f7ff f8d0 	bl	80035c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40023c00 	.word	0x40023c00

08004434 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800443c:	4b12      	ldr	r3, [pc, #72]	; (8004488 <HAL_InitTick+0x54>)
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	4b12      	ldr	r3, [pc, #72]	; (800448c <HAL_InitTick+0x58>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	4619      	mov	r1, r3
 8004446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800444a:	fbb3 f3f1 	udiv	r3, r3, r1
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	4618      	mov	r0, r3
 8004454:	f000 fd69 	bl	8004f2a <HAL_SYSTICK_Config>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e00e      	b.n	8004480 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b0f      	cmp	r3, #15
 8004466:	d80a      	bhi.n	800447e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004468:	2200      	movs	r2, #0
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	f04f 30ff 	mov.w	r0, #4294967295
 8004470:	f000 fd31 	bl	8004ed6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004474:	4a06      	ldr	r2, [pc, #24]	; (8004490 <HAL_InitTick+0x5c>)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e000      	b.n	8004480 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
}
 8004480:	4618      	mov	r0, r3
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20000000 	.word	0x20000000
 800448c:	20000008 	.word	0x20000008
 8004490:	20000004 	.word	0x20000004

08004494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004498:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <HAL_IncTick+0x20>)
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	461a      	mov	r2, r3
 800449e:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <HAL_IncTick+0x24>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4413      	add	r3, r2
 80044a4:	4a04      	ldr	r2, [pc, #16]	; (80044b8 <HAL_IncTick+0x24>)
 80044a6:	6013      	str	r3, [r2, #0]
}
 80044a8:	bf00      	nop
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	20000008 	.word	0x20000008
 80044b8:	20003030 	.word	0x20003030

080044bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  return uwTick;
 80044c0:	4b03      	ldr	r3, [pc, #12]	; (80044d0 <HAL_GetTick+0x14>)
 80044c2:	681b      	ldr	r3, [r3, #0]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	20003030 	.word	0x20003030

080044d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044dc:	f7ff ffee 	bl	80044bc <HAL_GetTick>
 80044e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ec:	d005      	beq.n	80044fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <HAL_Delay+0x40>)
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80044fa:	bf00      	nop
 80044fc:	f7ff ffde 	bl	80044bc <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	429a      	cmp	r2, r3
 800450a:	d8f7      	bhi.n	80044fc <HAL_Delay+0x28>
  {
  }
}
 800450c:	bf00      	nop
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000008 	.word	0x20000008

08004518 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e033      	b.n	8004596 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	2b00      	cmp	r3, #0
 8004534:	d109      	bne.n	800454a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff f86e 	bl	8003618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f003 0310 	and.w	r3, r3, #16
 8004552:	2b00      	cmp	r3, #0
 8004554:	d118      	bne.n	8004588 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800455e:	f023 0302 	bic.w	r3, r3, #2
 8004562:	f043 0202 	orr.w	r2, r3, #2
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fa5a 	bl	8004a24 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f023 0303 	bic.w	r3, r3, #3
 800457e:	f043 0201 	orr.w	r2, r3, #1
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	641a      	str	r2, [r3, #64]	; 0x40
 8004586:	e001      	b.n	800458c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004594:	7bfb      	ldrb	r3, [r7, #15]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_ADC_Start_DMA+0x1e>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0cc      	b.n	8004758 <HAL_ADC_Start_DMA+0x1b8>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d018      	beq.n	8004606 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689a      	ldr	r2, [r3, #8]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80045e4:	4b5e      	ldr	r3, [pc, #376]	; (8004760 <HAL_ADC_Start_DMA+0x1c0>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a5e      	ldr	r2, [pc, #376]	; (8004764 <HAL_ADC_Start_DMA+0x1c4>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	0c9a      	lsrs	r2, r3, #18
 80045f0:	4613      	mov	r3, r2
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	4413      	add	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80045f8:	e002      	b.n	8004600 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f9      	bne.n	80045fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b01      	cmp	r3, #1
 8004612:	f040 80a0 	bne.w	8004756 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800461e:	f023 0301 	bic.w	r3, r3, #1
 8004622:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004634:	2b00      	cmp	r3, #0
 8004636:	d007      	beq.n	8004648 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004640:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004654:	d106      	bne.n	8004664 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465a:	f023 0206 	bic.w	r2, r3, #6
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	645a      	str	r2, [r3, #68]	; 0x44
 8004662:	e002      	b.n	800466a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004672:	4b3d      	ldr	r3, [pc, #244]	; (8004768 <HAL_ADC_Start_DMA+0x1c8>)
 8004674:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467a:	4a3c      	ldr	r2, [pc, #240]	; (800476c <HAL_ADC_Start_DMA+0x1cc>)
 800467c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004682:	4a3b      	ldr	r2, [pc, #236]	; (8004770 <HAL_ADC_Start_DMA+0x1d0>)
 8004684:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468a:	4a3a      	ldr	r2, [pc, #232]	; (8004774 <HAL_ADC_Start_DMA+0x1d4>)
 800468c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004696:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80046a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689a      	ldr	r2, [r3, #8]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	334c      	adds	r3, #76	; 0x4c
 80046c2:	4619      	mov	r1, r3
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f000 fcea 	bl	80050a0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f003 031f 	and.w	r3, r3, #31
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d12a      	bne.n	800472e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a26      	ldr	r2, [pc, #152]	; (8004778 <HAL_ADC_Start_DMA+0x1d8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d015      	beq.n	800470e <HAL_ADC_Start_DMA+0x16e>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a25      	ldr	r2, [pc, #148]	; (800477c <HAL_ADC_Start_DMA+0x1dc>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d105      	bne.n	80046f8 <HAL_ADC_Start_DMA+0x158>
 80046ec:	4b1e      	ldr	r3, [pc, #120]	; (8004768 <HAL_ADC_Start_DMA+0x1c8>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f003 031f 	and.w	r3, r3, #31
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00a      	beq.n	800470e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a20      	ldr	r2, [pc, #128]	; (8004780 <HAL_ADC_Start_DMA+0x1e0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d129      	bne.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
 8004702:	4b19      	ldr	r3, [pc, #100]	; (8004768 <HAL_ADC_Start_DMA+0x1c8>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f003 031f 	and.w	r3, r3, #31
 800470a:	2b0f      	cmp	r3, #15
 800470c:	d823      	bhi.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d11c      	bne.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689a      	ldr	r2, [r3, #8]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800472a:	609a      	str	r2, [r3, #8]
 800472c:	e013      	b.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a11      	ldr	r2, [pc, #68]	; (8004778 <HAL_ADC_Start_DMA+0x1d8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d10e      	bne.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d107      	bne.n	8004756 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004754:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	20000000 	.word	0x20000000
 8004764:	431bde83 	.word	0x431bde83
 8004768:	40012300 	.word	0x40012300
 800476c:	08004c1d 	.word	0x08004c1d
 8004770:	08004cd7 	.word	0x08004cd7
 8004774:	08004cf3 	.word	0x08004cf3
 8004778:	40012000 	.word	0x40012000
 800477c:	40012100 	.word	0x40012100
 8004780:	40012200 	.word	0x40012200

08004784 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_ADC_ConfigChannel+0x1c>
 80047d8:	2302      	movs	r3, #2
 80047da:	e113      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x244>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b09      	cmp	r3, #9
 80047ea:	d925      	bls.n	8004838 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68d9      	ldr	r1, [r3, #12]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	461a      	mov	r2, r3
 80047fa:	4613      	mov	r3, r2
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	4413      	add	r3, r2
 8004800:	3b1e      	subs	r3, #30
 8004802:	2207      	movs	r2, #7
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	43da      	mvns	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	400a      	ands	r2, r1
 8004810:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68d9      	ldr	r1, [r3, #12]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	b29b      	uxth	r3, r3
 8004822:	4618      	mov	r0, r3
 8004824:	4603      	mov	r3, r0
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	4403      	add	r3, r0
 800482a:	3b1e      	subs	r3, #30
 800482c:	409a      	lsls	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	60da      	str	r2, [r3, #12]
 8004836:	e022      	b.n	800487e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6919      	ldr	r1, [r3, #16]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	b29b      	uxth	r3, r3
 8004844:	461a      	mov	r2, r3
 8004846:	4613      	mov	r3, r2
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	4413      	add	r3, r2
 800484c:	2207      	movs	r2, #7
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43da      	mvns	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	400a      	ands	r2, r1
 800485a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6919      	ldr	r1, [r3, #16]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	689a      	ldr	r2, [r3, #8]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	b29b      	uxth	r3, r3
 800486c:	4618      	mov	r0, r3
 800486e:	4603      	mov	r3, r0
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	4403      	add	r3, r0
 8004874:	409a      	lsls	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b06      	cmp	r3, #6
 8004884:	d824      	bhi.n	80048d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	4613      	mov	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	3b05      	subs	r3, #5
 8004898:	221f      	movs	r2, #31
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43da      	mvns	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	400a      	ands	r2, r1
 80048a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	4618      	mov	r0, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685a      	ldr	r2, [r3, #4]
 80048ba:	4613      	mov	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4413      	add	r3, r2
 80048c0:	3b05      	subs	r3, #5
 80048c2:	fa00 f203 	lsl.w	r2, r0, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	635a      	str	r2, [r3, #52]	; 0x34
 80048ce:	e04c      	b.n	800496a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b0c      	cmp	r3, #12
 80048d6:	d824      	bhi.n	8004922 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	4613      	mov	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	3b23      	subs	r3, #35	; 0x23
 80048ea:	221f      	movs	r2, #31
 80048ec:	fa02 f303 	lsl.w	r3, r2, r3
 80048f0:	43da      	mvns	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	400a      	ands	r2, r1
 80048f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	b29b      	uxth	r3, r3
 8004906:	4618      	mov	r0, r3
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	4613      	mov	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	3b23      	subs	r3, #35	; 0x23
 8004914:	fa00 f203 	lsl.w	r2, r0, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	631a      	str	r2, [r3, #48]	; 0x30
 8004920:	e023      	b.n	800496a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	4613      	mov	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	3b41      	subs	r3, #65	; 0x41
 8004934:	221f      	movs	r2, #31
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	43da      	mvns	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	400a      	ands	r2, r1
 8004942:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	b29b      	uxth	r3, r3
 8004950:	4618      	mov	r0, r3
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	3b41      	subs	r3, #65	; 0x41
 800495e:	fa00 f203 	lsl.w	r2, r0, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800496a:	4b29      	ldr	r3, [pc, #164]	; (8004a10 <HAL_ADC_ConfigChannel+0x250>)
 800496c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a28      	ldr	r2, [pc, #160]	; (8004a14 <HAL_ADC_ConfigChannel+0x254>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d10f      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x1d8>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b12      	cmp	r3, #18
 800497e:	d10b      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a1d      	ldr	r2, [pc, #116]	; (8004a14 <HAL_ADC_ConfigChannel+0x254>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d12b      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x23a>
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a1c      	ldr	r2, [pc, #112]	; (8004a18 <HAL_ADC_ConfigChannel+0x258>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d003      	beq.n	80049b4 <HAL_ADC_ConfigChannel+0x1f4>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b11      	cmp	r3, #17
 80049b2:	d122      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a11      	ldr	r2, [pc, #68]	; (8004a18 <HAL_ADC_ConfigChannel+0x258>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d111      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049d6:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <HAL_ADC_ConfigChannel+0x25c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a11      	ldr	r2, [pc, #68]	; (8004a20 <HAL_ADC_ConfigChannel+0x260>)
 80049dc:	fba2 2303 	umull	r2, r3, r2, r3
 80049e0:	0c9a      	lsrs	r2, r3, #18
 80049e2:	4613      	mov	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4413      	add	r3, r2
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80049ec:	e002      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1f9      	bne.n	80049ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	40012300 	.word	0x40012300
 8004a14:	40012000 	.word	0x40012000
 8004a18:	10000012 	.word	0x10000012
 8004a1c:	20000000 	.word	0x20000000
 8004a20:	431bde83 	.word	0x431bde83

08004a24 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a2c:	4b79      	ldr	r3, [pc, #484]	; (8004c14 <ADC_Init+0x1f0>)
 8004a2e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	431a      	orrs	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6859      	ldr	r1, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	021a      	lsls	r2, r3, #8
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004a7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6859      	ldr	r1, [r3, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689a      	ldr	r2, [r3, #8]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	430a      	orrs	r2, r1
 8004a8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6899      	ldr	r1, [r3, #8]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab6:	4a58      	ldr	r2, [pc, #352]	; (8004c18 <ADC_Init+0x1f4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d022      	beq.n	8004b02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004aca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6899      	ldr	r1, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004aec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6899      	ldr	r1, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	609a      	str	r2, [r3, #8]
 8004b00:	e00f      	b.n	8004b22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0202 	bic.w	r2, r2, #2
 8004b30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6899      	ldr	r1, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	7e1b      	ldrb	r3, [r3, #24]
 8004b3c:	005a      	lsls	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d01b      	beq.n	8004b88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004b6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6859      	ldr	r1, [r3, #4]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	035a      	lsls	r2, r3, #13
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	e007      	b.n	8004b98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	051a      	lsls	r2, r3, #20
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004bcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6899      	ldr	r1, [r3, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004bda:	025a      	lsls	r2, r3, #9
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689a      	ldr	r2, [r3, #8]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bf2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6899      	ldr	r1, [r3, #8]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	029a      	lsls	r2, r3, #10
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	609a      	str	r2, [r3, #8]
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	40012300 	.word	0x40012300
 8004c18:	0f000001 	.word	0x0f000001

08004c1c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c28:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d13c      	bne.n	8004cb0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d12b      	bne.n	8004ca8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d127      	bne.n	8004ca8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d006      	beq.n	8004c74 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d119      	bne.n	8004ca8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0220 	bic.w	r2, r2, #32
 8004c82:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca0:	f043 0201 	orr.w	r2, r3, #1
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f7ff fd6b 	bl	8004784 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004cae:	e00e      	b.n	8004cce <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	f003 0310 	and.w	r3, r3, #16
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f7ff fd75 	bl	80047ac <HAL_ADC_ErrorCallback>
}
 8004cc2:	e004      	b.n	8004cce <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	4798      	blx	r3
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f7ff fd57 	bl	8004798 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cea:	bf00      	nop
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2240      	movs	r2, #64	; 0x40
 8004d04:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0a:	f043 0204 	orr.w	r2, r3, #4
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f7ff fd4a 	bl	80047ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <__NVIC_SetPriorityGrouping>:
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <__NVIC_SetPriorityGrouping+0x44>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d52:	4a04      	ldr	r2, [pc, #16]	; (8004d64 <__NVIC_SetPriorityGrouping+0x44>)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	60d3      	str	r3, [r2, #12]
}
 8004d58:	bf00      	nop
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	e000ed00 	.word	0xe000ed00

08004d68 <__NVIC_GetPriorityGrouping>:
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d6c:	4b04      	ldr	r3, [pc, #16]	; (8004d80 <__NVIC_GetPriorityGrouping+0x18>)
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	0a1b      	lsrs	r3, r3, #8
 8004d72:	f003 0307 	and.w	r3, r3, #7
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr
 8004d80:	e000ed00 	.word	0xe000ed00

08004d84 <__NVIC_EnableIRQ>:
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	db0b      	blt.n	8004dae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d96:	79fb      	ldrb	r3, [r7, #7]
 8004d98:	f003 021f 	and.w	r2, r3, #31
 8004d9c:	4907      	ldr	r1, [pc, #28]	; (8004dbc <__NVIC_EnableIRQ+0x38>)
 8004d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da2:	095b      	lsrs	r3, r3, #5
 8004da4:	2001      	movs	r0, #1
 8004da6:	fa00 f202 	lsl.w	r2, r0, r2
 8004daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004dae:	bf00      	nop
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	e000e100 	.word	0xe000e100

08004dc0 <__NVIC_SetPriority>:
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	6039      	str	r1, [r7, #0]
 8004dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	db0a      	blt.n	8004dea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	490c      	ldr	r1, [pc, #48]	; (8004e0c <__NVIC_SetPriority+0x4c>)
 8004dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dde:	0112      	lsls	r2, r2, #4
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	440b      	add	r3, r1
 8004de4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004de8:	e00a      	b.n	8004e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	4908      	ldr	r1, [pc, #32]	; (8004e10 <__NVIC_SetPriority+0x50>)
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	3b04      	subs	r3, #4
 8004df8:	0112      	lsls	r2, r2, #4
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	761a      	strb	r2, [r3, #24]
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	e000e100 	.word	0xe000e100
 8004e10:	e000ed00 	.word	0xe000ed00

08004e14 <NVIC_EncodePriority>:
{
 8004e14:	b480      	push	{r7}
 8004e16:	b089      	sub	sp, #36	; 0x24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	f1c3 0307 	rsb	r3, r3, #7
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	bf28      	it	cs
 8004e32:	2304      	movcs	r3, #4
 8004e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	3304      	adds	r3, #4
 8004e3a:	2b06      	cmp	r3, #6
 8004e3c:	d902      	bls.n	8004e44 <NVIC_EncodePriority+0x30>
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	3b03      	subs	r3, #3
 8004e42:	e000      	b.n	8004e46 <NVIC_EncodePriority+0x32>
 8004e44:	2300      	movs	r3, #0
 8004e46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e48:	f04f 32ff 	mov.w	r2, #4294967295
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43da      	mvns	r2, r3
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	401a      	ands	r2, r3
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	fa01 f303 	lsl.w	r3, r1, r3
 8004e66:	43d9      	mvns	r1, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e6c:	4313      	orrs	r3, r2
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3724      	adds	r7, #36	; 0x24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
	...

08004e7c <SysTick_Config>:
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e8c:	d301      	bcc.n	8004e92 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e00f      	b.n	8004eb2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e92:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <SysTick_Config+0x40>)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3b01      	subs	r3, #1
 8004e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e9a:	210f      	movs	r1, #15
 8004e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea0:	f7ff ff8e 	bl	8004dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ea4:	4b05      	ldr	r3, [pc, #20]	; (8004ebc <SysTick_Config+0x40>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eaa:	4b04      	ldr	r3, [pc, #16]	; (8004ebc <SysTick_Config+0x40>)
 8004eac:	2207      	movs	r2, #7
 8004eae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	e000e010 	.word	0xe000e010

08004ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7ff ff29 	bl	8004d20 <__NVIC_SetPriorityGrouping>
}
 8004ece:	bf00      	nop
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b086      	sub	sp, #24
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	4603      	mov	r3, r0
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
 8004ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004ee8:	f7ff ff3e 	bl	8004d68 <__NVIC_GetPriorityGrouping>
 8004eec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	68b9      	ldr	r1, [r7, #8]
 8004ef2:	6978      	ldr	r0, [r7, #20]
 8004ef4:	f7ff ff8e 	bl	8004e14 <NVIC_EncodePriority>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004efe:	4611      	mov	r1, r2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7ff ff5d 	bl	8004dc0 <__NVIC_SetPriority>
}
 8004f06:	bf00      	nop
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b082      	sub	sp, #8
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	4603      	mov	r3, r0
 8004f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff ff31 	bl	8004d84 <__NVIC_EnableIRQ>
}
 8004f22:	bf00      	nop
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b082      	sub	sp, #8
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff ffa2 	bl	8004e7c <SysTick_Config>
 8004f38:	4603      	mov	r3, r0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
	...

08004f44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004f50:	f7ff fab4 	bl	80044bc <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e099      	b.n	8005094 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0201 	bic.w	r2, r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f80:	e00f      	b.n	8004fa2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f82:	f7ff fa9b 	bl	80044bc <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b05      	cmp	r3, #5
 8004f8e:	d908      	bls.n	8004fa2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2203      	movs	r2, #3
 8004f9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e078      	b.n	8005094 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0301 	and.w	r3, r3, #1
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1e8      	bne.n	8004f82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4b38      	ldr	r3, [pc, #224]	; (800509c <HAL_DMA_Init+0x158>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fe6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d107      	bne.n	800500c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005004:	4313      	orrs	r3, r2
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f023 0307 	bic.w	r3, r3, #7
 8005022:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005032:	2b04      	cmp	r3, #4
 8005034:	d117      	bne.n	8005066 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	4313      	orrs	r3, r2
 800503e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00e      	beq.n	8005066 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa9d 	bl	8005588 <DMA_CheckFifoParam>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2240      	movs	r2, #64	; 0x40
 8005058:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005062:	2301      	movs	r3, #1
 8005064:	e016      	b.n	8005094 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fa54 	bl	800551c <DMA_CalcBaseAndBitshift>
 8005074:	4603      	mov	r3, r0
 8005076:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800507c:	223f      	movs	r2, #63	; 0x3f
 800507e:	409a      	lsls	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	f010803f 	.word	0xf010803f

080050a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050ae:	2300      	movs	r3, #0
 80050b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d101      	bne.n	80050c6 <HAL_DMA_Start_IT+0x26>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e040      	b.n	8005148 <HAL_DMA_Start_IT+0xa8>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d12f      	bne.n	800513a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2202      	movs	r2, #2
 80050de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f9e6 	bl	80054c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f8:	223f      	movs	r2, #63	; 0x3f
 80050fa:	409a      	lsls	r2, r3
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0216 	orr.w	r2, r2, #22
 800510e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 0208 	orr.w	r2, r2, #8
 8005126:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0201 	orr.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	e005      	b.n	8005146 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005142:	2302      	movs	r3, #2
 8005144:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005146:	7dfb      	ldrb	r3, [r7, #23]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d004      	beq.n	800516e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2280      	movs	r2, #128	; 0x80
 8005168:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e00c      	b.n	8005188 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2205      	movs	r2, #5
 8005172:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0201 	bic.w	r2, r2, #1
 8005184:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051a0:	4b92      	ldr	r3, [pc, #584]	; (80053ec <HAL_DMA_IRQHandler+0x258>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a92      	ldr	r2, [pc, #584]	; (80053f0 <HAL_DMA_IRQHandler+0x25c>)
 80051a6:	fba2 2303 	umull	r2, r3, r2, r3
 80051aa:	0a9b      	lsrs	r3, r3, #10
 80051ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051be:	2208      	movs	r2, #8
 80051c0:	409a      	lsls	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	4013      	ands	r3, r2
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d01a      	beq.n	8005200 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d013      	beq.n	8005200 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f022 0204 	bic.w	r2, r2, #4
 80051e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ec:	2208      	movs	r2, #8
 80051ee:	409a      	lsls	r2, r3
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f8:	f043 0201 	orr.w	r2, r3, #1
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005204:	2201      	movs	r2, #1
 8005206:	409a      	lsls	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4013      	ands	r3, r2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d012      	beq.n	8005236 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00b      	beq.n	8005236 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005222:	2201      	movs	r2, #1
 8005224:	409a      	lsls	r2, r3
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800522e:	f043 0202 	orr.w	r2, r3, #2
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800523a:	2204      	movs	r2, #4
 800523c:	409a      	lsls	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	4013      	ands	r3, r2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d012      	beq.n	800526c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00b      	beq.n	800526c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005258:	2204      	movs	r2, #4
 800525a:	409a      	lsls	r2, r3
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005264:	f043 0204 	orr.w	r2, r3, #4
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005270:	2210      	movs	r2, #16
 8005272:	409a      	lsls	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4013      	ands	r3, r2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d043      	beq.n	8005304 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0308 	and.w	r3, r3, #8
 8005286:	2b00      	cmp	r3, #0
 8005288:	d03c      	beq.n	8005304 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800528e:	2210      	movs	r2, #16
 8005290:	409a      	lsls	r2, r3
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d018      	beq.n	80052d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d108      	bne.n	80052c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d024      	beq.n	8005304 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	4798      	blx	r3
 80052c2:	e01f      	b.n	8005304 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d01b      	beq.n	8005304 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	4798      	blx	r3
 80052d4:	e016      	b.n	8005304 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d107      	bne.n	80052f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0208 	bic.w	r2, r2, #8
 80052f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005308:	2220      	movs	r2, #32
 800530a:	409a      	lsls	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4013      	ands	r3, r2
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 808e 	beq.w	8005432 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0310 	and.w	r3, r3, #16
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 8086 	beq.w	8005432 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532a:	2220      	movs	r2, #32
 800532c:	409a      	lsls	r2, r3
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b05      	cmp	r3, #5
 800533c:	d136      	bne.n	80053ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 0216 	bic.w	r2, r2, #22
 800534c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	695a      	ldr	r2, [r3, #20]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800535c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	2b00      	cmp	r3, #0
 8005364:	d103      	bne.n	800536e <HAL_DMA_IRQHandler+0x1da>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800536a:	2b00      	cmp	r3, #0
 800536c:	d007      	beq.n	800537e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0208 	bic.w	r2, r2, #8
 800537c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005382:	223f      	movs	r2, #63	; 0x3f
 8005384:	409a      	lsls	r2, r3
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d07d      	beq.n	800549e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	4798      	blx	r3
        }
        return;
 80053aa:	e078      	b.n	800549e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d01c      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d108      	bne.n	80053da <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d030      	beq.n	8005432 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	4798      	blx	r3
 80053d8:	e02b      	b.n	8005432 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d027      	beq.n	8005432 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	4798      	blx	r3
 80053ea:	e022      	b.n	8005432 <HAL_DMA_IRQHandler+0x29e>
 80053ec:	20000000 	.word	0x20000000
 80053f0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10f      	bne.n	8005422 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0210 	bic.w	r2, r2, #16
 8005410:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005436:	2b00      	cmp	r3, #0
 8005438:	d032      	beq.n	80054a0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b00      	cmp	r3, #0
 8005444:	d022      	beq.n	800548c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2205      	movs	r2, #5
 800544a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0201 	bic.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	3301      	adds	r3, #1
 8005462:	60bb      	str	r3, [r7, #8]
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	429a      	cmp	r2, r3
 8005468:	d307      	bcc.n	800547a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1f2      	bne.n	800545e <HAL_DMA_IRQHandler+0x2ca>
 8005478:	e000      	b.n	800547c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800547a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005490:	2b00      	cmp	r3, #0
 8005492:	d005      	beq.n	80054a0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	4798      	blx	r3
 800549c:	e000      	b.n	80054a0 <HAL_DMA_IRQHandler+0x30c>
        return;
 800549e:	bf00      	nop
    }
  }
}
 80054a0:	3718      	adds	r7, #24
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop

080054a8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	2b40      	cmp	r3, #64	; 0x40
 80054ec:	d108      	bne.n	8005500 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80054fe:	e007      	b.n	8005510 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	60da      	str	r2, [r3, #12]
}
 8005510:	bf00      	nop
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	b2db      	uxtb	r3, r3
 800552a:	3b10      	subs	r3, #16
 800552c:	4a14      	ldr	r2, [pc, #80]	; (8005580 <DMA_CalcBaseAndBitshift+0x64>)
 800552e:	fba2 2303 	umull	r2, r3, r2, r3
 8005532:	091b      	lsrs	r3, r3, #4
 8005534:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005536:	4a13      	ldr	r2, [pc, #76]	; (8005584 <DMA_CalcBaseAndBitshift+0x68>)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4413      	add	r3, r2
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b03      	cmp	r3, #3
 8005548:	d909      	bls.n	800555e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005552:	f023 0303 	bic.w	r3, r3, #3
 8005556:	1d1a      	adds	r2, r3, #4
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	659a      	str	r2, [r3, #88]	; 0x58
 800555c:	e007      	b.n	800556e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005566:	f023 0303 	bic.w	r3, r3, #3
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005572:	4618      	mov	r0, r3
 8005574:	3714      	adds	r7, #20
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	aaaaaaab 	.word	0xaaaaaaab
 8005584:	0801493c 	.word	0x0801493c

08005588 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005588:	b480      	push	{r7}
 800558a:	b085      	sub	sp, #20
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005598:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d11f      	bne.n	80055e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d855      	bhi.n	8005654 <DMA_CheckFifoParam+0xcc>
 80055a8:	a201      	add	r2, pc, #4	; (adr r2, 80055b0 <DMA_CheckFifoParam+0x28>)
 80055aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ae:	bf00      	nop
 80055b0:	080055c1 	.word	0x080055c1
 80055b4:	080055d3 	.word	0x080055d3
 80055b8:	080055c1 	.word	0x080055c1
 80055bc:	08005655 	.word	0x08005655
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d045      	beq.n	8005658 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d0:	e042      	b.n	8005658 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055da:	d13f      	bne.n	800565c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e0:	e03c      	b.n	800565c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ea:	d121      	bne.n	8005630 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	d836      	bhi.n	8005660 <DMA_CheckFifoParam+0xd8>
 80055f2:	a201      	add	r2, pc, #4	; (adr r2, 80055f8 <DMA_CheckFifoParam+0x70>)
 80055f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f8:	08005609 	.word	0x08005609
 80055fc:	0800560f 	.word	0x0800560f
 8005600:	08005609 	.word	0x08005609
 8005604:	08005621 	.word	0x08005621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	73fb      	strb	r3, [r7, #15]
      break;
 800560c:	e02f      	b.n	800566e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d024      	beq.n	8005664 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800561e:	e021      	b.n	8005664 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005624:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005628:	d11e      	bne.n	8005668 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800562e:	e01b      	b.n	8005668 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d902      	bls.n	800563c <DMA_CheckFifoParam+0xb4>
 8005636:	2b03      	cmp	r3, #3
 8005638:	d003      	beq.n	8005642 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800563a:	e018      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	73fb      	strb	r3, [r7, #15]
      break;
 8005640:	e015      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005646:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00e      	beq.n	800566c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	73fb      	strb	r3, [r7, #15]
      break;
 8005652:	e00b      	b.n	800566c <DMA_CheckFifoParam+0xe4>
      break;
 8005654:	bf00      	nop
 8005656:	e00a      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;
 8005658:	bf00      	nop
 800565a:	e008      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;
 800565c:	bf00      	nop
 800565e:	e006      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;
 8005660:	bf00      	nop
 8005662:	e004      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;
 8005664:	bf00      	nop
 8005666:	e002      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;   
 8005668:	bf00      	nop
 800566a:	e000      	b.n	800566e <DMA_CheckFifoParam+0xe6>
      break;
 800566c:	bf00      	nop
    }
  } 
  
  return status; 
 800566e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800567c:	b480      	push	{r7}
 800567e:	b089      	sub	sp, #36	; 0x24
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005686:	2300      	movs	r3, #0
 8005688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800568a:	2300      	movs	r3, #0
 800568c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800568e:	2300      	movs	r3, #0
 8005690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005692:	2300      	movs	r3, #0
 8005694:	61fb      	str	r3, [r7, #28]
 8005696:	e177      	b.n	8005988 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005698:	2201      	movs	r2, #1
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4013      	ands	r3, r2
 80056aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	f040 8166 	bne.w	8005982 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d00b      	beq.n	80056d6 <HAL_GPIO_Init+0x5a>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d007      	beq.n	80056d6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056ca:	2b11      	cmp	r3, #17
 80056cc:	d003      	beq.n	80056d6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b12      	cmp	r3, #18
 80056d4:	d130      	bne.n	8005738 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	2203      	movs	r2, #3
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	43db      	mvns	r3, r3
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	4013      	ands	r3, r2
 80056ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800570c:	2201      	movs	r2, #1
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43db      	mvns	r3, r3
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	4013      	ands	r3, r2
 800571a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	091b      	lsrs	r3, r3, #4
 8005722:	f003 0201 	and.w	r2, r3, #1
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	4313      	orrs	r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	005b      	lsls	r3, r3, #1
 8005742:	2203      	movs	r2, #3
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	43db      	mvns	r3, r3
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	4013      	ands	r3, r2
 800574e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	fa02 f303 	lsl.w	r3, r2, r3
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	4313      	orrs	r3, r2
 8005760:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	2b02      	cmp	r3, #2
 800576e:	d003      	beq.n	8005778 <HAL_GPIO_Init+0xfc>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	2b12      	cmp	r3, #18
 8005776:	d123      	bne.n	80057c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	08da      	lsrs	r2, r3, #3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	3208      	adds	r2, #8
 8005780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005784:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	220f      	movs	r2, #15
 8005790:	fa02 f303 	lsl.w	r3, r2, r3
 8005794:	43db      	mvns	r3, r3
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	4013      	ands	r3, r2
 800579a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	69ba      	ldr	r2, [r7, #24]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	08da      	lsrs	r2, r3, #3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	3208      	adds	r2, #8
 80057ba:	69b9      	ldr	r1, [r7, #24]
 80057bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	2203      	movs	r2, #3
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	43db      	mvns	r3, r3
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	4013      	ands	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f003 0203 	and.w	r2, r3, #3
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69ba      	ldr	r2, [r7, #24]
 80057f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f000 80c0 	beq.w	8005982 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	4b65      	ldr	r3, [pc, #404]	; (800599c <HAL_GPIO_Init+0x320>)
 8005808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580a:	4a64      	ldr	r2, [pc, #400]	; (800599c <HAL_GPIO_Init+0x320>)
 800580c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005810:	6453      	str	r3, [r2, #68]	; 0x44
 8005812:	4b62      	ldr	r3, [pc, #392]	; (800599c <HAL_GPIO_Init+0x320>)
 8005814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800581a:	60fb      	str	r3, [r7, #12]
 800581c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800581e:	4a60      	ldr	r2, [pc, #384]	; (80059a0 <HAL_GPIO_Init+0x324>)
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	089b      	lsrs	r3, r3, #2
 8005824:	3302      	adds	r3, #2
 8005826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800582a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	220f      	movs	r2, #15
 8005836:	fa02 f303 	lsl.w	r3, r2, r3
 800583a:	43db      	mvns	r3, r3
 800583c:	69ba      	ldr	r2, [r7, #24]
 800583e:	4013      	ands	r3, r2
 8005840:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a57      	ldr	r2, [pc, #348]	; (80059a4 <HAL_GPIO_Init+0x328>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d037      	beq.n	80058ba <HAL_GPIO_Init+0x23e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a56      	ldr	r2, [pc, #344]	; (80059a8 <HAL_GPIO_Init+0x32c>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d031      	beq.n	80058b6 <HAL_GPIO_Init+0x23a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a55      	ldr	r2, [pc, #340]	; (80059ac <HAL_GPIO_Init+0x330>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d02b      	beq.n	80058b2 <HAL_GPIO_Init+0x236>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a54      	ldr	r2, [pc, #336]	; (80059b0 <HAL_GPIO_Init+0x334>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d025      	beq.n	80058ae <HAL_GPIO_Init+0x232>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a53      	ldr	r2, [pc, #332]	; (80059b4 <HAL_GPIO_Init+0x338>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d01f      	beq.n	80058aa <HAL_GPIO_Init+0x22e>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a52      	ldr	r2, [pc, #328]	; (80059b8 <HAL_GPIO_Init+0x33c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d019      	beq.n	80058a6 <HAL_GPIO_Init+0x22a>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a51      	ldr	r2, [pc, #324]	; (80059bc <HAL_GPIO_Init+0x340>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d013      	beq.n	80058a2 <HAL_GPIO_Init+0x226>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a50      	ldr	r2, [pc, #320]	; (80059c0 <HAL_GPIO_Init+0x344>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d00d      	beq.n	800589e <HAL_GPIO_Init+0x222>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a4f      	ldr	r2, [pc, #316]	; (80059c4 <HAL_GPIO_Init+0x348>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d007      	beq.n	800589a <HAL_GPIO_Init+0x21e>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a4e      	ldr	r2, [pc, #312]	; (80059c8 <HAL_GPIO_Init+0x34c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d101      	bne.n	8005896 <HAL_GPIO_Init+0x21a>
 8005892:	2309      	movs	r3, #9
 8005894:	e012      	b.n	80058bc <HAL_GPIO_Init+0x240>
 8005896:	230a      	movs	r3, #10
 8005898:	e010      	b.n	80058bc <HAL_GPIO_Init+0x240>
 800589a:	2308      	movs	r3, #8
 800589c:	e00e      	b.n	80058bc <HAL_GPIO_Init+0x240>
 800589e:	2307      	movs	r3, #7
 80058a0:	e00c      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058a2:	2306      	movs	r3, #6
 80058a4:	e00a      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058a6:	2305      	movs	r3, #5
 80058a8:	e008      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058aa:	2304      	movs	r3, #4
 80058ac:	e006      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058ae:	2303      	movs	r3, #3
 80058b0:	e004      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e002      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058b6:	2301      	movs	r3, #1
 80058b8:	e000      	b.n	80058bc <HAL_GPIO_Init+0x240>
 80058ba:	2300      	movs	r3, #0
 80058bc:	69fa      	ldr	r2, [r7, #28]
 80058be:	f002 0203 	and.w	r2, r2, #3
 80058c2:	0092      	lsls	r2, r2, #2
 80058c4:	4093      	lsls	r3, r2
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058cc:	4934      	ldr	r1, [pc, #208]	; (80059a0 <HAL_GPIO_Init+0x324>)
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	089b      	lsrs	r3, r3, #2
 80058d2:	3302      	adds	r3, #2
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058da:	4b3c      	ldr	r3, [pc, #240]	; (80059cc <HAL_GPIO_Init+0x350>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	43db      	mvns	r3, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4013      	ands	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d003      	beq.n	80058fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058fe:	4a33      	ldr	r2, [pc, #204]	; (80059cc <HAL_GPIO_Init+0x350>)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005904:	4b31      	ldr	r3, [pc, #196]	; (80059cc <HAL_GPIO_Init+0x350>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	43db      	mvns	r3, r3
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	4013      	ands	r3, r2
 8005912:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005928:	4a28      	ldr	r2, [pc, #160]	; (80059cc <HAL_GPIO_Init+0x350>)
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800592e:	4b27      	ldr	r3, [pc, #156]	; (80059cc <HAL_GPIO_Init+0x350>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	43db      	mvns	r3, r3
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	4013      	ands	r3, r2
 800593c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005952:	4a1e      	ldr	r2, [pc, #120]	; (80059cc <HAL_GPIO_Init+0x350>)
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005958:	4b1c      	ldr	r3, [pc, #112]	; (80059cc <HAL_GPIO_Init+0x350>)
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	43db      	mvns	r3, r3
 8005962:	69ba      	ldr	r2, [r7, #24]
 8005964:	4013      	ands	r3, r2
 8005966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800597c:	4a13      	ldr	r2, [pc, #76]	; (80059cc <HAL_GPIO_Init+0x350>)
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	3301      	adds	r3, #1
 8005986:	61fb      	str	r3, [r7, #28]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b0f      	cmp	r3, #15
 800598c:	f67f ae84 	bls.w	8005698 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005990:	bf00      	nop
 8005992:	3724      	adds	r7, #36	; 0x24
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	40023800 	.word	0x40023800
 80059a0:	40013800 	.word	0x40013800
 80059a4:	40020000 	.word	0x40020000
 80059a8:	40020400 	.word	0x40020400
 80059ac:	40020800 	.word	0x40020800
 80059b0:	40020c00 	.word	0x40020c00
 80059b4:	40021000 	.word	0x40021000
 80059b8:	40021400 	.word	0x40021400
 80059bc:	40021800 	.word	0x40021800
 80059c0:	40021c00 	.word	0x40021c00
 80059c4:	40022000 	.word	0x40022000
 80059c8:	40022400 	.word	0x40022400
 80059cc:	40013c00 	.word	0x40013c00

080059d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691a      	ldr	r2, [r3, #16]
 80059e0:	887b      	ldrh	r3, [r7, #2]
 80059e2:	4013      	ands	r3, r2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059e8:	2301      	movs	r3, #1
 80059ea:	73fb      	strb	r3, [r7, #15]
 80059ec:	e001      	b.n	80059f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059ee:	2300      	movs	r3, #0
 80059f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	460b      	mov	r3, r1
 8005a0a:	807b      	strh	r3, [r7, #2]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a10:	787b      	ldrb	r3, [r7, #1]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a16:	887a      	ldrh	r2, [r7, #2]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a1c:	e003      	b.n	8005a26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a1e:	887b      	ldrh	r3, [r7, #2]
 8005a20:	041a      	lsls	r2, r3, #16
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	619a      	str	r2, [r3, #24]
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
	...

08005a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a3e:	4b08      	ldr	r3, [pc, #32]	; (8005a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a40:	695a      	ldr	r2, [r3, #20]
 8005a42:	88fb      	ldrh	r3, [r7, #6]
 8005a44:	4013      	ands	r3, r2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d006      	beq.n	8005a58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a4a:	4a05      	ldr	r2, [pc, #20]	; (8005a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a4c:	88fb      	ldrh	r3, [r7, #6]
 8005a4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a50:	88fb      	ldrh	r3, [r7, #6]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fc fd73 	bl	800253e <HAL_GPIO_EXTI_Callback>
  }
}
 8005a58:	bf00      	nop
 8005a5a:	3708      	adds	r7, #8
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40013c00 	.word	0x40013c00

08005a64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e11f      	b.n	8005cb6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d106      	bne.n	8005a90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7fd fe76 	bl	800377c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2224      	movs	r2, #36	; 0x24
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ab6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ac6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ac8:	f001 f96e 	bl	8006da8 <HAL_RCC_GetPCLK1Freq>
 8005acc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	4a7b      	ldr	r2, [pc, #492]	; (8005cc0 <HAL_I2C_Init+0x25c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d807      	bhi.n	8005ae8 <HAL_I2C_Init+0x84>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4a7a      	ldr	r2, [pc, #488]	; (8005cc4 <HAL_I2C_Init+0x260>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	bf94      	ite	ls
 8005ae0:	2301      	movls	r3, #1
 8005ae2:	2300      	movhi	r3, #0
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	e006      	b.n	8005af6 <HAL_I2C_Init+0x92>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	4a77      	ldr	r2, [pc, #476]	; (8005cc8 <HAL_I2C_Init+0x264>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	bf94      	ite	ls
 8005af0:	2301      	movls	r3, #1
 8005af2:	2300      	movhi	r3, #0
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e0db      	b.n	8005cb6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	4a72      	ldr	r2, [pc, #456]	; (8005ccc <HAL_I2C_Init+0x268>)
 8005b02:	fba2 2303 	umull	r2, r3, r2, r3
 8005b06:	0c9b      	lsrs	r3, r3, #18
 8005b08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	4a64      	ldr	r2, [pc, #400]	; (8005cc0 <HAL_I2C_Init+0x25c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d802      	bhi.n	8005b38 <HAL_I2C_Init+0xd4>
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	3301      	adds	r3, #1
 8005b36:	e009      	b.n	8005b4c <HAL_I2C_Init+0xe8>
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	4a63      	ldr	r2, [pc, #396]	; (8005cd0 <HAL_I2C_Init+0x26c>)
 8005b44:	fba2 2303 	umull	r2, r3, r2, r3
 8005b48:	099b      	lsrs	r3, r3, #6
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6812      	ldr	r2, [r2, #0]
 8005b50:	430b      	orrs	r3, r1
 8005b52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	69db      	ldr	r3, [r3, #28]
 8005b5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005b5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	4956      	ldr	r1, [pc, #344]	; (8005cc0 <HAL_I2C_Init+0x25c>)
 8005b68:	428b      	cmp	r3, r1
 8005b6a:	d80d      	bhi.n	8005b88 <HAL_I2C_Init+0x124>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	1e59      	subs	r1, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	bf38      	it	cc
 8005b84:	2304      	movcc	r3, #4
 8005b86:	e04f      	b.n	8005c28 <HAL_I2C_Init+0x1c4>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d111      	bne.n	8005bb4 <HAL_I2C_Init+0x150>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	1e58      	subs	r0, r3, #1
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6859      	ldr	r1, [r3, #4]
 8005b98:	460b      	mov	r3, r1
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	440b      	add	r3, r1
 8005b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	bf0c      	ite	eq
 8005bac:	2301      	moveq	r3, #1
 8005bae:	2300      	movne	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	e012      	b.n	8005bda <HAL_I2C_Init+0x176>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	1e58      	subs	r0, r3, #1
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6859      	ldr	r1, [r3, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	0099      	lsls	r1, r3, #2
 8005bc4:	440b      	add	r3, r1
 8005bc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	bf0c      	ite	eq
 8005bd4:	2301      	moveq	r3, #1
 8005bd6:	2300      	movne	r3, #0
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d001      	beq.n	8005be2 <HAL_I2C_Init+0x17e>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e022      	b.n	8005c28 <HAL_I2C_Init+0x1c4>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10e      	bne.n	8005c08 <HAL_I2C_Init+0x1a4>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	1e58      	subs	r0, r3, #1
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6859      	ldr	r1, [r3, #4]
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	440b      	add	r3, r1
 8005bf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c06:	e00f      	b.n	8005c28 <HAL_I2C_Init+0x1c4>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	1e58      	subs	r0, r3, #1
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6859      	ldr	r1, [r3, #4]
 8005c10:	460b      	mov	r3, r1
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	440b      	add	r3, r1
 8005c16:	0099      	lsls	r1, r3, #2
 8005c18:	440b      	add	r3, r1
 8005c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c1e:	3301      	adds	r3, #1
 8005c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c28:	6879      	ldr	r1, [r7, #4]
 8005c2a:	6809      	ldr	r1, [r1, #0]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69da      	ldr	r2, [r3, #28]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005c56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6911      	ldr	r1, [r2, #16]
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	68d2      	ldr	r2, [r2, #12]
 8005c62:	4311      	orrs	r1, r2
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	430b      	orrs	r3, r1
 8005c6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	431a      	orrs	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 0201 	orr.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	000186a0 	.word	0x000186a0
 8005cc4:	001e847f 	.word	0x001e847f
 8005cc8:	003d08ff 	.word	0x003d08ff
 8005ccc:	431bde83 	.word	0x431bde83
 8005cd0:	10624dd3 	.word	0x10624dd3

08005cd4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af02      	add	r7, sp, #8
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	607a      	str	r2, [r7, #4]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	817b      	strh	r3, [r7, #10]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ce8:	f7fe fbe8 	bl	80044bc <HAL_GetTick>
 8005cec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b20      	cmp	r3, #32
 8005cf8:	f040 80e0 	bne.w	8005ebc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	2319      	movs	r3, #25
 8005d02:	2201      	movs	r2, #1
 8005d04:	4970      	ldr	r1, [pc, #448]	; (8005ec8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f000 fc58 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005d12:	2302      	movs	r3, #2
 8005d14:	e0d3      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_I2C_Master_Transmit+0x50>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e0cc      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d007      	beq.n	8005d4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f042 0201 	orr.w	r2, r2, #1
 8005d48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2221      	movs	r2, #33	; 0x21
 8005d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2210      	movs	r2, #16
 8005d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	893a      	ldrh	r2, [r7, #8]
 8005d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	4a50      	ldr	r2, [pc, #320]	; (8005ecc <HAL_I2C_Master_Transmit+0x1f8>)
 8005d8a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d8c:	8979      	ldrh	r1, [r7, #10]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	6a3a      	ldr	r2, [r7, #32]
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f000 fac2 	bl	800631c <I2C_MasterRequestWrite>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e08d      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005da2:	2300      	movs	r3, #0
 8005da4:	613b      	str	r3, [r7, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	613b      	str	r3, [r7, #16]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005db8:	e066      	b.n	8005e88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	6a39      	ldr	r1, [r7, #32]
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 fcd2 	bl	8006768 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00d      	beq.n	8005de6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d107      	bne.n	8005de2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005de0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e06b      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dea:	781a      	ldrb	r2, [r3, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b04      	cmp	r3, #4
 8005e22:	d11b      	bne.n	8005e5c <HAL_I2C_Master_Transmit+0x188>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d017      	beq.n	8005e5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e30:	781a      	ldrb	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	6a39      	ldr	r1, [r7, #32]
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 fcc2 	bl	80067ea <I2C_WaitOnBTFFlagUntilTimeout>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00d      	beq.n	8005e88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d107      	bne.n	8005e84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e01a      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d194      	bne.n	8005dba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	e000      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005ebc:	2302      	movs	r3, #2
  }
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3718      	adds	r7, #24
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	00100002 	.word	0x00100002
 8005ecc:	ffff0000 	.word	0xffff0000

08005ed0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08c      	sub	sp, #48	; 0x30
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	607a      	str	r2, [r7, #4]
 8005eda:	461a      	mov	r2, r3
 8005edc:	460b      	mov	r3, r1
 8005ede:	817b      	strh	r3, [r7, #10]
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ee4:	f7fe faea 	bl	80044bc <HAL_GetTick>
 8005ee8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	f040 820b 	bne.w	800630e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	2319      	movs	r3, #25
 8005efe:	2201      	movs	r2, #1
 8005f00:	497c      	ldr	r1, [pc, #496]	; (80060f4 <HAL_I2C_Master_Receive+0x224>)
 8005f02:	68f8      	ldr	r0, [r7, #12]
 8005f04:	f000 fb5a 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	e1fe      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_I2C_Master_Receive+0x50>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e1f7      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d007      	beq.n	8005f46 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f042 0201 	orr.w	r2, r2, #1
 8005f44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2222      	movs	r2, #34	; 0x22
 8005f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2210      	movs	r2, #16
 8005f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	893a      	ldrh	r2, [r7, #8]
 8005f76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4a5c      	ldr	r2, [pc, #368]	; (80060f8 <HAL_I2C_Master_Receive+0x228>)
 8005f86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f88:	8979      	ldrh	r1, [r7, #10]
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 fa46 	bl	8006420 <I2C_MasterRequestRead>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e1b8      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d113      	bne.n	8005fce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	623b      	str	r3, [r7, #32]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	623b      	str	r3, [r7, #32]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	623b      	str	r3, [r7, #32]
 8005fba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fca:	601a      	str	r2, [r3, #0]
 8005fcc:	e18c      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d11b      	bne.n	800600e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fe4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61fb      	str	r3, [r7, #28]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	61fb      	str	r3, [r7, #28]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	61fb      	str	r3, [r7, #28]
 8005ffa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800600a:	601a      	str	r2, [r3, #0]
 800600c:	e16c      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006012:	2b02      	cmp	r3, #2
 8006014:	d11b      	bne.n	800604e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006024:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006034:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006036:	2300      	movs	r3, #0
 8006038:	61bb      	str	r3, [r7, #24]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	61bb      	str	r3, [r7, #24]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	61bb      	str	r3, [r7, #24]
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	e14c      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800605c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	617b      	str	r3, [r7, #20]
 8006072:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006074:	e138      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800607a:	2b03      	cmp	r3, #3
 800607c:	f200 80f1 	bhi.w	8006262 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006084:	2b01      	cmp	r3, #1
 8006086:	d123      	bne.n	80060d0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800608a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 fbed 	bl	800686c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d001      	beq.n	800609c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e139      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	691a      	ldr	r2, [r3, #16]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060b8:	3b01      	subs	r3, #1
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060ce:	e10b      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d14e      	bne.n	8006176 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060de:	2200      	movs	r2, #0
 80060e0:	4906      	ldr	r1, [pc, #24]	; (80060fc <HAL_I2C_Master_Receive+0x22c>)
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 fa6a 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d008      	beq.n	8006100 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e10e      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
 80060f2:	bf00      	nop
 80060f4:	00100002 	.word	0x00100002
 80060f8:	ffff0000 	.word	0xffff0000
 80060fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800610e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	691a      	ldr	r2, [r3, #16]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611a:	b2d2      	uxtb	r2, r2
 800611c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612c:	3b01      	subs	r3, #1
 800612e:	b29a      	uxth	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006138:	b29b      	uxth	r3, r3
 800613a:	3b01      	subs	r3, #1
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691a      	ldr	r2, [r3, #16]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615e:	3b01      	subs	r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800616a:	b29b      	uxth	r3, r3
 800616c:	3b01      	subs	r3, #1
 800616e:	b29a      	uxth	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006174:	e0b8      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617c:	2200      	movs	r2, #0
 800617e:	4966      	ldr	r1, [pc, #408]	; (8006318 <HAL_I2C_Master_Receive+0x448>)
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 fa1b 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d001      	beq.n	8006190 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e0bf      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800619e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b2:	1c5a      	adds	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	3b01      	subs	r3, #1
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80061d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d8:	2200      	movs	r2, #0
 80061da:	494f      	ldr	r1, [pc, #316]	; (8006318 <HAL_I2C_Master_Receive+0x448>)
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 f9ed 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e091      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006218:	3b01      	subs	r3, #1
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006224:	b29b      	uxth	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	b29a      	uxth	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	691a      	ldr	r2, [r3, #16]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	1c5a      	adds	r2, r3, #1
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006256:	b29b      	uxth	r3, r3
 8006258:	3b01      	subs	r3, #1
 800625a:	b29a      	uxth	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006260:	e042      	b.n	80062e8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006264:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 fb00 	bl	800686c <I2C_WaitOnRXNEFlagUntilTimeout>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e04c      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006292:	3b01      	subs	r3, #1
 8006294:	b29a      	uxth	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629e:	b29b      	uxth	r3, r3
 80062a0:	3b01      	subs	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	f003 0304 	and.w	r3, r3, #4
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d118      	bne.n	80062e8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c0:	b2d2      	uxtb	r2, r2
 80062c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062de:	b29b      	uxth	r3, r3
 80062e0:	3b01      	subs	r3, #1
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f47f aec2 	bne.w	8006076 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	e000      	b.n	8006310 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800630e:	2302      	movs	r3, #2
  }
}
 8006310:	4618      	mov	r0, r3
 8006312:	3728      	adds	r7, #40	; 0x28
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	00010004 	.word	0x00010004

0800631c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af02      	add	r7, sp, #8
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	607a      	str	r2, [r7, #4]
 8006326:	603b      	str	r3, [r7, #0]
 8006328:	460b      	mov	r3, r1
 800632a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2b08      	cmp	r3, #8
 8006336:	d006      	beq.n	8006346 <I2C_MasterRequestWrite+0x2a>
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d003      	beq.n	8006346 <I2C_MasterRequestWrite+0x2a>
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006344:	d108      	bne.n	8006358 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	e00b      	b.n	8006370 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635c:	2b12      	cmp	r3, #18
 800635e:	d107      	bne.n	8006370 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800636e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 f91d 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00d      	beq.n	80063a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006396:	d103      	bne.n	80063a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800639e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e035      	b.n	8006410 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063ac:	d108      	bne.n	80063c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063ae:	897b      	ldrh	r3, [r7, #10]
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	461a      	mov	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063bc:	611a      	str	r2, [r3, #16]
 80063be:	e01b      	b.n	80063f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80063c0:	897b      	ldrh	r3, [r7, #10]
 80063c2:	11db      	asrs	r3, r3, #7
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	f003 0306 	and.w	r3, r3, #6
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	f063 030f 	orn	r3, r3, #15
 80063d0:	b2da      	uxtb	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	490e      	ldr	r1, [pc, #56]	; (8006418 <I2C_MasterRequestWrite+0xfc>)
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 f943 	bl	800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e010      	b.n	8006410 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80063ee:	897b      	ldrh	r3, [r7, #10]
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	4907      	ldr	r1, [pc, #28]	; (800641c <I2C_MasterRequestWrite+0x100>)
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f933 	bl	800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e000      	b.n	8006410 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	00010008 	.word	0x00010008
 800641c:	00010002 	.word	0x00010002

08006420 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af02      	add	r7, sp, #8
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	607a      	str	r2, [r7, #4]
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	460b      	mov	r3, r1
 800642e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006434:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006444:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b08      	cmp	r3, #8
 800644a:	d006      	beq.n	800645a <I2C_MasterRequestRead+0x3a>
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d003      	beq.n	800645a <I2C_MasterRequestRead+0x3a>
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006458:	d108      	bne.n	800646c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006468:	601a      	str	r2, [r3, #0]
 800646a:	e00b      	b.n	8006484 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006470:	2b11      	cmp	r3, #17
 8006472:	d107      	bne.n	8006484 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006482:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 f893 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00d      	beq.n	80064b8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064aa:	d103      	bne.n	80064b4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e079      	b.n	80065ac <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80064c0:	d108      	bne.n	80064d4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80064c2:	897b      	ldrh	r3, [r7, #10]
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	f043 0301 	orr.w	r3, r3, #1
 80064ca:	b2da      	uxtb	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	611a      	str	r2, [r3, #16]
 80064d2:	e05f      	b.n	8006594 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80064d4:	897b      	ldrh	r3, [r7, #10]
 80064d6:	11db      	asrs	r3, r3, #7
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	f003 0306 	and.w	r3, r3, #6
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	f063 030f 	orn	r3, r3, #15
 80064e4:	b2da      	uxtb	r2, r3
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	4930      	ldr	r1, [pc, #192]	; (80065b4 <I2C_MasterRequestRead+0x194>)
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f8b9 	bl	800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e054      	b.n	80065ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006502:	897b      	ldrh	r3, [r7, #10]
 8006504:	b2da      	uxtb	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	4929      	ldr	r1, [pc, #164]	; (80065b8 <I2C_MasterRequestRead+0x198>)
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 f8a9 	bl	800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d001      	beq.n	8006522 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e044      	b.n	80065ac <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006522:	2300      	movs	r3, #0
 8006524:	613b      	str	r3, [r7, #16]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	613b      	str	r3, [r7, #16]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	613b      	str	r3, [r7, #16]
 8006536:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006546:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	9300      	str	r3, [sp, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 f831 	bl	80065bc <I2C_WaitOnFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00d      	beq.n	800657c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800656a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656e:	d103      	bne.n	8006578 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006576:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e017      	b.n	80065ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800657c:	897b      	ldrh	r3, [r7, #10]
 800657e:	11db      	asrs	r3, r3, #7
 8006580:	b2db      	uxtb	r3, r3
 8006582:	f003 0306 	and.w	r3, r3, #6
 8006586:	b2db      	uxtb	r3, r3
 8006588:	f063 030e 	orn	r3, r3, #14
 800658c:	b2da      	uxtb	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	4907      	ldr	r1, [pc, #28]	; (80065b8 <I2C_MasterRequestRead+0x198>)
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 f865 	bl	800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	00010008 	.word	0x00010008
 80065b8:	00010002 	.word	0x00010002

080065bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	4613      	mov	r3, r2
 80065ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065cc:	e025      	b.n	800661a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d4:	d021      	beq.n	800661a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065d6:	f7fd ff71 	bl	80044bc <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d302      	bcc.n	80065ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d116      	bne.n	800661a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	f043 0220 	orr.w	r2, r3, #32
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e023      	b.n	8006662 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	0c1b      	lsrs	r3, r3, #16
 800661e:	b2db      	uxtb	r3, r3
 8006620:	2b01      	cmp	r3, #1
 8006622:	d10d      	bne.n	8006640 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	43da      	mvns	r2, r3
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	4013      	ands	r3, r2
 8006630:	b29b      	uxth	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	bf0c      	ite	eq
 8006636:	2301      	moveq	r3, #1
 8006638:	2300      	movne	r3, #0
 800663a:	b2db      	uxtb	r3, r3
 800663c:	461a      	mov	r2, r3
 800663e:	e00c      	b.n	800665a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	43da      	mvns	r2, r3
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	4013      	ands	r3, r2
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	bf0c      	ite	eq
 8006652:	2301      	moveq	r3, #1
 8006654:	2300      	movne	r3, #0
 8006656:	b2db      	uxtb	r3, r3
 8006658:	461a      	mov	r2, r3
 800665a:	79fb      	ldrb	r3, [r7, #7]
 800665c:	429a      	cmp	r2, r3
 800665e:	d0b6      	beq.n	80065ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b084      	sub	sp, #16
 800666e:	af00      	add	r7, sp, #0
 8006670:	60f8      	str	r0, [r7, #12]
 8006672:	60b9      	str	r1, [r7, #8]
 8006674:	607a      	str	r2, [r7, #4]
 8006676:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006678:	e051      	b.n	800671e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006688:	d123      	bne.n	80066d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006698:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066a2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2220      	movs	r2, #32
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066be:	f043 0204 	orr.w	r2, r3, #4
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e046      	b.n	8006760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d8:	d021      	beq.n	800671e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066da:	f7fd feef 	bl	80044bc <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d302      	bcc.n	80066f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d116      	bne.n	800671e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2220      	movs	r2, #32
 80066fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	f043 0220 	orr.w	r2, r3, #32
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e020      	b.n	8006760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	0c1b      	lsrs	r3, r3, #16
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b01      	cmp	r3, #1
 8006726:	d10c      	bne.n	8006742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	43da      	mvns	r2, r3
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	4013      	ands	r3, r2
 8006734:	b29b      	uxth	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	bf14      	ite	ne
 800673a:	2301      	movne	r3, #1
 800673c:	2300      	moveq	r3, #0
 800673e:	b2db      	uxtb	r3, r3
 8006740:	e00b      	b.n	800675a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	43da      	mvns	r2, r3
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	4013      	ands	r3, r2
 800674e:	b29b      	uxth	r3, r3
 8006750:	2b00      	cmp	r3, #0
 8006752:	bf14      	ite	ne
 8006754:	2301      	movne	r3, #1
 8006756:	2300      	moveq	r3, #0
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b00      	cmp	r3, #0
 800675c:	d18d      	bne.n	800667a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006774:	e02d      	b.n	80067d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 f8ce 	bl	8006918 <I2C_IsAcknowledgeFailed>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e02d      	b.n	80067e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d021      	beq.n	80067d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678e:	f7fd fe95 	bl	80044bc <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	429a      	cmp	r2, r3
 800679c:	d302      	bcc.n	80067a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d116      	bne.n	80067d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067be:	f043 0220 	orr.w	r2, r3, #32
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e007      	b.n	80067e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	695b      	ldr	r3, [r3, #20]
 80067d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067dc:	2b80      	cmp	r3, #128	; 0x80
 80067de:	d1ca      	bne.n	8006776 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b084      	sub	sp, #16
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067f6:	e02d      	b.n	8006854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f000 f88d 	bl	8006918 <I2C_IsAcknowledgeFailed>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e02d      	b.n	8006864 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680e:	d021      	beq.n	8006854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006810:	f7fd fe54 	bl	80044bc <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	429a      	cmp	r2, r3
 800681e:	d302      	bcc.n	8006826 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d116      	bne.n	8006854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006840:	f043 0220 	orr.w	r2, r3, #32
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e007      	b.n	8006864 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	f003 0304 	and.w	r3, r3, #4
 800685e:	2b04      	cmp	r3, #4
 8006860:	d1ca      	bne.n	80067f8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006878:	e042      	b.n	8006900 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	f003 0310 	and.w	r3, r3, #16
 8006884:	2b10      	cmp	r3, #16
 8006886:	d119      	bne.n	80068bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f06f 0210 	mvn.w	r2, #16
 8006890:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2220      	movs	r2, #32
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e029      	b.n	8006910 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068bc:	f7fd fdfe 	bl	80044bc <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d302      	bcc.n	80068d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d116      	bne.n	8006900 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2220      	movs	r2, #32
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ec:	f043 0220 	orr.w	r2, r3, #32
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e007      	b.n	8006910 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	695b      	ldr	r3, [r3, #20]
 8006906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690a:	2b40      	cmp	r3, #64	; 0x40
 800690c:	d1b5      	bne.n	800687a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3710      	adds	r7, #16
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800692a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800692e:	d11b      	bne.n	8006968 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006938:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2220      	movs	r2, #32
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006954:	f043 0204 	orr.w	r2, r3, #4
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e000      	b.n	800696a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	370c      	adds	r7, #12
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
	...

08006978 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800697e:	2300      	movs	r3, #0
 8006980:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006982:	2300      	movs	r3, #0
 8006984:	603b      	str	r3, [r7, #0]
 8006986:	4b20      	ldr	r3, [pc, #128]	; (8006a08 <HAL_PWREx_EnableOverDrive+0x90>)
 8006988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698a:	4a1f      	ldr	r2, [pc, #124]	; (8006a08 <HAL_PWREx_EnableOverDrive+0x90>)
 800698c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006990:	6413      	str	r3, [r2, #64]	; 0x40
 8006992:	4b1d      	ldr	r3, [pc, #116]	; (8006a08 <HAL_PWREx_EnableOverDrive+0x90>)
 8006994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800699a:	603b      	str	r3, [r7, #0]
 800699c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800699e:	4b1b      	ldr	r3, [pc, #108]	; (8006a0c <HAL_PWREx_EnableOverDrive+0x94>)
 80069a0:	2201      	movs	r2, #1
 80069a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069a4:	f7fd fd8a 	bl	80044bc <HAL_GetTick>
 80069a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80069aa:	e009      	b.n	80069c0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80069ac:	f7fd fd86 	bl	80044bc <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069ba:	d901      	bls.n	80069c0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e01f      	b.n	8006a00 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80069c0:	4b13      	ldr	r3, [pc, #76]	; (8006a10 <HAL_PWREx_EnableOverDrive+0x98>)
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069cc:	d1ee      	bne.n	80069ac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80069ce:	4b11      	ldr	r3, [pc, #68]	; (8006a14 <HAL_PWREx_EnableOverDrive+0x9c>)
 80069d0:	2201      	movs	r2, #1
 80069d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069d4:	f7fd fd72 	bl	80044bc <HAL_GetTick>
 80069d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80069da:	e009      	b.n	80069f0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80069dc:	f7fd fd6e 	bl	80044bc <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069ea:	d901      	bls.n	80069f0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e007      	b.n	8006a00 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80069f0:	4b07      	ldr	r3, [pc, #28]	; (8006a10 <HAL_PWREx_EnableOverDrive+0x98>)
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069fc:	d1ee      	bne.n	80069dc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	420e0040 	.word	0x420e0040
 8006a10:	40007000 	.word	0x40007000
 8006a14:	420e0044 	.word	0x420e0044

08006a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e0cc      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a2c:	4b68      	ldr	r3, [pc, #416]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 030f 	and.w	r3, r3, #15
 8006a34:	683a      	ldr	r2, [r7, #0]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d90c      	bls.n	8006a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a3a:	4b65      	ldr	r3, [pc, #404]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	b2d2      	uxtb	r2, r2
 8006a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a42:	4b63      	ldr	r3, [pc, #396]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d001      	beq.n	8006a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e0b8      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0302 	and.w	r3, r3, #2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d020      	beq.n	8006aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d005      	beq.n	8006a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a6c:	4b59      	ldr	r3, [pc, #356]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	4a58      	ldr	r2, [pc, #352]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0308 	and.w	r3, r3, #8
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d005      	beq.n	8006a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a84:	4b53      	ldr	r3, [pc, #332]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	4a52      	ldr	r2, [pc, #328]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a90:	4b50      	ldr	r3, [pc, #320]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	494d      	ldr	r1, [pc, #308]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d044      	beq.n	8006b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d107      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ab6:	4b47      	ldr	r3, [pc, #284]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d119      	bne.n	8006af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e07f      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d003      	beq.n	8006ad6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ad2:	2b03      	cmp	r3, #3
 8006ad4:	d107      	bne.n	8006ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ad6:	4b3f      	ldr	r3, [pc, #252]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d109      	bne.n	8006af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e06f      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ae6:	4b3b      	ldr	r3, [pc, #236]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d101      	bne.n	8006af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e067      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006af6:	4b37      	ldr	r3, [pc, #220]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f023 0203 	bic.w	r2, r3, #3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	4934      	ldr	r1, [pc, #208]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b08:	f7fd fcd8 	bl	80044bc <HAL_GetTick>
 8006b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b0e:	e00a      	b.n	8006b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b10:	f7fd fcd4 	bl	80044bc <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e04f      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b26:	4b2b      	ldr	r3, [pc, #172]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f003 020c 	and.w	r2, r3, #12
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d1eb      	bne.n	8006b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b38:	4b25      	ldr	r3, [pc, #148]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 030f 	and.w	r3, r3, #15
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d20c      	bcs.n	8006b60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b46:	4b22      	ldr	r3, [pc, #136]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b48:	683a      	ldr	r2, [r7, #0]
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b4e:	4b20      	ldr	r3, [pc, #128]	; (8006bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 030f 	and.w	r3, r3, #15
 8006b56:	683a      	ldr	r2, [r7, #0]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d001      	beq.n	8006b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e032      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0304 	and.w	r3, r3, #4
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d008      	beq.n	8006b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b6c:	4b19      	ldr	r3, [pc, #100]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	4916      	ldr	r1, [pc, #88]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b8a:	4b12      	ldr	r3, [pc, #72]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	00db      	lsls	r3, r3, #3
 8006b98:	490e      	ldr	r1, [pc, #56]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b9e:	f000 f821 	bl	8006be4 <HAL_RCC_GetSysClockFreq>
 8006ba2:	4601      	mov	r1, r0
 8006ba4:	4b0b      	ldr	r3, [pc, #44]	; (8006bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	091b      	lsrs	r3, r3, #4
 8006baa:	f003 030f 	and.w	r3, r3, #15
 8006bae:	4a0a      	ldr	r2, [pc, #40]	; (8006bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8006bb0:	5cd3      	ldrb	r3, [r2, r3]
 8006bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8006bb6:	4a09      	ldr	r2, [pc, #36]	; (8006bdc <HAL_RCC_ClockConfig+0x1c4>)
 8006bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bba:	4b09      	ldr	r3, [pc, #36]	; (8006be0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fd fc38 	bl	8004434 <HAL_InitTick>

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40023c00 	.word	0x40023c00
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	08014924 	.word	0x08014924
 8006bdc:	20000000 	.word	0x20000000
 8006be0:	20000004 	.word	0x20000004

08006be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	607b      	str	r3, [r7, #4]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60fb      	str	r3, [r7, #12]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bfa:	4b63      	ldr	r3, [pc, #396]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f003 030c 	and.w	r3, r3, #12
 8006c02:	2b04      	cmp	r3, #4
 8006c04:	d007      	beq.n	8006c16 <HAL_RCC_GetSysClockFreq+0x32>
 8006c06:	2b08      	cmp	r3, #8
 8006c08:	d008      	beq.n	8006c1c <HAL_RCC_GetSysClockFreq+0x38>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f040 80b4 	bne.w	8006d78 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c10:	4b5e      	ldr	r3, [pc, #376]	; (8006d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006c12:	60bb      	str	r3, [r7, #8]
       break;
 8006c14:	e0b3      	b.n	8006d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c16:	4b5d      	ldr	r3, [pc, #372]	; (8006d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006c18:	60bb      	str	r3, [r7, #8]
      break;
 8006c1a:	e0b0      	b.n	8006d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c1c:	4b5a      	ldr	r3, [pc, #360]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c24:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c26:	4b58      	ldr	r3, [pc, #352]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d04a      	beq.n	8006cc8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c32:	4b55      	ldr	r3, [pc, #340]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	099b      	lsrs	r3, r3, #6
 8006c38:	f04f 0400 	mov.w	r4, #0
 8006c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	ea03 0501 	and.w	r5, r3, r1
 8006c48:	ea04 0602 	and.w	r6, r4, r2
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4632      	mov	r2, r6
 8006c50:	f04f 0300 	mov.w	r3, #0
 8006c54:	f04f 0400 	mov.w	r4, #0
 8006c58:	0154      	lsls	r4, r2, #5
 8006c5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c5e:	014b      	lsls	r3, r1, #5
 8006c60:	4619      	mov	r1, r3
 8006c62:	4622      	mov	r2, r4
 8006c64:	1b49      	subs	r1, r1, r5
 8006c66:	eb62 0206 	sbc.w	r2, r2, r6
 8006c6a:	f04f 0300 	mov.w	r3, #0
 8006c6e:	f04f 0400 	mov.w	r4, #0
 8006c72:	0194      	lsls	r4, r2, #6
 8006c74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c78:	018b      	lsls	r3, r1, #6
 8006c7a:	1a5b      	subs	r3, r3, r1
 8006c7c:	eb64 0402 	sbc.w	r4, r4, r2
 8006c80:	f04f 0100 	mov.w	r1, #0
 8006c84:	f04f 0200 	mov.w	r2, #0
 8006c88:	00e2      	lsls	r2, r4, #3
 8006c8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c8e:	00d9      	lsls	r1, r3, #3
 8006c90:	460b      	mov	r3, r1
 8006c92:	4614      	mov	r4, r2
 8006c94:	195b      	adds	r3, r3, r5
 8006c96:	eb44 0406 	adc.w	r4, r4, r6
 8006c9a:	f04f 0100 	mov.w	r1, #0
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	02a2      	lsls	r2, r4, #10
 8006ca4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006ca8:	0299      	lsls	r1, r3, #10
 8006caa:	460b      	mov	r3, r1
 8006cac:	4614      	mov	r4, r2
 8006cae:	4618      	mov	r0, r3
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f04f 0400 	mov.w	r4, #0
 8006cb8:	461a      	mov	r2, r3
 8006cba:	4623      	mov	r3, r4
 8006cbc:	f7f9 fffc 	bl	8000cb8 <__aeabi_uldivmod>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	460c      	mov	r4, r1
 8006cc4:	60fb      	str	r3, [r7, #12]
 8006cc6:	e049      	b.n	8006d5c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc8:	4b2f      	ldr	r3, [pc, #188]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	099b      	lsrs	r3, r3, #6
 8006cce:	f04f 0400 	mov.w	r4, #0
 8006cd2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006cd6:	f04f 0200 	mov.w	r2, #0
 8006cda:	ea03 0501 	and.w	r5, r3, r1
 8006cde:	ea04 0602 	and.w	r6, r4, r2
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	4632      	mov	r2, r6
 8006ce6:	f04f 0300 	mov.w	r3, #0
 8006cea:	f04f 0400 	mov.w	r4, #0
 8006cee:	0154      	lsls	r4, r2, #5
 8006cf0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cf4:	014b      	lsls	r3, r1, #5
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4622      	mov	r2, r4
 8006cfa:	1b49      	subs	r1, r1, r5
 8006cfc:	eb62 0206 	sbc.w	r2, r2, r6
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	f04f 0400 	mov.w	r4, #0
 8006d08:	0194      	lsls	r4, r2, #6
 8006d0a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d0e:	018b      	lsls	r3, r1, #6
 8006d10:	1a5b      	subs	r3, r3, r1
 8006d12:	eb64 0402 	sbc.w	r4, r4, r2
 8006d16:	f04f 0100 	mov.w	r1, #0
 8006d1a:	f04f 0200 	mov.w	r2, #0
 8006d1e:	00e2      	lsls	r2, r4, #3
 8006d20:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d24:	00d9      	lsls	r1, r3, #3
 8006d26:	460b      	mov	r3, r1
 8006d28:	4614      	mov	r4, r2
 8006d2a:	195b      	adds	r3, r3, r5
 8006d2c:	eb44 0406 	adc.w	r4, r4, r6
 8006d30:	f04f 0100 	mov.w	r1, #0
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	02a2      	lsls	r2, r4, #10
 8006d3a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006d3e:	0299      	lsls	r1, r3, #10
 8006d40:	460b      	mov	r3, r1
 8006d42:	4614      	mov	r4, r2
 8006d44:	4618      	mov	r0, r3
 8006d46:	4621      	mov	r1, r4
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f04f 0400 	mov.w	r4, #0
 8006d4e:	461a      	mov	r2, r3
 8006d50:	4623      	mov	r3, r4
 8006d52:	f7f9 ffb1 	bl	8000cb8 <__aeabi_uldivmod>
 8006d56:	4603      	mov	r3, r0
 8006d58:	460c      	mov	r4, r1
 8006d5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d5c:	4b0a      	ldr	r3, [pc, #40]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	0c1b      	lsrs	r3, r3, #16
 8006d62:	f003 0303 	and.w	r3, r3, #3
 8006d66:	3301      	adds	r3, #1
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d74:	60bb      	str	r3, [r7, #8]
      break;
 8006d76:	e002      	b.n	8006d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d78:	4b04      	ldr	r3, [pc, #16]	; (8006d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006d7a:	60bb      	str	r3, [r7, #8]
      break;
 8006d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d88:	40023800 	.word	0x40023800
 8006d8c:	00f42400 	.word	0x00f42400

08006d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d90:	b480      	push	{r7}
 8006d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d94:	4b03      	ldr	r3, [pc, #12]	; (8006da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d96:	681b      	ldr	r3, [r3, #0]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	20000000 	.word	0x20000000

08006da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006dac:	f7ff fff0 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006db0:	4601      	mov	r1, r0
 8006db2:	4b05      	ldr	r3, [pc, #20]	; (8006dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	0a9b      	lsrs	r3, r3, #10
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	4a03      	ldr	r2, [pc, #12]	; (8006dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dbe:	5cd3      	ldrb	r3, [r2, r3]
 8006dc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	08014934 	.word	0x08014934

08006dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006dd4:	f7ff ffdc 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006dd8:	4601      	mov	r1, r0
 8006dda:	4b05      	ldr	r3, [pc, #20]	; (8006df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	0b5b      	lsrs	r3, r3, #13
 8006de0:	f003 0307 	and.w	r3, r3, #7
 8006de4:	4a03      	ldr	r2, [pc, #12]	; (8006df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006de6:	5cd3      	ldrb	r3, [r2, r3]
 8006de8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	40023800 	.word	0x40023800
 8006df4:	08014934 	.word	0x08014934

08006df8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00a      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006e20:	4b66      	ldr	r3, [pc, #408]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e26:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e2e:	4963      	ldr	r1, [pc, #396]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e30:	4313      	orrs	r3, r2
 8006e32:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00a      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006e42:	4b5e      	ldr	r3, [pc, #376]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e48:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e50:	495a      	ldr	r1, [pc, #360]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0301 	and.w	r3, r3, #1
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d075      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e7c:	4b50      	ldr	r3, [pc, #320]	; (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e82:	f7fd fb1b 	bl	80044bc <HAL_GetTick>
 8006e86:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e88:	e008      	b.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e8a:	f7fd fb17 	bl	80044bc <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d901      	bls.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e1dc      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e9c:	4b47      	ldr	r3, [pc, #284]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1f0      	bne.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d009      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	019a      	lsls	r2, r3, #6
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	071b      	lsls	r3, r3, #28
 8006ec0:	493e      	ldr	r1, [pc, #248]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0302 	and.w	r3, r3, #2
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d01f      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ed4:	4b39      	ldr	r3, [pc, #228]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eda:	0f1b      	lsrs	r3, r3, #28
 8006edc:	f003 0307 	and.w	r3, r3, #7
 8006ee0:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	019a      	lsls	r2, r3, #6
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	061b      	lsls	r3, r3, #24
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	071b      	lsls	r3, r3, #28
 8006ef4:	4931      	ldr	r1, [pc, #196]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006efc:	4b2f      	ldr	r3, [pc, #188]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006efe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f02:	f023 021f 	bic.w	r2, r3, #31
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	492b      	ldr	r1, [pc, #172]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00d      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	019a      	lsls	r2, r3, #6
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	061b      	lsls	r3, r3, #24
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	071b      	lsls	r3, r3, #28
 8006f34:	4921      	ldr	r1, [pc, #132]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006f36:	4313      	orrs	r3, r2
 8006f38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f3c:	4b20      	ldr	r3, [pc, #128]	; (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006f3e:	2201      	movs	r2, #1
 8006f40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f42:	f7fd fabb 	bl	80044bc <HAL_GetTick>
 8006f46:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f48:	e008      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f4a:	f7fd fab7 	bl	80044bc <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d901      	bls.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f58:	2303      	movs	r3, #3
 8006f5a:	e17c      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f5c:	4b17      	ldr	r3, [pc, #92]	; (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d0f0      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0304 	and.w	r3, r3, #4
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d112      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10c      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80ce 	beq.w	800712a <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006f92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f96:	f040 80c8 	bne.w	800712a <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006f9a:	4b0a      	ldr	r3, [pc, #40]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fa0:	f7fd fa8c 	bl	80044bc <HAL_GetTick>
 8006fa4:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006fa6:	e00f      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006fa8:	f7fd fa88 	bl	80044bc <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d908      	bls.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e14d      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	42470068 	.word	0x42470068
 8006fc4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006fc8:	4ba5      	ldr	r3, [pc, #660]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fd4:	d0e8      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0304 	and.w	r3, r3, #4
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d02e      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006fe2:	4b9f      	ldr	r3, [pc, #636]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe8:	0c1b      	lsrs	r3, r3, #16
 8006fea:	f003 0303 	and.w	r3, r3, #3
 8006fee:	3301      	adds	r3, #1
 8006ff0:	005b      	lsls	r3, r3, #1
 8006ff2:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006ff4:	4b9a      	ldr	r3, [pc, #616]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ffa:	0f1b      	lsrs	r3, r3, #28
 8006ffc:	f003 0307 	and.w	r3, r3, #7
 8007000:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	019a      	lsls	r2, r3, #6
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	085b      	lsrs	r3, r3, #1
 800700c:	3b01      	subs	r3, #1
 800700e:	041b      	lsls	r3, r3, #16
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	061b      	lsls	r3, r3, #24
 8007018:	431a      	orrs	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	071b      	lsls	r3, r3, #28
 800701e:	4990      	ldr	r1, [pc, #576]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007020:	4313      	orrs	r3, r2
 8007022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007026:	4b8e      	ldr	r3, [pc, #568]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800702c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007034:	3b01      	subs	r3, #1
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	4989      	ldr	r1, [pc, #548]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800703a:	4313      	orrs	r3, r2
 800703c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0308 	and.w	r3, r3, #8
 8007048:	2b00      	cmp	r3, #0
 800704a:	d02c      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800704c:	4b84      	ldr	r3, [pc, #528]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800704e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007052:	0c1b      	lsrs	r3, r3, #16
 8007054:	f003 0303 	and.w	r3, r3, #3
 8007058:	3301      	adds	r3, #1
 800705a:	005b      	lsls	r3, r3, #1
 800705c:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800705e:	4b80      	ldr	r3, [pc, #512]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007064:	0e1b      	lsrs	r3, r3, #24
 8007066:	f003 030f 	and.w	r3, r3, #15
 800706a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	019a      	lsls	r2, r3, #6
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	085b      	lsrs	r3, r3, #1
 8007076:	3b01      	subs	r3, #1
 8007078:	041b      	lsls	r3, r3, #16
 800707a:	431a      	orrs	r2, r3
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	061b      	lsls	r3, r3, #24
 8007080:	431a      	orrs	r2, r3
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	071b      	lsls	r3, r3, #28
 8007088:	4975      	ldr	r1, [pc, #468]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800708a:	4313      	orrs	r3, r2
 800708c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007090:	4b73      	ldr	r3, [pc, #460]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007092:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007096:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709e:	4970      	ldr	r1, [pc, #448]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d024      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80070b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070ba:	d11f      	bne.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80070bc:	4b68      	ldr	r3, [pc, #416]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c2:	0e1b      	lsrs	r3, r3, #24
 80070c4:	f003 030f 	and.w	r3, r3, #15
 80070c8:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80070ca:	4b65      	ldr	r3, [pc, #404]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d0:	0f1b      	lsrs	r3, r3, #28
 80070d2:	f003 0307 	and.w	r3, r3, #7
 80070d6:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	019a      	lsls	r2, r3, #6
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	085b      	lsrs	r3, r3, #1
 80070e4:	3b01      	subs	r3, #1
 80070e6:	041b      	lsls	r3, r3, #16
 80070e8:	431a      	orrs	r2, r3
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	061b      	lsls	r3, r3, #24
 80070ee:	431a      	orrs	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	071b      	lsls	r3, r3, #28
 80070f4:	495a      	ldr	r1, [pc, #360]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070f6:	4313      	orrs	r3, r2
 80070f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80070fc:	4b59      	ldr	r3, [pc, #356]	; (8007264 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80070fe:	2201      	movs	r2, #1
 8007100:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007102:	f7fd f9db 	bl	80044bc <HAL_GetTick>
 8007106:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007108:	e008      	b.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800710a:	f7fd f9d7 	bl	80044bc <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d901      	bls.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e09c      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800711c:	4b50      	ldr	r3, [pc, #320]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007124:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007128:	d1ef      	bne.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 8083 	beq.w	800723e <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007138:	2300      	movs	r3, #0
 800713a:	60bb      	str	r3, [r7, #8]
 800713c:	4b48      	ldr	r3, [pc, #288]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800713e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007140:	4a47      	ldr	r2, [pc, #284]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007146:	6413      	str	r3, [r2, #64]	; 0x40
 8007148:	4b45      	ldr	r3, [pc, #276]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800714a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007150:	60bb      	str	r3, [r7, #8]
 8007152:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007154:	4b44      	ldr	r3, [pc, #272]	; (8007268 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a43      	ldr	r2, [pc, #268]	; (8007268 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800715a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800715e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007160:	f7fd f9ac 	bl	80044bc <HAL_GetTick>
 8007164:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007166:	e008      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007168:	f7fd f9a8 	bl	80044bc <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e06d      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800717a:	4b3b      	ldr	r3, [pc, #236]	; (8007268 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007182:	2b00      	cmp	r3, #0
 8007184:	d0f0      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007186:	4b36      	ldr	r3, [pc, #216]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800718a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800718e:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d02f      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d028      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071a4:	4b2e      	ldr	r3, [pc, #184]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80071a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071ac:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80071ae:	4b2f      	ldr	r3, [pc, #188]	; (800726c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80071b0:	2201      	movs	r2, #1
 80071b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80071b4:	4b2d      	ldr	r3, [pc, #180]	; (800726c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80071b6:	2200      	movs	r2, #0
 80071b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80071ba:	4a29      	ldr	r2, [pc, #164]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80071c0:	4b27      	ldr	r3, [pc, #156]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80071c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d114      	bne.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80071cc:	f7fd f976 	bl	80044bc <HAL_GetTick>
 80071d0:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071d2:	e00a      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071d4:	f7fd f972 	bl	80044bc <HAL_GetTick>
 80071d8:	4602      	mov	r2, r0
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	f241 3288 	movw	r2, #5000	; 0x1388
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d901      	bls.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	e035      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071ea:	4b1d      	ldr	r3, [pc, #116]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80071ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d0ee      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007202:	d10d      	bne.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8007204:	4b16      	ldr	r3, [pc, #88]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007210:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007218:	4911      	ldr	r1, [pc, #68]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800721a:	4313      	orrs	r3, r2
 800721c:	608b      	str	r3, [r1, #8]
 800721e:	e005      	b.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007220:	4b0f      	ldr	r3, [pc, #60]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	4a0e      	ldr	r2, [pc, #56]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007226:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800722a:	6093      	str	r3, [r2, #8]
 800722c:	4b0c      	ldr	r3, [pc, #48]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800722e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007238:	4909      	ldr	r1, [pc, #36]	; (8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800723a:	4313      	orrs	r3, r2
 800723c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0310 	and.w	r3, r3, #16
 8007246:	2b00      	cmp	r3, #0
 8007248:	d004      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8007250:	4b07      	ldr	r3, [pc, #28]	; (8007270 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8007252:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3720      	adds	r7, #32
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	40023800 	.word	0x40023800
 8007264:	42470070 	.word	0x42470070
 8007268:	40007000 	.word	0x40007000
 800726c:	42470e40 	.word	0x42470e40
 8007270:	424711e0 	.word	0x424711e0

08007274 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0301 	and.w	r3, r3, #1
 8007288:	2b00      	cmp	r3, #0
 800728a:	d075      	beq.n	8007378 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800728c:	4ba2      	ldr	r3, [pc, #648]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f003 030c 	and.w	r3, r3, #12
 8007294:	2b04      	cmp	r3, #4
 8007296:	d00c      	beq.n	80072b2 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007298:	4b9f      	ldr	r3, [pc, #636]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d112      	bne.n	80072ca <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072a4:	4b9c      	ldr	r3, [pc, #624]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072b0:	d10b      	bne.n	80072ca <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072b2:	4b99      	ldr	r3, [pc, #612]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d05b      	beq.n	8007376 <HAL_RCC_OscConfig+0x102>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d157      	bne.n	8007376 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e20b      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d2:	d106      	bne.n	80072e2 <HAL_RCC_OscConfig+0x6e>
 80072d4:	4b90      	ldr	r3, [pc, #576]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a8f      	ldr	r2, [pc, #572]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	e01d      	b.n	800731e <HAL_RCC_OscConfig+0xaa>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072ea:	d10c      	bne.n	8007306 <HAL_RCC_OscConfig+0x92>
 80072ec:	4b8a      	ldr	r3, [pc, #552]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a89      	ldr	r2, [pc, #548]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	4b87      	ldr	r3, [pc, #540]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a86      	ldr	r2, [pc, #536]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80072fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007302:	6013      	str	r3, [r2, #0]
 8007304:	e00b      	b.n	800731e <HAL_RCC_OscConfig+0xaa>
 8007306:	4b84      	ldr	r3, [pc, #528]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a83      	ldr	r2, [pc, #524]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800730c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007310:	6013      	str	r3, [r2, #0]
 8007312:	4b81      	ldr	r3, [pc, #516]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a80      	ldr	r2, [pc, #512]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007318:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800731c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d013      	beq.n	800734e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007326:	f7fd f8c9 	bl	80044bc <HAL_GetTick>
 800732a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800732c:	e008      	b.n	8007340 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800732e:	f7fd f8c5 	bl	80044bc <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b64      	cmp	r3, #100	; 0x64
 800733a:	d901      	bls.n	8007340 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e1d0      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007340:	4b75      	ldr	r3, [pc, #468]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0f0      	beq.n	800732e <HAL_RCC_OscConfig+0xba>
 800734c:	e014      	b.n	8007378 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800734e:	f7fd f8b5 	bl	80044bc <HAL_GetTick>
 8007352:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007354:	e008      	b.n	8007368 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007356:	f7fd f8b1 	bl	80044bc <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b64      	cmp	r3, #100	; 0x64
 8007362:	d901      	bls.n	8007368 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e1bc      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007368:	4b6b      	ldr	r3, [pc, #428]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1f0      	bne.n	8007356 <HAL_RCC_OscConfig+0xe2>
 8007374:	e000      	b.n	8007378 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007376:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0302 	and.w	r3, r3, #2
 8007380:	2b00      	cmp	r3, #0
 8007382:	d063      	beq.n	800744c <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007384:	4b64      	ldr	r3, [pc, #400]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f003 030c 	and.w	r3, r3, #12
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00b      	beq.n	80073a8 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007390:	4b61      	ldr	r3, [pc, #388]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007398:	2b08      	cmp	r3, #8
 800739a:	d11c      	bne.n	80073d6 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800739c:	4b5e      	ldr	r3, [pc, #376]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d116      	bne.n	80073d6 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073a8:	4b5b      	ldr	r3, [pc, #364]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d005      	beq.n	80073c0 <HAL_RCC_OscConfig+0x14c>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d001      	beq.n	80073c0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e190      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073c0:	4b55      	ldr	r3, [pc, #340]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	00db      	lsls	r3, r3, #3
 80073ce:	4952      	ldr	r1, [pc, #328]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80073d0:	4313      	orrs	r3, r2
 80073d2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073d4:	e03a      	b.n	800744c <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d020      	beq.n	8007420 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073de:	4b4f      	ldr	r3, [pc, #316]	; (800751c <HAL_RCC_OscConfig+0x2a8>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e4:	f7fd f86a 	bl	80044bc <HAL_GetTick>
 80073e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073ea:	e008      	b.n	80073fe <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073ec:	f7fd f866 	bl	80044bc <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e171      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073fe:	4b46      	ldr	r3, [pc, #280]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0302 	and.w	r3, r3, #2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0f0      	beq.n	80073ec <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800740a:	4b43      	ldr	r3, [pc, #268]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	493f      	ldr	r1, [pc, #252]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 800741a:	4313      	orrs	r3, r2
 800741c:	600b      	str	r3, [r1, #0]
 800741e:	e015      	b.n	800744c <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007420:	4b3e      	ldr	r3, [pc, #248]	; (800751c <HAL_RCC_OscConfig+0x2a8>)
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007426:	f7fd f849 	bl	80044bc <HAL_GetTick>
 800742a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800742c:	e008      	b.n	8007440 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800742e:	f7fd f845 	bl	80044bc <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e150      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007440:	4b35      	ldr	r3, [pc, #212]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1f0      	bne.n	800742e <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 0308 	and.w	r3, r3, #8
 8007454:	2b00      	cmp	r3, #0
 8007456:	d030      	beq.n	80074ba <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d016      	beq.n	800748e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007460:	4b2f      	ldr	r3, [pc, #188]	; (8007520 <HAL_RCC_OscConfig+0x2ac>)
 8007462:	2201      	movs	r2, #1
 8007464:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007466:	f7fd f829 	bl	80044bc <HAL_GetTick>
 800746a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800746c:	e008      	b.n	8007480 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800746e:	f7fd f825 	bl	80044bc <HAL_GetTick>
 8007472:	4602      	mov	r2, r0
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	1ad3      	subs	r3, r2, r3
 8007478:	2b02      	cmp	r3, #2
 800747a:	d901      	bls.n	8007480 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800747c:	2303      	movs	r3, #3
 800747e:	e130      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007480:	4b25      	ldr	r3, [pc, #148]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 8007482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007484:	f003 0302 	and.w	r3, r3, #2
 8007488:	2b00      	cmp	r3, #0
 800748a:	d0f0      	beq.n	800746e <HAL_RCC_OscConfig+0x1fa>
 800748c:	e015      	b.n	80074ba <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800748e:	4b24      	ldr	r3, [pc, #144]	; (8007520 <HAL_RCC_OscConfig+0x2ac>)
 8007490:	2200      	movs	r2, #0
 8007492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007494:	f7fd f812 	bl	80044bc <HAL_GetTick>
 8007498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800749a:	e008      	b.n	80074ae <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800749c:	f7fd f80e 	bl	80044bc <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d901      	bls.n	80074ae <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e119      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074ae:	4b1a      	ldr	r3, [pc, #104]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80074b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1f0      	bne.n	800749c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0304 	and.w	r3, r3, #4
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 809f 	beq.w	8007606 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074c8:	2300      	movs	r3, #0
 80074ca:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074cc:	4b12      	ldr	r3, [pc, #72]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80074ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d10f      	bne.n	80074f8 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074d8:	2300      	movs	r3, #0
 80074da:	60fb      	str	r3, [r7, #12]
 80074dc:	4b0e      	ldr	r3, [pc, #56]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80074de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e0:	4a0d      	ldr	r2, [pc, #52]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80074e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074e6:	6413      	str	r3, [r2, #64]	; 0x40
 80074e8:	4b0b      	ldr	r3, [pc, #44]	; (8007518 <HAL_RCC_OscConfig+0x2a4>)
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074f0:	60fb      	str	r3, [r7, #12]
 80074f2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80074f4:	2301      	movs	r3, #1
 80074f6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074f8:	4b0a      	ldr	r3, [pc, #40]	; (8007524 <HAL_RCC_OscConfig+0x2b0>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007500:	2b00      	cmp	r3, #0
 8007502:	d120      	bne.n	8007546 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007504:	4b07      	ldr	r3, [pc, #28]	; (8007524 <HAL_RCC_OscConfig+0x2b0>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a06      	ldr	r2, [pc, #24]	; (8007524 <HAL_RCC_OscConfig+0x2b0>)
 800750a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800750e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007510:	f7fc ffd4 	bl	80044bc <HAL_GetTick>
 8007514:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007516:	e010      	b.n	800753a <HAL_RCC_OscConfig+0x2c6>
 8007518:	40023800 	.word	0x40023800
 800751c:	42470000 	.word	0x42470000
 8007520:	42470e80 	.word	0x42470e80
 8007524:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007528:	f7fc ffc8 	bl	80044bc <HAL_GetTick>
 800752c:	4602      	mov	r2, r0
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	2b02      	cmp	r3, #2
 8007534:	d901      	bls.n	800753a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8007536:	2303      	movs	r3, #3
 8007538:	e0d3      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800753a:	4b6c      	ldr	r3, [pc, #432]	; (80076ec <HAL_RCC_OscConfig+0x478>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0f0      	beq.n	8007528 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d106      	bne.n	800755c <HAL_RCC_OscConfig+0x2e8>
 800754e:	4b68      	ldr	r3, [pc, #416]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007552:	4a67      	ldr	r2, [pc, #412]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	6713      	str	r3, [r2, #112]	; 0x70
 800755a:	e01c      	b.n	8007596 <HAL_RCC_OscConfig+0x322>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	2b05      	cmp	r3, #5
 8007562:	d10c      	bne.n	800757e <HAL_RCC_OscConfig+0x30a>
 8007564:	4b62      	ldr	r3, [pc, #392]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007568:	4a61      	ldr	r2, [pc, #388]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 800756a:	f043 0304 	orr.w	r3, r3, #4
 800756e:	6713      	str	r3, [r2, #112]	; 0x70
 8007570:	4b5f      	ldr	r3, [pc, #380]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007574:	4a5e      	ldr	r2, [pc, #376]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007576:	f043 0301 	orr.w	r3, r3, #1
 800757a:	6713      	str	r3, [r2, #112]	; 0x70
 800757c:	e00b      	b.n	8007596 <HAL_RCC_OscConfig+0x322>
 800757e:	4b5c      	ldr	r3, [pc, #368]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007582:	4a5b      	ldr	r2, [pc, #364]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007584:	f023 0301 	bic.w	r3, r3, #1
 8007588:	6713      	str	r3, [r2, #112]	; 0x70
 800758a:	4b59      	ldr	r3, [pc, #356]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 800758c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758e:	4a58      	ldr	r2, [pc, #352]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007590:	f023 0304 	bic.w	r3, r3, #4
 8007594:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d015      	beq.n	80075ca <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800759e:	f7fc ff8d 	bl	80044bc <HAL_GetTick>
 80075a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a4:	e00a      	b.n	80075bc <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075a6:	f7fc ff89 	bl	80044bc <HAL_GetTick>
 80075aa:	4602      	mov	r2, r0
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d901      	bls.n	80075bc <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e092      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075bc:	4b4c      	ldr	r3, [pc, #304]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 80075be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c0:	f003 0302 	and.w	r3, r3, #2
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d0ee      	beq.n	80075a6 <HAL_RCC_OscConfig+0x332>
 80075c8:	e014      	b.n	80075f4 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ca:	f7fc ff77 	bl	80044bc <HAL_GetTick>
 80075ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075d0:	e00a      	b.n	80075e8 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075d2:	f7fc ff73 	bl	80044bc <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d901      	bls.n	80075e8 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	e07c      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075e8:	4b41      	ldr	r3, [pc, #260]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 80075ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1ee      	bne.n	80075d2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075f4:	7dfb      	ldrb	r3, [r7, #23]
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d105      	bne.n	8007606 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075fa:	4b3d      	ldr	r3, [pc, #244]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 80075fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fe:	4a3c      	ldr	r2, [pc, #240]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007600:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007604:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	699b      	ldr	r3, [r3, #24]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d068      	beq.n	80076e0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800760e:	4b38      	ldr	r3, [pc, #224]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 030c 	and.w	r3, r3, #12
 8007616:	2b08      	cmp	r3, #8
 8007618:	d060      	beq.n	80076dc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	2b02      	cmp	r3, #2
 8007620:	d145      	bne.n	80076ae <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007622:	4b34      	ldr	r3, [pc, #208]	; (80076f4 <HAL_RCC_OscConfig+0x480>)
 8007624:	2200      	movs	r2, #0
 8007626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007628:	f7fc ff48 	bl	80044bc <HAL_GetTick>
 800762c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762e:	e008      	b.n	8007642 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007630:	f7fc ff44 	bl	80044bc <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	2b02      	cmp	r3, #2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e04f      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007642:	4b2b      	ldr	r3, [pc, #172]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f0      	bne.n	8007630 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	69da      	ldr	r2, [r3, #28]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765c:	019b      	lsls	r3, r3, #6
 800765e:	431a      	orrs	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007664:	085b      	lsrs	r3, r3, #1
 8007666:	3b01      	subs	r3, #1
 8007668:	041b      	lsls	r3, r3, #16
 800766a:	431a      	orrs	r2, r3
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007670:	061b      	lsls	r3, r3, #24
 8007672:	431a      	orrs	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007678:	071b      	lsls	r3, r3, #28
 800767a:	491d      	ldr	r1, [pc, #116]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 800767c:	4313      	orrs	r3, r2
 800767e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007680:	4b1c      	ldr	r3, [pc, #112]	; (80076f4 <HAL_RCC_OscConfig+0x480>)
 8007682:	2201      	movs	r2, #1
 8007684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007686:	f7fc ff19 	bl	80044bc <HAL_GetTick>
 800768a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800768c:	e008      	b.n	80076a0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800768e:	f7fc ff15 	bl	80044bc <HAL_GetTick>
 8007692:	4602      	mov	r2, r0
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	1ad3      	subs	r3, r2, r3
 8007698:	2b02      	cmp	r3, #2
 800769a:	d901      	bls.n	80076a0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	e020      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076a0:	4b13      	ldr	r3, [pc, #76]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d0f0      	beq.n	800768e <HAL_RCC_OscConfig+0x41a>
 80076ac:	e018      	b.n	80076e0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076ae:	4b11      	ldr	r3, [pc, #68]	; (80076f4 <HAL_RCC_OscConfig+0x480>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b4:	f7fc ff02 	bl	80044bc <HAL_GetTick>
 80076b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076bc:	f7fc fefe 	bl	80044bc <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e009      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ce:	4b08      	ldr	r3, [pc, #32]	; (80076f0 <HAL_RCC_OscConfig+0x47c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0x448>
 80076da:	e001      	b.n	80076e0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40007000 	.word	0x40007000
 80076f0:	40023800 	.word	0x40023800
 80076f4:	42470060 	.word	0x42470060

080076f8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d101      	bne.n	800770a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e022      	b.n	8007750 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d105      	bne.n	8007722 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f7fc f8a9 	bl	8003874 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2203      	movs	r2, #3
 8007726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 f814 	bl	8007758 <HAL_SD_InitCard>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e00a      	b.n	8007750 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007758:	b5b0      	push	{r4, r5, r7, lr}
 800775a:	b08e      	sub	sp, #56	; 0x38
 800775c:	af04      	add	r7, sp, #16
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007760:	2300      	movs	r3, #0
 8007762:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007768:	2300      	movs	r3, #0
 800776a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800776c:	2300      	movs	r3, #0
 800776e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007770:	2300      	movs	r3, #0
 8007772:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007774:	2376      	movs	r3, #118	; 0x76
 8007776:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681d      	ldr	r5, [r3, #0]
 800777c:	466c      	mov	r4, sp
 800777e:	f107 0314 	add.w	r3, r7, #20
 8007782:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007786:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800778a:	f107 0308 	add.w	r3, r7, #8
 800778e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007790:	4628      	mov	r0, r5
 8007792:	f003 fa87 	bl	800aca4 <SDIO_Init>
 8007796:	4603      	mov	r3, r0
 8007798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800779c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e031      	b.n	800780c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80077a8:	4b1a      	ldr	r3, [pc, #104]	; (8007814 <HAL_SD_InitCard+0xbc>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f003 fabf 	bl	800ad36 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80077b8:	4b16      	ldr	r3, [pc, #88]	; (8007814 <HAL_SD_InitCard+0xbc>)
 80077ba:	2201      	movs	r2, #1
 80077bc:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 ffc6 	bl	8008750 <SD_PowerON>
 80077c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077c6:	6a3b      	ldr	r3, [r7, #32]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00b      	beq.n	80077e4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e013      	b.n	800780c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 fee5 	bl	80085b4 <SD_InitCard>
 80077ea:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00b      	beq.n	800780a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077fe:	6a3b      	ldr	r3, [r7, #32]
 8007800:	431a      	orrs	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e000      	b.n	800780c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3728      	adds	r7, #40	; 0x28
 8007810:	46bd      	mov	sp, r7
 8007812:	bdb0      	pop	{r4, r5, r7, pc}
 8007814:	422580a0 	.word	0x422580a0

08007818 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b08c      	sub	sp, #48	; 0x30
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
 8007824:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d107      	bne.n	8007840 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007834:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	e0c7      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	f040 80c0 	bne.w	80079ce <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007854:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	441a      	add	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800785e:	429a      	cmp	r2, r3
 8007860:	d907      	bls.n	8007872 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e0ae      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2203      	movs	r2, #3
 8007876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8007890:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007896:	4a50      	ldr	r2, [pc, #320]	; (80079d8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8007898:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789e:	4a4f      	ldr	r2, [pc, #316]	; (80079dc <HAL_SD_ReadBlocks_DMA+0x1c4>)
 80078a0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a6:	2200      	movs	r2, #0
 80078a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3380      	adds	r3, #128	; 0x80
 80078b4:	4619      	mov	r1, r3
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	025b      	lsls	r3, r3, #9
 80078bc:	089b      	lsrs	r3, r3, #2
 80078be:	f7fd fbef 	bl	80050a0 <HAL_DMA_Start_IT>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d017      	beq.n	80078f8 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80078d6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a40      	ldr	r2, [pc, #256]	; (80079e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80078de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e06b      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80078f8:	4b3a      	ldr	r3, [pc, #232]	; (80079e4 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80078fa:	2201      	movs	r2, #1
 80078fc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007902:	2b01      	cmp	r3, #1
 8007904:	d002      	beq.n	800790c <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 8007906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007908:	025b      	lsls	r3, r3, #9
 800790a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007914:	4618      	mov	r0, r3
 8007916:	f003 faa1 	bl	800ae5c <SDMMC_CmdBlockLength>
 800791a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800791c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00f      	beq.n	8007942 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a2e      	ldr	r2, [pc, #184]	; (80079e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8007928:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800792e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007930:	431a      	orrs	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e046      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007942:	f04f 33ff 	mov.w	r3, #4294967295
 8007946:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	025b      	lsls	r3, r3, #9
 800794c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800794e:	2390      	movs	r3, #144	; 0x90
 8007950:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007952:	2302      	movs	r3, #2
 8007954:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007956:	2300      	movs	r3, #0
 8007958:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800795a:	2301      	movs	r3, #1
 800795c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f107 0210 	add.w	r2, r7, #16
 8007966:	4611      	mov	r1, r2
 8007968:	4618      	mov	r0, r3
 800796a:	f003 fa4b 	bl	800ae04 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d90a      	bls.n	800798a <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2282      	movs	r2, #130	; 0x82
 8007978:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007980:	4618      	mov	r0, r3
 8007982:	f003 faaf 	bl	800aee4 <SDMMC_CmdReadMultiBlock>
 8007986:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007988:	e009      	b.n	800799e <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2281      	movs	r2, #129	; 0x81
 800798e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007996:	4618      	mov	r0, r3
 8007998:	f003 fa82 	bl	800aea0 <SDMMC_CmdReadSingleBlock>
 800799c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800799e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d012      	beq.n	80079ca <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a0d      	ldr	r2, [pc, #52]	; (80079e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80079aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b2:	431a      	orrs	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e002      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 80079ca:	2300      	movs	r3, #0
 80079cc:	e000      	b.n	80079d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 80079ce:	2302      	movs	r3, #2
  }
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3730      	adds	r7, #48	; 0x30
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	080083c3 	.word	0x080083c3
 80079dc:	08008435 	.word	0x08008435
 80079e0:	004005ff 	.word	0x004005ff
 80079e4:	4225858c 	.word	0x4225858c

080079e8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b08c      	sub	sp, #48	; 0x30
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
 80079f4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d107      	bne.n	8007a10 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a04:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e0ca      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	f040 80c3 	bne.w	8007ba4 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007a24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	441a      	add	r2, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d907      	bls.n	8007a42 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a36:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e0b1      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2203      	movs	r2, #3
 8007a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f042 021a 	orr.w	r2, r2, #26
 8007a60:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a66:	4a52      	ldr	r2, [pc, #328]	; (8007bb0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007a68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a6e:	4a51      	ldr	r2, [pc, #324]	; (8007bb4 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8007a70:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a76:	2200      	movs	r2, #0
 8007a78:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d002      	beq.n	8007a88 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8007a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a84:	025b      	lsls	r3, r3, #9
 8007a86:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007a90:	4618      	mov	r0, r3
 8007a92:	f003 f9e3 	bl	800ae5c <SDMMC_CmdBlockLength>
 8007a96:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00f      	beq.n	8007abe <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a45      	ldr	r2, [pc, #276]	; (8007bb8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8007aa4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aac:	431a      	orrs	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e073      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d90a      	bls.n	8007ada <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	22a0      	movs	r2, #160	; 0xa0
 8007ac8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f003 fa4b 	bl	800af6c <SDMMC_CmdWriteMultiBlock>
 8007ad6:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007ad8:	e009      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2290      	movs	r2, #144	; 0x90
 8007ade:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f003 fa1e 	bl	800af28 <SDMMC_CmdWriteSingleBlock>
 8007aec:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d012      	beq.n	8007b1a <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a2f      	ldr	r2, [pc, #188]	; (8007bb8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8007afa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b02:	431a      	orrs	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e045      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007b1a:	4b28      	ldr	r3, [pc, #160]	; (8007bbc <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007b24:	68b9      	ldr	r1, [r7, #8]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3380      	adds	r3, #128	; 0x80
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	025b      	lsls	r3, r3, #9
 8007b32:	089b      	lsrs	r3, r3, #2
 8007b34:	f7fd fab4 	bl	80050a0 <HAL_DMA_Start_IT>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d01a      	beq.n	8007b74 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 021a 	bic.w	r2, r2, #26
 8007b4c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a19      	ldr	r2, [pc, #100]	; (8007bb8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8007b54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2201      	movs	r2, #1
 8007b66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e018      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007b74:	f04f 33ff 	mov.w	r3, #4294967295
 8007b78:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	025b      	lsls	r3, r3, #9
 8007b7e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007b80:	2390      	movs	r3, #144	; 0x90
 8007b82:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007b84:	2300      	movs	r3, #0
 8007b86:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f107 0210 	add.w	r2, r7, #16
 8007b98:	4611      	mov	r1, r2
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f003 f932 	bl	800ae04 <SDIO_ConfigData>

      return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e000      	b.n	8007ba6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 8007ba4:	2302      	movs	r3, #2
  }
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3730      	adds	r7, #48	; 0x30
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	08008399 	.word	0x08008399
 8007bb4:	08008435 	.word	0x08008435
 8007bb8:	004005ff 	.word	0x004005ff
 8007bbc:	4225858c 	.word	0x4225858c

08007bc0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d008      	beq.n	8007bee <HAL_SD_IRQHandler+0x2e>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f003 0308 	and.w	r3, r3, #8
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 ffc8 	bl	8008b7c <SD_Read_IT>
 8007bec:	e155      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 808f 	beq.w	8007d1c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c06:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	6812      	ldr	r2, [r2, #0]
 8007c12:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8007c16:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007c1a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f022 0201 	bic.w	r2, r2, #1
 8007c2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f003 0308 	and.w	r3, r3, #8
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d039      	beq.n	8007caa <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f003 0302 	and.w	r3, r3, #2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d104      	bne.n	8007c4a <HAL_SD_IRQHandler+0x8a>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f003 0320 	and.w	r3, r3, #32
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d011      	beq.n	8007c6e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f003 f9ae 	bl	800afb0 <SDMMC_CmdStopTransfer>
 8007c54:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d008      	beq.n	8007c6e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 f91f 	bl	8007eac <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f240 523a 	movw	r2, #1338	; 0x53a
 8007c76:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <HAL_SD_IRQHandler+0xda>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f003 0302 	and.w	r3, r3, #2
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d003      	beq.n	8007ca2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f003 fe0c 	bl	800b8b8 <HAL_SD_RxCpltCallback>
 8007ca0:	e0fb      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f003 fdfe 	bl	800b8a4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ca8:	e0f7      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 80f2 	beq.w	8007e9a <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f003 0320 	and.w	r3, r3, #32
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d011      	beq.n	8007ce4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f003 f973 	bl	800afb0 <SDMMC_CmdStopTransfer>
 8007cca:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d008      	beq.n	8007ce4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	431a      	orrs	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 f8e4 	bl	8007eac <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f040 80d5 	bne.w	8007e9a <HAL_SD_IRQHandler+0x2da>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f003 0302 	and.w	r3, r3, #2
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f040 80cf 	bne.w	8007e9a <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f022 0208 	bic.w	r2, r2, #8
 8007d0a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f003 fdc5 	bl	800b8a4 <HAL_SD_TxCpltCallback>
}
 8007d1a:	e0be      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d008      	beq.n	8007d3c <HAL_SD_IRQHandler+0x17c>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f003 0308 	and.w	r3, r3, #8
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d003      	beq.n	8007d3c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 ff72 	bl	8008c1e <SD_Write_IT>
 8007d3a:	e0ae      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d42:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 80a7 	beq.w	8007e9a <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d005      	beq.n	8007d66 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	f043 0202 	orr.w	r2, r3, #2
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d6c:	f003 0308 	and.w	r3, r3, #8
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d005      	beq.n	8007d80 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d78:	f043 0208 	orr.w	r2, r3, #8
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d86:	f003 0320 	and.w	r3, r3, #32
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d005      	beq.n	8007d9a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d92:	f043 0220 	orr.w	r2, r3, #32
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da0:	f003 0310 	and.w	r3, r3, #16
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d005      	beq.n	8007db4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dac:	f043 0210 	orr.w	r2, r3, #16
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f240 523a 	movw	r2, #1338	; 0x53a
 8007dbc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007dcc:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f003 f8ec 	bl	800afb0 <SDMMC_CmdStopTransfer>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dde:	431a      	orrs	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f003 0308 	and.w	r3, r3, #8
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 f855 	bl	8007eac <HAL_SD_ErrorCallback>
}
 8007e02:	e04a      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d045      	beq.n	8007e9a <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f003 0310 	and.w	r3, r3, #16
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d104      	bne.n	8007e22 <HAL_SD_IRQHandler+0x262>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f003 0320 	and.w	r3, r3, #32
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d011      	beq.n	8007e46 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e26:	4a1f      	ldr	r2, [pc, #124]	; (8007ea4 <HAL_SD_IRQHandler+0x2e4>)
 8007e28:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7fd f98e 	bl	8005150 <HAL_DMA_Abort_IT>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d02f      	beq.n	8007e9a <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f000 fb4a 	bl	80084d8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007e44:	e029      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f003 0301 	and.w	r3, r3, #1
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d104      	bne.n	8007e5a <HAL_SD_IRQHandler+0x29a>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f003 0302 	and.w	r3, r3, #2
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d011      	beq.n	8007e7e <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5e:	4a12      	ldr	r2, [pc, #72]	; (8007ea8 <HAL_SD_IRQHandler+0x2e8>)
 8007e60:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e66:	4618      	mov	r0, r3
 8007e68:	f7fd f972 	bl	8005150 <HAL_DMA_Abort_IT>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d013      	beq.n	8007e9a <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	4618      	mov	r0, r3
 8007e78:	f000 fb65 	bl	8008546 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007e7c:	e00d      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f003 fcfc 	bl	800b890 <HAL_SD_AbortCallback>
}
 8007e98:	e7ff      	b.n	8007e9a <HAL_SD_IRQHandler+0x2da>
 8007e9a:	bf00      	nop
 8007e9c:	3710      	adds	r7, #16
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	080084d9 	.word	0x080084d9
 8007ea8:	08008547 	.word	0x08008547

08007eac <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ece:	0f9b      	lsrs	r3, r3, #30
 8007ed0:	b2da      	uxtb	r2, r3
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eda:	0e9b      	lsrs	r3, r3, #26
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	f003 030f 	and.w	r3, r3, #15
 8007ee2:	b2da      	uxtb	r2, r3
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eec:	0e1b      	lsrs	r3, r3, #24
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 0303 	and.w	r3, r3, #3
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007efe:	0c1b      	lsrs	r3, r3, #16
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f0a:	0a1b      	lsrs	r3, r3, #8
 8007f0c:	b2da      	uxtb	r2, r3
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f16:	b2da      	uxtb	r2, r3
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f20:	0d1b      	lsrs	r3, r3, #20
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f2c:	0c1b      	lsrs	r3, r3, #16
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	f003 030f 	and.w	r3, r3, #15
 8007f34:	b2da      	uxtb	r2, r3
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f3e:	0bdb      	lsrs	r3, r3, #15
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f50:	0b9b      	lsrs	r3, r3, #14
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	f003 0301 	and.w	r3, r3, #1
 8007f58:	b2da      	uxtb	r2, r3
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f62:	0b5b      	lsrs	r3, r3, #13
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	f003 0301 	and.w	r3, r3, #1
 8007f6a:	b2da      	uxtb	r2, r3
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f74:	0b1b      	lsrs	r3, r3, #12
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	b2da      	uxtb	r2, r3
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2200      	movs	r2, #0
 8007f86:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d163      	bne.n	8008058 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f94:	009a      	lsls	r2, r3, #2
 8007f96:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007fa0:	0f92      	lsrs	r2, r2, #30
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fac:	0edb      	lsrs	r3, r3, #27
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	f003 0307 	and.w	r3, r3, #7
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fbe:	0e1b      	lsrs	r3, r3, #24
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	f003 0307 	and.w	r3, r3, #7
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fd0:	0d5b      	lsrs	r3, r3, #21
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	f003 0307 	and.w	r3, r3, #7
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fe2:	0c9b      	lsrs	r3, r3, #18
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	f003 0307 	and.w	r3, r3, #7
 8007fea:	b2da      	uxtb	r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ff4:	0bdb      	lsrs	r3, r3, #15
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	b2da      	uxtb	r2, r3
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	7e1b      	ldrb	r3, [r3, #24]
 8008010:	b2db      	uxtb	r3, r3
 8008012:	f003 0307 	and.w	r3, r3, #7
 8008016:	3302      	adds	r3, #2
 8008018:	2201      	movs	r2, #1
 800801a:	fa02 f303 	lsl.w	r3, r2, r3
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008022:	fb02 f203 	mul.w	r2, r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	7a1b      	ldrb	r3, [r3, #8]
 800802e:	b2db      	uxtb	r3, r3
 8008030:	f003 030f 	and.w	r3, r3, #15
 8008034:	2201      	movs	r2, #1
 8008036:	409a      	lsls	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008044:	0a52      	lsrs	r2, r2, #9
 8008046:	fb02 f203 	mul.w	r2, r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008054:	661a      	str	r2, [r3, #96]	; 0x60
 8008056:	e031      	b.n	80080bc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805c:	2b01      	cmp	r3, #1
 800805e:	d11d      	bne.n	800809c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008064:	041b      	lsls	r3, r3, #16
 8008066:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800806e:	0c1b      	lsrs	r3, r3, #16
 8008070:	431a      	orrs	r2, r3
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	3301      	adds	r3, #1
 800807c:	029a      	lsls	r2, r3, #10
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008090:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	661a      	str	r2, [r3, #96]	; 0x60
 800809a:	e00f      	b.n	80080bc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a58      	ldr	r2, [pc, #352]	; (8008204 <HAL_SD_GetCardCSD+0x344>)
 80080a2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e09d      	b.n	80081f8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080c0:	0b9b      	lsrs	r3, r3, #14
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	f003 0301 	and.w	r3, r3, #1
 80080c8:	b2da      	uxtb	r2, r3
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080d2:	09db      	lsrs	r3, r3, #7
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080da:	b2da      	uxtb	r2, r3
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080ea:	b2da      	uxtb	r2, r3
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f4:	0fdb      	lsrs	r3, r3, #31
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008100:	0f5b      	lsrs	r3, r3, #29
 8008102:	b2db      	uxtb	r3, r3
 8008104:	f003 0303 	and.w	r3, r3, #3
 8008108:	b2da      	uxtb	r2, r3
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008112:	0e9b      	lsrs	r3, r3, #26
 8008114:	b2db      	uxtb	r3, r3
 8008116:	f003 0307 	and.w	r3, r3, #7
 800811a:	b2da      	uxtb	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008124:	0d9b      	lsrs	r3, r3, #22
 8008126:	b2db      	uxtb	r3, r3
 8008128:	f003 030f 	and.w	r3, r3, #15
 800812c:	b2da      	uxtb	r2, r3
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008136:	0d5b      	lsrs	r3, r3, #21
 8008138:	b2db      	uxtb	r3, r3
 800813a:	f003 0301 	and.w	r3, r3, #1
 800813e:	b2da      	uxtb	r2, r3
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008152:	0c1b      	lsrs	r3, r3, #16
 8008154:	b2db      	uxtb	r3, r3
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	b2da      	uxtb	r2, r3
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008166:	0bdb      	lsrs	r3, r3, #15
 8008168:	b2db      	uxtb	r3, r3
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	b2da      	uxtb	r2, r3
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800817a:	0b9b      	lsrs	r3, r3, #14
 800817c:	b2db      	uxtb	r3, r3
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	b2da      	uxtb	r2, r3
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800818e:	0b5b      	lsrs	r3, r3, #13
 8008190:	b2db      	uxtb	r3, r3
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	b2da      	uxtb	r2, r3
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081a2:	0b1b      	lsrs	r3, r3, #12
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	b2da      	uxtb	r2, r3
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081b6:	0a9b      	lsrs	r3, r3, #10
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	f003 0303 	and.w	r3, r3, #3
 80081be:	b2da      	uxtb	r2, r3
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ca:	0a1b      	lsrs	r3, r3, #8
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	b2da      	uxtb	r2, r3
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081de:	085b      	lsrs	r3, r3, #1
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081e6:	b2da      	uxtb	r2, r3
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr
 8008204:	004005ff 	.word	0x004005ff

08008208 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008260:	b5b0      	push	{r4, r5, r7, lr}
 8008262:	b08e      	sub	sp, #56	; 0x38
 8008264:	af04      	add	r7, sp, #16
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2203      	movs	r2, #3
 800826e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008276:	2b03      	cmp	r3, #3
 8008278:	d02e      	beq.n	80082d8 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008280:	d106      	bne.n	8008290 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008286:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	639a      	str	r2, [r3, #56]	; 0x38
 800828e:	e029      	b.n	80082e4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008296:	d10a      	bne.n	80082ae <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 fb0f 	bl	80088bc <SD_WideBus_Enable>
 800829e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a6:	431a      	orrs	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	639a      	str	r2, [r3, #56]	; 0x38
 80082ac:	e01a      	b.n	80082e4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d10a      	bne.n	80082ca <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 fb4c 	bl	8008952 <SD_WideBus_Disable>
 80082ba:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	431a      	orrs	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	639a      	str	r2, [r3, #56]	; 0x38
 80082c8:	e00c      	b.n	80082e4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ce:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	639a      	str	r2, [r3, #56]	; 0x38
 80082d6:	e005      	b.n	80082e4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082dc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d009      	beq.n	8008300 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a18      	ldr	r2, [pc, #96]	; (8008354 <HAL_SD_ConfigWideBusOperation+0xf4>)
 80082f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e024      	b.n	800834a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	699b      	ldr	r3, [r3, #24]
 8008320:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681d      	ldr	r5, [r3, #0]
 8008326:	466c      	mov	r4, sp
 8008328:	f107 0318 	add.w	r3, r7, #24
 800832c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008330:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008334:	f107 030c 	add.w	r3, r7, #12
 8008338:	cb0e      	ldmia	r3, {r1, r2, r3}
 800833a:	4628      	mov	r0, r5
 800833c:	f002 fcb2 	bl	800aca4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3728      	adds	r7, #40	; 0x28
 800834e:	46bd      	mov	sp, r7
 8008350:	bdb0      	pop	{r4, r5, r7, pc}
 8008352:	bf00      	nop
 8008354:	004005ff 	.word	0x004005ff

08008358 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b086      	sub	sp, #24
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008360:	2300      	movs	r3, #0
 8008362:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008364:	f107 030c 	add.w	r3, r7, #12
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fa7e 	bl	800886c <SD_SendStatus>
 8008370:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d005      	beq.n	8008384 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	431a      	orrs	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	0a5b      	lsrs	r3, r3, #9
 8008388:	f003 030f 	and.w	r3, r3, #15
 800838c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800838e:	693b      	ldr	r3, [r7, #16]
}
 8008390:	4618      	mov	r0, r3
 8008392:	3718      	adds	r7, #24
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80083b6:	bf00      	nop
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ce:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d4:	2b82      	cmp	r3, #130	; 0x82
 80083d6:	d111      	bne.n	80083fc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4618      	mov	r0, r3
 80083de:	f002 fde7 	bl	800afb0 <SDMMC_CmdStopTransfer>
 80083e2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d008      	beq.n	80083fc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	431a      	orrs	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f7ff fd58 	bl	8007eac <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f022 0208 	bic.w	r2, r2, #8
 800840a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f240 523a 	movw	r2, #1338	; 0x53a
 8008414:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f003 fa47 	bl	800b8b8 <HAL_SD_RxCpltCallback>
#endif
}
 800842a:	bf00      	nop
 800842c:	3710      	adds	r7, #16
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
	...

08008434 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008440:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fd f830 	bl	80054a8 <HAL_DMA_GetError>
 8008448:	4603      	mov	r3, r0
 800844a:	2b02      	cmp	r3, #2
 800844c:	d03e      	beq.n	80084cc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008454:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800845c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d002      	beq.n	800846a <SD_DMAError+0x36>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d12d      	bne.n	80084c6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a19      	ldr	r2, [pc, #100]	; (80084d4 <SD_DMAError+0xa0>)
 8008470:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008480:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008486:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800848e:	6978      	ldr	r0, [r7, #20]
 8008490:	f7ff ff62 	bl	8008358 <HAL_SD_GetCardState>
 8008494:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b06      	cmp	r3, #6
 800849a:	d002      	beq.n	80084a2 <SD_DMAError+0x6e>
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	2b05      	cmp	r3, #5
 80084a0:	d10a      	bne.n	80084b8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4618      	mov	r0, r3
 80084a8:	f002 fd82 	bl	800afb0 <SDMMC_CmdStopTransfer>
 80084ac:	4602      	mov	r2, r0
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b2:	431a      	orrs	r2, r3
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	2200      	movs	r2, #0
 80084c4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80084c6:	6978      	ldr	r0, [r7, #20]
 80084c8:	f7ff fcf0 	bl	8007eac <HAL_SD_ErrorCallback>
#endif
  }
}
 80084cc:	bf00      	nop
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	004005ff 	.word	0x004005ff

080084d8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80084ee:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f7ff ff31 	bl	8008358 <HAL_SD_GetCardState>
 80084f6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2b06      	cmp	r3, #6
 800850a:	d002      	beq.n	8008512 <SD_DMATxAbort+0x3a>
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	2b05      	cmp	r3, #5
 8008510:	d10a      	bne.n	8008528 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4618      	mov	r0, r3
 8008518:	f002 fd4a 	bl	800afb0 <SDMMC_CmdStopTransfer>
 800851c:	4602      	mov	r2, r0
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008522:	431a      	orrs	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852c:	2b00      	cmp	r3, #0
 800852e:	d103      	bne.n	8008538 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f003 f9ad 	bl	800b890 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008536:	e002      	b.n	800853e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f7ff fcb7 	bl	8007eac <HAL_SD_ErrorCallback>
}
 800853e:	bf00      	nop
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b084      	sub	sp, #16
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008552:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f240 523a 	movw	r2, #1338	; 0x53a
 800855c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7ff fefa 	bl	8008358 <HAL_SD_GetCardState>
 8008564:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b06      	cmp	r3, #6
 8008578:	d002      	beq.n	8008580 <SD_DMARxAbort+0x3a>
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	2b05      	cmp	r3, #5
 800857e:	d10a      	bne.n	8008596 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4618      	mov	r0, r3
 8008586:	f002 fd13 	bl	800afb0 <SDMMC_CmdStopTransfer>
 800858a:	4602      	mov	r2, r0
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008590:	431a      	orrs	r2, r3
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859a:	2b00      	cmp	r3, #0
 800859c:	d103      	bne.n	80085a6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800859e:	68f8      	ldr	r0, [r7, #12]
 80085a0:	f003 f976 	bl	800b890 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80085a4:	e002      	b.n	80085ac <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	f7ff fc80 	bl	8007eac <HAL_SD_ErrorCallback>
}
 80085ac:	bf00      	nop
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80085b4:	b5b0      	push	{r4, r5, r7, lr}
 80085b6:	b094      	sub	sp, #80	; 0x50
 80085b8:	af04      	add	r7, sp, #16
 80085ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80085bc:	2301      	movs	r3, #1
 80085be:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4618      	mov	r0, r3
 80085c6:	f002 fbc5 	bl	800ad54 <SDIO_GetPowerState>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d102      	bne.n	80085d6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80085d0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80085d4:	e0b7      	b.n	8008746 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085da:	2b03      	cmp	r3, #3
 80085dc:	d02f      	beq.n	800863e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f002 fdee 	bl	800b1c4 <SDMMC_CmdSendCID>
 80085e8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <SD_InitCard+0x40>
    {
      return errorstate;
 80085f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085f2:	e0a8      	b.n	8008746 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2100      	movs	r1, #0
 80085fa:	4618      	mov	r0, r3
 80085fc:	f002 fbef 	bl	800adde <SDIO_GetResponse>
 8008600:	4602      	mov	r2, r0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2104      	movs	r1, #4
 800860c:	4618      	mov	r0, r3
 800860e:	f002 fbe6 	bl	800adde <SDIO_GetResponse>
 8008612:	4602      	mov	r2, r0
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	2108      	movs	r1, #8
 800861e:	4618      	mov	r0, r3
 8008620:	f002 fbdd 	bl	800adde <SDIO_GetResponse>
 8008624:	4602      	mov	r2, r0
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	210c      	movs	r1, #12
 8008630:	4618      	mov	r0, r3
 8008632:	f002 fbd4 	bl	800adde <SDIO_GetResponse>
 8008636:	4602      	mov	r2, r0
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008642:	2b03      	cmp	r3, #3
 8008644:	d00d      	beq.n	8008662 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f107 020e 	add.w	r2, r7, #14
 800864e:	4611      	mov	r1, r2
 8008650:	4618      	mov	r0, r3
 8008652:	f002 fdf4 	bl	800b23e <SDMMC_CmdSetRelAdd>
 8008656:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <SD_InitCard+0xae>
    {
      return errorstate;
 800865e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008660:	e071      	b.n	8008746 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008666:	2b03      	cmp	r3, #3
 8008668:	d036      	beq.n	80086d8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800866a:	89fb      	ldrh	r3, [r7, #14]
 800866c:	461a      	mov	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800867a:	041b      	lsls	r3, r3, #16
 800867c:	4619      	mov	r1, r3
 800867e:	4610      	mov	r0, r2
 8008680:	f002 fdbe 	bl	800b200 <SDMMC_CmdSendCSD>
 8008684:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <SD_InitCard+0xdc>
    {
      return errorstate;
 800868c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800868e:	e05a      	b.n	8008746 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2100      	movs	r1, #0
 8008696:	4618      	mov	r0, r3
 8008698:	f002 fba1 	bl	800adde <SDIO_GetResponse>
 800869c:	4602      	mov	r2, r0
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2104      	movs	r1, #4
 80086a8:	4618      	mov	r0, r3
 80086aa:	f002 fb98 	bl	800adde <SDIO_GetResponse>
 80086ae:	4602      	mov	r2, r0
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2108      	movs	r1, #8
 80086ba:	4618      	mov	r0, r3
 80086bc:	f002 fb8f 	bl	800adde <SDIO_GetResponse>
 80086c0:	4602      	mov	r2, r0
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	210c      	movs	r1, #12
 80086cc:	4618      	mov	r0, r3
 80086ce:	f002 fb86 	bl	800adde <SDIO_GetResponse>
 80086d2:	4602      	mov	r2, r0
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2104      	movs	r1, #4
 80086de:	4618      	mov	r0, r3
 80086e0:	f002 fb7d 	bl	800adde <SDIO_GetResponse>
 80086e4:	4603      	mov	r3, r0
 80086e6:	0d1a      	lsrs	r2, r3, #20
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80086ec:	f107 0310 	add.w	r3, r7, #16
 80086f0:	4619      	mov	r1, r3
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7ff fbe4 	bl	8007ec0 <HAL_SD_GetCardCSD>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d002      	beq.n	8008704 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80086fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008702:	e020      	b.n	8008746 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6819      	ldr	r1, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800870c:	041b      	lsls	r3, r3, #16
 800870e:	f04f 0400 	mov.w	r4, #0
 8008712:	461a      	mov	r2, r3
 8008714:	4623      	mov	r3, r4
 8008716:	4608      	mov	r0, r1
 8008718:	f002 fc6c 	bl	800aff4 <SDMMC_CmdSelDesel>
 800871c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800871e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	d001      	beq.n	8008728 <SD_InitCard+0x174>
  {
    return errorstate;
 8008724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008726:	e00e      	b.n	8008746 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681d      	ldr	r5, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	466c      	mov	r4, sp
 8008730:	f103 0210 	add.w	r2, r3, #16
 8008734:	ca07      	ldmia	r2, {r0, r1, r2}
 8008736:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800873a:	3304      	adds	r3, #4
 800873c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800873e:	4628      	mov	r0, r5
 8008740:	f002 fab0 	bl	800aca4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3740      	adds	r7, #64	; 0x40
 800874a:	46bd      	mov	sp, r7
 800874c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008750 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008758:	2300      	movs	r3, #0
 800875a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	2300      	movs	r3, #0
 8008762:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4618      	mov	r0, r3
 800876a:	f002 fc66 	bl	800b03a <SDMMC_CmdGoIdleState>
 800876e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d001      	beq.n	800877a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	e072      	b.n	8008860 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4618      	mov	r0, r3
 8008780:	f002 fc79 	bl	800b076 <SDMMC_CmdOperCond>
 8008784:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00d      	beq.n	80087a8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4618      	mov	r0, r3
 8008798:	f002 fc4f 	bl	800b03a <SDMMC_CmdGoIdleState>
 800879c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d004      	beq.n	80087ae <SD_PowerON+0x5e>
    {
      return errorstate;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	e05b      	b.n	8008860 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d137      	bne.n	8008826 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2100      	movs	r1, #0
 80087bc:	4618      	mov	r0, r3
 80087be:	f002 fc79 	bl	800b0b4 <SDMMC_CmdAppCommand>
 80087c2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d02d      	beq.n	8008826 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80087ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80087ce:	e047      	b.n	8008860 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2100      	movs	r1, #0
 80087d6:	4618      	mov	r0, r3
 80087d8:	f002 fc6c 	bl	800b0b4 <SDMMC_CmdAppCommand>
 80087dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <SD_PowerON+0x98>
    {
      return errorstate;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e03b      	b.n	8008860 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	491e      	ldr	r1, [pc, #120]	; (8008868 <SD_PowerON+0x118>)
 80087ee:	4618      	mov	r0, r3
 80087f0:	f002 fc82 	bl	800b0f8 <SDMMC_CmdAppOperCommand>
 80087f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d002      	beq.n	8008802 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80087fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008800:	e02e      	b.n	8008860 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2100      	movs	r1, #0
 8008808:	4618      	mov	r0, r3
 800880a:	f002 fae8 	bl	800adde <SDIO_GetResponse>
 800880e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	0fdb      	lsrs	r3, r3, #31
 8008814:	2b01      	cmp	r3, #1
 8008816:	d101      	bne.n	800881c <SD_PowerON+0xcc>
 8008818:	2301      	movs	r3, #1
 800881a:	e000      	b.n	800881e <SD_PowerON+0xce>
 800881c:	2300      	movs	r3, #0
 800881e:	613b      	str	r3, [r7, #16]

    count++;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	3301      	adds	r3, #1
 8008824:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800882c:	4293      	cmp	r3, r2
 800882e:	d802      	bhi.n	8008836 <SD_PowerON+0xe6>
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d0cc      	beq.n	80087d0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800883c:	4293      	cmp	r3, r2
 800883e:	d902      	bls.n	8008846 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008844:	e00c      	b.n	8008860 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d003      	beq.n	8008858 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	645a      	str	r2, [r3, #68]	; 0x44
 8008856:	e002      	b.n	800885e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3718      	adds	r7, #24
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	c1100000 	.word	0xc1100000

0800886c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d102      	bne.n	8008882 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800887c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008880:	e018      	b.n	80088b4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800888a:	041b      	lsls	r3, r3, #16
 800888c:	4619      	mov	r1, r3
 800888e:	4610      	mov	r0, r2
 8008890:	f002 fcf6 	bl	800b280 <SDMMC_CmdSendStatus>
 8008894:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d001      	beq.n	80088a0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	e009      	b.n	80088b4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2100      	movs	r1, #0
 80088a6:	4618      	mov	r0, r3
 80088a8:	f002 fa99 	bl	800adde <SDIO_GetResponse>
 80088ac:	4602      	mov	r2, r0
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80088c4:	2300      	movs	r3, #0
 80088c6:	60fb      	str	r3, [r7, #12]
 80088c8:	2300      	movs	r3, #0
 80088ca:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2100      	movs	r1, #0
 80088d2:	4618      	mov	r0, r3
 80088d4:	f002 fa83 	bl	800adde <SDIO_GetResponse>
 80088d8:	4603      	mov	r3, r0
 80088da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80088e2:	d102      	bne.n	80088ea <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80088e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088e8:	e02f      	b.n	800894a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80088ea:	f107 030c 	add.w	r3, r7, #12
 80088ee:	4619      	mov	r1, r3
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 f879 	bl	80089e8 <SD_FindSCR>
 80088f6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d001      	beq.n	8008902 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	e023      	b.n	800894a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01c      	beq.n	8008946 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008914:	041b      	lsls	r3, r3, #16
 8008916:	4619      	mov	r1, r3
 8008918:	4610      	mov	r0, r2
 800891a:	f002 fbcb 	bl	800b0b4 <SDMMC_CmdAppCommand>
 800891e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d001      	beq.n	800892a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	e00f      	b.n	800894a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2102      	movs	r1, #2
 8008930:	4618      	mov	r0, r3
 8008932:	f002 fc04 	bl	800b13e <SDMMC_CmdBusWidth>
 8008936:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d001      	beq.n	8008942 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	e003      	b.n	800894a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008942:	2300      	movs	r3, #0
 8008944:	e001      	b.n	800894a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008946:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800894a:	4618      	mov	r0, r3
 800894c:	3718      	adds	r7, #24
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b086      	sub	sp, #24
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800895a:	2300      	movs	r3, #0
 800895c:	60fb      	str	r3, [r7, #12]
 800895e:	2300      	movs	r3, #0
 8008960:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2100      	movs	r1, #0
 8008968:	4618      	mov	r0, r3
 800896a:	f002 fa38 	bl	800adde <SDIO_GetResponse>
 800896e:	4603      	mov	r3, r0
 8008970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008974:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008978:	d102      	bne.n	8008980 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800897a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800897e:	e02f      	b.n	80089e0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008980:	f107 030c 	add.w	r3, r7, #12
 8008984:	4619      	mov	r1, r3
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 f82e 	bl	80089e8 <SD_FindSCR>
 800898c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	e023      	b.n	80089e0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d01c      	beq.n	80089dc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089aa:	041b      	lsls	r3, r3, #16
 80089ac:	4619      	mov	r1, r3
 80089ae:	4610      	mov	r0, r2
 80089b0:	f002 fb80 	bl	800b0b4 <SDMMC_CmdAppCommand>
 80089b4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	e00f      	b.n	80089e0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2100      	movs	r1, #0
 80089c6:	4618      	mov	r0, r3
 80089c8:	f002 fbb9 	bl	800b13e <SDMMC_CmdBusWidth>
 80089cc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d001      	beq.n	80089d8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	e003      	b.n	80089e0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80089d8:	2300      	movs	r3, #0
 80089da:	e001      	b.n	80089e0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80089dc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3718      	adds	r7, #24
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80089e8:	b590      	push	{r4, r7, lr}
 80089ea:	b08f      	sub	sp, #60	; 0x3c
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80089f2:	f7fb fd63 	bl	80044bc <HAL_GetTick>
 80089f6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80089fc:	2300      	movs	r3, #0
 80089fe:	60bb      	str	r3, [r7, #8]
 8008a00:	2300      	movs	r3, #0
 8008a02:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2108      	movs	r1, #8
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f002 fa24 	bl	800ae5c <SDMMC_CmdBlockLength>
 8008a14:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1e:	e0a9      	b.n	8008b74 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a28:	041b      	lsls	r3, r3, #16
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	f002 fb41 	bl	800b0b4 <SDMMC_CmdAppCommand>
 8008a32:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d001      	beq.n	8008a3e <SD_FindSCR+0x56>
  {
    return errorstate;
 8008a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3c:	e09a      	b.n	8008b74 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a42:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008a44:	2308      	movs	r3, #8
 8008a46:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008a48:	2330      	movs	r3, #48	; 0x30
 8008a4a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008a4c:	2302      	movs	r3, #2
 8008a4e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008a50:	2300      	movs	r3, #0
 8008a52:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008a54:	2301      	movs	r3, #1
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f107 0210 	add.w	r2, r7, #16
 8008a60:	4611      	mov	r1, r2
 8008a62:	4618      	mov	r0, r3
 8008a64:	f002 f9ce 	bl	800ae04 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f002 fb88 	bl	800b182 <SDMMC_CmdSendSCR>
 8008a72:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d022      	beq.n	8008ac0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a7c:	e07a      	b.n	8008b74 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00e      	beq.n	8008aaa <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6819      	ldr	r1, [r3, #0]
 8008a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	f107 0208 	add.w	r2, r7, #8
 8008a98:	18d4      	adds	r4, r2, r3
 8008a9a:	4608      	mov	r0, r1
 8008a9c:	f002 f92d 	bl	800acfa <SDIO_ReadFIFO>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	6023      	str	r3, [r4, #0]
      index++;
 8008aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008aaa:	f7fb fd07 	bl	80044bc <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab8:	d102      	bne.n	8008ac0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008aba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008abe:	e059      	b.n	8008b74 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ac6:	f240 432a 	movw	r3, #1066	; 0x42a
 8008aca:	4013      	ands	r3, r2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0d6      	beq.n	8008a7e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad6:	f003 0308 	and.w	r3, r3, #8
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2208      	movs	r2, #8
 8008ae4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008ae6:	2308      	movs	r3, #8
 8008ae8:	e044      	b.n	8008b74 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008af0:	f003 0302 	and.w	r3, r3, #2
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d005      	beq.n	8008b04 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2202      	movs	r2, #2
 8008afe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008b00:	2302      	movs	r3, #2
 8008b02:	e037      	b.n	8008b74 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b0a:	f003 0320 	and.w	r3, r3, #32
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d005      	beq.n	8008b1e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2220      	movs	r2, #32
 8008b18:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008b1a:	2320      	movs	r3, #32
 8008b1c:	e02a      	b.n	8008b74 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f240 523a 	movw	r2, #1338	; 0x53a
 8008b26:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	061a      	lsls	r2, r3, #24
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	021b      	lsls	r3, r3, #8
 8008b30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008b34:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	0a1b      	lsrs	r3, r3, #8
 8008b3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008b3e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	0e1b      	lsrs	r3, r3, #24
 8008b44:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b48:	601a      	str	r2, [r3, #0]
    scr++;
 8008b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4c:	3304      	adds	r3, #4
 8008b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	061a      	lsls	r2, r3, #24
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	021b      	lsls	r3, r3, #8
 8008b58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008b5c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	0a1b      	lsrs	r3, r3, #8
 8008b62:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b66:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	0e1b      	lsrs	r3, r3, #24
 8008b6c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b70:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	373c      	adds	r7, #60	; 0x3c
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd90      	pop	{r4, r7, pc}

08008b7c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b88:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b8e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d03f      	beq.n	8008c16 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008b96:	2300      	movs	r3, #0
 8008b98:	617b      	str	r3, [r7, #20]
 8008b9a:	e033      	b.n	8008c04 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f002 f8aa 	bl	800acfa <SDIO_ReadFIFO>
 8008ba6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	b2da      	uxtb	r2, r3
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	0a1b      	lsrs	r3, r3, #8
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	0c1b      	lsrs	r3, r3, #16
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	3301      	adds	r3, #1
 8008be0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	3b01      	subs	r3, #1
 8008be6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	0e1b      	lsrs	r3, r3, #24
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	3301      	adds	r3, #1
 8008c02:	617b      	str	r3, [r7, #20]
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	2b07      	cmp	r3, #7
 8008c08:	d9c8      	bls.n	8008b9c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008c16:	bf00      	nop
 8008c18:	3718      	adds	r7, #24
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b086      	sub	sp, #24
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c30:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d043      	beq.n	8008cc0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008c38:	2300      	movs	r3, #0
 8008c3a:	617b      	str	r3, [r7, #20]
 8008c3c:	e037      	b.n	8008cae <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	3301      	adds	r3, #1
 8008c48:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	021a      	lsls	r2, r3, #8
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	3b01      	subs	r3, #1
 8008c66:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	041a      	lsls	r2, r3, #16
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3301      	adds	r3, #1
 8008c78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	061a      	lsls	r2, r3, #24
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	3b01      	subs	r3, #1
 8008c96:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f107 0208 	add.w	r2, r7, #8
 8008ca0:	4611      	mov	r1, r2
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f002 f836 	bl	800ad14 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	3301      	adds	r3, #1
 8008cac:	617b      	str	r3, [r7, #20]
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	2b07      	cmp	r3, #7
 8008cb2:	d9c4      	bls.n	8008c3e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	693a      	ldr	r2, [r7, #16]
 8008cbe:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008cc0:	bf00      	nop
 8008cc2:	3718      	adds	r7, #24
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d101      	bne.n	8008cda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e056      	b.n	8008d88 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d106      	bne.n	8008cfa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f7fa feaf 	bl	8003a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d10:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	685a      	ldr	r2, [r3, #4]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	431a      	orrs	r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	431a      	orrs	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	431a      	orrs	r2, r3
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	699b      	ldr	r3, [r3, #24]
 8008d32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d36:	431a      	orrs	r2, r3
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	69db      	ldr	r3, [r3, #28]
 8008d3c:	431a      	orrs	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	ea42 0103 	orr.w	r1, r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	430a      	orrs	r2, r1
 8008d50:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	0c1b      	lsrs	r3, r3, #16
 8008d58:	f003 0104 	and.w	r1, r3, #4
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	430a      	orrs	r2, r1
 8008d66:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	69da      	ldr	r2, [r3, #28]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d76:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2201      	movs	r2, #1
 8008d82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3708      	adds	r7, #8
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b088      	sub	sp, #32
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	603b      	str	r3, [r7, #0]
 8008d9c:	4613      	mov	r3, r2
 8008d9e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d101      	bne.n	8008db2 <HAL_SPI_Transmit+0x22>
 8008dae:	2302      	movs	r3, #2
 8008db0:	e11e      	b.n	8008ff0 <HAL_SPI_Transmit+0x260>
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008dba:	f7fb fb7f 	bl	80044bc <HAL_GetTick>
 8008dbe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008dc0:	88fb      	ldrh	r3, [r7, #6]
 8008dc2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d002      	beq.n	8008dd6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008dd0:	2302      	movs	r3, #2
 8008dd2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008dd4:	e103      	b.n	8008fde <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d002      	beq.n	8008de2 <HAL_SPI_Transmit+0x52>
 8008ddc:	88fb      	ldrh	r3, [r7, #6]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d102      	bne.n	8008de8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008de6:	e0fa      	b.n	8008fde <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2203      	movs	r2, #3
 8008dec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	68ba      	ldr	r2, [r7, #8]
 8008dfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	88fa      	ldrh	r2, [r7, #6]
 8008e00:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	88fa      	ldrh	r2, [r7, #6]
 8008e06:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e2e:	d107      	bne.n	8008e40 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e4a:	2b40      	cmp	r3, #64	; 0x40
 8008e4c:	d007      	beq.n	8008e5e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e66:	d14b      	bne.n	8008f00 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d002      	beq.n	8008e76 <HAL_SPI_Transmit+0xe6>
 8008e70:	8afb      	ldrh	r3, [r7, #22]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d13e      	bne.n	8008ef4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7a:	881a      	ldrh	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e86:	1c9a      	adds	r2, r3, #2
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	3b01      	subs	r3, #1
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008e9a:	e02b      	b.n	8008ef4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	f003 0302 	and.w	r3, r3, #2
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d112      	bne.n	8008ed0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eae:	881a      	ldrh	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eba:	1c9a      	adds	r2, r3, #2
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	86da      	strh	r2, [r3, #54]	; 0x36
 8008ece:	e011      	b.n	8008ef4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ed0:	f7fb faf4 	bl	80044bc <HAL_GetTick>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	1ad3      	subs	r3, r2, r3
 8008eda:	683a      	ldr	r2, [r7, #0]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d803      	bhi.n	8008ee8 <HAL_SPI_Transmit+0x158>
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee6:	d102      	bne.n	8008eee <HAL_SPI_Transmit+0x15e>
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d102      	bne.n	8008ef4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008eee:	2303      	movs	r3, #3
 8008ef0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ef2:	e074      	b.n	8008fde <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1ce      	bne.n	8008e9c <HAL_SPI_Transmit+0x10c>
 8008efe:	e04c      	b.n	8008f9a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <HAL_SPI_Transmit+0x17e>
 8008f08:	8afb      	ldrh	r3, [r7, #22]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d140      	bne.n	8008f90 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	330c      	adds	r3, #12
 8008f18:	7812      	ldrb	r2, [r2, #0]
 8008f1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f20:	1c5a      	adds	r2, r3, #1
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008f34:	e02c      	b.n	8008f90 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f003 0302 	and.w	r3, r3, #2
 8008f40:	2b02      	cmp	r3, #2
 8008f42:	d113      	bne.n	8008f6c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	330c      	adds	r3, #12
 8008f4e:	7812      	ldrb	r2, [r2, #0]
 8008f50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f56:	1c5a      	adds	r2, r3, #1
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	3b01      	subs	r3, #1
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	86da      	strh	r2, [r3, #54]	; 0x36
 8008f6a:	e011      	b.n	8008f90 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f6c:	f7fb faa6 	bl	80044bc <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d803      	bhi.n	8008f84 <HAL_SPI_Transmit+0x1f4>
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f82:	d102      	bne.n	8008f8a <HAL_SPI_Transmit+0x1fa>
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d102      	bne.n	8008f90 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008f8a:	2303      	movs	r3, #3
 8008f8c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008f8e:	e026      	b.n	8008fde <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1cd      	bne.n	8008f36 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f9a:	69ba      	ldr	r2, [r7, #24]
 8008f9c:	6839      	ldr	r1, [r7, #0]
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f000 fba4 	bl	80096ec <SPI_EndRxTxTransaction>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d002      	beq.n	8008fb0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2220      	movs	r2, #32
 8008fae:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10a      	bne.n	8008fce <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fb8:	2300      	movs	r3, #0
 8008fba:	613b      	str	r3, [r7, #16]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	613b      	str	r3, [r7, #16]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	613b      	str	r3, [r7, #16]
 8008fcc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d002      	beq.n	8008fdc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	77fb      	strb	r3, [r7, #31]
 8008fda:	e000      	b.n	8008fde <HAL_SPI_Transmit+0x24e>
  }

error:
 8008fdc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008fee:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3720      	adds	r7, #32
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af02      	add	r7, sp, #8
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	603b      	str	r3, [r7, #0]
 8009004:	4613      	mov	r3, r2
 8009006:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009008:	2300      	movs	r3, #0
 800900a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009014:	d112      	bne.n	800903c <HAL_SPI_Receive+0x44>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10e      	bne.n	800903c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2204      	movs	r2, #4
 8009022:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009026:	88fa      	ldrh	r2, [r7, #6]
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	4613      	mov	r3, r2
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	68b9      	ldr	r1, [r7, #8]
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 f8e9 	bl	800920a <HAL_SPI_TransmitReceive>
 8009038:	4603      	mov	r3, r0
 800903a:	e0e2      	b.n	8009202 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009042:	2b01      	cmp	r3, #1
 8009044:	d101      	bne.n	800904a <HAL_SPI_Receive+0x52>
 8009046:	2302      	movs	r3, #2
 8009048:	e0db      	b.n	8009202 <HAL_SPI_Receive+0x20a>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009052:	f7fb fa33 	bl	80044bc <HAL_GetTick>
 8009056:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800905e:	b2db      	uxtb	r3, r3
 8009060:	2b01      	cmp	r3, #1
 8009062:	d002      	beq.n	800906a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009064:	2302      	movs	r3, #2
 8009066:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009068:	e0c2      	b.n	80091f0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d002      	beq.n	8009076 <HAL_SPI_Receive+0x7e>
 8009070:	88fb      	ldrh	r3, [r7, #6]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d102      	bne.n	800907c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	75fb      	strb	r3, [r7, #23]
    goto error;
 800907a:	e0b9      	b.n	80091f0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2204      	movs	r2, #4
 8009080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	88fa      	ldrh	r2, [r7, #6]
 8009094:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	88fa      	ldrh	r2, [r7, #6]
 800909a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2200      	movs	r2, #0
 80090a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2200      	movs	r2, #0
 80090a6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2200      	movs	r2, #0
 80090ac:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2200      	movs	r2, #0
 80090b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	689b      	ldr	r3, [r3, #8]
 80090be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090c2:	d107      	bne.n	80090d4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80090d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090de:	2b40      	cmp	r3, #64	; 0x40
 80090e0:	d007      	beq.n	80090f2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d162      	bne.n	80091c0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80090fa:	e02e      	b.n	800915a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	f003 0301 	and.w	r3, r3, #1
 8009106:	2b01      	cmp	r3, #1
 8009108:	d115      	bne.n	8009136 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f103 020c 	add.w	r2, r3, #12
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009116:	7812      	ldrb	r2, [r2, #0]
 8009118:	b2d2      	uxtb	r2, r2
 800911a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009120:	1c5a      	adds	r2, r3, #1
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800912a:	b29b      	uxth	r3, r3
 800912c:	3b01      	subs	r3, #1
 800912e:	b29a      	uxth	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009134:	e011      	b.n	800915a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009136:	f7fb f9c1 	bl	80044bc <HAL_GetTick>
 800913a:	4602      	mov	r2, r0
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	1ad3      	subs	r3, r2, r3
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	429a      	cmp	r2, r3
 8009144:	d803      	bhi.n	800914e <HAL_SPI_Receive+0x156>
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800914c:	d102      	bne.n	8009154 <HAL_SPI_Receive+0x15c>
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d102      	bne.n	800915a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8009154:	2303      	movs	r3, #3
 8009156:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009158:	e04a      	b.n	80091f0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800915e:	b29b      	uxth	r3, r3
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1cb      	bne.n	80090fc <HAL_SPI_Receive+0x104>
 8009164:	e031      	b.n	80091ca <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b01      	cmp	r3, #1
 8009172:	d113      	bne.n	800919c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68da      	ldr	r2, [r3, #12]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800917e:	b292      	uxth	r2, r2
 8009180:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009186:	1c9a      	adds	r2, r3, #2
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009190:	b29b      	uxth	r3, r3
 8009192:	3b01      	subs	r3, #1
 8009194:	b29a      	uxth	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	87da      	strh	r2, [r3, #62]	; 0x3e
 800919a:	e011      	b.n	80091c0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800919c:	f7fb f98e 	bl	80044bc <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d803      	bhi.n	80091b4 <HAL_SPI_Receive+0x1bc>
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b2:	d102      	bne.n	80091ba <HAL_SPI_Receive+0x1c2>
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d102      	bne.n	80091c0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80091ba:	2303      	movs	r3, #3
 80091bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80091be:	e017      	b.n	80091f0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1cd      	bne.n	8009166 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	6839      	ldr	r1, [r7, #0]
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f000 fa27 	bl	8009622 <SPI_EndRxTransaction>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d002      	beq.n	80091e0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2220      	movs	r2, #32
 80091de:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d002      	beq.n	80091ee <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	75fb      	strb	r3, [r7, #23]
 80091ec:	e000      	b.n	80091f0 <HAL_SPI_Receive+0x1f8>
  }

error :
 80091ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009200:	7dfb      	ldrb	r3, [r7, #23]
}
 8009202:	4618      	mov	r0, r3
 8009204:	3718      	adds	r7, #24
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b08c      	sub	sp, #48	; 0x30
 800920e:	af00      	add	r7, sp, #0
 8009210:	60f8      	str	r0, [r7, #12]
 8009212:	60b9      	str	r1, [r7, #8]
 8009214:	607a      	str	r2, [r7, #4]
 8009216:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009218:	2301      	movs	r3, #1
 800921a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800921c:	2300      	movs	r3, #0
 800921e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009228:	2b01      	cmp	r3, #1
 800922a:	d101      	bne.n	8009230 <HAL_SPI_TransmitReceive+0x26>
 800922c:	2302      	movs	r3, #2
 800922e:	e18a      	b.n	8009546 <HAL_SPI_TransmitReceive+0x33c>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009238:	f7fb f940 	bl	80044bc <HAL_GetTick>
 800923c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009244:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800924e:	887b      	ldrh	r3, [r7, #2]
 8009250:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009252:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009256:	2b01      	cmp	r3, #1
 8009258:	d00f      	beq.n	800927a <HAL_SPI_TransmitReceive+0x70>
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009260:	d107      	bne.n	8009272 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d103      	bne.n	8009272 <HAL_SPI_TransmitReceive+0x68>
 800926a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800926e:	2b04      	cmp	r3, #4
 8009270:	d003      	beq.n	800927a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009272:	2302      	movs	r3, #2
 8009274:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009278:	e15b      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d005      	beq.n	800928c <HAL_SPI_TransmitReceive+0x82>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <HAL_SPI_TransmitReceive+0x82>
 8009286:	887b      	ldrh	r3, [r7, #2]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d103      	bne.n	8009294 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800928c:	2301      	movs	r3, #1
 800928e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009292:	e14e      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800929a:	b2db      	uxtb	r3, r3
 800929c:	2b04      	cmp	r3, #4
 800929e:	d003      	beq.n	80092a8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2205      	movs	r2, #5
 80092a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	887a      	ldrh	r2, [r7, #2]
 80092b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	887a      	ldrh	r2, [r7, #2]
 80092be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	887a      	ldrh	r2, [r7, #2]
 80092ca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	887a      	ldrh	r2, [r7, #2]
 80092d0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2200      	movs	r2, #0
 80092d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2200      	movs	r2, #0
 80092dc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e8:	2b40      	cmp	r3, #64	; 0x40
 80092ea:	d007      	beq.n	80092fc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	681a      	ldr	r2, [r3, #0]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009304:	d178      	bne.n	80093f8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <HAL_SPI_TransmitReceive+0x10a>
 800930e:	8b7b      	ldrh	r3, [r7, #26]
 8009310:	2b01      	cmp	r3, #1
 8009312:	d166      	bne.n	80093e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009318:	881a      	ldrh	r2, [r3, #0]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009324:	1c9a      	adds	r2, r3, #2
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800932e:	b29b      	uxth	r3, r3
 8009330:	3b01      	subs	r3, #1
 8009332:	b29a      	uxth	r2, r3
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009338:	e053      	b.n	80093e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f003 0302 	and.w	r3, r3, #2
 8009344:	2b02      	cmp	r3, #2
 8009346:	d11b      	bne.n	8009380 <HAL_SPI_TransmitReceive+0x176>
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800934c:	b29b      	uxth	r3, r3
 800934e:	2b00      	cmp	r3, #0
 8009350:	d016      	beq.n	8009380 <HAL_SPI_TransmitReceive+0x176>
 8009352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009354:	2b01      	cmp	r3, #1
 8009356:	d113      	bne.n	8009380 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800935c:	881a      	ldrh	r2, [r3, #0]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009368:	1c9a      	adds	r2, r3, #2
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009372:	b29b      	uxth	r3, r3
 8009374:	3b01      	subs	r3, #1
 8009376:	b29a      	uxth	r2, r3
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800937c:	2300      	movs	r3, #0
 800937e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	f003 0301 	and.w	r3, r3, #1
 800938a:	2b01      	cmp	r3, #1
 800938c:	d119      	bne.n	80093c2 <HAL_SPI_TransmitReceive+0x1b8>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009392:	b29b      	uxth	r3, r3
 8009394:	2b00      	cmp	r3, #0
 8009396:	d014      	beq.n	80093c2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68da      	ldr	r2, [r3, #12]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a2:	b292      	uxth	r2, r2
 80093a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093aa:	1c9a      	adds	r2, r3, #2
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	3b01      	subs	r3, #1
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093be:	2301      	movs	r3, #1
 80093c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80093c2:	f7fb f87b 	bl	80044bc <HAL_GetTick>
 80093c6:	4602      	mov	r2, r0
 80093c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ca:	1ad3      	subs	r3, r2, r3
 80093cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d807      	bhi.n	80093e2 <HAL_SPI_TransmitReceive+0x1d8>
 80093d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d8:	d003      	beq.n	80093e2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80093da:	2303      	movs	r3, #3
 80093dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80093e0:	e0a7      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d1a6      	bne.n	800933a <HAL_SPI_TransmitReceive+0x130>
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1a1      	bne.n	800933a <HAL_SPI_TransmitReceive+0x130>
 80093f6:	e07c      	b.n	80094f2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d002      	beq.n	8009406 <HAL_SPI_TransmitReceive+0x1fc>
 8009400:	8b7b      	ldrh	r3, [r7, #26]
 8009402:	2b01      	cmp	r3, #1
 8009404:	d16b      	bne.n	80094de <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	330c      	adds	r3, #12
 8009410:	7812      	ldrb	r2, [r2, #0]
 8009412:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009418:	1c5a      	adds	r2, r3, #1
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009422:	b29b      	uxth	r3, r3
 8009424:	3b01      	subs	r3, #1
 8009426:	b29a      	uxth	r2, r3
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800942c:	e057      	b.n	80094de <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	f003 0302 	and.w	r3, r3, #2
 8009438:	2b02      	cmp	r3, #2
 800943a:	d11c      	bne.n	8009476 <HAL_SPI_TransmitReceive+0x26c>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009440:	b29b      	uxth	r3, r3
 8009442:	2b00      	cmp	r3, #0
 8009444:	d017      	beq.n	8009476 <HAL_SPI_TransmitReceive+0x26c>
 8009446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009448:	2b01      	cmp	r3, #1
 800944a:	d114      	bne.n	8009476 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	330c      	adds	r3, #12
 8009456:	7812      	ldrb	r2, [r2, #0]
 8009458:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009468:	b29b      	uxth	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	b29a      	uxth	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009472:	2300      	movs	r3, #0
 8009474:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f003 0301 	and.w	r3, r3, #1
 8009480:	2b01      	cmp	r3, #1
 8009482:	d119      	bne.n	80094b8 <HAL_SPI_TransmitReceive+0x2ae>
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009488:	b29b      	uxth	r3, r3
 800948a:	2b00      	cmp	r3, #0
 800948c:	d014      	beq.n	80094b8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	68da      	ldr	r2, [r3, #12]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009498:	b2d2      	uxtb	r2, r2
 800949a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a0:	1c5a      	adds	r2, r3, #1
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	3b01      	subs	r3, #1
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80094b4:	2301      	movs	r3, #1
 80094b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80094b8:	f7fb f800 	bl	80044bc <HAL_GetTick>
 80094bc:	4602      	mov	r2, r0
 80094be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d803      	bhi.n	80094d0 <HAL_SPI_TransmitReceive+0x2c6>
 80094c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ce:	d102      	bne.n	80094d6 <HAL_SPI_TransmitReceive+0x2cc>
 80094d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d103      	bne.n	80094de <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80094dc:	e029      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d1a2      	bne.n	800942e <HAL_SPI_TransmitReceive+0x224>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d19d      	bne.n	800942e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80094f6:	68f8      	ldr	r0, [r7, #12]
 80094f8:	f000 f8f8 	bl	80096ec <SPI_EndRxTxTransaction>
 80094fc:	4603      	mov	r3, r0
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d006      	beq.n	8009510 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009502:	2301      	movs	r3, #1
 8009504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2220      	movs	r2, #32
 800950c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800950e:	e010      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10b      	bne.n	8009530 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009518:	2300      	movs	r3, #0
 800951a:	617b      	str	r3, [r7, #20]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	617b      	str	r3, [r7, #20]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	617b      	str	r3, [r7, #20]
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	e000      	b.n	8009532 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009530:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2200      	movs	r2, #0
 800953e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009542:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009546:	4618      	mov	r0, r3
 8009548:	3730      	adds	r7, #48	; 0x30
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}

0800954e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800954e:	b580      	push	{r7, lr}
 8009550:	b084      	sub	sp, #16
 8009552:	af00      	add	r7, sp, #0
 8009554:	60f8      	str	r0, [r7, #12]
 8009556:	60b9      	str	r1, [r7, #8]
 8009558:	603b      	str	r3, [r7, #0]
 800955a:	4613      	mov	r3, r2
 800955c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800955e:	e04c      	b.n	80095fa <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009566:	d048      	beq.n	80095fa <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009568:	f7fa ffa8 	bl	80044bc <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	683a      	ldr	r2, [r7, #0]
 8009574:	429a      	cmp	r2, r3
 8009576:	d902      	bls.n	800957e <SPI_WaitFlagStateUntilTimeout+0x30>
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d13d      	bne.n	80095fa <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	685a      	ldr	r2, [r3, #4]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800958c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009596:	d111      	bne.n	80095bc <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095a0:	d004      	beq.n	80095ac <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095aa:	d107      	bne.n	80095bc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095c4:	d10f      	bne.n	80095e6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80095d4:	601a      	str	r2, [r3, #0]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2201      	movs	r2, #1
 80095ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e00f      	b.n	800961a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	689a      	ldr	r2, [r3, #8]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	4013      	ands	r3, r2
 8009604:	68ba      	ldr	r2, [r7, #8]
 8009606:	429a      	cmp	r2, r3
 8009608:	bf0c      	ite	eq
 800960a:	2301      	moveq	r3, #1
 800960c:	2300      	movne	r3, #0
 800960e:	b2db      	uxtb	r3, r3
 8009610:	461a      	mov	r2, r3
 8009612:	79fb      	ldrb	r3, [r7, #7]
 8009614:	429a      	cmp	r2, r3
 8009616:	d1a3      	bne.n	8009560 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009618:	2300      	movs	r3, #0
}
 800961a:	4618      	mov	r0, r3
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}

08009622 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009622:	b580      	push	{r7, lr}
 8009624:	b086      	sub	sp, #24
 8009626:	af02      	add	r7, sp, #8
 8009628:	60f8      	str	r0, [r7, #12]
 800962a:	60b9      	str	r1, [r7, #8]
 800962c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009636:	d111      	bne.n	800965c <SPI_EndRxTransaction+0x3a>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009640:	d004      	beq.n	800964c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800964a:	d107      	bne.n	800965c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800965a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009664:	d12a      	bne.n	80096bc <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800966e:	d012      	beq.n	8009696 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	9300      	str	r3, [sp, #0]
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	2200      	movs	r2, #0
 8009678:	2180      	movs	r1, #128	; 0x80
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	f7ff ff67 	bl	800954e <SPI_WaitFlagStateUntilTimeout>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d02d      	beq.n	80096e2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968a:	f043 0220 	orr.w	r2, r3, #32
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e026      	b.n	80096e4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	2200      	movs	r2, #0
 800969e:	2101      	movs	r1, #1
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f7ff ff54 	bl	800954e <SPI_WaitFlagStateUntilTimeout>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d01a      	beq.n	80096e2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b0:	f043 0220 	orr.w	r2, r3, #32
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80096b8:	2303      	movs	r3, #3
 80096ba:	e013      	b.n	80096e4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	2200      	movs	r2, #0
 80096c4:	2101      	movs	r1, #1
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	f7ff ff41 	bl	800954e <SPI_WaitFlagStateUntilTimeout>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d007      	beq.n	80096e2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096d6:	f043 0220 	orr.w	r2, r3, #32
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e000      	b.n	80096e4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b088      	sub	sp, #32
 80096f0:	af02      	add	r7, sp, #8
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80096f8:	4b1b      	ldr	r3, [pc, #108]	; (8009768 <SPI_EndRxTxTransaction+0x7c>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a1b      	ldr	r2, [pc, #108]	; (800976c <SPI_EndRxTxTransaction+0x80>)
 80096fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009702:	0d5b      	lsrs	r3, r3, #21
 8009704:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009708:	fb02 f303 	mul.w	r3, r2, r3
 800970c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009716:	d112      	bne.n	800973e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	9300      	str	r3, [sp, #0]
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	2200      	movs	r2, #0
 8009720:	2180      	movs	r1, #128	; 0x80
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f7ff ff13 	bl	800954e <SPI_WaitFlagStateUntilTimeout>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d016      	beq.n	800975c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009732:	f043 0220 	orr.w	r2, r3, #32
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800973a:	2303      	movs	r3, #3
 800973c:	e00f      	b.n	800975e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00a      	beq.n	800975a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	3b01      	subs	r3, #1
 8009748:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009754:	2b80      	cmp	r3, #128	; 0x80
 8009756:	d0f2      	beq.n	800973e <SPI_EndRxTxTransaction+0x52>
 8009758:	e000      	b.n	800975c <SPI_EndRxTxTransaction+0x70>
        break;
 800975a:	bf00      	nop
  }

  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3718      	adds	r7, #24
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	20000000 	.word	0x20000000
 800976c:	165e9f81 	.word	0x165e9f81

08009770 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d101      	bne.n	8009782 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800977e:	2301      	movs	r3, #1
 8009780:	e01d      	b.n	80097be <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009788:	b2db      	uxtb	r3, r3
 800978a:	2b00      	cmp	r3, #0
 800978c:	d106      	bne.n	800979c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7fa fa1a 	bl	8003bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2202      	movs	r2, #2
 80097a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	3304      	adds	r3, #4
 80097ac:	4619      	mov	r1, r3
 80097ae:	4610      	mov	r0, r2
 80097b0:	f000 fb56 	bl	8009e60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097bc:	2300      	movs	r3, #0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3708      	adds	r7, #8
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}

080097c6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097c6:	b480      	push	{r7}
 80097c8:	b085      	sub	sp, #20
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68da      	ldr	r2, [r3, #12]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f042 0201 	orr.w	r2, r2, #1
 80097dc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f003 0307 	and.w	r3, r3, #7
 80097e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2b06      	cmp	r3, #6
 80097ee:	d007      	beq.n	8009800 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f042 0201 	orr.w	r2, r2, #1
 80097fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3714      	adds	r7, #20
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b082      	sub	sp, #8
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d101      	bne.n	8009820 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	e01d      	b.n	800985c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b00      	cmp	r3, #0
 800982a:	d106      	bne.n	800983a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f7fa f957 	bl	8003ae8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2202      	movs	r2, #2
 800983e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	3304      	adds	r3, #4
 800984a:	4619      	mov	r1, r3
 800984c:	4610      	mov	r0, r2
 800984e:	f000 fb07 	bl	8009e60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2201      	movs	r2, #1
 8009856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800985a:	2300      	movs	r3, #0
}
 800985c:	4618      	mov	r0, r3
 800985e:	3708      	adds	r7, #8
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2201      	movs	r2, #1
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	4618      	mov	r0, r3
 8009878:	f000 fd42 	bl	800a300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a15      	ldr	r2, [pc, #84]	; (80098d8 <HAL_TIM_PWM_Start+0x74>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d004      	beq.n	8009890 <HAL_TIM_PWM_Start+0x2c>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a14      	ldr	r2, [pc, #80]	; (80098dc <HAL_TIM_PWM_Start+0x78>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d101      	bne.n	8009894 <HAL_TIM_PWM_Start+0x30>
 8009890:	2301      	movs	r3, #1
 8009892:	e000      	b.n	8009896 <HAL_TIM_PWM_Start+0x32>
 8009894:	2300      	movs	r3, #0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d007      	beq.n	80098aa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80098a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	f003 0307 	and.w	r3, r3, #7
 80098b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2b06      	cmp	r3, #6
 80098ba:	d007      	beq.n	80098cc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f042 0201 	orr.w	r2, r2, #1
 80098ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	40010000 	.word	0x40010000
 80098dc:	40010400 	.word	0x40010400

080098e0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b086      	sub	sp, #24
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d101      	bne.n	80098f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	e083      	b.n	80099fc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d106      	bne.n	800990e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f7fa f9d3 	bl	8003cb4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2202      	movs	r2, #2
 8009912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	6812      	ldr	r2, [r2, #0]
 8009920:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009924:	f023 0307 	bic.w	r3, r3, #7
 8009928:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	3304      	adds	r3, #4
 8009932:	4619      	mov	r1, r3
 8009934:	4610      	mov	r0, r2
 8009936:	f000 fa93 	bl	8009e60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	699b      	ldr	r3, [r3, #24]
 8009948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	6a1b      	ldr	r3, [r3, #32]
 8009950:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	697a      	ldr	r2, [r7, #20]
 8009958:	4313      	orrs	r3, r2
 800995a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009962:	f023 0303 	bic.w	r3, r3, #3
 8009966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	689a      	ldr	r2, [r3, #8]
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	021b      	lsls	r3, r3, #8
 8009972:	4313      	orrs	r3, r2
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	4313      	orrs	r3, r2
 8009978:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009980:	f023 030c 	bic.w	r3, r3, #12
 8009984:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800998c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009990:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	68da      	ldr	r2, [r3, #12]
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	69db      	ldr	r3, [r3, #28]
 800999a:	021b      	lsls	r3, r3, #8
 800999c:	4313      	orrs	r3, r2
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	691b      	ldr	r3, [r3, #16]
 80099a8:	011a      	lsls	r2, r3, #4
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	6a1b      	ldr	r3, [r3, #32]
 80099ae:	031b      	lsls	r3, r3, #12
 80099b0:	4313      	orrs	r3, r2
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	4313      	orrs	r3, r2
 80099b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80099be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80099c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	685a      	ldr	r2, [r3, #4]
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	695b      	ldr	r3, [r3, #20]
 80099d0:	011b      	lsls	r3, r3, #4
 80099d2:	4313      	orrs	r3, r2
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	697a      	ldr	r2, [r7, #20]
 80099e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	693a      	ldr	r2, [r7, #16]
 80099e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	68fa      	ldr	r2, [r7, #12]
 80099f0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2201      	movs	r2, #1
 80099f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099fa:	2300      	movs	r3, #0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <HAL_TIM_Encoder_Start+0x16>
 8009a14:	2b04      	cmp	r3, #4
 8009a16:	d008      	beq.n	8009a2a <HAL_TIM_Encoder_Start+0x26>
 8009a18:	e00f      	b.n	8009a3a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	2100      	movs	r1, #0
 8009a22:	4618      	mov	r0, r3
 8009a24:	f000 fc6c 	bl	800a300 <TIM_CCxChannelCmd>
      break;
 8009a28:	e016      	b.n	8009a58 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	2104      	movs	r1, #4
 8009a32:	4618      	mov	r0, r3
 8009a34:	f000 fc64 	bl	800a300 <TIM_CCxChannelCmd>
      break;
 8009a38:	e00e      	b.n	8009a58 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	2100      	movs	r1, #0
 8009a42:	4618      	mov	r0, r3
 8009a44:	f000 fc5c 	bl	800a300 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	2104      	movs	r1, #4
 8009a50:	4618      	mov	r0, r3
 8009a52:	f000 fc55 	bl	800a300 <TIM_CCxChannelCmd>
      break;
 8009a56:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f042 0201 	orr.w	r2, r2, #1
 8009a66:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b082      	sub	sp, #8
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	f003 0302 	and.w	r3, r3, #2
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	d122      	bne.n	8009ace <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	f003 0302 	and.w	r3, r3, #2
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d11b      	bne.n	8009ace <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f06f 0202 	mvn.w	r2, #2
 8009a9e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	699b      	ldr	r3, [r3, #24]
 8009aac:	f003 0303 	and.w	r3, r3, #3
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d003      	beq.n	8009abc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f9b5 	bl	8009e24 <HAL_TIM_IC_CaptureCallback>
 8009aba:	e005      	b.n	8009ac8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 f9a7 	bl	8009e10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f9b8 	bl	8009e38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	f003 0304 	and.w	r3, r3, #4
 8009ad8:	2b04      	cmp	r3, #4
 8009ada:	d122      	bne.n	8009b22 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	68db      	ldr	r3, [r3, #12]
 8009ae2:	f003 0304 	and.w	r3, r3, #4
 8009ae6:	2b04      	cmp	r3, #4
 8009ae8:	d11b      	bne.n	8009b22 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f06f 0204 	mvn.w	r2, #4
 8009af2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2202      	movs	r2, #2
 8009af8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	699b      	ldr	r3, [r3, #24]
 8009b00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d003      	beq.n	8009b10 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 f98b 	bl	8009e24 <HAL_TIM_IC_CaptureCallback>
 8009b0e:	e005      	b.n	8009b1c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f97d 	bl	8009e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 f98e 	bl	8009e38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	691b      	ldr	r3, [r3, #16]
 8009b28:	f003 0308 	and.w	r3, r3, #8
 8009b2c:	2b08      	cmp	r3, #8
 8009b2e:	d122      	bne.n	8009b76 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	f003 0308 	and.w	r3, r3, #8
 8009b3a:	2b08      	cmp	r3, #8
 8009b3c:	d11b      	bne.n	8009b76 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f06f 0208 	mvn.w	r2, #8
 8009b46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2204      	movs	r2, #4
 8009b4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69db      	ldr	r3, [r3, #28]
 8009b54:	f003 0303 	and.w	r3, r3, #3
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d003      	beq.n	8009b64 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 f961 	bl	8009e24 <HAL_TIM_IC_CaptureCallback>
 8009b62:	e005      	b.n	8009b70 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 f953 	bl	8009e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f000 f964 	bl	8009e38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	691b      	ldr	r3, [r3, #16]
 8009b7c:	f003 0310 	and.w	r3, r3, #16
 8009b80:	2b10      	cmp	r3, #16
 8009b82:	d122      	bne.n	8009bca <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	68db      	ldr	r3, [r3, #12]
 8009b8a:	f003 0310 	and.w	r3, r3, #16
 8009b8e:	2b10      	cmp	r3, #16
 8009b90:	d11b      	bne.n	8009bca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f06f 0210 	mvn.w	r2, #16
 8009b9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2208      	movs	r2, #8
 8009ba0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	69db      	ldr	r3, [r3, #28]
 8009ba8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d003      	beq.n	8009bb8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 f937 	bl	8009e24 <HAL_TIM_IC_CaptureCallback>
 8009bb6:	e005      	b.n	8009bc4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 f929 	bl	8009e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 f93a 	bl	8009e38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	691b      	ldr	r3, [r3, #16]
 8009bd0:	f003 0301 	and.w	r3, r3, #1
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d10e      	bne.n	8009bf6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	68db      	ldr	r3, [r3, #12]
 8009bde:	f003 0301 	and.w	r3, r3, #1
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	d107      	bne.n	8009bf6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f06f 0201 	mvn.w	r2, #1
 8009bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f7f8 fcb1 	bl	8002558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	691b      	ldr	r3, [r3, #16]
 8009bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c00:	2b80      	cmp	r3, #128	; 0x80
 8009c02:	d10e      	bne.n	8009c22 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c0e:	2b80      	cmp	r3, #128	; 0x80
 8009c10:	d107      	bne.n	8009c22 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 fc6d 	bl	800a4fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	691b      	ldr	r3, [r3, #16]
 8009c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c2c:	2b40      	cmp	r3, #64	; 0x40
 8009c2e:	d10e      	bne.n	8009c4e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c3a:	2b40      	cmp	r3, #64	; 0x40
 8009c3c:	d107      	bne.n	8009c4e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 f8ff 	bl	8009e4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	f003 0320 	and.w	r3, r3, #32
 8009c58:	2b20      	cmp	r3, #32
 8009c5a:	d10e      	bne.n	8009c7a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	f003 0320 	and.w	r3, r3, #32
 8009c66:	2b20      	cmp	r3, #32
 8009c68:	d107      	bne.n	8009c7a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f06f 0220 	mvn.w	r2, #32
 8009c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 fc37 	bl	800a4e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c7a:	bf00      	nop
 8009c7c:	3708      	adds	r7, #8
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}
	...

08009c84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d101      	bne.n	8009c9e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009c9a:	2302      	movs	r3, #2
 8009c9c:	e0b4      	b.n	8009e08 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2202      	movs	r2, #2
 8009caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2b0c      	cmp	r3, #12
 8009cb2:	f200 809f 	bhi.w	8009df4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009cb6:	a201      	add	r2, pc, #4	; (adr r2, 8009cbc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cbc:	08009cf1 	.word	0x08009cf1
 8009cc0:	08009df5 	.word	0x08009df5
 8009cc4:	08009df5 	.word	0x08009df5
 8009cc8:	08009df5 	.word	0x08009df5
 8009ccc:	08009d31 	.word	0x08009d31
 8009cd0:	08009df5 	.word	0x08009df5
 8009cd4:	08009df5 	.word	0x08009df5
 8009cd8:	08009df5 	.word	0x08009df5
 8009cdc:	08009d73 	.word	0x08009d73
 8009ce0:	08009df5 	.word	0x08009df5
 8009ce4:	08009df5 	.word	0x08009df5
 8009ce8:	08009df5 	.word	0x08009df5
 8009cec:	08009db3 	.word	0x08009db3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68b9      	ldr	r1, [r7, #8]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f000 f952 	bl	8009fa0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	699a      	ldr	r2, [r3, #24]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f042 0208 	orr.w	r2, r2, #8
 8009d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	699a      	ldr	r2, [r3, #24]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f022 0204 	bic.w	r2, r2, #4
 8009d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	6999      	ldr	r1, [r3, #24]
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	691a      	ldr	r2, [r3, #16]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	619a      	str	r2, [r3, #24]
      break;
 8009d2e:	e062      	b.n	8009df6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68b9      	ldr	r1, [r7, #8]
 8009d36:	4618      	mov	r0, r3
 8009d38:	f000 f9a2 	bl	800a080 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	699a      	ldr	r2, [r3, #24]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	699a      	ldr	r2, [r3, #24]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	6999      	ldr	r1, [r3, #24]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	691b      	ldr	r3, [r3, #16]
 8009d66:	021a      	lsls	r2, r3, #8
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	430a      	orrs	r2, r1
 8009d6e:	619a      	str	r2, [r3, #24]
      break;
 8009d70:	e041      	b.n	8009df6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	68b9      	ldr	r1, [r7, #8]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f000 f9f7 	bl	800a16c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	69da      	ldr	r2, [r3, #28]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f042 0208 	orr.w	r2, r2, #8
 8009d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	69da      	ldr	r2, [r3, #28]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f022 0204 	bic.w	r2, r2, #4
 8009d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	69d9      	ldr	r1, [r3, #28]
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	691a      	ldr	r2, [r3, #16]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	430a      	orrs	r2, r1
 8009dae:	61da      	str	r2, [r3, #28]
      break;
 8009db0:	e021      	b.n	8009df6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	68b9      	ldr	r1, [r7, #8]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 fa4b 	bl	800a254 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	69da      	ldr	r2, [r3, #28]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	69da      	ldr	r2, [r3, #28]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ddc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	69d9      	ldr	r1, [r3, #28]
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	691b      	ldr	r3, [r3, #16]
 8009de8:	021a      	lsls	r2, r3, #8
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	430a      	orrs	r2, r1
 8009df0:	61da      	str	r2, [r3, #28]
      break;
 8009df2:	e000      	b.n	8009df6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009df4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e06:	2300      	movs	r3, #0
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3710      	adds	r7, #16
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e18:	bf00      	nop
 8009e1a:	370c      	adds	r7, #12
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e2c:	bf00      	nop
 8009e2e:	370c      	adds	r7, #12
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e40:	bf00      	nop
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a40      	ldr	r2, [pc, #256]	; (8009f74 <TIM_Base_SetConfig+0x114>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d013      	beq.n	8009ea0 <TIM_Base_SetConfig+0x40>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e7e:	d00f      	beq.n	8009ea0 <TIM_Base_SetConfig+0x40>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	4a3d      	ldr	r2, [pc, #244]	; (8009f78 <TIM_Base_SetConfig+0x118>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d00b      	beq.n	8009ea0 <TIM_Base_SetConfig+0x40>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	4a3c      	ldr	r2, [pc, #240]	; (8009f7c <TIM_Base_SetConfig+0x11c>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d007      	beq.n	8009ea0 <TIM_Base_SetConfig+0x40>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	4a3b      	ldr	r2, [pc, #236]	; (8009f80 <TIM_Base_SetConfig+0x120>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d003      	beq.n	8009ea0 <TIM_Base_SetConfig+0x40>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a3a      	ldr	r2, [pc, #232]	; (8009f84 <TIM_Base_SetConfig+0x124>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d108      	bne.n	8009eb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	4a2f      	ldr	r2, [pc, #188]	; (8009f74 <TIM_Base_SetConfig+0x114>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d02b      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ec0:	d027      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	4a2c      	ldr	r2, [pc, #176]	; (8009f78 <TIM_Base_SetConfig+0x118>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d023      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a2b      	ldr	r2, [pc, #172]	; (8009f7c <TIM_Base_SetConfig+0x11c>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d01f      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a2a      	ldr	r2, [pc, #168]	; (8009f80 <TIM_Base_SetConfig+0x120>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d01b      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a29      	ldr	r2, [pc, #164]	; (8009f84 <TIM_Base_SetConfig+0x124>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d017      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a28      	ldr	r2, [pc, #160]	; (8009f88 <TIM_Base_SetConfig+0x128>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d013      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a27      	ldr	r2, [pc, #156]	; (8009f8c <TIM_Base_SetConfig+0x12c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d00f      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a26      	ldr	r2, [pc, #152]	; (8009f90 <TIM_Base_SetConfig+0x130>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d00b      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	4a25      	ldr	r2, [pc, #148]	; (8009f94 <TIM_Base_SetConfig+0x134>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d007      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a24      	ldr	r2, [pc, #144]	; (8009f98 <TIM_Base_SetConfig+0x138>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d003      	beq.n	8009f12 <TIM_Base_SetConfig+0xb2>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a23      	ldr	r2, [pc, #140]	; (8009f9c <TIM_Base_SetConfig+0x13c>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d108      	bne.n	8009f24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	695b      	ldr	r3, [r3, #20]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	68fa      	ldr	r2, [r7, #12]
 8009f36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	689a      	ldr	r2, [r3, #8]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4a0a      	ldr	r2, [pc, #40]	; (8009f74 <TIM_Base_SetConfig+0x114>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d003      	beq.n	8009f58 <TIM_Base_SetConfig+0xf8>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	4a0c      	ldr	r2, [pc, #48]	; (8009f84 <TIM_Base_SetConfig+0x124>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d103      	bne.n	8009f60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	691a      	ldr	r2, [r3, #16]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2201      	movs	r2, #1
 8009f64:	615a      	str	r2, [r3, #20]
}
 8009f66:	bf00      	nop
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	40010000 	.word	0x40010000
 8009f78:	40000400 	.word	0x40000400
 8009f7c:	40000800 	.word	0x40000800
 8009f80:	40000c00 	.word	0x40000c00
 8009f84:	40010400 	.word	0x40010400
 8009f88:	40014000 	.word	0x40014000
 8009f8c:	40014400 	.word	0x40014400
 8009f90:	40014800 	.word	0x40014800
 8009f94:	40001800 	.word	0x40001800
 8009f98:	40001c00 	.word	0x40001c00
 8009f9c:	40002000 	.word	0x40002000

08009fa0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b087      	sub	sp, #28
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a1b      	ldr	r3, [r3, #32]
 8009fae:	f023 0201 	bic.w	r2, r3, #1
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a1b      	ldr	r3, [r3, #32]
 8009fba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	699b      	ldr	r3, [r3, #24]
 8009fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f023 0303 	bic.w	r3, r3, #3
 8009fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	f023 0302 	bic.w	r3, r3, #2
 8009fe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	697a      	ldr	r2, [r7, #20]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a20      	ldr	r2, [pc, #128]	; (800a078 <TIM_OC1_SetConfig+0xd8>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d003      	beq.n	800a004 <TIM_OC1_SetConfig+0x64>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a1f      	ldr	r2, [pc, #124]	; (800a07c <TIM_OC1_SetConfig+0xdc>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d10c      	bne.n	800a01e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	f023 0308 	bic.w	r3, r3, #8
 800a00a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	4313      	orrs	r3, r2
 800a014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	f023 0304 	bic.w	r3, r3, #4
 800a01c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a15      	ldr	r2, [pc, #84]	; (800a078 <TIM_OC1_SetConfig+0xd8>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d003      	beq.n	800a02e <TIM_OC1_SetConfig+0x8e>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a14      	ldr	r2, [pc, #80]	; (800a07c <TIM_OC1_SetConfig+0xdc>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d111      	bne.n	800a052 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a03c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	695b      	ldr	r3, [r3, #20]
 800a042:	693a      	ldr	r2, [r7, #16]
 800a044:	4313      	orrs	r3, r2
 800a046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	699b      	ldr	r3, [r3, #24]
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	4313      	orrs	r3, r2
 800a050:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	693a      	ldr	r2, [r7, #16]
 800a056:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	685a      	ldr	r2, [r3, #4]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	621a      	str	r2, [r3, #32]
}
 800a06c:	bf00      	nop
 800a06e:	371c      	adds	r7, #28
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr
 800a078:	40010000 	.word	0x40010000
 800a07c:	40010400 	.word	0x40010400

0800a080 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a080:	b480      	push	{r7}
 800a082:	b087      	sub	sp, #28
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6a1b      	ldr	r3, [r3, #32]
 800a08e:	f023 0210 	bic.w	r2, r3, #16
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a1b      	ldr	r3, [r3, #32]
 800a09a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	021b      	lsls	r3, r3, #8
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	f023 0320 	bic.w	r3, r3, #32
 800a0ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	011b      	lsls	r3, r3, #4
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	4a22      	ldr	r2, [pc, #136]	; (800a164 <TIM_OC2_SetConfig+0xe4>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d003      	beq.n	800a0e8 <TIM_OC2_SetConfig+0x68>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a21      	ldr	r2, [pc, #132]	; (800a168 <TIM_OC2_SetConfig+0xe8>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d10d      	bne.n	800a104 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	68db      	ldr	r3, [r3, #12]
 800a0f4:	011b      	lsls	r3, r3, #4
 800a0f6:	697a      	ldr	r2, [r7, #20]
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a102:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	4a17      	ldr	r2, [pc, #92]	; (800a164 <TIM_OC2_SetConfig+0xe4>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d003      	beq.n	800a114 <TIM_OC2_SetConfig+0x94>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a16      	ldr	r2, [pc, #88]	; (800a168 <TIM_OC2_SetConfig+0xe8>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d113      	bne.n	800a13c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a11a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	695b      	ldr	r3, [r3, #20]
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	693a      	ldr	r2, [r7, #16]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	699b      	ldr	r3, [r3, #24]
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	693a      	ldr	r2, [r7, #16]
 800a138:	4313      	orrs	r3, r2
 800a13a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	693a      	ldr	r2, [r7, #16]
 800a140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	697a      	ldr	r2, [r7, #20]
 800a154:	621a      	str	r2, [r3, #32]
}
 800a156:	bf00      	nop
 800a158:	371c      	adds	r7, #28
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	40010000 	.word	0x40010000
 800a168:	40010400 	.word	0x40010400

0800a16c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b087      	sub	sp, #28
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6a1b      	ldr	r3, [r3, #32]
 800a17a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a1b      	ldr	r3, [r3, #32]
 800a186:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	69db      	ldr	r3, [r3, #28]
 800a192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a19a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f023 0303 	bic.w	r3, r3, #3
 800a1a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a1b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	697a      	ldr	r2, [r7, #20]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a21      	ldr	r2, [pc, #132]	; (800a24c <TIM_OC3_SetConfig+0xe0>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d003      	beq.n	800a1d2 <TIM_OC3_SetConfig+0x66>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a20      	ldr	r2, [pc, #128]	; (800a250 <TIM_OC3_SetConfig+0xe4>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d10d      	bne.n	800a1ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a1d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	68db      	ldr	r3, [r3, #12]
 800a1de:	021b      	lsls	r3, r3, #8
 800a1e0:	697a      	ldr	r2, [r7, #20]
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a1ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	4a16      	ldr	r2, [pc, #88]	; (800a24c <TIM_OC3_SetConfig+0xe0>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d003      	beq.n	800a1fe <TIM_OC3_SetConfig+0x92>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	4a15      	ldr	r2, [pc, #84]	; (800a250 <TIM_OC3_SetConfig+0xe4>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d113      	bne.n	800a226 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a20c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	695b      	ldr	r3, [r3, #20]
 800a212:	011b      	lsls	r3, r3, #4
 800a214:	693a      	ldr	r2, [r7, #16]
 800a216:	4313      	orrs	r3, r2
 800a218:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	011b      	lsls	r3, r3, #4
 800a220:	693a      	ldr	r2, [r7, #16]
 800a222:	4313      	orrs	r3, r2
 800a224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	685a      	ldr	r2, [r3, #4]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	697a      	ldr	r2, [r7, #20]
 800a23e:	621a      	str	r2, [r3, #32]
}
 800a240:	bf00      	nop
 800a242:	371c      	adds	r7, #28
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	40010000 	.word	0x40010000
 800a250:	40010400 	.word	0x40010400

0800a254 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a254:	b480      	push	{r7}
 800a256:	b087      	sub	sp, #28
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
 800a25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a1b      	ldr	r3, [r3, #32]
 800a26e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	69db      	ldr	r3, [r3, #28]
 800a27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a28a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	021b      	lsls	r3, r3, #8
 800a292:	68fa      	ldr	r2, [r7, #12]
 800a294:	4313      	orrs	r3, r2
 800a296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a29e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	031b      	lsls	r3, r3, #12
 800a2a6:	693a      	ldr	r2, [r7, #16]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a12      	ldr	r2, [pc, #72]	; (800a2f8 <TIM_OC4_SetConfig+0xa4>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d003      	beq.n	800a2bc <TIM_OC4_SetConfig+0x68>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a11      	ldr	r2, [pc, #68]	; (800a2fc <TIM_OC4_SetConfig+0xa8>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d109      	bne.n	800a2d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a2c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	695b      	ldr	r3, [r3, #20]
 800a2c8:	019b      	lsls	r3, r3, #6
 800a2ca:	697a      	ldr	r2, [r7, #20]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	697a      	ldr	r2, [r7, #20]
 800a2d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	68fa      	ldr	r2, [r7, #12]
 800a2da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	685a      	ldr	r2, [r3, #4]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	621a      	str	r2, [r3, #32]
}
 800a2ea:	bf00      	nop
 800a2ec:	371c      	adds	r7, #28
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	40010000 	.word	0x40010000
 800a2fc:	40010400 	.word	0x40010400

0800a300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a300:	b480      	push	{r7}
 800a302:	b087      	sub	sp, #28
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	f003 031f 	and.w	r3, r3, #31
 800a312:	2201      	movs	r2, #1
 800a314:	fa02 f303 	lsl.w	r3, r2, r3
 800a318:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	6a1a      	ldr	r2, [r3, #32]
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	43db      	mvns	r3, r3
 800a322:	401a      	ands	r2, r3
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	6a1a      	ldr	r2, [r3, #32]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	f003 031f 	and.w	r3, r3, #31
 800a332:	6879      	ldr	r1, [r7, #4]
 800a334:	fa01 f303 	lsl.w	r3, r1, r3
 800a338:	431a      	orrs	r2, r3
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	621a      	str	r2, [r3, #32]
}
 800a33e:	bf00      	nop
 800a340:	371c      	adds	r7, #28
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
	...

0800a34c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d101      	bne.n	800a364 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a360:	2302      	movs	r3, #2
 800a362:	e05a      	b.n	800a41a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2202      	movs	r2, #2
 800a370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a38a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	4313      	orrs	r3, r2
 800a394:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	68fa      	ldr	r2, [r7, #12]
 800a39c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a21      	ldr	r2, [pc, #132]	; (800a428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d022      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3b0:	d01d      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a1d      	ldr	r2, [pc, #116]	; (800a42c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d018      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a1b      	ldr	r2, [pc, #108]	; (800a430 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d013      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4a1a      	ldr	r2, [pc, #104]	; (800a434 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d00e      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a18      	ldr	r2, [pc, #96]	; (800a438 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d009      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	4a17      	ldr	r2, [pc, #92]	; (800a43c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a3e0:	4293      	cmp	r3, r2
 800a3e2:	d004      	beq.n	800a3ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	4a15      	ldr	r2, [pc, #84]	; (800a440 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d10c      	bne.n	800a408 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2200      	movs	r2, #0
 800a414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a418:	2300      	movs	r3, #0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3714      	adds	r7, #20
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	40010000 	.word	0x40010000
 800a42c:	40000400 	.word	0x40000400
 800a430:	40000800 	.word	0x40000800
 800a434:	40000c00 	.word	0x40000c00
 800a438:	40010400 	.word	0x40010400
 800a43c:	40014000 	.word	0x40014000
 800a440:	40001800 	.word	0x40001800

0800a444 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a44e:	2300      	movs	r3, #0
 800a450:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d101      	bne.n	800a460 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a45c:	2302      	movs	r3, #2
 800a45e:	e03d      	b.n	800a4dc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2201      	movs	r2, #1
 800a464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	4313      	orrs	r3, r2
 800a474:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	4313      	orrs	r3, r2
 800a482:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	4313      	orrs	r3, r2
 800a490:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4313      	orrs	r3, r2
 800a49e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	695b      	ldr	r3, [r3, #20]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	68fa      	ldr	r2, [r7, #12]
 800a4d0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3714      	adds	r7, #20
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr

0800a4e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4f0:	bf00      	nop
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a504:	bf00      	nop
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr

0800a510 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d101      	bne.n	800a522 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a51e:	2301      	movs	r3, #1
 800a520:	e03f      	b.n	800a5a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d106      	bne.n	800a53c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2200      	movs	r2, #0
 800a532:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f7f9 fcde 	bl	8003ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2224      	movs	r2, #36	; 0x24
 800a540:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68da      	ldr	r2, [r3, #12]
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a552:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f000 f829 	bl	800a5ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	691a      	ldr	r2, [r3, #16]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a568:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	695a      	ldr	r2, [r3, #20]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a578:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	68da      	ldr	r2, [r3, #12]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a588:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2200      	movs	r2, #0
 800a58e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2220      	movs	r2, #32
 800a594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2220      	movs	r2, #32
 800a59c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
	...

0800a5ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b0:	b085      	sub	sp, #20
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	68da      	ldr	r2, [r3, #12]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	430a      	orrs	r2, r1
 800a5ca:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	689a      	ldr	r2, [r3, #8]
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	691b      	ldr	r3, [r3, #16]
 800a5d4:	431a      	orrs	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	431a      	orrs	r2, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	69db      	ldr	r3, [r3, #28]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a5ee:	f023 030c 	bic.w	r3, r3, #12
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	6812      	ldr	r2, [r2, #0]
 800a5f6:	68f9      	ldr	r1, [r7, #12]
 800a5f8:	430b      	orrs	r3, r1
 800a5fa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	695b      	ldr	r3, [r3, #20]
 800a602:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	699a      	ldr	r2, [r3, #24]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	430a      	orrs	r2, r1
 800a610:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a61a:	f040 818b 	bne.w	800a934 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4ac1      	ldr	r2, [pc, #772]	; (800a928 <UART_SetConfig+0x37c>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d005      	beq.n	800a634 <UART_SetConfig+0x88>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4abf      	ldr	r2, [pc, #764]	; (800a92c <UART_SetConfig+0x380>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	f040 80bd 	bne.w	800a7ae <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a634:	f7fc fbcc 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 800a638:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	461d      	mov	r5, r3
 800a63e:	f04f 0600 	mov.w	r6, #0
 800a642:	46a8      	mov	r8, r5
 800a644:	46b1      	mov	r9, r6
 800a646:	eb18 0308 	adds.w	r3, r8, r8
 800a64a:	eb49 0409 	adc.w	r4, r9, r9
 800a64e:	4698      	mov	r8, r3
 800a650:	46a1      	mov	r9, r4
 800a652:	eb18 0805 	adds.w	r8, r8, r5
 800a656:	eb49 0906 	adc.w	r9, r9, r6
 800a65a:	f04f 0100 	mov.w	r1, #0
 800a65e:	f04f 0200 	mov.w	r2, #0
 800a662:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a666:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a66a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a66e:	4688      	mov	r8, r1
 800a670:	4691      	mov	r9, r2
 800a672:	eb18 0005 	adds.w	r0, r8, r5
 800a676:	eb49 0106 	adc.w	r1, r9, r6
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	461d      	mov	r5, r3
 800a680:	f04f 0600 	mov.w	r6, #0
 800a684:	196b      	adds	r3, r5, r5
 800a686:	eb46 0406 	adc.w	r4, r6, r6
 800a68a:	461a      	mov	r2, r3
 800a68c:	4623      	mov	r3, r4
 800a68e:	f7f6 fb13 	bl	8000cb8 <__aeabi_uldivmod>
 800a692:	4603      	mov	r3, r0
 800a694:	460c      	mov	r4, r1
 800a696:	461a      	mov	r2, r3
 800a698:	4ba5      	ldr	r3, [pc, #660]	; (800a930 <UART_SetConfig+0x384>)
 800a69a:	fba3 2302 	umull	r2, r3, r3, r2
 800a69e:	095b      	lsrs	r3, r3, #5
 800a6a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	461d      	mov	r5, r3
 800a6a8:	f04f 0600 	mov.w	r6, #0
 800a6ac:	46a9      	mov	r9, r5
 800a6ae:	46b2      	mov	sl, r6
 800a6b0:	eb19 0309 	adds.w	r3, r9, r9
 800a6b4:	eb4a 040a 	adc.w	r4, sl, sl
 800a6b8:	4699      	mov	r9, r3
 800a6ba:	46a2      	mov	sl, r4
 800a6bc:	eb19 0905 	adds.w	r9, r9, r5
 800a6c0:	eb4a 0a06 	adc.w	sl, sl, r6
 800a6c4:	f04f 0100 	mov.w	r1, #0
 800a6c8:	f04f 0200 	mov.w	r2, #0
 800a6cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a6d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6d8:	4689      	mov	r9, r1
 800a6da:	4692      	mov	sl, r2
 800a6dc:	eb19 0005 	adds.w	r0, r9, r5
 800a6e0:	eb4a 0106 	adc.w	r1, sl, r6
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	461d      	mov	r5, r3
 800a6ea:	f04f 0600 	mov.w	r6, #0
 800a6ee:	196b      	adds	r3, r5, r5
 800a6f0:	eb46 0406 	adc.w	r4, r6, r6
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	4623      	mov	r3, r4
 800a6f8:	f7f6 fade 	bl	8000cb8 <__aeabi_uldivmod>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	460c      	mov	r4, r1
 800a700:	461a      	mov	r2, r3
 800a702:	4b8b      	ldr	r3, [pc, #556]	; (800a930 <UART_SetConfig+0x384>)
 800a704:	fba3 1302 	umull	r1, r3, r3, r2
 800a708:	095b      	lsrs	r3, r3, #5
 800a70a:	2164      	movs	r1, #100	; 0x64
 800a70c:	fb01 f303 	mul.w	r3, r1, r3
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	00db      	lsls	r3, r3, #3
 800a714:	3332      	adds	r3, #50	; 0x32
 800a716:	4a86      	ldr	r2, [pc, #536]	; (800a930 <UART_SetConfig+0x384>)
 800a718:	fba2 2303 	umull	r2, r3, r2, r3
 800a71c:	095b      	lsrs	r3, r3, #5
 800a71e:	005b      	lsls	r3, r3, #1
 800a720:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a724:	4498      	add	r8, r3
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	461d      	mov	r5, r3
 800a72a:	f04f 0600 	mov.w	r6, #0
 800a72e:	46a9      	mov	r9, r5
 800a730:	46b2      	mov	sl, r6
 800a732:	eb19 0309 	adds.w	r3, r9, r9
 800a736:	eb4a 040a 	adc.w	r4, sl, sl
 800a73a:	4699      	mov	r9, r3
 800a73c:	46a2      	mov	sl, r4
 800a73e:	eb19 0905 	adds.w	r9, r9, r5
 800a742:	eb4a 0a06 	adc.w	sl, sl, r6
 800a746:	f04f 0100 	mov.w	r1, #0
 800a74a:	f04f 0200 	mov.w	r2, #0
 800a74e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a752:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a756:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a75a:	4689      	mov	r9, r1
 800a75c:	4692      	mov	sl, r2
 800a75e:	eb19 0005 	adds.w	r0, r9, r5
 800a762:	eb4a 0106 	adc.w	r1, sl, r6
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	461d      	mov	r5, r3
 800a76c:	f04f 0600 	mov.w	r6, #0
 800a770:	196b      	adds	r3, r5, r5
 800a772:	eb46 0406 	adc.w	r4, r6, r6
 800a776:	461a      	mov	r2, r3
 800a778:	4623      	mov	r3, r4
 800a77a:	f7f6 fa9d 	bl	8000cb8 <__aeabi_uldivmod>
 800a77e:	4603      	mov	r3, r0
 800a780:	460c      	mov	r4, r1
 800a782:	461a      	mov	r2, r3
 800a784:	4b6a      	ldr	r3, [pc, #424]	; (800a930 <UART_SetConfig+0x384>)
 800a786:	fba3 1302 	umull	r1, r3, r3, r2
 800a78a:	095b      	lsrs	r3, r3, #5
 800a78c:	2164      	movs	r1, #100	; 0x64
 800a78e:	fb01 f303 	mul.w	r3, r1, r3
 800a792:	1ad3      	subs	r3, r2, r3
 800a794:	00db      	lsls	r3, r3, #3
 800a796:	3332      	adds	r3, #50	; 0x32
 800a798:	4a65      	ldr	r2, [pc, #404]	; (800a930 <UART_SetConfig+0x384>)
 800a79a:	fba2 2303 	umull	r2, r3, r2, r3
 800a79e:	095b      	lsrs	r3, r3, #5
 800a7a0:	f003 0207 	and.w	r2, r3, #7
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4442      	add	r2, r8
 800a7aa:	609a      	str	r2, [r3, #8]
 800a7ac:	e26f      	b.n	800ac8e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7ae:	f7fc fafb 	bl	8006da8 <HAL_RCC_GetPCLK1Freq>
 800a7b2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	461d      	mov	r5, r3
 800a7b8:	f04f 0600 	mov.w	r6, #0
 800a7bc:	46a8      	mov	r8, r5
 800a7be:	46b1      	mov	r9, r6
 800a7c0:	eb18 0308 	adds.w	r3, r8, r8
 800a7c4:	eb49 0409 	adc.w	r4, r9, r9
 800a7c8:	4698      	mov	r8, r3
 800a7ca:	46a1      	mov	r9, r4
 800a7cc:	eb18 0805 	adds.w	r8, r8, r5
 800a7d0:	eb49 0906 	adc.w	r9, r9, r6
 800a7d4:	f04f 0100 	mov.w	r1, #0
 800a7d8:	f04f 0200 	mov.w	r2, #0
 800a7dc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a7e0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a7e4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a7e8:	4688      	mov	r8, r1
 800a7ea:	4691      	mov	r9, r2
 800a7ec:	eb18 0005 	adds.w	r0, r8, r5
 800a7f0:	eb49 0106 	adc.w	r1, r9, r6
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	461d      	mov	r5, r3
 800a7fa:	f04f 0600 	mov.w	r6, #0
 800a7fe:	196b      	adds	r3, r5, r5
 800a800:	eb46 0406 	adc.w	r4, r6, r6
 800a804:	461a      	mov	r2, r3
 800a806:	4623      	mov	r3, r4
 800a808:	f7f6 fa56 	bl	8000cb8 <__aeabi_uldivmod>
 800a80c:	4603      	mov	r3, r0
 800a80e:	460c      	mov	r4, r1
 800a810:	461a      	mov	r2, r3
 800a812:	4b47      	ldr	r3, [pc, #284]	; (800a930 <UART_SetConfig+0x384>)
 800a814:	fba3 2302 	umull	r2, r3, r3, r2
 800a818:	095b      	lsrs	r3, r3, #5
 800a81a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	461d      	mov	r5, r3
 800a822:	f04f 0600 	mov.w	r6, #0
 800a826:	46a9      	mov	r9, r5
 800a828:	46b2      	mov	sl, r6
 800a82a:	eb19 0309 	adds.w	r3, r9, r9
 800a82e:	eb4a 040a 	adc.w	r4, sl, sl
 800a832:	4699      	mov	r9, r3
 800a834:	46a2      	mov	sl, r4
 800a836:	eb19 0905 	adds.w	r9, r9, r5
 800a83a:	eb4a 0a06 	adc.w	sl, sl, r6
 800a83e:	f04f 0100 	mov.w	r1, #0
 800a842:	f04f 0200 	mov.w	r2, #0
 800a846:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a84a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a84e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a852:	4689      	mov	r9, r1
 800a854:	4692      	mov	sl, r2
 800a856:	eb19 0005 	adds.w	r0, r9, r5
 800a85a:	eb4a 0106 	adc.w	r1, sl, r6
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	461d      	mov	r5, r3
 800a864:	f04f 0600 	mov.w	r6, #0
 800a868:	196b      	adds	r3, r5, r5
 800a86a:	eb46 0406 	adc.w	r4, r6, r6
 800a86e:	461a      	mov	r2, r3
 800a870:	4623      	mov	r3, r4
 800a872:	f7f6 fa21 	bl	8000cb8 <__aeabi_uldivmod>
 800a876:	4603      	mov	r3, r0
 800a878:	460c      	mov	r4, r1
 800a87a:	461a      	mov	r2, r3
 800a87c:	4b2c      	ldr	r3, [pc, #176]	; (800a930 <UART_SetConfig+0x384>)
 800a87e:	fba3 1302 	umull	r1, r3, r3, r2
 800a882:	095b      	lsrs	r3, r3, #5
 800a884:	2164      	movs	r1, #100	; 0x64
 800a886:	fb01 f303 	mul.w	r3, r1, r3
 800a88a:	1ad3      	subs	r3, r2, r3
 800a88c:	00db      	lsls	r3, r3, #3
 800a88e:	3332      	adds	r3, #50	; 0x32
 800a890:	4a27      	ldr	r2, [pc, #156]	; (800a930 <UART_SetConfig+0x384>)
 800a892:	fba2 2303 	umull	r2, r3, r2, r3
 800a896:	095b      	lsrs	r3, r3, #5
 800a898:	005b      	lsls	r3, r3, #1
 800a89a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a89e:	4498      	add	r8, r3
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	461d      	mov	r5, r3
 800a8a4:	f04f 0600 	mov.w	r6, #0
 800a8a8:	46a9      	mov	r9, r5
 800a8aa:	46b2      	mov	sl, r6
 800a8ac:	eb19 0309 	adds.w	r3, r9, r9
 800a8b0:	eb4a 040a 	adc.w	r4, sl, sl
 800a8b4:	4699      	mov	r9, r3
 800a8b6:	46a2      	mov	sl, r4
 800a8b8:	eb19 0905 	adds.w	r9, r9, r5
 800a8bc:	eb4a 0a06 	adc.w	sl, sl, r6
 800a8c0:	f04f 0100 	mov.w	r1, #0
 800a8c4:	f04f 0200 	mov.w	r2, #0
 800a8c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8d4:	4689      	mov	r9, r1
 800a8d6:	4692      	mov	sl, r2
 800a8d8:	eb19 0005 	adds.w	r0, r9, r5
 800a8dc:	eb4a 0106 	adc.w	r1, sl, r6
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	461d      	mov	r5, r3
 800a8e6:	f04f 0600 	mov.w	r6, #0
 800a8ea:	196b      	adds	r3, r5, r5
 800a8ec:	eb46 0406 	adc.w	r4, r6, r6
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	4623      	mov	r3, r4
 800a8f4:	f7f6 f9e0 	bl	8000cb8 <__aeabi_uldivmod>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	460c      	mov	r4, r1
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <UART_SetConfig+0x384>)
 800a900:	fba3 1302 	umull	r1, r3, r3, r2
 800a904:	095b      	lsrs	r3, r3, #5
 800a906:	2164      	movs	r1, #100	; 0x64
 800a908:	fb01 f303 	mul.w	r3, r1, r3
 800a90c:	1ad3      	subs	r3, r2, r3
 800a90e:	00db      	lsls	r3, r3, #3
 800a910:	3332      	adds	r3, #50	; 0x32
 800a912:	4a07      	ldr	r2, [pc, #28]	; (800a930 <UART_SetConfig+0x384>)
 800a914:	fba2 2303 	umull	r2, r3, r2, r3
 800a918:	095b      	lsrs	r3, r3, #5
 800a91a:	f003 0207 	and.w	r2, r3, #7
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4442      	add	r2, r8
 800a924:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a926:	e1b2      	b.n	800ac8e <UART_SetConfig+0x6e2>
 800a928:	40011000 	.word	0x40011000
 800a92c:	40011400 	.word	0x40011400
 800a930:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4ad7      	ldr	r2, [pc, #860]	; (800ac98 <UART_SetConfig+0x6ec>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d005      	beq.n	800a94a <UART_SetConfig+0x39e>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4ad6      	ldr	r2, [pc, #856]	; (800ac9c <UART_SetConfig+0x6f0>)
 800a944:	4293      	cmp	r3, r2
 800a946:	f040 80d1 	bne.w	800aaec <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a94a:	f7fc fa41 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 800a94e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	469a      	mov	sl, r3
 800a954:	f04f 0b00 	mov.w	fp, #0
 800a958:	46d0      	mov	r8, sl
 800a95a:	46d9      	mov	r9, fp
 800a95c:	eb18 0308 	adds.w	r3, r8, r8
 800a960:	eb49 0409 	adc.w	r4, r9, r9
 800a964:	4698      	mov	r8, r3
 800a966:	46a1      	mov	r9, r4
 800a968:	eb18 080a 	adds.w	r8, r8, sl
 800a96c:	eb49 090b 	adc.w	r9, r9, fp
 800a970:	f04f 0100 	mov.w	r1, #0
 800a974:	f04f 0200 	mov.w	r2, #0
 800a978:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a97c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a980:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a984:	4688      	mov	r8, r1
 800a986:	4691      	mov	r9, r2
 800a988:	eb1a 0508 	adds.w	r5, sl, r8
 800a98c:	eb4b 0609 	adc.w	r6, fp, r9
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	4619      	mov	r1, r3
 800a996:	f04f 0200 	mov.w	r2, #0
 800a99a:	f04f 0300 	mov.w	r3, #0
 800a99e:	f04f 0400 	mov.w	r4, #0
 800a9a2:	0094      	lsls	r4, r2, #2
 800a9a4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a9a8:	008b      	lsls	r3, r1, #2
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	4623      	mov	r3, r4
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	4631      	mov	r1, r6
 800a9b2:	f7f6 f981 	bl	8000cb8 <__aeabi_uldivmod>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	460c      	mov	r4, r1
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	4bb8      	ldr	r3, [pc, #736]	; (800aca0 <UART_SetConfig+0x6f4>)
 800a9be:	fba3 2302 	umull	r2, r3, r3, r2
 800a9c2:	095b      	lsrs	r3, r3, #5
 800a9c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	469b      	mov	fp, r3
 800a9cc:	f04f 0c00 	mov.w	ip, #0
 800a9d0:	46d9      	mov	r9, fp
 800a9d2:	46e2      	mov	sl, ip
 800a9d4:	eb19 0309 	adds.w	r3, r9, r9
 800a9d8:	eb4a 040a 	adc.w	r4, sl, sl
 800a9dc:	4699      	mov	r9, r3
 800a9de:	46a2      	mov	sl, r4
 800a9e0:	eb19 090b 	adds.w	r9, r9, fp
 800a9e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a9e8:	f04f 0100 	mov.w	r1, #0
 800a9ec:	f04f 0200 	mov.w	r2, #0
 800a9f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a9f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a9fc:	4689      	mov	r9, r1
 800a9fe:	4692      	mov	sl, r2
 800aa00:	eb1b 0509 	adds.w	r5, fp, r9
 800aa04:	eb4c 060a 	adc.w	r6, ip, sl
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	f04f 0200 	mov.w	r2, #0
 800aa12:	f04f 0300 	mov.w	r3, #0
 800aa16:	f04f 0400 	mov.w	r4, #0
 800aa1a:	0094      	lsls	r4, r2, #2
 800aa1c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa20:	008b      	lsls	r3, r1, #2
 800aa22:	461a      	mov	r2, r3
 800aa24:	4623      	mov	r3, r4
 800aa26:	4628      	mov	r0, r5
 800aa28:	4631      	mov	r1, r6
 800aa2a:	f7f6 f945 	bl	8000cb8 <__aeabi_uldivmod>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	460c      	mov	r4, r1
 800aa32:	461a      	mov	r2, r3
 800aa34:	4b9a      	ldr	r3, [pc, #616]	; (800aca0 <UART_SetConfig+0x6f4>)
 800aa36:	fba3 1302 	umull	r1, r3, r3, r2
 800aa3a:	095b      	lsrs	r3, r3, #5
 800aa3c:	2164      	movs	r1, #100	; 0x64
 800aa3e:	fb01 f303 	mul.w	r3, r1, r3
 800aa42:	1ad3      	subs	r3, r2, r3
 800aa44:	011b      	lsls	r3, r3, #4
 800aa46:	3332      	adds	r3, #50	; 0x32
 800aa48:	4a95      	ldr	r2, [pc, #596]	; (800aca0 <UART_SetConfig+0x6f4>)
 800aa4a:	fba2 2303 	umull	r2, r3, r2, r3
 800aa4e:	095b      	lsrs	r3, r3, #5
 800aa50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa54:	4498      	add	r8, r3
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	469b      	mov	fp, r3
 800aa5a:	f04f 0c00 	mov.w	ip, #0
 800aa5e:	46d9      	mov	r9, fp
 800aa60:	46e2      	mov	sl, ip
 800aa62:	eb19 0309 	adds.w	r3, r9, r9
 800aa66:	eb4a 040a 	adc.w	r4, sl, sl
 800aa6a:	4699      	mov	r9, r3
 800aa6c:	46a2      	mov	sl, r4
 800aa6e:	eb19 090b 	adds.w	r9, r9, fp
 800aa72:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa76:	f04f 0100 	mov.w	r1, #0
 800aa7a:	f04f 0200 	mov.w	r2, #0
 800aa7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa8a:	4689      	mov	r9, r1
 800aa8c:	4692      	mov	sl, r2
 800aa8e:	eb1b 0509 	adds.w	r5, fp, r9
 800aa92:	eb4c 060a 	adc.w	r6, ip, sl
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	f04f 0200 	mov.w	r2, #0
 800aaa0:	f04f 0300 	mov.w	r3, #0
 800aaa4:	f04f 0400 	mov.w	r4, #0
 800aaa8:	0094      	lsls	r4, r2, #2
 800aaaa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aaae:	008b      	lsls	r3, r1, #2
 800aab0:	461a      	mov	r2, r3
 800aab2:	4623      	mov	r3, r4
 800aab4:	4628      	mov	r0, r5
 800aab6:	4631      	mov	r1, r6
 800aab8:	f7f6 f8fe 	bl	8000cb8 <__aeabi_uldivmod>
 800aabc:	4603      	mov	r3, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	461a      	mov	r2, r3
 800aac2:	4b77      	ldr	r3, [pc, #476]	; (800aca0 <UART_SetConfig+0x6f4>)
 800aac4:	fba3 1302 	umull	r1, r3, r3, r2
 800aac8:	095b      	lsrs	r3, r3, #5
 800aaca:	2164      	movs	r1, #100	; 0x64
 800aacc:	fb01 f303 	mul.w	r3, r1, r3
 800aad0:	1ad3      	subs	r3, r2, r3
 800aad2:	011b      	lsls	r3, r3, #4
 800aad4:	3332      	adds	r3, #50	; 0x32
 800aad6:	4a72      	ldr	r2, [pc, #456]	; (800aca0 <UART_SetConfig+0x6f4>)
 800aad8:	fba2 2303 	umull	r2, r3, r2, r3
 800aadc:	095b      	lsrs	r3, r3, #5
 800aade:	f003 020f 	and.w	r2, r3, #15
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4442      	add	r2, r8
 800aae8:	609a      	str	r2, [r3, #8]
 800aaea:	e0d0      	b.n	800ac8e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800aaec:	f7fc f95c 	bl	8006da8 <HAL_RCC_GetPCLK1Freq>
 800aaf0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	469a      	mov	sl, r3
 800aaf6:	f04f 0b00 	mov.w	fp, #0
 800aafa:	46d0      	mov	r8, sl
 800aafc:	46d9      	mov	r9, fp
 800aafe:	eb18 0308 	adds.w	r3, r8, r8
 800ab02:	eb49 0409 	adc.w	r4, r9, r9
 800ab06:	4698      	mov	r8, r3
 800ab08:	46a1      	mov	r9, r4
 800ab0a:	eb18 080a 	adds.w	r8, r8, sl
 800ab0e:	eb49 090b 	adc.w	r9, r9, fp
 800ab12:	f04f 0100 	mov.w	r1, #0
 800ab16:	f04f 0200 	mov.w	r2, #0
 800ab1a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab1e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab22:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab26:	4688      	mov	r8, r1
 800ab28:	4691      	mov	r9, r2
 800ab2a:	eb1a 0508 	adds.w	r5, sl, r8
 800ab2e:	eb4b 0609 	adc.w	r6, fp, r9
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	4619      	mov	r1, r3
 800ab38:	f04f 0200 	mov.w	r2, #0
 800ab3c:	f04f 0300 	mov.w	r3, #0
 800ab40:	f04f 0400 	mov.w	r4, #0
 800ab44:	0094      	lsls	r4, r2, #2
 800ab46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab4a:	008b      	lsls	r3, r1, #2
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	4623      	mov	r3, r4
 800ab50:	4628      	mov	r0, r5
 800ab52:	4631      	mov	r1, r6
 800ab54:	f7f6 f8b0 	bl	8000cb8 <__aeabi_uldivmod>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	460c      	mov	r4, r1
 800ab5c:	461a      	mov	r2, r3
 800ab5e:	4b50      	ldr	r3, [pc, #320]	; (800aca0 <UART_SetConfig+0x6f4>)
 800ab60:	fba3 2302 	umull	r2, r3, r3, r2
 800ab64:	095b      	lsrs	r3, r3, #5
 800ab66:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	469b      	mov	fp, r3
 800ab6e:	f04f 0c00 	mov.w	ip, #0
 800ab72:	46d9      	mov	r9, fp
 800ab74:	46e2      	mov	sl, ip
 800ab76:	eb19 0309 	adds.w	r3, r9, r9
 800ab7a:	eb4a 040a 	adc.w	r4, sl, sl
 800ab7e:	4699      	mov	r9, r3
 800ab80:	46a2      	mov	sl, r4
 800ab82:	eb19 090b 	adds.w	r9, r9, fp
 800ab86:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ab8a:	f04f 0100 	mov.w	r1, #0
 800ab8e:	f04f 0200 	mov.w	r2, #0
 800ab92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ab9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ab9e:	4689      	mov	r9, r1
 800aba0:	4692      	mov	sl, r2
 800aba2:	eb1b 0509 	adds.w	r5, fp, r9
 800aba6:	eb4c 060a 	adc.w	r6, ip, sl
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	4619      	mov	r1, r3
 800abb0:	f04f 0200 	mov.w	r2, #0
 800abb4:	f04f 0300 	mov.w	r3, #0
 800abb8:	f04f 0400 	mov.w	r4, #0
 800abbc:	0094      	lsls	r4, r2, #2
 800abbe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800abc2:	008b      	lsls	r3, r1, #2
 800abc4:	461a      	mov	r2, r3
 800abc6:	4623      	mov	r3, r4
 800abc8:	4628      	mov	r0, r5
 800abca:	4631      	mov	r1, r6
 800abcc:	f7f6 f874 	bl	8000cb8 <__aeabi_uldivmod>
 800abd0:	4603      	mov	r3, r0
 800abd2:	460c      	mov	r4, r1
 800abd4:	461a      	mov	r2, r3
 800abd6:	4b32      	ldr	r3, [pc, #200]	; (800aca0 <UART_SetConfig+0x6f4>)
 800abd8:	fba3 1302 	umull	r1, r3, r3, r2
 800abdc:	095b      	lsrs	r3, r3, #5
 800abde:	2164      	movs	r1, #100	; 0x64
 800abe0:	fb01 f303 	mul.w	r3, r1, r3
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	011b      	lsls	r3, r3, #4
 800abe8:	3332      	adds	r3, #50	; 0x32
 800abea:	4a2d      	ldr	r2, [pc, #180]	; (800aca0 <UART_SetConfig+0x6f4>)
 800abec:	fba2 2303 	umull	r2, r3, r2, r3
 800abf0:	095b      	lsrs	r3, r3, #5
 800abf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abf6:	4498      	add	r8, r3
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	469b      	mov	fp, r3
 800abfc:	f04f 0c00 	mov.w	ip, #0
 800ac00:	46d9      	mov	r9, fp
 800ac02:	46e2      	mov	sl, ip
 800ac04:	eb19 0309 	adds.w	r3, r9, r9
 800ac08:	eb4a 040a 	adc.w	r4, sl, sl
 800ac0c:	4699      	mov	r9, r3
 800ac0e:	46a2      	mov	sl, r4
 800ac10:	eb19 090b 	adds.w	r9, r9, fp
 800ac14:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac18:	f04f 0100 	mov.w	r1, #0
 800ac1c:	f04f 0200 	mov.w	r2, #0
 800ac20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac2c:	4689      	mov	r9, r1
 800ac2e:	4692      	mov	sl, r2
 800ac30:	eb1b 0509 	adds.w	r5, fp, r9
 800ac34:	eb4c 060a 	adc.w	r6, ip, sl
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	f04f 0200 	mov.w	r2, #0
 800ac42:	f04f 0300 	mov.w	r3, #0
 800ac46:	f04f 0400 	mov.w	r4, #0
 800ac4a:	0094      	lsls	r4, r2, #2
 800ac4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac50:	008b      	lsls	r3, r1, #2
 800ac52:	461a      	mov	r2, r3
 800ac54:	4623      	mov	r3, r4
 800ac56:	4628      	mov	r0, r5
 800ac58:	4631      	mov	r1, r6
 800ac5a:	f7f6 f82d 	bl	8000cb8 <__aeabi_uldivmod>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	460c      	mov	r4, r1
 800ac62:	461a      	mov	r2, r3
 800ac64:	4b0e      	ldr	r3, [pc, #56]	; (800aca0 <UART_SetConfig+0x6f4>)
 800ac66:	fba3 1302 	umull	r1, r3, r3, r2
 800ac6a:	095b      	lsrs	r3, r3, #5
 800ac6c:	2164      	movs	r1, #100	; 0x64
 800ac6e:	fb01 f303 	mul.w	r3, r1, r3
 800ac72:	1ad3      	subs	r3, r2, r3
 800ac74:	011b      	lsls	r3, r3, #4
 800ac76:	3332      	adds	r3, #50	; 0x32
 800ac78:	4a09      	ldr	r2, [pc, #36]	; (800aca0 <UART_SetConfig+0x6f4>)
 800ac7a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac7e:	095b      	lsrs	r3, r3, #5
 800ac80:	f003 020f 	and.w	r2, r3, #15
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4442      	add	r2, r8
 800ac8a:	609a      	str	r2, [r3, #8]
}
 800ac8c:	e7ff      	b.n	800ac8e <UART_SetConfig+0x6e2>
 800ac8e:	bf00      	nop
 800ac90:	3714      	adds	r7, #20
 800ac92:	46bd      	mov	sp, r7
 800ac94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac98:	40011000 	.word	0x40011000
 800ac9c:	40011400 	.word	0x40011400
 800aca0:	51eb851f 	.word	0x51eb851f

0800aca4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800aca4:	b084      	sub	sp, #16
 800aca6:	b480      	push	{r7}
 800aca8:	b085      	sub	sp, #20
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
 800acae:	f107 001c 	add.w	r0, r7, #28
 800acb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800acb6:	2300      	movs	r3, #0
 800acb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800acba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800acbc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800acbe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800acc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800acc2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800acc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800acc6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800acc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800acca:	431a      	orrs	r2, r3
             Init.ClockDiv
 800accc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800acce:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	4313      	orrs	r3, r2
 800acd4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800acde:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ace2:	68fa      	ldr	r2, [r7, #12]
 800ace4:	431a      	orrs	r2, r3
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800acea:	2300      	movs	r3, #0
}
 800acec:	4618      	mov	r0, r3
 800acee:	3714      	adds	r7, #20
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	b004      	add	sp, #16
 800acf8:	4770      	bx	lr

0800acfa <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800acfa:	b480      	push	{r7}
 800acfc:	b083      	sub	sp, #12
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	370c      	adds	r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr

0800ad14 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad28:	2300      	movs	r3, #0
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	370c      	adds	r7, #12
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr

0800ad36 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800ad36:	b580      	push	{r7, lr}
 800ad38:	b082      	sub	sp, #8
 800ad3a:	af00      	add	r7, sp, #0
 800ad3c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2203      	movs	r2, #3
 800ad42:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800ad44:	2002      	movs	r0, #2
 800ad46:	f7f9 fbc5 	bl	80044d4 <HAL_Delay>
  
  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3708      	adds	r7, #8
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800ad54:	b480      	push	{r7}
 800ad56:	b083      	sub	sp, #12
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f003 0303 	and.w	r3, r3, #3
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b085      	sub	sp, #20
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	681a      	ldr	r2, [r3, #0]
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ad8e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800ad94:	431a      	orrs	r2, r3
                       Command->CPSM);
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ad9a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	68db      	ldr	r3, [r3, #12]
 800ada6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800adaa:	f023 030f 	bic.w	r3, r3, #15
 800adae:	68fa      	ldr	r2, [r7, #12]
 800adb0:	431a      	orrs	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800adb6:	2300      	movs	r3, #0
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3714      	adds	r7, #20
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr

0800adc4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	b2db      	uxtb	r3, r3
}
 800add2:	4618      	mov	r0, r3
 800add4:	370c      	adds	r7, #12
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr

0800adde <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800adde:	b480      	push	{r7}
 800ade0:	b085      	sub	sp, #20
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
 800ade6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	3314      	adds	r3, #20
 800adec:	461a      	mov	r2, r3
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	4413      	add	r3, r2
 800adf2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
}  
 800adf8:	4618      	mov	r0, r3
 800adfa:	3714      	adds	r7, #20
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr

0800ae04 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b085      	sub	sp, #20
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	685a      	ldr	r2, [r3, #4]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ae2a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ae30:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ae36:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae42:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	431a      	orrs	r2, r3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ae4e:	2300      	movs	r3, #0

}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr

0800ae5c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b088      	sub	sp, #32
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ae6a:	2310      	movs	r3, #16
 800ae6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae6e:	2340      	movs	r3, #64	; 0x40
 800ae70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae72:	2300      	movs	r3, #0
 800ae74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae7c:	f107 0308 	add.w	r3, r7, #8
 800ae80:	4619      	mov	r1, r3
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7ff ff74 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800ae88:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae8c:	2110      	movs	r1, #16
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 fa40 	bl	800b314 <SDMMC_GetCmdResp1>
 800ae94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae96:	69fb      	ldr	r3, [r7, #28]
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3720      	adds	r7, #32
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b088      	sub	sp, #32
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800aeae:	2311      	movs	r3, #17
 800aeb0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aeb2:	2340      	movs	r3, #64	; 0x40
 800aeb4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aeba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aebe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aec0:	f107 0308 	add.w	r3, r7, #8
 800aec4:	4619      	mov	r1, r3
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f7ff ff52 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800aecc:	f241 3288 	movw	r2, #5000	; 0x1388
 800aed0:	2111      	movs	r1, #17
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fa1e 	bl	800b314 <SDMMC_GetCmdResp1>
 800aed8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aeda:	69fb      	ldr	r3, [r7, #28]
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3720      	adds	r7, #32
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}

0800aee4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b088      	sub	sp, #32
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800aef2:	2312      	movs	r3, #18
 800aef4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aef6:	2340      	movs	r3, #64	; 0x40
 800aef8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aefa:	2300      	movs	r3, #0
 800aefc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aefe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af04:	f107 0308 	add.w	r3, r7, #8
 800af08:	4619      	mov	r1, r3
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f7ff ff30 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800af10:	f241 3288 	movw	r2, #5000	; 0x1388
 800af14:	2112      	movs	r1, #18
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f9fc 	bl	800b314 <SDMMC_GetCmdResp1>
 800af1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af1e:	69fb      	ldr	r3, [r7, #28]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3720      	adds	r7, #32
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b088      	sub	sp, #32
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800af36:	2318      	movs	r3, #24
 800af38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af3a:	2340      	movs	r3, #64	; 0x40
 800af3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af3e:	2300      	movs	r3, #0
 800af40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af48:	f107 0308 	add.w	r3, r7, #8
 800af4c:	4619      	mov	r1, r3
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f7ff ff0e 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800af54:	f241 3288 	movw	r2, #5000	; 0x1388
 800af58:	2118      	movs	r1, #24
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f000 f9da 	bl	800b314 <SDMMC_GetCmdResp1>
 800af60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af62:	69fb      	ldr	r3, [r7, #28]
}
 800af64:	4618      	mov	r0, r3
 800af66:	3720      	adds	r7, #32
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b088      	sub	sp, #32
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
 800af74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800af7a:	2319      	movs	r3, #25
 800af7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af7e:	2340      	movs	r3, #64	; 0x40
 800af80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af82:	2300      	movs	r3, #0
 800af84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af8c:	f107 0308 	add.w	r3, r7, #8
 800af90:	4619      	mov	r1, r3
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7ff feec 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800af98:	f241 3288 	movw	r2, #5000	; 0x1388
 800af9c:	2119      	movs	r1, #25
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f000 f9b8 	bl	800b314 <SDMMC_GetCmdResp1>
 800afa4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afa6:	69fb      	ldr	r3, [r7, #28]
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3720      	adds	r7, #32
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}

0800afb0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b088      	sub	sp, #32
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800afb8:	2300      	movs	r3, #0
 800afba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800afbc:	230c      	movs	r3, #12
 800afbe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800afc0:	2340      	movs	r3, #64	; 0x40
 800afc2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800afc4:	2300      	movs	r3, #0
 800afc6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800afc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800afcc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afce:	f107 0308 	add.w	r3, r7, #8
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f7ff fecb 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800afda:	4a05      	ldr	r2, [pc, #20]	; (800aff0 <SDMMC_CmdStopTransfer+0x40>)
 800afdc:	210c      	movs	r1, #12
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f998 	bl	800b314 <SDMMC_GetCmdResp1>
 800afe4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afe6:	69fb      	ldr	r3, [r7, #28]
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3720      	adds	r7, #32
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	05f5e100 	.word	0x05f5e100

0800aff4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b08a      	sub	sp, #40	; 0x28
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b004:	2307      	movs	r3, #7
 800b006:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b008:	2340      	movs	r3, #64	; 0x40
 800b00a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b00c:	2300      	movs	r3, #0
 800b00e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b010:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b014:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b016:	f107 0310 	add.w	r3, r7, #16
 800b01a:	4619      	mov	r1, r3
 800b01c:	68f8      	ldr	r0, [r7, #12]
 800b01e:	f7ff fea7 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b022:	f241 3288 	movw	r2, #5000	; 0x1388
 800b026:	2107      	movs	r1, #7
 800b028:	68f8      	ldr	r0, [r7, #12]
 800b02a:	f000 f973 	bl	800b314 <SDMMC_GetCmdResp1>
 800b02e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b032:	4618      	mov	r0, r3
 800b034:	3728      	adds	r7, #40	; 0x28
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}

0800b03a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b088      	sub	sp, #32
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b042:	2300      	movs	r3, #0
 800b044:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b046:	2300      	movs	r3, #0
 800b048:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b04a:	2300      	movs	r3, #0
 800b04c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b04e:	2300      	movs	r3, #0
 800b050:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b056:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b058:	f107 0308 	add.w	r3, r7, #8
 800b05c:	4619      	mov	r1, r3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f7ff fe86 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 f92d 	bl	800b2c4 <SDMMC_GetCmdError>
 800b06a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b06c:	69fb      	ldr	r3, [r7, #28]
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3720      	adds	r7, #32
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b088      	sub	sp, #32
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b07e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b082:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b084:	2308      	movs	r3, #8
 800b086:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b088:	2340      	movs	r3, #64	; 0x40
 800b08a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b08c:	2300      	movs	r3, #0
 800b08e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b090:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b094:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b096:	f107 0308 	add.w	r3, r7, #8
 800b09a:	4619      	mov	r1, r3
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f7ff fe67 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 fb16 	bl	800b6d4 <SDMMC_GetCmdResp7>
 800b0a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0aa:	69fb      	ldr	r3, [r7, #28]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3720      	adds	r7, #32
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b088      	sub	sp, #32
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b0c2:	2337      	movs	r3, #55	; 0x37
 800b0c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0c6:	2340      	movs	r3, #64	; 0x40
 800b0c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0d4:	f107 0308 	add.w	r3, r7, #8
 800b0d8:	4619      	mov	r1, r3
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f7ff fe48 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b0e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0e4:	2137      	movs	r1, #55	; 0x37
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 f914 	bl	800b314 <SDMMC_GetCmdResp1>
 800b0ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0ee:	69fb      	ldr	r3, [r7, #28]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3720      	adds	r7, #32
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b088      	sub	sp, #32
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b108:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b10c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b10e:	2329      	movs	r3, #41	; 0x29
 800b110:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b112:	2340      	movs	r3, #64	; 0x40
 800b114:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b116:	2300      	movs	r3, #0
 800b118:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b11a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b11e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b120:	f107 0308 	add.w	r3, r7, #8
 800b124:	4619      	mov	r1, r3
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f7ff fe22 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fa23 	bl	800b578 <SDMMC_GetCmdResp3>
 800b132:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b134:	69fb      	ldr	r3, [r7, #28]
}
 800b136:	4618      	mov	r0, r3
 800b138:	3720      	adds	r7, #32
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b088      	sub	sp, #32
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
 800b146:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b14c:	2306      	movs	r3, #6
 800b14e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b150:	2340      	movs	r3, #64	; 0x40
 800b152:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b154:	2300      	movs	r3, #0
 800b156:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b15c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b15e:	f107 0308 	add.w	r3, r7, #8
 800b162:	4619      	mov	r1, r3
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f7ff fe03 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b16a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b16e:	2106      	movs	r1, #6
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 f8cf 	bl	800b314 <SDMMC_GetCmdResp1>
 800b176:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b178:	69fb      	ldr	r3, [r7, #28]
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3720      	adds	r7, #32
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b182:	b580      	push	{r7, lr}
 800b184:	b088      	sub	sp, #32
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b18a:	2300      	movs	r3, #0
 800b18c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b18e:	2333      	movs	r3, #51	; 0x33
 800b190:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b192:	2340      	movs	r3, #64	; 0x40
 800b194:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b196:	2300      	movs	r3, #0
 800b198:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b19a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b19e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1a0:	f107 0308 	add.w	r3, r7, #8
 800b1a4:	4619      	mov	r1, r3
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f7ff fde2 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b1ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1b0:	2133      	movs	r1, #51	; 0x33
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f8ae 	bl	800b314 <SDMMC_GetCmdResp1>
 800b1b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1ba:	69fb      	ldr	r3, [r7, #28]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3720      	adds	r7, #32
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b088      	sub	sp, #32
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b1d4:	23c0      	movs	r3, #192	; 0xc0
 800b1d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1e2:	f107 0308 	add.w	r3, r7, #8
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f7ff fdc1 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f97c 	bl	800b4ec <SDMMC_GetCmdResp2>
 800b1f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1f6:	69fb      	ldr	r3, [r7, #28]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3720      	adds	r7, #32
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b088      	sub	sp, #32
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b20e:	2309      	movs	r3, #9
 800b210:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b212:	23c0      	movs	r3, #192	; 0xc0
 800b214:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b216:	2300      	movs	r3, #0
 800b218:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b21a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b21e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b220:	f107 0308 	add.w	r3, r7, #8
 800b224:	4619      	mov	r1, r3
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f7ff fda2 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f95d 	bl	800b4ec <SDMMC_GetCmdResp2>
 800b232:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b234:	69fb      	ldr	r3, [r7, #28]
}
 800b236:	4618      	mov	r0, r3
 800b238:	3720      	adds	r7, #32
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}

0800b23e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b23e:	b580      	push	{r7, lr}
 800b240:	b088      	sub	sp, #32
 800b242:	af00      	add	r7, sp, #0
 800b244:	6078      	str	r0, [r7, #4]
 800b246:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b248:	2300      	movs	r3, #0
 800b24a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b24c:	2303      	movs	r3, #3
 800b24e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b250:	2340      	movs	r3, #64	; 0x40
 800b252:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b254:	2300      	movs	r3, #0
 800b256:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b258:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b25c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b25e:	f107 0308 	add.w	r3, r7, #8
 800b262:	4619      	mov	r1, r3
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7ff fd83 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b26a:	683a      	ldr	r2, [r7, #0]
 800b26c:	2103      	movs	r1, #3
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 f9bc 	bl	800b5ec <SDMMC_GetCmdResp6>
 800b274:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b276:	69fb      	ldr	r3, [r7, #28]
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3720      	adds	r7, #32
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}

0800b280 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b088      	sub	sp, #32
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b28e:	230d      	movs	r3, #13
 800b290:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b292:	2340      	movs	r3, #64	; 0x40
 800b294:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b296:	2300      	movs	r3, #0
 800b298:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b29a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b29e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2a0:	f107 0308 	add.w	r3, r7, #8
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f7ff fd62 	bl	800ad70 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b2ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2b0:	210d      	movs	r1, #13
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f82e 	bl	800b314 <SDMMC_GetCmdResp1>
 800b2b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2ba:	69fb      	ldr	r3, [r7, #28]
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3720      	adds	r7, #32
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b2c4:	b490      	push	{r4, r7}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b2cc:	4b0f      	ldr	r3, [pc, #60]	; (800b30c <SDMMC_GetCmdError+0x48>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a0f      	ldr	r2, [pc, #60]	; (800b310 <SDMMC_GetCmdError+0x4c>)
 800b2d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b2d6:	0a5b      	lsrs	r3, r3, #9
 800b2d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b2e0:	4623      	mov	r3, r4
 800b2e2:	1e5c      	subs	r4, r3, #1
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d102      	bne.n	800b2ee <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b2e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b2ec:	e009      	b.n	800b302 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0f2      	beq.n	800b2e0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	22c5      	movs	r2, #197	; 0xc5
 800b2fe:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bc90      	pop	{r4, r7}
 800b30a:	4770      	bx	lr
 800b30c:	20000000 	.word	0x20000000
 800b310:	10624dd3 	.word	0x10624dd3

0800b314 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b314:	b590      	push	{r4, r7, lr}
 800b316:	b087      	sub	sp, #28
 800b318:	af00      	add	r7, sp, #0
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	460b      	mov	r3, r1
 800b31e:	607a      	str	r2, [r7, #4]
 800b320:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b322:	4b6f      	ldr	r3, [pc, #444]	; (800b4e0 <SDMMC_GetCmdResp1+0x1cc>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a6f      	ldr	r2, [pc, #444]	; (800b4e4 <SDMMC_GetCmdResp1+0x1d0>)
 800b328:	fba2 2303 	umull	r2, r3, r2, r3
 800b32c:	0a5b      	lsrs	r3, r3, #9
 800b32e:	687a      	ldr	r2, [r7, #4]
 800b330:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b334:	4623      	mov	r3, r4
 800b336:	1e5c      	subs	r4, r3, #1
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d102      	bne.n	800b342 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b33c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b340:	e0c9      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b346:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d0f0      	beq.n	800b334 <SDMMC_GetCmdResp1+0x20>
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1eb      	bne.n	800b334 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b360:	f003 0304 	and.w	r3, r3, #4
 800b364:	2b00      	cmp	r3, #0
 800b366:	d004      	beq.n	800b372 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2204      	movs	r2, #4
 800b36c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b36e:	2304      	movs	r3, #4
 800b370:	e0b1      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b376:	f003 0301 	and.w	r3, r3, #1
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d004      	beq.n	800b388 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2201      	movs	r2, #1
 800b382:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b384:	2301      	movs	r3, #1
 800b386:	e0a6      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	22c5      	movs	r2, #197	; 0xc5
 800b38c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f7ff fd18 	bl	800adc4 <SDIO_GetCommandResponse>
 800b394:	4603      	mov	r3, r0
 800b396:	461a      	mov	r2, r3
 800b398:	7afb      	ldrb	r3, [r7, #11]
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d001      	beq.n	800b3a2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	e099      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b3a2:	2100      	movs	r1, #0
 800b3a4:	68f8      	ldr	r0, [r7, #12]
 800b3a6:	f7ff fd1a 	bl	800adde <SDIO_GetResponse>
 800b3aa:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b3ac:	693a      	ldr	r2, [r7, #16]
 800b3ae:	4b4e      	ldr	r3, [pc, #312]	; (800b4e8 <SDMMC_GetCmdResp1+0x1d4>)
 800b3b0:	4013      	ands	r3, r2
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d101      	bne.n	800b3ba <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	e08d      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	da02      	bge.n	800b3c6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b3c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b3c4:	e087      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d001      	beq.n	800b3d4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b3d0:	2340      	movs	r3, #64	; 0x40
 800b3d2:	e080      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b3de:	2380      	movs	r3, #128	; 0x80
 800b3e0:	e079      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d002      	beq.n	800b3f2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b3ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b3f0:	e071      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d002      	beq.n	800b402 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b3fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b400:	e069      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d002      	beq.n	800b412 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b40c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b410:	e061      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d002      	beq.n	800b422 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b41c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b420:	e059      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b42c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b430:	e051      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d002      	beq.n	800b442 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b43c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b440:	e049      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d002      	beq.n	800b452 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b44c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b450:	e041      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b452:	693b      	ldr	r3, [r7, #16]
 800b454:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d002      	beq.n	800b462 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b45c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b460:	e039      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d002      	beq.n	800b472 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b46c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b470:	e031      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d002      	beq.n	800b482 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b47c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b480:	e029      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d002      	beq.n	800b492 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b48c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b490:	e021      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d002      	beq.n	800b4a2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b49c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b4a0:	e019      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d002      	beq.n	800b4b2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b4ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b4b0:	e011      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d002      	beq.n	800b4c2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b4bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b4c0:	e009      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	f003 0308 	and.w	r3, r3, #8
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d002      	beq.n	800b4d2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b4cc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b4d0:	e001      	b.n	800b4d6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b4d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	371c      	adds	r7, #28
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd90      	pop	{r4, r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	20000000 	.word	0x20000000
 800b4e4:	10624dd3 	.word	0x10624dd3
 800b4e8:	fdffe008 	.word	0xfdffe008

0800b4ec <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b4ec:	b490      	push	{r4, r7}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b4f4:	4b1e      	ldr	r3, [pc, #120]	; (800b570 <SDMMC_GetCmdResp2+0x84>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	4a1e      	ldr	r2, [pc, #120]	; (800b574 <SDMMC_GetCmdResp2+0x88>)
 800b4fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b4fe:	0a5b      	lsrs	r3, r3, #9
 800b500:	f241 3288 	movw	r2, #5000	; 0x1388
 800b504:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b508:	4623      	mov	r3, r4
 800b50a:	1e5c      	subs	r4, r3, #1
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d102      	bne.n	800b516 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b510:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b514:	e026      	b.n	800b564 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b51a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b522:	2b00      	cmp	r3, #0
 800b524:	d0f0      	beq.n	800b508 <SDMMC_GetCmdResp2+0x1c>
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1eb      	bne.n	800b508 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b534:	f003 0304 	and.w	r3, r3, #4
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d004      	beq.n	800b546 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2204      	movs	r2, #4
 800b540:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b542:	2304      	movs	r3, #4
 800b544:	e00e      	b.n	800b564 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d004      	beq.n	800b55c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2201      	movs	r2, #1
 800b556:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b558:	2301      	movs	r3, #1
 800b55a:	e003      	b.n	800b564 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	22c5      	movs	r2, #197	; 0xc5
 800b560:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bc90      	pop	{r4, r7}
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	20000000 	.word	0x20000000
 800b574:	10624dd3 	.word	0x10624dd3

0800b578 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b578:	b490      	push	{r4, r7}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b580:	4b18      	ldr	r3, [pc, #96]	; (800b5e4 <SDMMC_GetCmdResp3+0x6c>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a18      	ldr	r2, [pc, #96]	; (800b5e8 <SDMMC_GetCmdResp3+0x70>)
 800b586:	fba2 2303 	umull	r2, r3, r2, r3
 800b58a:	0a5b      	lsrs	r3, r3, #9
 800b58c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b590:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b594:	4623      	mov	r3, r4
 800b596:	1e5c      	subs	r4, r3, #1
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d102      	bne.n	800b5a2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b59c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5a0:	e01b      	b.n	800b5da <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5a6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d0f0      	beq.n	800b594 <SDMMC_GetCmdResp3+0x1c>
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d1eb      	bne.n	800b594 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5c0:	f003 0304 	and.w	r3, r3, #4
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d004      	beq.n	800b5d2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2204      	movs	r2, #4
 800b5cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b5ce:	2304      	movs	r3, #4
 800b5d0:	e003      	b.n	800b5da <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	22c5      	movs	r2, #197	; 0xc5
 800b5d6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b5d8:	2300      	movs	r3, #0
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3710      	adds	r7, #16
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bc90      	pop	{r4, r7}
 800b5e2:	4770      	bx	lr
 800b5e4:	20000000 	.word	0x20000000
 800b5e8:	10624dd3 	.word	0x10624dd3

0800b5ec <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b5ec:	b590      	push	{r4, r7, lr}
 800b5ee:	b087      	sub	sp, #28
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	60f8      	str	r0, [r7, #12]
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	607a      	str	r2, [r7, #4]
 800b5f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b5fa:	4b34      	ldr	r3, [pc, #208]	; (800b6cc <SDMMC_GetCmdResp6+0xe0>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	4a34      	ldr	r2, [pc, #208]	; (800b6d0 <SDMMC_GetCmdResp6+0xe4>)
 800b600:	fba2 2303 	umull	r2, r3, r2, r3
 800b604:	0a5b      	lsrs	r3, r3, #9
 800b606:	f241 3288 	movw	r2, #5000	; 0x1388
 800b60a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b60e:	4623      	mov	r3, r4
 800b610:	1e5c      	subs	r4, r3, #1
 800b612:	2b00      	cmp	r3, #0
 800b614:	d102      	bne.n	800b61c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b616:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b61a:	e052      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b620:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d0f0      	beq.n	800b60e <SDMMC_GetCmdResp6+0x22>
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1eb      	bne.n	800b60e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b63a:	f003 0304 	and.w	r3, r3, #4
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d004      	beq.n	800b64c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2204      	movs	r2, #4
 800b646:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b648:	2304      	movs	r3, #4
 800b64a:	e03a      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b00      	cmp	r3, #0
 800b656:	d004      	beq.n	800b662 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2201      	movs	r2, #1
 800b65c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b65e:	2301      	movs	r3, #1
 800b660:	e02f      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f7ff fbae 	bl	800adc4 <SDIO_GetCommandResponse>
 800b668:	4603      	mov	r3, r0
 800b66a:	461a      	mov	r2, r3
 800b66c:	7afb      	ldrb	r3, [r7, #11]
 800b66e:	4293      	cmp	r3, r2
 800b670:	d001      	beq.n	800b676 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b672:	2301      	movs	r3, #1
 800b674:	e025      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	22c5      	movs	r2, #197	; 0xc5
 800b67a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b67c:	2100      	movs	r1, #0
 800b67e:	68f8      	ldr	r0, [r7, #12]
 800b680:	f7ff fbad 	bl	800adde <SDIO_GetResponse>
 800b684:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d106      	bne.n	800b69e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	0c1b      	lsrs	r3, r3, #16
 800b694:	b29a      	uxth	r2, r3
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b69a:	2300      	movs	r3, #0
 800b69c:	e011      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b69e:	693b      	ldr	r3, [r7, #16]
 800b6a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d002      	beq.n	800b6ae <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b6a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b6ac:	e009      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b6b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6bc:	e001      	b.n	800b6c2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b6be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	371c      	adds	r7, #28
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd90      	pop	{r4, r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	20000000 	.word	0x20000000
 800b6d0:	10624dd3 	.word	0x10624dd3

0800b6d4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b6d4:	b490      	push	{r4, r7}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b6dc:	4b21      	ldr	r3, [pc, #132]	; (800b764 <SDMMC_GetCmdResp7+0x90>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a21      	ldr	r2, [pc, #132]	; (800b768 <SDMMC_GetCmdResp7+0x94>)
 800b6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6e6:	0a5b      	lsrs	r3, r3, #9
 800b6e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6ec:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b6f0:	4623      	mov	r3, r4
 800b6f2:	1e5c      	subs	r4, r3, #1
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d102      	bne.n	800b6fe <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b6f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b6fc:	e02c      	b.n	800b758 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b702:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d0f0      	beq.n	800b6f0 <SDMMC_GetCmdResp7+0x1c>
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b714:	2b00      	cmp	r3, #0
 800b716:	d1eb      	bne.n	800b6f0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b71c:	f003 0304 	and.w	r3, r3, #4
 800b720:	2b00      	cmp	r3, #0
 800b722:	d004      	beq.n	800b72e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2204      	movs	r2, #4
 800b728:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b72a:	2304      	movs	r3, #4
 800b72c:	e014      	b.n	800b758 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b732:	f003 0301 	and.w	r3, r3, #1
 800b736:	2b00      	cmp	r3, #0
 800b738:	d004      	beq.n	800b744 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b740:	2301      	movs	r3, #1
 800b742:	e009      	b.n	800b758 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d002      	beq.n	800b756 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2240      	movs	r2, #64	; 0x40
 800b754:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b756:	2300      	movs	r3, #0
  
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bc90      	pop	{r4, r7}
 800b760:	4770      	bx	lr
 800b762:	bf00      	nop
 800b764:	20000000 	.word	0x20000000
 800b768:	10624dd3 	.word	0x10624dd3

0800b76c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b770:	4904      	ldr	r1, [pc, #16]	; (800b784 <MX_FATFS_Init+0x18>)
 800b772:	4805      	ldr	r0, [pc, #20]	; (800b788 <MX_FATFS_Init+0x1c>)
 800b774:	f004 f874 	bl	800f860 <FATFS_LinkDriver>
 800b778:	4603      	mov	r3, r0
 800b77a:	461a      	mov	r2, r3
 800b77c:	4b03      	ldr	r3, [pc, #12]	; (800b78c <MX_FATFS_Init+0x20>)
 800b77e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b780:	bf00      	nop
 800b782:	bd80      	pop	{r7, pc}
 800b784:	20003038 	.word	0x20003038
 800b788:	08014944 	.word	0x08014944
 800b78c:	20003034 	.word	0x20003034

0800b790 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b790:	b480      	push	{r7}
 800b792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b794:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b796:	4618      	mov	r0, r3
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr

0800b7a0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b082      	sub	sp, #8
 800b7a4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b7aa:	f000 f896 	bl	800b8da <BSP_SD_IsDetected>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	d001      	beq.n	800b7b8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e012      	b.n	800b7de <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b7b8:	480b      	ldr	r0, [pc, #44]	; (800b7e8 <BSP_SD_Init+0x48>)
 800b7ba:	f7fb ff9d 	bl	80076f8 <HAL_SD_Init>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b7c2:	79fb      	ldrb	r3, [r7, #7]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d109      	bne.n	800b7dc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b7c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b7cc:	4806      	ldr	r0, [pc, #24]	; (800b7e8 <BSP_SD_Init+0x48>)
 800b7ce:	f7fc fd47 	bl	8008260 <HAL_SD_ConfigWideBusOperation>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d001      	beq.n	800b7dc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b7dc:	79fb      	ldrb	r3, [r7, #7]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3708      	adds	r7, #8
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	20002ec8 	.word	0x20002ec8

0800b7ec <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b086      	sub	sp, #24
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	60b9      	str	r1, [r7, #8]
 800b7f6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	68ba      	ldr	r2, [r7, #8]
 800b800:	68f9      	ldr	r1, [r7, #12]
 800b802:	4806      	ldr	r0, [pc, #24]	; (800b81c <BSP_SD_ReadBlocks_DMA+0x30>)
 800b804:	f7fc f808 	bl	8007818 <HAL_SD_ReadBlocks_DMA>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d001      	beq.n	800b812 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b80e:	2301      	movs	r3, #1
 800b810:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b812:	7dfb      	ldrb	r3, [r7, #23]
}
 800b814:	4618      	mov	r0, r3
 800b816:	3718      	adds	r7, #24
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}
 800b81c:	20002ec8 	.word	0x20002ec8

0800b820 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b086      	sub	sp, #24
 800b824:	af00      	add	r7, sp, #0
 800b826:	60f8      	str	r0, [r7, #12]
 800b828:	60b9      	str	r1, [r7, #8]
 800b82a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b82c:	2300      	movs	r3, #0
 800b82e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	68f9      	ldr	r1, [r7, #12]
 800b836:	4806      	ldr	r0, [pc, #24]	; (800b850 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b838:	f7fc f8d6 	bl	80079e8 <HAL_SD_WriteBlocks_DMA>
 800b83c:	4603      	mov	r3, r0
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d001      	beq.n	800b846 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b842:	2301      	movs	r3, #1
 800b844:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b846:	7dfb      	ldrb	r3, [r7, #23]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3718      	adds	r7, #24
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	20002ec8 	.word	0x20002ec8

0800b854 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b858:	4805      	ldr	r0, [pc, #20]	; (800b870 <BSP_SD_GetCardState+0x1c>)
 800b85a:	f7fc fd7d 	bl	8008358 <HAL_SD_GetCardState>
 800b85e:	4603      	mov	r3, r0
 800b860:	2b04      	cmp	r3, #4
 800b862:	bf14      	ite	ne
 800b864:	2301      	movne	r3, #1
 800b866:	2300      	moveq	r3, #0
 800b868:	b2db      	uxtb	r3, r3
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	20002ec8 	.word	0x20002ec8

0800b874 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b87c:	6879      	ldr	r1, [r7, #4]
 800b87e:	4803      	ldr	r0, [pc, #12]	; (800b88c <BSP_SD_GetCardInfo+0x18>)
 800b880:	f7fc fcc2 	bl	8008208 <HAL_SD_GetCardInfo>
}
 800b884:	bf00      	nop
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	20002ec8 	.word	0x20002ec8

0800b890 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b082      	sub	sp, #8
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b898:	f000 f818 	bl	800b8cc <BSP_SD_AbortCallback>
}
 800b89c:	bf00      	nop
 800b89e:	3708      	adds	r7, #8
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b8ac:	f000 f9a8 	bl	800bc00 <BSP_SD_WriteCpltCallback>
}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b8c0:	f000 f9aa 	bl	800bc18 <BSP_SD_ReadCpltCallback>
}
 800b8c4:	bf00      	nop
 800b8c6:	3708      	adds	r7, #8
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}

0800b8cc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	af00      	add	r7, sp, #0

}
 800b8d0:	bf00      	nop
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d8:	4770      	bx	lr

0800b8da <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b082      	sub	sp, #8
 800b8de:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b8e4:	f000 f80c 	bl	800b900 <BSP_PlatformIsDetected>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d101      	bne.n	800b8f2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	b2db      	uxtb	r3, r3
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3708      	adds	r7, #8
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
	...

0800b900 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b906:	2301      	movs	r3, #1
 800b908:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b90a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b90e:	4806      	ldr	r0, [pc, #24]	; (800b928 <BSP_PlatformIsDetected+0x28>)
 800b910:	f7fa f85e 	bl	80059d0 <HAL_GPIO_ReadPin>
 800b914:	4603      	mov	r3, r0
 800b916:	2b00      	cmp	r3, #0
 800b918:	d001      	beq.n	800b91e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800b91a:	2300      	movs	r3, #0
 800b91c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b91e:	79fb      	ldrb	r3, [r7, #7]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	40020000 	.word	0x40020000

0800b92c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b934:	f7f8 fdc2 	bl	80044bc <HAL_GetTick>
 800b938:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b93a:	e006      	b.n	800b94a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b93c:	f7ff ff8a 	bl	800b854 <BSP_SD_GetCardState>
 800b940:	4603      	mov	r3, r0
 800b942:	2b00      	cmp	r3, #0
 800b944:	d101      	bne.n	800b94a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b946:	2300      	movs	r3, #0
 800b948:	e009      	b.n	800b95e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b94a:	f7f8 fdb7 	bl	80044bc <HAL_GetTick>
 800b94e:	4602      	mov	r2, r0
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	1ad3      	subs	r3, r2, r3
 800b954:	687a      	ldr	r2, [r7, #4]
 800b956:	429a      	cmp	r2, r3
 800b958:	d8f0      	bhi.n	800b93c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b95a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3710      	adds	r7, #16
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
	...

0800b968 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b082      	sub	sp, #8
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	4603      	mov	r3, r0
 800b970:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b972:	4b0b      	ldr	r3, [pc, #44]	; (800b9a0 <SD_CheckStatus+0x38>)
 800b974:	2201      	movs	r2, #1
 800b976:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b978:	f7ff ff6c 	bl	800b854 <BSP_SD_GetCardState>
 800b97c:	4603      	mov	r3, r0
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d107      	bne.n	800b992 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b982:	4b07      	ldr	r3, [pc, #28]	; (800b9a0 <SD_CheckStatus+0x38>)
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	b2db      	uxtb	r3, r3
 800b988:	f023 0301 	bic.w	r3, r3, #1
 800b98c:	b2da      	uxtb	r2, r3
 800b98e:	4b04      	ldr	r3, [pc, #16]	; (800b9a0 <SD_CheckStatus+0x38>)
 800b990:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b992:	4b03      	ldr	r3, [pc, #12]	; (800b9a0 <SD_CheckStatus+0x38>)
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	b2db      	uxtb	r3, r3
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3708      	adds	r7, #8
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	20000009 	.word	0x20000009

0800b9a4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b9ae:	f7ff fef7 	bl	800b7a0 <BSP_SD_Init>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d107      	bne.n	800b9c8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b9b8:	79fb      	ldrb	r3, [r7, #7]
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f7ff ffd4 	bl	800b968 <SD_CheckStatus>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	4b04      	ldr	r3, [pc, #16]	; (800b9d8 <SD_initialize+0x34>)
 800b9c6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b9c8:	4b03      	ldr	r3, [pc, #12]	; (800b9d8 <SD_initialize+0x34>)
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	b2db      	uxtb	r3, r3
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3708      	adds	r7, #8
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
 800b9d6:	bf00      	nop
 800b9d8:	20000009 	.word	0x20000009

0800b9dc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b9e6:	79fb      	ldrb	r3, [r7, #7]
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7ff ffbd 	bl	800b968 <SD_CheckStatus>
 800b9ee:	4603      	mov	r3, r0
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3708      	adds	r7, #8
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b086      	sub	sp, #24
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60b9      	str	r1, [r7, #8]
 800ba00:	607a      	str	r2, [r7, #4]
 800ba02:	603b      	str	r3, [r7, #0]
 800ba04:	4603      	mov	r3, r0
 800ba06:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ba0c:	f247 5030 	movw	r0, #30000	; 0x7530
 800ba10:	f7ff ff8c 	bl	800b92c <SD_CheckStatusWithTimeout>
 800ba14:	4603      	mov	r3, r0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	da01      	bge.n	800ba1e <SD_read+0x26>
  {
    return res;
 800ba1a:	7dfb      	ldrb	r3, [r7, #23]
 800ba1c:	e03b      	b.n	800ba96 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800ba1e:	683a      	ldr	r2, [r7, #0]
 800ba20:	6879      	ldr	r1, [r7, #4]
 800ba22:	68b8      	ldr	r0, [r7, #8]
 800ba24:	f7ff fee2 	bl	800b7ec <BSP_SD_ReadBlocks_DMA>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d132      	bne.n	800ba94 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800ba2e:	4b1c      	ldr	r3, [pc, #112]	; (800baa0 <SD_read+0xa8>)
 800ba30:	2200      	movs	r2, #0
 800ba32:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800ba34:	f7f8 fd42 	bl	80044bc <HAL_GetTick>
 800ba38:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ba3a:	bf00      	nop
 800ba3c:	4b18      	ldr	r3, [pc, #96]	; (800baa0 <SD_read+0xa8>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d108      	bne.n	800ba56 <SD_read+0x5e>
 800ba44:	f7f8 fd3a 	bl	80044bc <HAL_GetTick>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	1ad3      	subs	r3, r2, r3
 800ba4e:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d9f2      	bls.n	800ba3c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800ba56:	4b12      	ldr	r3, [pc, #72]	; (800baa0 <SD_read+0xa8>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d102      	bne.n	800ba64 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	75fb      	strb	r3, [r7, #23]
 800ba62:	e017      	b.n	800ba94 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800ba64:	4b0e      	ldr	r3, [pc, #56]	; (800baa0 <SD_read+0xa8>)
 800ba66:	2200      	movs	r2, #0
 800ba68:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ba6a:	f7f8 fd27 	bl	80044bc <HAL_GetTick>
 800ba6e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba70:	e007      	b.n	800ba82 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba72:	f7ff feef 	bl	800b854 <BSP_SD_GetCardState>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d102      	bne.n	800ba82 <SD_read+0x8a>
          {
            res = RES_OK;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ba80:	e008      	b.n	800ba94 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba82:	f7f8 fd1b 	bl	80044bc <HAL_GetTick>
 800ba86:	4602      	mov	r2, r0
 800ba88:	693b      	ldr	r3, [r7, #16]
 800ba8a:	1ad3      	subs	r3, r2, r3
 800ba8c:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d9ee      	bls.n	800ba72 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ba94:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3718      	adds	r7, #24
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}
 800ba9e:	bf00      	nop
 800baa0:	2000057c 	.word	0x2000057c

0800baa4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b086      	sub	sp, #24
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	60b9      	str	r1, [r7, #8]
 800baac:	607a      	str	r2, [r7, #4]
 800baae:	603b      	str	r3, [r7, #0]
 800bab0:	4603      	mov	r3, r0
 800bab2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800bab8:	4b24      	ldr	r3, [pc, #144]	; (800bb4c <SD_write+0xa8>)
 800baba:	2200      	movs	r2, #0
 800babc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800babe:	f247 5030 	movw	r0, #30000	; 0x7530
 800bac2:	f7ff ff33 	bl	800b92c <SD_CheckStatusWithTimeout>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	da01      	bge.n	800bad0 <SD_write+0x2c>
  {
    return res;
 800bacc:	7dfb      	ldrb	r3, [r7, #23]
 800bace:	e038      	b.n	800bb42 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800bad0:	683a      	ldr	r2, [r7, #0]
 800bad2:	6879      	ldr	r1, [r7, #4]
 800bad4:	68b8      	ldr	r0, [r7, #8]
 800bad6:	f7ff fea3 	bl	800b820 <BSP_SD_WriteBlocks_DMA>
 800bada:	4603      	mov	r3, r0
 800badc:	2b00      	cmp	r3, #0
 800bade:	d12f      	bne.n	800bb40 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800bae0:	f7f8 fcec 	bl	80044bc <HAL_GetTick>
 800bae4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bae6:	bf00      	nop
 800bae8:	4b18      	ldr	r3, [pc, #96]	; (800bb4c <SD_write+0xa8>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d108      	bne.n	800bb02 <SD_write+0x5e>
 800baf0:	f7f8 fce4 	bl	80044bc <HAL_GetTick>
 800baf4:	4602      	mov	r2, r0
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	1ad3      	subs	r3, r2, r3
 800bafa:	f247 522f 	movw	r2, #29999	; 0x752f
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d9f2      	bls.n	800bae8 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800bb02:	4b12      	ldr	r3, [pc, #72]	; (800bb4c <SD_write+0xa8>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d102      	bne.n	800bb10 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	75fb      	strb	r3, [r7, #23]
 800bb0e:	e017      	b.n	800bb40 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800bb10:	4b0e      	ldr	r3, [pc, #56]	; (800bb4c <SD_write+0xa8>)
 800bb12:	2200      	movs	r2, #0
 800bb14:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800bb16:	f7f8 fcd1 	bl	80044bc <HAL_GetTick>
 800bb1a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bb1c:	e007      	b.n	800bb2e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bb1e:	f7ff fe99 	bl	800b854 <BSP_SD_GetCardState>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d102      	bne.n	800bb2e <SD_write+0x8a>
          {
            res = RES_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	75fb      	strb	r3, [r7, #23]
            break;
 800bb2c:	e008      	b.n	800bb40 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bb2e:	f7f8 fcc5 	bl	80044bc <HAL_GetTick>
 800bb32:	4602      	mov	r2, r0
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	1ad3      	subs	r3, r2, r3
 800bb38:	f247 522f 	movw	r2, #29999	; 0x752f
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d9ee      	bls.n	800bb1e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800bb40:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3718      	adds	r7, #24
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20000578 	.word	0x20000578

0800bb50 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b08c      	sub	sp, #48	; 0x30
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	603a      	str	r2, [r7, #0]
 800bb5a:	71fb      	strb	r3, [r7, #7]
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bb60:	2301      	movs	r3, #1
 800bb62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bb66:	4b25      	ldr	r3, [pc, #148]	; (800bbfc <SD_ioctl+0xac>)
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	f003 0301 	and.w	r3, r3, #1
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d001      	beq.n	800bb78 <SD_ioctl+0x28>
 800bb74:	2303      	movs	r3, #3
 800bb76:	e03c      	b.n	800bbf2 <SD_ioctl+0xa2>

  switch (cmd)
 800bb78:	79bb      	ldrb	r3, [r7, #6]
 800bb7a:	2b03      	cmp	r3, #3
 800bb7c:	d834      	bhi.n	800bbe8 <SD_ioctl+0x98>
 800bb7e:	a201      	add	r2, pc, #4	; (adr r2, 800bb84 <SD_ioctl+0x34>)
 800bb80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb84:	0800bb95 	.word	0x0800bb95
 800bb88:	0800bb9d 	.word	0x0800bb9d
 800bb8c:	0800bbb5 	.word	0x0800bbb5
 800bb90:	0800bbcf 	.word	0x0800bbcf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bb94:	2300      	movs	r3, #0
 800bb96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb9a:	e028      	b.n	800bbee <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb9c:	f107 030c 	add.w	r3, r7, #12
 800bba0:	4618      	mov	r0, r3
 800bba2:	f7ff fe67 	bl	800b874 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bbac:	2300      	movs	r3, #0
 800bbae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bbb2:	e01c      	b.n	800bbee <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bbb4:	f107 030c 	add.w	r3, r7, #12
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7ff fe5b 	bl	800b874 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bbbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbc0:	b29a      	uxth	r2, r3
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bbcc:	e00f      	b.n	800bbee <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bbce:	f107 030c 	add.w	r3, r7, #12
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7ff fe4e 	bl	800b874 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bbd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbda:	0a5a      	lsrs	r2, r3, #9
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bbe6:	e002      	b.n	800bbee <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bbe8:	2304      	movs	r3, #4
 800bbea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bbee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3730      	adds	r7, #48	; 0x30
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}
 800bbfa:	bf00      	nop
 800bbfc:	20000009 	.word	0x20000009

0800bc00 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bc00:	b480      	push	{r7}
 800bc02:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800bc04:	4b03      	ldr	r3, [pc, #12]	; (800bc14 <BSP_SD_WriteCpltCallback+0x14>)
 800bc06:	2201      	movs	r2, #1
 800bc08:	601a      	str	r2, [r3, #0]
}
 800bc0a:	bf00      	nop
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	20000578 	.word	0x20000578

0800bc18 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800bc1c:	4b03      	ldr	r3, [pc, #12]	; (800bc2c <BSP_SD_ReadCpltCallback+0x14>)
 800bc1e:	2201      	movs	r2, #1
 800bc20:	601a      	str	r2, [r3, #0]
}
 800bc22:	bf00      	nop
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr
 800bc2c:	2000057c 	.word	0x2000057c

0800bc30 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	4603      	mov	r3, r0
 800bc38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bc3a:	79fb      	ldrb	r3, [r7, #7]
 800bc3c:	4a08      	ldr	r2, [pc, #32]	; (800bc60 <disk_status+0x30>)
 800bc3e:	009b      	lsls	r3, r3, #2
 800bc40:	4413      	add	r3, r2
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	79fa      	ldrb	r2, [r7, #7]
 800bc48:	4905      	ldr	r1, [pc, #20]	; (800bc60 <disk_status+0x30>)
 800bc4a:	440a      	add	r2, r1
 800bc4c:	7a12      	ldrb	r2, [r2, #8]
 800bc4e:	4610      	mov	r0, r2
 800bc50:	4798      	blx	r3
 800bc52:	4603      	mov	r3, r0
 800bc54:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bc56:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	200007a8 	.word	0x200007a8

0800bc64 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bc72:	79fb      	ldrb	r3, [r7, #7]
 800bc74:	4a0d      	ldr	r2, [pc, #52]	; (800bcac <disk_initialize+0x48>)
 800bc76:	5cd3      	ldrb	r3, [r2, r3]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d111      	bne.n	800bca0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bc7c:	79fb      	ldrb	r3, [r7, #7]
 800bc7e:	4a0b      	ldr	r2, [pc, #44]	; (800bcac <disk_initialize+0x48>)
 800bc80:	2101      	movs	r1, #1
 800bc82:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bc84:	79fb      	ldrb	r3, [r7, #7]
 800bc86:	4a09      	ldr	r2, [pc, #36]	; (800bcac <disk_initialize+0x48>)
 800bc88:	009b      	lsls	r3, r3, #2
 800bc8a:	4413      	add	r3, r2
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	79fa      	ldrb	r2, [r7, #7]
 800bc92:	4906      	ldr	r1, [pc, #24]	; (800bcac <disk_initialize+0x48>)
 800bc94:	440a      	add	r2, r1
 800bc96:	7a12      	ldrb	r2, [r2, #8]
 800bc98:	4610      	mov	r0, r2
 800bc9a:	4798      	blx	r3
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	200007a8 	.word	0x200007a8

0800bcb0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bcb0:	b590      	push	{r4, r7, lr}
 800bcb2:	b087      	sub	sp, #28
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	60b9      	str	r1, [r7, #8]
 800bcb8:	607a      	str	r2, [r7, #4]
 800bcba:	603b      	str	r3, [r7, #0]
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
 800bcc2:	4a0a      	ldr	r2, [pc, #40]	; (800bcec <disk_read+0x3c>)
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	4413      	add	r3, r2
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	689c      	ldr	r4, [r3, #8]
 800bccc:	7bfb      	ldrb	r3, [r7, #15]
 800bcce:	4a07      	ldr	r2, [pc, #28]	; (800bcec <disk_read+0x3c>)
 800bcd0:	4413      	add	r3, r2
 800bcd2:	7a18      	ldrb	r0, [r3, #8]
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	687a      	ldr	r2, [r7, #4]
 800bcd8:	68b9      	ldr	r1, [r7, #8]
 800bcda:	47a0      	blx	r4
 800bcdc:	4603      	mov	r3, r0
 800bcde:	75fb      	strb	r3, [r7, #23]
  return res;
 800bce0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	371c      	adds	r7, #28
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd90      	pop	{r4, r7, pc}
 800bcea:	bf00      	nop
 800bcec:	200007a8 	.word	0x200007a8

0800bcf0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bcf0:	b590      	push	{r4, r7, lr}
 800bcf2:	b087      	sub	sp, #28
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	60b9      	str	r1, [r7, #8]
 800bcf8:	607a      	str	r2, [r7, #4]
 800bcfa:	603b      	str	r3, [r7, #0]
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bd00:	7bfb      	ldrb	r3, [r7, #15]
 800bd02:	4a0a      	ldr	r2, [pc, #40]	; (800bd2c <disk_write+0x3c>)
 800bd04:	009b      	lsls	r3, r3, #2
 800bd06:	4413      	add	r3, r2
 800bd08:	685b      	ldr	r3, [r3, #4]
 800bd0a:	68dc      	ldr	r4, [r3, #12]
 800bd0c:	7bfb      	ldrb	r3, [r7, #15]
 800bd0e:	4a07      	ldr	r2, [pc, #28]	; (800bd2c <disk_write+0x3c>)
 800bd10:	4413      	add	r3, r2
 800bd12:	7a18      	ldrb	r0, [r3, #8]
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	687a      	ldr	r2, [r7, #4]
 800bd18:	68b9      	ldr	r1, [r7, #8]
 800bd1a:	47a0      	blx	r4
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd20:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	371c      	adds	r7, #28
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd90      	pop	{r4, r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	200007a8 	.word	0x200007a8

0800bd30 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	4603      	mov	r3, r0
 800bd38:	603a      	str	r2, [r7, #0]
 800bd3a:	71fb      	strb	r3, [r7, #7]
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bd40:	79fb      	ldrb	r3, [r7, #7]
 800bd42:	4a09      	ldr	r2, [pc, #36]	; (800bd68 <disk_ioctl+0x38>)
 800bd44:	009b      	lsls	r3, r3, #2
 800bd46:	4413      	add	r3, r2
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	691b      	ldr	r3, [r3, #16]
 800bd4c:	79fa      	ldrb	r2, [r7, #7]
 800bd4e:	4906      	ldr	r1, [pc, #24]	; (800bd68 <disk_ioctl+0x38>)
 800bd50:	440a      	add	r2, r1
 800bd52:	7a10      	ldrb	r0, [r2, #8]
 800bd54:	79b9      	ldrb	r1, [r7, #6]
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	4798      	blx	r3
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	73fb      	strb	r3, [r7, #15]
  return res;
 800bd5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	3710      	adds	r7, #16
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}
 800bd68:	200007a8 	.word	0x200007a8

0800bd6c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b085      	sub	sp, #20
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	3301      	adds	r3, #1
 800bd78:	781b      	ldrb	r3, [r3, #0]
 800bd7a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bd7c:	89fb      	ldrh	r3, [r7, #14]
 800bd7e:	021b      	lsls	r3, r3, #8
 800bd80:	b21a      	sxth	r2, r3
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	b21b      	sxth	r3, r3
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	b21b      	sxth	r3, r3
 800bd8c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bd8e:	89fb      	ldrh	r3, [r7, #14]
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3714      	adds	r7, #20
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr

0800bd9c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	3303      	adds	r3, #3
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	021b      	lsls	r3, r3, #8
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	3202      	adds	r2, #2
 800bdb4:	7812      	ldrb	r2, [r2, #0]
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	021b      	lsls	r3, r3, #8
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	3201      	adds	r2, #1
 800bdc2:	7812      	ldrb	r2, [r2, #0]
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	021b      	lsls	r3, r3, #8
 800bdcc:	687a      	ldr	r2, [r7, #4]
 800bdce:	7812      	ldrb	r2, [r2, #0]
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	60fb      	str	r3, [r7, #12]
	return rv;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3714      	adds	r7, #20
 800bdda:	46bd      	mov	sp, r7
 800bddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde0:	4770      	bx	lr

0800bde2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bde2:	b480      	push	{r7}
 800bde4:	b083      	sub	sp, #12
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
 800bdea:	460b      	mov	r3, r1
 800bdec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	1c5a      	adds	r2, r3, #1
 800bdf2:	607a      	str	r2, [r7, #4]
 800bdf4:	887a      	ldrh	r2, [r7, #2]
 800bdf6:	b2d2      	uxtb	r2, r2
 800bdf8:	701a      	strb	r2, [r3, #0]
 800bdfa:	887b      	ldrh	r3, [r7, #2]
 800bdfc:	0a1b      	lsrs	r3, r3, #8
 800bdfe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	1c5a      	adds	r2, r3, #1
 800be04:	607a      	str	r2, [r7, #4]
 800be06:	887a      	ldrh	r2, [r7, #2]
 800be08:	b2d2      	uxtb	r2, r2
 800be0a:	701a      	strb	r2, [r3, #0]
}
 800be0c:	bf00      	nop
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	1c5a      	adds	r2, r3, #1
 800be26:	607a      	str	r2, [r7, #4]
 800be28:	683a      	ldr	r2, [r7, #0]
 800be2a:	b2d2      	uxtb	r2, r2
 800be2c:	701a      	strb	r2, [r3, #0]
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	0a1b      	lsrs	r3, r3, #8
 800be32:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	1c5a      	adds	r2, r3, #1
 800be38:	607a      	str	r2, [r7, #4]
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	b2d2      	uxtb	r2, r2
 800be3e:	701a      	strb	r2, [r3, #0]
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	0a1b      	lsrs	r3, r3, #8
 800be44:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	607a      	str	r2, [r7, #4]
 800be4c:	683a      	ldr	r2, [r7, #0]
 800be4e:	b2d2      	uxtb	r2, r2
 800be50:	701a      	strb	r2, [r3, #0]
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	0a1b      	lsrs	r3, r3, #8
 800be56:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	1c5a      	adds	r2, r3, #1
 800be5c:	607a      	str	r2, [r7, #4]
 800be5e:	683a      	ldr	r2, [r7, #0]
 800be60:	b2d2      	uxtb	r2, r2
 800be62:	701a      	strb	r2, [r3, #0]
}
 800be64:	bf00      	nop
 800be66:	370c      	adds	r7, #12
 800be68:	46bd      	mov	sp, r7
 800be6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6e:	4770      	bx	lr

0800be70 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800be70:	b480      	push	{r7}
 800be72:	b087      	sub	sp, #28
 800be74:	af00      	add	r7, sp, #0
 800be76:	60f8      	str	r0, [r7, #12]
 800be78:	60b9      	str	r1, [r7, #8]
 800be7a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00d      	beq.n	800bea6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800be8a:	693a      	ldr	r2, [r7, #16]
 800be8c:	1c53      	adds	r3, r2, #1
 800be8e:	613b      	str	r3, [r7, #16]
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	1c59      	adds	r1, r3, #1
 800be94:	6179      	str	r1, [r7, #20]
 800be96:	7812      	ldrb	r2, [r2, #0]
 800be98:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	3b01      	subs	r3, #1
 800be9e:	607b      	str	r3, [r7, #4]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d1f1      	bne.n	800be8a <mem_cpy+0x1a>
	}
}
 800bea6:	bf00      	nop
 800bea8:	371c      	adds	r7, #28
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr

0800beb2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800beb2:	b480      	push	{r7}
 800beb4:	b087      	sub	sp, #28
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	60f8      	str	r0, [r7, #12]
 800beba:	60b9      	str	r1, [r7, #8]
 800bebc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	1c5a      	adds	r2, r3, #1
 800bec6:	617a      	str	r2, [r7, #20]
 800bec8:	68ba      	ldr	r2, [r7, #8]
 800beca:	b2d2      	uxtb	r2, r2
 800becc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	3b01      	subs	r3, #1
 800bed2:	607b      	str	r3, [r7, #4]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d1f3      	bne.n	800bec2 <mem_set+0x10>
}
 800beda:	bf00      	nop
 800bedc:	371c      	adds	r7, #28
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bee6:	b480      	push	{r7}
 800bee8:	b089      	sub	sp, #36	; 0x24
 800beea:	af00      	add	r7, sp, #0
 800beec:	60f8      	str	r0, [r7, #12]
 800beee:	60b9      	str	r1, [r7, #8]
 800bef0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	61fb      	str	r3, [r7, #28]
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800befa:	2300      	movs	r3, #0
 800befc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800befe:	69fb      	ldr	r3, [r7, #28]
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	61fa      	str	r2, [r7, #28]
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	4619      	mov	r1, r3
 800bf08:	69bb      	ldr	r3, [r7, #24]
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	61ba      	str	r2, [r7, #24]
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	1acb      	subs	r3, r1, r3
 800bf12:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	3b01      	subs	r3, #1
 800bf18:	607b      	str	r3, [r7, #4]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d002      	beq.n	800bf26 <mem_cmp+0x40>
 800bf20:	697b      	ldr	r3, [r7, #20]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d0eb      	beq.n	800befe <mem_cmp+0x18>

	return r;
 800bf26:	697b      	ldr	r3, [r7, #20]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3724      	adds	r7, #36	; 0x24
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf32:	4770      	bx	lr

0800bf34 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bf34:	b480      	push	{r7}
 800bf36:	b083      	sub	sp, #12
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bf3e:	e002      	b.n	800bf46 <chk_chr+0x12>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	3301      	adds	r3, #1
 800bf44:	607b      	str	r3, [r7, #4]
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d005      	beq.n	800bf5a <chk_chr+0x26>
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	781b      	ldrb	r3, [r3, #0]
 800bf52:	461a      	mov	r2, r3
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d1f2      	bne.n	800bf40 <chk_chr+0xc>
	return *str;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	781b      	ldrb	r3, [r3, #0]
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	370c      	adds	r7, #12
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr
	...

0800bf6c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
 800bf74:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bf76:	2300      	movs	r3, #0
 800bf78:	60bb      	str	r3, [r7, #8]
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	60fb      	str	r3, [r7, #12]
 800bf7e:	e029      	b.n	800bfd4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bf80:	4a27      	ldr	r2, [pc, #156]	; (800c020 <chk_lock+0xb4>)
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	011b      	lsls	r3, r3, #4
 800bf86:	4413      	add	r3, r2
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d01d      	beq.n	800bfca <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bf8e:	4a24      	ldr	r2, [pc, #144]	; (800c020 <chk_lock+0xb4>)
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	011b      	lsls	r3, r3, #4
 800bf94:	4413      	add	r3, r2
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	d116      	bne.n	800bfce <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bfa0:	4a1f      	ldr	r2, [pc, #124]	; (800c020 <chk_lock+0xb4>)
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	011b      	lsls	r3, r3, #4
 800bfa6:	4413      	add	r3, r2
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d10c      	bne.n	800bfce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bfb4:	4a1a      	ldr	r2, [pc, #104]	; (800c020 <chk_lock+0xb4>)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	011b      	lsls	r3, r3, #4
 800bfba:	4413      	add	r3, r2
 800bfbc:	3308      	adds	r3, #8
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d102      	bne.n	800bfce <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bfc8:	e007      	b.n	800bfda <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	60fb      	str	r3, [r7, #12]
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d9d2      	bls.n	800bf80 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	2b02      	cmp	r3, #2
 800bfde:	d109      	bne.n	800bff4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d102      	bne.n	800bfec <chk_lock+0x80>
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	2b02      	cmp	r3, #2
 800bfea:	d101      	bne.n	800bff0 <chk_lock+0x84>
 800bfec:	2300      	movs	r3, #0
 800bfee:	e010      	b.n	800c012 <chk_lock+0xa6>
 800bff0:	2312      	movs	r3, #18
 800bff2:	e00e      	b.n	800c012 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d108      	bne.n	800c00c <chk_lock+0xa0>
 800bffa:	4a09      	ldr	r2, [pc, #36]	; (800c020 <chk_lock+0xb4>)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	011b      	lsls	r3, r3, #4
 800c000:	4413      	add	r3, r2
 800c002:	330c      	adds	r3, #12
 800c004:	881b      	ldrh	r3, [r3, #0]
 800c006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c00a:	d101      	bne.n	800c010 <chk_lock+0xa4>
 800c00c:	2310      	movs	r3, #16
 800c00e:	e000      	b.n	800c012 <chk_lock+0xa6>
 800c010:	2300      	movs	r3, #0
}
 800c012:	4618      	mov	r0, r3
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr
 800c01e:	bf00      	nop
 800c020:	20000588 	.word	0x20000588

0800c024 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c024:	b480      	push	{r7}
 800c026:	b083      	sub	sp, #12
 800c028:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c02a:	2300      	movs	r3, #0
 800c02c:	607b      	str	r3, [r7, #4]
 800c02e:	e002      	b.n	800c036 <enq_lock+0x12>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	3301      	adds	r3, #1
 800c034:	607b      	str	r3, [r7, #4]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b01      	cmp	r3, #1
 800c03a:	d806      	bhi.n	800c04a <enq_lock+0x26>
 800c03c:	4a09      	ldr	r2, [pc, #36]	; (800c064 <enq_lock+0x40>)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	011b      	lsls	r3, r3, #4
 800c042:	4413      	add	r3, r2
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d1f2      	bne.n	800c030 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2b02      	cmp	r3, #2
 800c04e:	bf14      	ite	ne
 800c050:	2301      	movne	r3, #1
 800c052:	2300      	moveq	r3, #0
 800c054:	b2db      	uxtb	r3, r3
}
 800c056:	4618      	mov	r0, r3
 800c058:	370c      	adds	r7, #12
 800c05a:	46bd      	mov	sp, r7
 800c05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c060:	4770      	bx	lr
 800c062:	bf00      	nop
 800c064:	20000588 	.word	0x20000588

0800c068 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c068:	b480      	push	{r7}
 800c06a:	b085      	sub	sp, #20
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c072:	2300      	movs	r3, #0
 800c074:	60fb      	str	r3, [r7, #12]
 800c076:	e01f      	b.n	800c0b8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c078:	4a41      	ldr	r2, [pc, #260]	; (800c180 <inc_lock+0x118>)
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	011b      	lsls	r3, r3, #4
 800c07e:	4413      	add	r3, r2
 800c080:	681a      	ldr	r2, [r3, #0]
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	429a      	cmp	r2, r3
 800c088:	d113      	bne.n	800c0b2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c08a:	4a3d      	ldr	r2, [pc, #244]	; (800c180 <inc_lock+0x118>)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	011b      	lsls	r3, r3, #4
 800c090:	4413      	add	r3, r2
 800c092:	3304      	adds	r3, #4
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d109      	bne.n	800c0b2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c09e:	4a38      	ldr	r2, [pc, #224]	; (800c180 <inc_lock+0x118>)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	011b      	lsls	r3, r3, #4
 800c0a4:	4413      	add	r3, r2
 800c0a6:	3308      	adds	r3, #8
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d006      	beq.n	800c0c0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	60fb      	str	r3, [r7, #12]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	2b01      	cmp	r3, #1
 800c0bc:	d9dc      	bls.n	800c078 <inc_lock+0x10>
 800c0be:	e000      	b.n	800c0c2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c0c0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	d132      	bne.n	800c12e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	e002      	b.n	800c0d4 <inc_lock+0x6c>
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	60fb      	str	r3, [r7, #12]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d806      	bhi.n	800c0e8 <inc_lock+0x80>
 800c0da:	4a29      	ldr	r2, [pc, #164]	; (800c180 <inc_lock+0x118>)
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	011b      	lsls	r3, r3, #4
 800c0e0:	4413      	add	r3, r2
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d1f2      	bne.n	800c0ce <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	2b02      	cmp	r3, #2
 800c0ec:	d101      	bne.n	800c0f2 <inc_lock+0x8a>
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	e040      	b.n	800c174 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681a      	ldr	r2, [r3, #0]
 800c0f6:	4922      	ldr	r1, [pc, #136]	; (800c180 <inc_lock+0x118>)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	011b      	lsls	r3, r3, #4
 800c0fc:	440b      	add	r3, r1
 800c0fe:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	689a      	ldr	r2, [r3, #8]
 800c104:	491e      	ldr	r1, [pc, #120]	; (800c180 <inc_lock+0x118>)
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	011b      	lsls	r3, r3, #4
 800c10a:	440b      	add	r3, r1
 800c10c:	3304      	adds	r3, #4
 800c10e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	695a      	ldr	r2, [r3, #20]
 800c114:	491a      	ldr	r1, [pc, #104]	; (800c180 <inc_lock+0x118>)
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	011b      	lsls	r3, r3, #4
 800c11a:	440b      	add	r3, r1
 800c11c:	3308      	adds	r3, #8
 800c11e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c120:	4a17      	ldr	r2, [pc, #92]	; (800c180 <inc_lock+0x118>)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	011b      	lsls	r3, r3, #4
 800c126:	4413      	add	r3, r2
 800c128:	330c      	adds	r3, #12
 800c12a:	2200      	movs	r2, #0
 800c12c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d009      	beq.n	800c148 <inc_lock+0xe0>
 800c134:	4a12      	ldr	r2, [pc, #72]	; (800c180 <inc_lock+0x118>)
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	011b      	lsls	r3, r3, #4
 800c13a:	4413      	add	r3, r2
 800c13c:	330c      	adds	r3, #12
 800c13e:	881b      	ldrh	r3, [r3, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d001      	beq.n	800c148 <inc_lock+0xe0>
 800c144:	2300      	movs	r3, #0
 800c146:	e015      	b.n	800c174 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d108      	bne.n	800c160 <inc_lock+0xf8>
 800c14e:	4a0c      	ldr	r2, [pc, #48]	; (800c180 <inc_lock+0x118>)
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	011b      	lsls	r3, r3, #4
 800c154:	4413      	add	r3, r2
 800c156:	330c      	adds	r3, #12
 800c158:	881b      	ldrh	r3, [r3, #0]
 800c15a:	3301      	adds	r3, #1
 800c15c:	b29a      	uxth	r2, r3
 800c15e:	e001      	b.n	800c164 <inc_lock+0xfc>
 800c160:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c164:	4906      	ldr	r1, [pc, #24]	; (800c180 <inc_lock+0x118>)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	011b      	lsls	r3, r3, #4
 800c16a:	440b      	add	r3, r1
 800c16c:	330c      	adds	r3, #12
 800c16e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	3301      	adds	r3, #1
}
 800c174:	4618      	mov	r0, r3
 800c176:	3714      	adds	r7, #20
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr
 800c180:	20000588 	.word	0x20000588

0800c184 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c184:	b480      	push	{r7}
 800c186:	b085      	sub	sp, #20
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	3b01      	subs	r3, #1
 800c190:	607b      	str	r3, [r7, #4]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2b01      	cmp	r3, #1
 800c196:	d825      	bhi.n	800c1e4 <dec_lock+0x60>
		n = Files[i].ctr;
 800c198:	4a17      	ldr	r2, [pc, #92]	; (800c1f8 <dec_lock+0x74>)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	011b      	lsls	r3, r3, #4
 800c19e:	4413      	add	r3, r2
 800c1a0:	330c      	adds	r3, #12
 800c1a2:	881b      	ldrh	r3, [r3, #0]
 800c1a4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c1a6:	89fb      	ldrh	r3, [r7, #14]
 800c1a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1ac:	d101      	bne.n	800c1b2 <dec_lock+0x2e>
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c1b2:	89fb      	ldrh	r3, [r7, #14]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d002      	beq.n	800c1be <dec_lock+0x3a>
 800c1b8:	89fb      	ldrh	r3, [r7, #14]
 800c1ba:	3b01      	subs	r3, #1
 800c1bc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c1be:	4a0e      	ldr	r2, [pc, #56]	; (800c1f8 <dec_lock+0x74>)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	011b      	lsls	r3, r3, #4
 800c1c4:	4413      	add	r3, r2
 800c1c6:	330c      	adds	r3, #12
 800c1c8:	89fa      	ldrh	r2, [r7, #14]
 800c1ca:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c1cc:	89fb      	ldrh	r3, [r7, #14]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d105      	bne.n	800c1de <dec_lock+0x5a>
 800c1d2:	4a09      	ldr	r2, [pc, #36]	; (800c1f8 <dec_lock+0x74>)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	011b      	lsls	r3, r3, #4
 800c1d8:	4413      	add	r3, r2
 800c1da:	2200      	movs	r2, #0
 800c1dc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	737b      	strb	r3, [r7, #13]
 800c1e2:	e001      	b.n	800c1e8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c1e4:	2302      	movs	r3, #2
 800c1e6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c1e8:	7b7b      	ldrb	r3, [r7, #13]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3714      	adds	r7, #20
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f4:	4770      	bx	lr
 800c1f6:	bf00      	nop
 800c1f8:	20000588 	.word	0x20000588

0800c1fc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b085      	sub	sp, #20
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c204:	2300      	movs	r3, #0
 800c206:	60fb      	str	r3, [r7, #12]
 800c208:	e010      	b.n	800c22c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c20a:	4a0d      	ldr	r2, [pc, #52]	; (800c240 <clear_lock+0x44>)
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	011b      	lsls	r3, r3, #4
 800c210:	4413      	add	r3, r2
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	687a      	ldr	r2, [r7, #4]
 800c216:	429a      	cmp	r2, r3
 800c218:	d105      	bne.n	800c226 <clear_lock+0x2a>
 800c21a:	4a09      	ldr	r2, [pc, #36]	; (800c240 <clear_lock+0x44>)
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	011b      	lsls	r3, r3, #4
 800c220:	4413      	add	r3, r2
 800c222:	2200      	movs	r2, #0
 800c224:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	3301      	adds	r3, #1
 800c22a:	60fb      	str	r3, [r7, #12]
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d9eb      	bls.n	800c20a <clear_lock+0xe>
	}
}
 800c232:	bf00      	nop
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop
 800c240:	20000588 	.word	0x20000588

0800c244 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b086      	sub	sp, #24
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c24c:	2300      	movs	r3, #0
 800c24e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	78db      	ldrb	r3, [r3, #3]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d034      	beq.n	800c2c2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c25c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	7858      	ldrb	r0, [r3, #1]
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c268:	2301      	movs	r3, #1
 800c26a:	697a      	ldr	r2, [r7, #20]
 800c26c:	f7ff fd40 	bl	800bcf0 <disk_write>
 800c270:	4603      	mov	r3, r0
 800c272:	2b00      	cmp	r3, #0
 800c274:	d002      	beq.n	800c27c <sync_window+0x38>
			res = FR_DISK_ERR;
 800c276:	2301      	movs	r3, #1
 800c278:	73fb      	strb	r3, [r7, #15]
 800c27a:	e022      	b.n	800c2c2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c286:	697a      	ldr	r2, [r7, #20]
 800c288:	1ad2      	subs	r2, r2, r3
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c28e:	429a      	cmp	r2, r3
 800c290:	d217      	bcs.n	800c2c2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	789b      	ldrb	r3, [r3, #2]
 800c296:	613b      	str	r3, [r7, #16]
 800c298:	e010      	b.n	800c2bc <sync_window+0x78>
					wsect += fs->fsize;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c29e:	697a      	ldr	r2, [r7, #20]
 800c2a0:	4413      	add	r3, r2
 800c2a2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	7858      	ldrb	r0, [r3, #1]
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	f7ff fd1d 	bl	800bcf0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	3b01      	subs	r3, #1
 800c2ba:	613b      	str	r3, [r7, #16]
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d8eb      	bhi.n	800c29a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c2c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3718      	adds	r7, #24
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b084      	sub	sp, #16
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2de:	683a      	ldr	r2, [r7, #0]
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d01b      	beq.n	800c31c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7ff ffad 	bl	800c244 <sync_window>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c2ee:	7bfb      	ldrb	r3, [r7, #15]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d113      	bne.n	800c31c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	7858      	ldrb	r0, [r3, #1]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c2fe:	2301      	movs	r3, #1
 800c300:	683a      	ldr	r2, [r7, #0]
 800c302:	f7ff fcd5 	bl	800bcb0 <disk_read>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d004      	beq.n	800c316 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c30c:	f04f 33ff 	mov.w	r3, #4294967295
 800c310:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c312:	2301      	movs	r3, #1
 800c314:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	683a      	ldr	r2, [r7, #0]
 800c31a:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800c31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3710      	adds	r7, #16
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
	...

0800c328 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b084      	sub	sp, #16
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7ff ff87 	bl	800c244 <sync_window>
 800c336:	4603      	mov	r3, r0
 800c338:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c33a:	7bfb      	ldrb	r3, [r7, #15]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d159      	bne.n	800c3f4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	781b      	ldrb	r3, [r3, #0]
 800c344:	2b03      	cmp	r3, #3
 800c346:	d149      	bne.n	800c3dc <sync_fs+0xb4>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	791b      	ldrb	r3, [r3, #4]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d145      	bne.n	800c3dc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	899b      	ldrh	r3, [r3, #12]
 800c35a:	461a      	mov	r2, r3
 800c35c:	2100      	movs	r1, #0
 800c35e:	f7ff fda8 	bl	800beb2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	333c      	adds	r3, #60	; 0x3c
 800c366:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c36a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c36e:	4618      	mov	r0, r3
 800c370:	f7ff fd37 	bl	800bde2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	333c      	adds	r3, #60	; 0x3c
 800c378:	4921      	ldr	r1, [pc, #132]	; (800c400 <sync_fs+0xd8>)
 800c37a:	4618      	mov	r0, r3
 800c37c:	f7ff fd4c 	bl	800be18 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	333c      	adds	r3, #60	; 0x3c
 800c384:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c388:	491e      	ldr	r1, [pc, #120]	; (800c404 <sync_fs+0xdc>)
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7ff fd44 	bl	800be18 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	333c      	adds	r3, #60	; 0x3c
 800c394:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	699b      	ldr	r3, [r3, #24]
 800c39c:	4619      	mov	r1, r3
 800c39e:	4610      	mov	r0, r2
 800c3a0:	f7ff fd3a 	bl	800be18 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	333c      	adds	r3, #60	; 0x3c
 800c3a8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	695b      	ldr	r3, [r3, #20]
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	4610      	mov	r0, r2
 800c3b4:	f7ff fd30 	bl	800be18 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3bc:	1c5a      	adds	r2, r3, #1
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	7858      	ldrb	r0, [r3, #1]
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	f7ff fc8d 	bl	800bcf0 <disk_write>
			fs->fsi_flag = 0;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	785b      	ldrb	r3, [r3, #1]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	2100      	movs	r1, #0
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff fca3 	bl	800bd30 <disk_ioctl>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d001      	beq.n	800c3f4 <sync_fs+0xcc>
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3710      	adds	r7, #16
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop
 800c400:	41615252 	.word	0x41615252
 800c404:	61417272 	.word	0x61417272

0800c408 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	3b02      	subs	r3, #2
 800c416:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	6a1b      	ldr	r3, [r3, #32]
 800c41c:	3b02      	subs	r3, #2
 800c41e:	683a      	ldr	r2, [r7, #0]
 800c420:	429a      	cmp	r2, r3
 800c422:	d301      	bcc.n	800c428 <clust2sect+0x20>
 800c424:	2300      	movs	r3, #0
 800c426:	e008      	b.n	800c43a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	895b      	ldrh	r3, [r3, #10]
 800c42c:	461a      	mov	r2, r3
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	fb03 f202 	mul.w	r2, r3, r2
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c438:	4413      	add	r3, r2
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	370c      	adds	r7, #12
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr

0800c446 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b086      	sub	sp, #24
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
 800c44e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d904      	bls.n	800c466 <get_fat+0x20>
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	6a1b      	ldr	r3, [r3, #32]
 800c460:	683a      	ldr	r2, [r7, #0]
 800c462:	429a      	cmp	r2, r3
 800c464:	d302      	bcc.n	800c46c <get_fat+0x26>
		val = 1;	/* Internal error */
 800c466:	2301      	movs	r3, #1
 800c468:	617b      	str	r3, [r7, #20]
 800c46a:	e0b7      	b.n	800c5dc <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c46c:	f04f 33ff 	mov.w	r3, #4294967295
 800c470:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	2b02      	cmp	r3, #2
 800c478:	d05a      	beq.n	800c530 <get_fat+0xea>
 800c47a:	2b03      	cmp	r3, #3
 800c47c:	d07d      	beq.n	800c57a <get_fat+0x134>
 800c47e:	2b01      	cmp	r3, #1
 800c480:	f040 80a2 	bne.w	800c5c8 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	60fb      	str	r3, [r7, #12]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	085b      	lsrs	r3, r3, #1
 800c48c:	68fa      	ldr	r2, [r7, #12]
 800c48e:	4413      	add	r3, r2
 800c490:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c496:	693b      	ldr	r3, [r7, #16]
 800c498:	899b      	ldrh	r3, [r3, #12]
 800c49a:	4619      	mov	r1, r3
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4a2:	4413      	add	r3, r2
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	6938      	ldr	r0, [r7, #16]
 800c4a8:	f7ff ff10 	bl	800c2cc <move_window>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f040 808d 	bne.w	800c5ce <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	1c5a      	adds	r2, r3, #1
 800c4b8:	60fa      	str	r2, [r7, #12]
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	8992      	ldrh	r2, [r2, #12]
 800c4be:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4c2:	fb02 f201 	mul.w	r2, r2, r1
 800c4c6:	1a9b      	subs	r3, r3, r2
 800c4c8:	693a      	ldr	r2, [r7, #16]
 800c4ca:	4413      	add	r3, r2
 800c4cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c4d0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d6:	693b      	ldr	r3, [r7, #16]
 800c4d8:	899b      	ldrh	r3, [r3, #12]
 800c4da:	4619      	mov	r1, r3
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4e2:	4413      	add	r3, r2
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	6938      	ldr	r0, [r7, #16]
 800c4e8:	f7ff fef0 	bl	800c2cc <move_window>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d16f      	bne.n	800c5d2 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	899b      	ldrh	r3, [r3, #12]
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4fe:	fb02 f201 	mul.w	r2, r2, r1
 800c502:	1a9b      	subs	r3, r3, r2
 800c504:	693a      	ldr	r2, [r7, #16]
 800c506:	4413      	add	r3, r2
 800c508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c50c:	021b      	lsls	r3, r3, #8
 800c50e:	461a      	mov	r2, r3
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	4313      	orrs	r3, r2
 800c514:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	f003 0301 	and.w	r3, r3, #1
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d002      	beq.n	800c526 <get_fat+0xe0>
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	091b      	lsrs	r3, r3, #4
 800c524:	e002      	b.n	800c52c <get_fat+0xe6>
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c52c:	617b      	str	r3, [r7, #20]
			break;
 800c52e:	e055      	b.n	800c5dc <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	899b      	ldrh	r3, [r3, #12]
 800c538:	085b      	lsrs	r3, r3, #1
 800c53a:	b29b      	uxth	r3, r3
 800c53c:	4619      	mov	r1, r3
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	fbb3 f3f1 	udiv	r3, r3, r1
 800c544:	4413      	add	r3, r2
 800c546:	4619      	mov	r1, r3
 800c548:	6938      	ldr	r0, [r7, #16]
 800c54a:	f7ff febf 	bl	800c2cc <move_window>
 800c54e:	4603      	mov	r3, r0
 800c550:	2b00      	cmp	r3, #0
 800c552:	d140      	bne.n	800c5d6 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	005b      	lsls	r3, r3, #1
 800c55e:	693a      	ldr	r2, [r7, #16]
 800c560:	8992      	ldrh	r2, [r2, #12]
 800c562:	fbb3 f0f2 	udiv	r0, r3, r2
 800c566:	fb02 f200 	mul.w	r2, r2, r0
 800c56a:	1a9b      	subs	r3, r3, r2
 800c56c:	440b      	add	r3, r1
 800c56e:	4618      	mov	r0, r3
 800c570:	f7ff fbfc 	bl	800bd6c <ld_word>
 800c574:	4603      	mov	r3, r0
 800c576:	617b      	str	r3, [r7, #20]
			break;
 800c578:	e030      	b.n	800c5dc <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	899b      	ldrh	r3, [r3, #12]
 800c582:	089b      	lsrs	r3, r3, #2
 800c584:	b29b      	uxth	r3, r3
 800c586:	4619      	mov	r1, r3
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c58e:	4413      	add	r3, r2
 800c590:	4619      	mov	r1, r3
 800c592:	6938      	ldr	r0, [r7, #16]
 800c594:	f7ff fe9a 	bl	800c2cc <move_window>
 800c598:	4603      	mov	r3, r0
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d11d      	bne.n	800c5da <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	693a      	ldr	r2, [r7, #16]
 800c5aa:	8992      	ldrh	r2, [r2, #12]
 800c5ac:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5b0:	fb02 f200 	mul.w	r2, r2, r0
 800c5b4:	1a9b      	subs	r3, r3, r2
 800c5b6:	440b      	add	r3, r1
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f7ff fbef 	bl	800bd9c <ld_dword>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c5c4:	617b      	str	r3, [r7, #20]
			break;
 800c5c6:	e009      	b.n	800c5dc <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	617b      	str	r3, [r7, #20]
 800c5cc:	e006      	b.n	800c5dc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5ce:	bf00      	nop
 800c5d0:	e004      	b.n	800c5dc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5d2:	bf00      	nop
 800c5d4:	e002      	b.n	800c5dc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c5d6:	bf00      	nop
 800c5d8:	e000      	b.n	800c5dc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5da:	bf00      	nop
		}
	}

	return val;
 800c5dc:	697b      	ldr	r3, [r7, #20]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3718      	adds	r7, #24
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c5e6:	b590      	push	{r4, r7, lr}
 800c5e8:	b089      	sub	sp, #36	; 0x24
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	60f8      	str	r0, [r7, #12]
 800c5ee:	60b9      	str	r1, [r7, #8]
 800c5f0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c5f2:	2302      	movs	r3, #2
 800c5f4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	f240 8106 	bls.w	800c80a <put_fat+0x224>
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	6a1b      	ldr	r3, [r3, #32]
 800c602:	68ba      	ldr	r2, [r7, #8]
 800c604:	429a      	cmp	r2, r3
 800c606:	f080 8100 	bcs.w	800c80a <put_fat+0x224>
		switch (fs->fs_type) {
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	2b02      	cmp	r3, #2
 800c610:	f000 8088 	beq.w	800c724 <put_fat+0x13e>
 800c614:	2b03      	cmp	r3, #3
 800c616:	f000 80b0 	beq.w	800c77a <put_fat+0x194>
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	f040 80f5 	bne.w	800c80a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	61bb      	str	r3, [r7, #24]
 800c624:	69bb      	ldr	r3, [r7, #24]
 800c626:	085b      	lsrs	r3, r3, #1
 800c628:	69ba      	ldr	r2, [r7, #24]
 800c62a:	4413      	add	r3, r2
 800c62c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	899b      	ldrh	r3, [r3, #12]
 800c636:	4619      	mov	r1, r3
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c63e:	4413      	add	r3, r2
 800c640:	4619      	mov	r1, r3
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f7ff fe42 	bl	800c2cc <move_window>
 800c648:	4603      	mov	r3, r0
 800c64a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c64c:	7ffb      	ldrb	r3, [r7, #31]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	f040 80d4 	bne.w	800c7fc <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c65a:	69bb      	ldr	r3, [r7, #24]
 800c65c:	1c5a      	adds	r2, r3, #1
 800c65e:	61ba      	str	r2, [r7, #24]
 800c660:	68fa      	ldr	r2, [r7, #12]
 800c662:	8992      	ldrh	r2, [r2, #12]
 800c664:	fbb3 f0f2 	udiv	r0, r3, r2
 800c668:	fb02 f200 	mul.w	r2, r2, r0
 800c66c:	1a9b      	subs	r3, r3, r2
 800c66e:	440b      	add	r3, r1
 800c670:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	f003 0301 	and.w	r3, r3, #1
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d00d      	beq.n	800c698 <put_fat+0xb2>
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	781b      	ldrb	r3, [r3, #0]
 800c680:	b25b      	sxtb	r3, r3
 800c682:	f003 030f 	and.w	r3, r3, #15
 800c686:	b25a      	sxtb	r2, r3
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	011b      	lsls	r3, r3, #4
 800c68e:	b25b      	sxtb	r3, r3
 800c690:	4313      	orrs	r3, r2
 800c692:	b25b      	sxtb	r3, r3
 800c694:	b2db      	uxtb	r3, r3
 800c696:	e001      	b.n	800c69c <put_fat+0xb6>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	b2db      	uxtb	r3, r3
 800c69c:	697a      	ldr	r2, [r7, #20]
 800c69e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	899b      	ldrh	r3, [r3, #12]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	69bb      	ldr	r3, [r7, #24]
 800c6b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c6b6:	4413      	add	r3, r2
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	68f8      	ldr	r0, [r7, #12]
 800c6bc:	f7ff fe06 	bl	800c2cc <move_window>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6c4:	7ffb      	ldrb	r3, [r7, #31]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f040 809a 	bne.w	800c800 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	899b      	ldrh	r3, [r3, #12]
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6de:	fb02 f200 	mul.w	r2, r2, r0
 800c6e2:	1a9b      	subs	r3, r3, r2
 800c6e4:	440b      	add	r3, r1
 800c6e6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	f003 0301 	and.w	r3, r3, #1
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d003      	beq.n	800c6fa <put_fat+0x114>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	091b      	lsrs	r3, r3, #4
 800c6f6:	b2db      	uxtb	r3, r3
 800c6f8:	e00e      	b.n	800c718 <put_fat+0x132>
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	b25b      	sxtb	r3, r3
 800c700:	f023 030f 	bic.w	r3, r3, #15
 800c704:	b25a      	sxtb	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	0a1b      	lsrs	r3, r3, #8
 800c70a:	b25b      	sxtb	r3, r3
 800c70c:	f003 030f 	and.w	r3, r3, #15
 800c710:	b25b      	sxtb	r3, r3
 800c712:	4313      	orrs	r3, r2
 800c714:	b25b      	sxtb	r3, r3
 800c716:	b2db      	uxtb	r3, r3
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2201      	movs	r2, #1
 800c720:	70da      	strb	r2, [r3, #3]
			break;
 800c722:	e072      	b.n	800c80a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	899b      	ldrh	r3, [r3, #12]
 800c72c:	085b      	lsrs	r3, r3, #1
 800c72e:	b29b      	uxth	r3, r3
 800c730:	4619      	mov	r1, r3
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	fbb3 f3f1 	udiv	r3, r3, r1
 800c738:	4413      	add	r3, r2
 800c73a:	4619      	mov	r1, r3
 800c73c:	68f8      	ldr	r0, [r7, #12]
 800c73e:	f7ff fdc5 	bl	800c2cc <move_window>
 800c742:	4603      	mov	r3, r0
 800c744:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c746:	7ffb      	ldrb	r3, [r7, #31]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d15b      	bne.n	800c804 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	005b      	lsls	r3, r3, #1
 800c756:	68fa      	ldr	r2, [r7, #12]
 800c758:	8992      	ldrh	r2, [r2, #12]
 800c75a:	fbb3 f0f2 	udiv	r0, r3, r2
 800c75e:	fb02 f200 	mul.w	r2, r2, r0
 800c762:	1a9b      	subs	r3, r3, r2
 800c764:	440b      	add	r3, r1
 800c766:	687a      	ldr	r2, [r7, #4]
 800c768:	b292      	uxth	r2, r2
 800c76a:	4611      	mov	r1, r2
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7ff fb38 	bl	800bde2 <st_word>
			fs->wflag = 1;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	2201      	movs	r2, #1
 800c776:	70da      	strb	r2, [r3, #3]
			break;
 800c778:	e047      	b.n	800c80a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	899b      	ldrh	r3, [r3, #12]
 800c782:	089b      	lsrs	r3, r3, #2
 800c784:	b29b      	uxth	r3, r3
 800c786:	4619      	mov	r1, r3
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c78e:	4413      	add	r3, r2
 800c790:	4619      	mov	r1, r3
 800c792:	68f8      	ldr	r0, [r7, #12]
 800c794:	f7ff fd9a 	bl	800c2cc <move_window>
 800c798:	4603      	mov	r3, r0
 800c79a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c79c:	7ffb      	ldrb	r3, [r7, #31]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d132      	bne.n	800c808 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	009b      	lsls	r3, r3, #2
 800c7b2:	68fa      	ldr	r2, [r7, #12]
 800c7b4:	8992      	ldrh	r2, [r2, #12]
 800c7b6:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7ba:	fb02 f200 	mul.w	r2, r2, r0
 800c7be:	1a9b      	subs	r3, r3, r2
 800c7c0:	440b      	add	r3, r1
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7ff faea 	bl	800bd9c <ld_dword>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c7ce:	4323      	orrs	r3, r4
 800c7d0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	8992      	ldrh	r2, [r2, #12]
 800c7e0:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7e4:	fb02 f200 	mul.w	r2, r2, r0
 800c7e8:	1a9b      	subs	r3, r3, r2
 800c7ea:	440b      	add	r3, r1
 800c7ec:	6879      	ldr	r1, [r7, #4]
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7ff fb12 	bl	800be18 <st_dword>
			fs->wflag = 1;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	70da      	strb	r2, [r3, #3]
			break;
 800c7fa:	e006      	b.n	800c80a <put_fat+0x224>
			if (res != FR_OK) break;
 800c7fc:	bf00      	nop
 800c7fe:	e004      	b.n	800c80a <put_fat+0x224>
			if (res != FR_OK) break;
 800c800:	bf00      	nop
 800c802:	e002      	b.n	800c80a <put_fat+0x224>
			if (res != FR_OK) break;
 800c804:	bf00      	nop
 800c806:	e000      	b.n	800c80a <put_fat+0x224>
			if (res != FR_OK) break;
 800c808:	bf00      	nop
		}
	}
	return res;
 800c80a:	7ffb      	ldrb	r3, [r7, #31]
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3724      	adds	r7, #36	; 0x24
 800c810:	46bd      	mov	sp, r7
 800c812:	bd90      	pop	{r4, r7, pc}

0800c814 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b088      	sub	sp, #32
 800c818:	af00      	add	r7, sp, #0
 800c81a:	60f8      	str	r0, [r7, #12]
 800c81c:	60b9      	str	r1, [r7, #8]
 800c81e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c820:	2300      	movs	r3, #0
 800c822:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	2b01      	cmp	r3, #1
 800c82e:	d904      	bls.n	800c83a <remove_chain+0x26>
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	6a1b      	ldr	r3, [r3, #32]
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	429a      	cmp	r2, r3
 800c838:	d301      	bcc.n	800c83e <remove_chain+0x2a>
 800c83a:	2302      	movs	r3, #2
 800c83c:	e04b      	b.n	800c8d6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d00c      	beq.n	800c85e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c844:	f04f 32ff 	mov.w	r2, #4294967295
 800c848:	6879      	ldr	r1, [r7, #4]
 800c84a:	69b8      	ldr	r0, [r7, #24]
 800c84c:	f7ff fecb 	bl	800c5e6 <put_fat>
 800c850:	4603      	mov	r3, r0
 800c852:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c854:	7ffb      	ldrb	r3, [r7, #31]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d001      	beq.n	800c85e <remove_chain+0x4a>
 800c85a:	7ffb      	ldrb	r3, [r7, #31]
 800c85c:	e03b      	b.n	800c8d6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c85e:	68b9      	ldr	r1, [r7, #8]
 800c860:	68f8      	ldr	r0, [r7, #12]
 800c862:	f7ff fdf0 	bl	800c446 <get_fat>
 800c866:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d031      	beq.n	800c8d2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d101      	bne.n	800c878 <remove_chain+0x64>
 800c874:	2302      	movs	r3, #2
 800c876:	e02e      	b.n	800c8d6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c87e:	d101      	bne.n	800c884 <remove_chain+0x70>
 800c880:	2301      	movs	r3, #1
 800c882:	e028      	b.n	800c8d6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c884:	2200      	movs	r2, #0
 800c886:	68b9      	ldr	r1, [r7, #8]
 800c888:	69b8      	ldr	r0, [r7, #24]
 800c88a:	f7ff feac 	bl	800c5e6 <put_fat>
 800c88e:	4603      	mov	r3, r0
 800c890:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c892:	7ffb      	ldrb	r3, [r7, #31]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d001      	beq.n	800c89c <remove_chain+0x88>
 800c898:	7ffb      	ldrb	r3, [r7, #31]
 800c89a:	e01c      	b.n	800c8d6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c89c:	69bb      	ldr	r3, [r7, #24]
 800c89e:	699a      	ldr	r2, [r3, #24]
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	6a1b      	ldr	r3, [r3, #32]
 800c8a4:	3b02      	subs	r3, #2
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d20b      	bcs.n	800c8c2 <remove_chain+0xae>
			fs->free_clst++;
 800c8aa:	69bb      	ldr	r3, [r7, #24]
 800c8ac:	699b      	ldr	r3, [r3, #24]
 800c8ae:	1c5a      	adds	r2, r3, #1
 800c8b0:	69bb      	ldr	r3, [r7, #24]
 800c8b2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c8b4:	69bb      	ldr	r3, [r7, #24]
 800c8b6:	791b      	ldrb	r3, [r3, #4]
 800c8b8:	f043 0301 	orr.w	r3, r3, #1
 800c8bc:	b2da      	uxtb	r2, r3
 800c8be:	69bb      	ldr	r3, [r7, #24]
 800c8c0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	6a1b      	ldr	r3, [r3, #32]
 800c8ca:	68ba      	ldr	r2, [r7, #8]
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d3c6      	bcc.n	800c85e <remove_chain+0x4a>
 800c8d0:	e000      	b.n	800c8d4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c8d2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c8d4:	2300      	movs	r3, #0
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3720      	adds	r7, #32
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}

0800c8de <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c8de:	b580      	push	{r7, lr}
 800c8e0:	b088      	sub	sp, #32
 800c8e2:	af00      	add	r7, sp, #0
 800c8e4:	6078      	str	r0, [r7, #4]
 800c8e6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d10d      	bne.n	800c910 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	695b      	ldr	r3, [r3, #20]
 800c8f8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d004      	beq.n	800c90a <create_chain+0x2c>
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	6a1b      	ldr	r3, [r3, #32]
 800c904:	69ba      	ldr	r2, [r7, #24]
 800c906:	429a      	cmp	r2, r3
 800c908:	d31b      	bcc.n	800c942 <create_chain+0x64>
 800c90a:	2301      	movs	r3, #1
 800c90c:	61bb      	str	r3, [r7, #24]
 800c90e:	e018      	b.n	800c942 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c910:	6839      	ldr	r1, [r7, #0]
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f7ff fd97 	bl	800c446 <get_fat>
 800c918:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	d801      	bhi.n	800c924 <create_chain+0x46>
 800c920:	2301      	movs	r3, #1
 800c922:	e070      	b.n	800ca06 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c92a:	d101      	bne.n	800c930 <create_chain+0x52>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	e06a      	b.n	800ca06 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	6a1b      	ldr	r3, [r3, #32]
 800c934:	68fa      	ldr	r2, [r7, #12]
 800c936:	429a      	cmp	r2, r3
 800c938:	d201      	bcs.n	800c93e <create_chain+0x60>
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	e063      	b.n	800ca06 <create_chain+0x128>
		scl = clst;
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c942:	69bb      	ldr	r3, [r7, #24]
 800c944:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c946:	69fb      	ldr	r3, [r7, #28]
 800c948:	3301      	adds	r3, #1
 800c94a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	6a1b      	ldr	r3, [r3, #32]
 800c950:	69fa      	ldr	r2, [r7, #28]
 800c952:	429a      	cmp	r2, r3
 800c954:	d307      	bcc.n	800c966 <create_chain+0x88>
				ncl = 2;
 800c956:	2302      	movs	r3, #2
 800c958:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c95a:	69fa      	ldr	r2, [r7, #28]
 800c95c:	69bb      	ldr	r3, [r7, #24]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d901      	bls.n	800c966 <create_chain+0x88>
 800c962:	2300      	movs	r3, #0
 800c964:	e04f      	b.n	800ca06 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c966:	69f9      	ldr	r1, [r7, #28]
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f7ff fd6c 	bl	800c446 <get_fat>
 800c96e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d00e      	beq.n	800c994 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2b01      	cmp	r3, #1
 800c97a:	d003      	beq.n	800c984 <create_chain+0xa6>
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c982:	d101      	bne.n	800c988 <create_chain+0xaa>
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	e03e      	b.n	800ca06 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c988:	69fa      	ldr	r2, [r7, #28]
 800c98a:	69bb      	ldr	r3, [r7, #24]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d1da      	bne.n	800c946 <create_chain+0x68>
 800c990:	2300      	movs	r3, #0
 800c992:	e038      	b.n	800ca06 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c994:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c996:	f04f 32ff 	mov.w	r2, #4294967295
 800c99a:	69f9      	ldr	r1, [r7, #28]
 800c99c:	6938      	ldr	r0, [r7, #16]
 800c99e:	f7ff fe22 	bl	800c5e6 <put_fat>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c9a6:	7dfb      	ldrb	r3, [r7, #23]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d109      	bne.n	800c9c0 <create_chain+0xe2>
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d006      	beq.n	800c9c0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c9b2:	69fa      	ldr	r2, [r7, #28]
 800c9b4:	6839      	ldr	r1, [r7, #0]
 800c9b6:	6938      	ldr	r0, [r7, #16]
 800c9b8:	f7ff fe15 	bl	800c5e6 <put_fat>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c9c0:	7dfb      	ldrb	r3, [r7, #23]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d116      	bne.n	800c9f4 <create_chain+0x116>
		fs->last_clst = ncl;
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	69fa      	ldr	r2, [r7, #28]
 800c9ca:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	699a      	ldr	r2, [r3, #24]
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	6a1b      	ldr	r3, [r3, #32]
 800c9d4:	3b02      	subs	r3, #2
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d804      	bhi.n	800c9e4 <create_chain+0x106>
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	699b      	ldr	r3, [r3, #24]
 800c9de:	1e5a      	subs	r2, r3, #1
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	791b      	ldrb	r3, [r3, #4]
 800c9e8:	f043 0301 	orr.w	r3, r3, #1
 800c9ec:	b2da      	uxtb	r2, r3
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	711a      	strb	r2, [r3, #4]
 800c9f2:	e007      	b.n	800ca04 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c9f4:	7dfb      	ldrb	r3, [r7, #23]
 800c9f6:	2b01      	cmp	r3, #1
 800c9f8:	d102      	bne.n	800ca00 <create_chain+0x122>
 800c9fa:	f04f 33ff 	mov.w	r3, #4294967295
 800c9fe:	e000      	b.n	800ca02 <create_chain+0x124>
 800ca00:	2301      	movs	r3, #1
 800ca02:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ca04:	69fb      	ldr	r3, [r7, #28]
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3720      	adds	r7, #32
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}

0800ca0e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ca0e:	b480      	push	{r7}
 800ca10:	b087      	sub	sp, #28
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
 800ca16:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca22:	3304      	adds	r3, #4
 800ca24:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	899b      	ldrh	r3, [r3, #12]
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	8952      	ldrh	r2, [r2, #10]
 800ca36:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca3a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	1d1a      	adds	r2, r3, #4
 800ca40:	613a      	str	r2, [r7, #16]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d101      	bne.n	800ca50 <clmt_clust+0x42>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	e010      	b.n	800ca72 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800ca50:	697a      	ldr	r2, [r7, #20]
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d307      	bcc.n	800ca68 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800ca58:	697a      	ldr	r2, [r7, #20]
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	1ad3      	subs	r3, r2, r3
 800ca5e:	617b      	str	r3, [r7, #20]
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	3304      	adds	r3, #4
 800ca64:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca66:	e7e9      	b.n	800ca3c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800ca68:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	681a      	ldr	r2, [r3, #0]
 800ca6e:	697b      	ldr	r3, [r7, #20]
 800ca70:	4413      	add	r3, r2
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	371c      	adds	r7, #28
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr

0800ca7e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ca7e:	b580      	push	{r7, lr}
 800ca80:	b086      	sub	sp, #24
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
 800ca86:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca94:	d204      	bcs.n	800caa0 <dir_sdi+0x22>
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	f003 031f 	and.w	r3, r3, #31
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d001      	beq.n	800caa4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800caa0:	2302      	movs	r3, #2
 800caa2:	e071      	b.n	800cb88 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	683a      	ldr	r2, [r7, #0]
 800caa8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	689b      	ldr	r3, [r3, #8]
 800caae:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d106      	bne.n	800cac4 <dir_sdi+0x46>
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	2b02      	cmp	r3, #2
 800cabc:	d902      	bls.n	800cac4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cac2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cac4:	697b      	ldr	r3, [r7, #20]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d10c      	bne.n	800cae4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	095b      	lsrs	r3, r3, #5
 800cace:	693a      	ldr	r2, [r7, #16]
 800cad0:	8912      	ldrh	r2, [r2, #8]
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d301      	bcc.n	800cada <dir_sdi+0x5c>
 800cad6:	2302      	movs	r3, #2
 800cad8:	e056      	b.n	800cb88 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	61da      	str	r2, [r3, #28]
 800cae2:	e02d      	b.n	800cb40 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	895b      	ldrh	r3, [r3, #10]
 800cae8:	461a      	mov	r2, r3
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	899b      	ldrh	r3, [r3, #12]
 800caee:	fb03 f302 	mul.w	r3, r3, r2
 800caf2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800caf4:	e019      	b.n	800cb2a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	6979      	ldr	r1, [r7, #20]
 800cafa:	4618      	mov	r0, r3
 800cafc:	f7ff fca3 	bl	800c446 <get_fat>
 800cb00:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb08:	d101      	bne.n	800cb0e <dir_sdi+0x90>
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	e03c      	b.n	800cb88 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d904      	bls.n	800cb1e <dir_sdi+0xa0>
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	6a1b      	ldr	r3, [r3, #32]
 800cb18:	697a      	ldr	r2, [r7, #20]
 800cb1a:	429a      	cmp	r2, r3
 800cb1c:	d301      	bcc.n	800cb22 <dir_sdi+0xa4>
 800cb1e:	2302      	movs	r3, #2
 800cb20:	e032      	b.n	800cb88 <dir_sdi+0x10a>
			ofs -= csz;
 800cb22:	683a      	ldr	r2, [r7, #0]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	1ad3      	subs	r3, r2, r3
 800cb28:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cb2a:	683a      	ldr	r2, [r7, #0]
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d2e1      	bcs.n	800caf6 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800cb32:	6979      	ldr	r1, [r7, #20]
 800cb34:	6938      	ldr	r0, [r7, #16]
 800cb36:	f7ff fc67 	bl	800c408 <clust2sect>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	697a      	ldr	r2, [r7, #20]
 800cb44:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	69db      	ldr	r3, [r3, #28]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d101      	bne.n	800cb52 <dir_sdi+0xd4>
 800cb4e:	2302      	movs	r3, #2
 800cb50:	e01a      	b.n	800cb88 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	69da      	ldr	r2, [r3, #28]
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	899b      	ldrh	r3, [r3, #12]
 800cb5a:	4619      	mov	r1, r3
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	fbb3 f3f1 	udiv	r3, r3, r1
 800cb62:	441a      	add	r2, r3
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800cb6e:	693b      	ldr	r3, [r7, #16]
 800cb70:	899b      	ldrh	r3, [r3, #12]
 800cb72:	461a      	mov	r2, r3
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	fbb3 f0f2 	udiv	r0, r3, r2
 800cb7a:	fb02 f200 	mul.w	r2, r2, r0
 800cb7e:	1a9b      	subs	r3, r3, r2
 800cb80:	18ca      	adds	r2, r1, r3
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3718      	adds	r7, #24
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	695b      	ldr	r3, [r3, #20]
 800cba4:	3320      	adds	r3, #32
 800cba6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	69db      	ldr	r3, [r3, #28]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d003      	beq.n	800cbb8 <dir_next+0x28>
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cbb6:	d301      	bcc.n	800cbbc <dir_next+0x2c>
 800cbb8:	2304      	movs	r3, #4
 800cbba:	e0bb      	b.n	800cd34 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	899b      	ldrh	r3, [r3, #12]
 800cbc0:	461a      	mov	r2, r3
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbc8:	fb02 f201 	mul.w	r2, r2, r1
 800cbcc:	1a9b      	subs	r3, r3, r2
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	f040 809d 	bne.w	800cd0e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	69db      	ldr	r3, [r3, #28]
 800cbd8:	1c5a      	adds	r2, r3, #1
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	699b      	ldr	r3, [r3, #24]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10b      	bne.n	800cbfe <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	095b      	lsrs	r3, r3, #5
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	8912      	ldrh	r2, [r2, #8]
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	f0c0 808d 	bcc.w	800cd0e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	61da      	str	r2, [r3, #28]
 800cbfa:	2304      	movs	r3, #4
 800cbfc:	e09a      	b.n	800cd34 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	899b      	ldrh	r3, [r3, #12]
 800cc02:	461a      	mov	r2, r3
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc0a:	68fa      	ldr	r2, [r7, #12]
 800cc0c:	8952      	ldrh	r2, [r2, #10]
 800cc0e:	3a01      	subs	r2, #1
 800cc10:	4013      	ands	r3, r2
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d17b      	bne.n	800cd0e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cc16:	687a      	ldr	r2, [r7, #4]
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	699b      	ldr	r3, [r3, #24]
 800cc1c:	4619      	mov	r1, r3
 800cc1e:	4610      	mov	r0, r2
 800cc20:	f7ff fc11 	bl	800c446 <get_fat>
 800cc24:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d801      	bhi.n	800cc30 <dir_next+0xa0>
 800cc2c:	2302      	movs	r3, #2
 800cc2e:	e081      	b.n	800cd34 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cc30:	697b      	ldr	r3, [r7, #20]
 800cc32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc36:	d101      	bne.n	800cc3c <dir_next+0xac>
 800cc38:	2301      	movs	r3, #1
 800cc3a:	e07b      	b.n	800cd34 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6a1b      	ldr	r3, [r3, #32]
 800cc40:	697a      	ldr	r2, [r7, #20]
 800cc42:	429a      	cmp	r2, r3
 800cc44:	d359      	bcc.n	800ccfa <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d104      	bne.n	800cc56 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2200      	movs	r2, #0
 800cc50:	61da      	str	r2, [r3, #28]
 800cc52:	2304      	movs	r3, #4
 800cc54:	e06e      	b.n	800cd34 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cc56:	687a      	ldr	r2, [r7, #4]
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	699b      	ldr	r3, [r3, #24]
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	4610      	mov	r0, r2
 800cc60:	f7ff fe3d 	bl	800c8de <create_chain>
 800cc64:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d101      	bne.n	800cc70 <dir_next+0xe0>
 800cc6c:	2307      	movs	r3, #7
 800cc6e:	e061      	b.n	800cd34 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	2b01      	cmp	r3, #1
 800cc74:	d101      	bne.n	800cc7a <dir_next+0xea>
 800cc76:	2302      	movs	r3, #2
 800cc78:	e05c      	b.n	800cd34 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc80:	d101      	bne.n	800cc86 <dir_next+0xf6>
 800cc82:	2301      	movs	r3, #1
 800cc84:	e056      	b.n	800cd34 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cc86:	68f8      	ldr	r0, [r7, #12]
 800cc88:	f7ff fadc 	bl	800c244 <sync_window>
 800cc8c:	4603      	mov	r3, r0
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d001      	beq.n	800cc96 <dir_next+0x106>
 800cc92:	2301      	movs	r3, #1
 800cc94:	e04e      	b.n	800cd34 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	899b      	ldrh	r3, [r3, #12]
 800cca0:	461a      	mov	r2, r3
 800cca2:	2100      	movs	r1, #0
 800cca4:	f7ff f905 	bl	800beb2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cca8:	2300      	movs	r3, #0
 800ccaa:	613b      	str	r3, [r7, #16]
 800ccac:	6979      	ldr	r1, [r7, #20]
 800ccae:	68f8      	ldr	r0, [r7, #12]
 800ccb0:	f7ff fbaa 	bl	800c408 <clust2sect>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	639a      	str	r2, [r3, #56]	; 0x38
 800ccba:	e012      	b.n	800cce2 <dir_next+0x152>
						fs->wflag = 1;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ccc2:	68f8      	ldr	r0, [r7, #12]
 800ccc4:	f7ff fabe 	bl	800c244 <sync_window>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d001      	beq.n	800ccd2 <dir_next+0x142>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e030      	b.n	800cd34 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	613b      	str	r3, [r7, #16]
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccdc:	1c5a      	adds	r2, r3, #1
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	639a      	str	r2, [r3, #56]	; 0x38
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	895b      	ldrh	r3, [r3, #10]
 800cce6:	461a      	mov	r2, r3
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d3e6      	bcc.n	800ccbc <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	1ad2      	subs	r2, r2, r3
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	697a      	ldr	r2, [r7, #20]
 800ccfe:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cd00:	6979      	ldr	r1, [r7, #20]
 800cd02:	68f8      	ldr	r0, [r7, #12]
 800cd04:	f7ff fb80 	bl	800c408 <clust2sect>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	68ba      	ldr	r2, [r7, #8]
 800cd12:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	899b      	ldrh	r3, [r3, #12]
 800cd1e:	461a      	mov	r2, r3
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	fbb3 f0f2 	udiv	r0, r3, r2
 800cd26:	fb02 f200 	mul.w	r2, r2, r0
 800cd2a:	1a9b      	subs	r3, r3, r2
 800cd2c:	18ca      	adds	r2, r1, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cd32:	2300      	movs	r3, #0
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3718      	adds	r7, #24
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b086      	sub	sp, #24
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cd4c:	2100      	movs	r1, #0
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	f7ff fe95 	bl	800ca7e <dir_sdi>
 800cd54:	4603      	mov	r3, r0
 800cd56:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cd58:	7dfb      	ldrb	r3, [r7, #23]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d12b      	bne.n	800cdb6 <dir_alloc+0x7a>
		n = 0;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	69db      	ldr	r3, [r3, #28]
 800cd66:	4619      	mov	r1, r3
 800cd68:	68f8      	ldr	r0, [r7, #12]
 800cd6a:	f7ff faaf 	bl	800c2cc <move_window>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cd72:	7dfb      	ldrb	r3, [r7, #23]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d11d      	bne.n	800cdb4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	6a1b      	ldr	r3, [r3, #32]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	2be5      	cmp	r3, #229	; 0xe5
 800cd80:	d004      	beq.n	800cd8c <dir_alloc+0x50>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	6a1b      	ldr	r3, [r3, #32]
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d107      	bne.n	800cd9c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	3301      	adds	r3, #1
 800cd90:	613b      	str	r3, [r7, #16]
 800cd92:	693a      	ldr	r2, [r7, #16]
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d102      	bne.n	800cda0 <dir_alloc+0x64>
 800cd9a:	e00c      	b.n	800cdb6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cda0:	2101      	movs	r1, #1
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f7ff fef4 	bl	800cb90 <dir_next>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cdac:	7dfb      	ldrb	r3, [r7, #23]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d0d7      	beq.n	800cd62 <dir_alloc+0x26>
 800cdb2:	e000      	b.n	800cdb6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cdb4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cdb6:	7dfb      	ldrb	r3, [r7, #23]
 800cdb8:	2b04      	cmp	r3, #4
 800cdba:	d101      	bne.n	800cdc0 <dir_alloc+0x84>
 800cdbc:	2307      	movs	r3, #7
 800cdbe:	75fb      	strb	r3, [r7, #23]
	return res;
 800cdc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3718      	adds	r7, #24
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}

0800cdca <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cdca:	b580      	push	{r7, lr}
 800cdcc:	b084      	sub	sp, #16
 800cdce:	af00      	add	r7, sp, #0
 800cdd0:	6078      	str	r0, [r7, #4]
 800cdd2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	331a      	adds	r3, #26
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f7fe ffc7 	bl	800bd6c <ld_word>
 800cdde:	4603      	mov	r3, r0
 800cde0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	2b03      	cmp	r3, #3
 800cde8:	d109      	bne.n	800cdfe <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	3314      	adds	r3, #20
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7fe ffbc 	bl	800bd6c <ld_word>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	041b      	lsls	r3, r3, #16
 800cdf8:	68fa      	ldr	r2, [r7, #12]
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3710      	adds	r7, #16
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b084      	sub	sp, #16
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	60f8      	str	r0, [r7, #12]
 800ce10:	60b9      	str	r1, [r7, #8]
 800ce12:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	331a      	adds	r3, #26
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	b292      	uxth	r2, r2
 800ce1c:	4611      	mov	r1, r2
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fe ffdf 	bl	800bde2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	2b03      	cmp	r3, #3
 800ce2a:	d109      	bne.n	800ce40 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	f103 0214 	add.w	r2, r3, #20
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	0c1b      	lsrs	r3, r3, #16
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	4619      	mov	r1, r3
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	f7fe ffd1 	bl	800bde2 <st_word>
	}
}
 800ce40:	bf00      	nop
 800ce42:	3710      	adds	r7, #16
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ce48:	b590      	push	{r4, r7, lr}
 800ce4a:	b087      	sub	sp, #28
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	331a      	adds	r3, #26
 800ce56:	4618      	mov	r0, r3
 800ce58:	f7fe ff88 	bl	800bd6c <ld_word>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d001      	beq.n	800ce66 <cmp_lfn+0x1e>
 800ce62:	2300      	movs	r3, #0
 800ce64:	e059      	b.n	800cf1a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce6e:	1e5a      	subs	r2, r3, #1
 800ce70:	4613      	mov	r3, r2
 800ce72:	005b      	lsls	r3, r3, #1
 800ce74:	4413      	add	r3, r2
 800ce76:	009b      	lsls	r3, r3, #2
 800ce78:	4413      	add	r3, r2
 800ce7a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	81fb      	strh	r3, [r7, #14]
 800ce80:	2300      	movs	r3, #0
 800ce82:	613b      	str	r3, [r7, #16]
 800ce84:	e033      	b.n	800ceee <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ce86:	4a27      	ldr	r2, [pc, #156]	; (800cf24 <cmp_lfn+0xdc>)
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	461a      	mov	r2, r3
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	4413      	add	r3, r2
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7fe ff69 	bl	800bd6c <ld_word>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ce9e:	89fb      	ldrh	r3, [r7, #14]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d01a      	beq.n	800ceda <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	2bfe      	cmp	r3, #254	; 0xfe
 800cea8:	d812      	bhi.n	800ced0 <cmp_lfn+0x88>
 800ceaa:	89bb      	ldrh	r3, [r7, #12]
 800ceac:	4618      	mov	r0, r3
 800ceae:	f002 fd23 	bl	800f8f8 <ff_wtoupper>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	461c      	mov	r4, r3
 800ceb6:	697b      	ldr	r3, [r7, #20]
 800ceb8:	1c5a      	adds	r2, r3, #1
 800ceba:	617a      	str	r2, [r7, #20]
 800cebc:	005b      	lsls	r3, r3, #1
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	4413      	add	r3, r2
 800cec2:	881b      	ldrh	r3, [r3, #0]
 800cec4:	4618      	mov	r0, r3
 800cec6:	f002 fd17 	bl	800f8f8 <ff_wtoupper>
 800ceca:	4603      	mov	r3, r0
 800cecc:	429c      	cmp	r4, r3
 800cece:	d001      	beq.n	800ced4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ced0:	2300      	movs	r3, #0
 800ced2:	e022      	b.n	800cf1a <cmp_lfn+0xd2>
			}
			wc = uc;
 800ced4:	89bb      	ldrh	r3, [r7, #12]
 800ced6:	81fb      	strh	r3, [r7, #14]
 800ced8:	e006      	b.n	800cee8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ceda:	89bb      	ldrh	r3, [r7, #12]
 800cedc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d001      	beq.n	800cee8 <cmp_lfn+0xa0>
 800cee4:	2300      	movs	r3, #0
 800cee6:	e018      	b.n	800cf1a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	3301      	adds	r3, #1
 800ceec:	613b      	str	r3, [r7, #16]
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	2b0c      	cmp	r3, #12
 800cef2:	d9c8      	bls.n	800ce86 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d00b      	beq.n	800cf18 <cmp_lfn+0xd0>
 800cf00:	89fb      	ldrh	r3, [r7, #14]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d008      	beq.n	800cf18 <cmp_lfn+0xd0>
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	005b      	lsls	r3, r3, #1
 800cf0a:	687a      	ldr	r2, [r7, #4]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d001      	beq.n	800cf18 <cmp_lfn+0xd0>
 800cf14:	2300      	movs	r3, #0
 800cf16:	e000      	b.n	800cf1a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800cf18:	2301      	movs	r3, #1
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	371c      	adds	r7, #28
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd90      	pop	{r4, r7, pc}
 800cf22:	bf00      	nop
 800cf24:	080149d8 	.word	0x080149d8

0800cf28 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b086      	sub	sp, #24
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
 800cf30:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	331a      	adds	r3, #26
 800cf36:	4618      	mov	r0, r3
 800cf38:	f7fe ff18 	bl	800bd6c <ld_word>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d001      	beq.n	800cf46 <pick_lfn+0x1e>
 800cf42:	2300      	movs	r3, #0
 800cf44:	e04d      	b.n	800cfe2 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cf4e:	1e5a      	subs	r2, r3, #1
 800cf50:	4613      	mov	r3, r2
 800cf52:	005b      	lsls	r3, r3, #1
 800cf54:	4413      	add	r3, r2
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	4413      	add	r3, r2
 800cf5a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	81fb      	strh	r3, [r7, #14]
 800cf60:	2300      	movs	r3, #0
 800cf62:	613b      	str	r3, [r7, #16]
 800cf64:	e028      	b.n	800cfb8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cf66:	4a21      	ldr	r2, [pc, #132]	; (800cfec <pick_lfn+0xc4>)
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	4413      	add	r3, r2
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	461a      	mov	r2, r3
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	4413      	add	r3, r2
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7fe fef9 	bl	800bd6c <ld_word>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cf7e:	89fb      	ldrh	r3, [r7, #14]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d00f      	beq.n	800cfa4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	2bfe      	cmp	r3, #254	; 0xfe
 800cf88:	d901      	bls.n	800cf8e <pick_lfn+0x66>
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	e029      	b.n	800cfe2 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800cf8e:	89bb      	ldrh	r3, [r7, #12]
 800cf90:	81fb      	strh	r3, [r7, #14]
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	1c5a      	adds	r2, r3, #1
 800cf96:	617a      	str	r2, [r7, #20]
 800cf98:	005b      	lsls	r3, r3, #1
 800cf9a:	687a      	ldr	r2, [r7, #4]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	89fa      	ldrh	r2, [r7, #14]
 800cfa0:	801a      	strh	r2, [r3, #0]
 800cfa2:	e006      	b.n	800cfb2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800cfa4:	89bb      	ldrh	r3, [r7, #12]
 800cfa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d001      	beq.n	800cfb2 <pick_lfn+0x8a>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	e017      	b.n	800cfe2 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	3301      	adds	r3, #1
 800cfb6:	613b      	str	r3, [r7, #16]
 800cfb8:	693b      	ldr	r3, [r7, #16]
 800cfba:	2b0c      	cmp	r3, #12
 800cfbc:	d9d3      	bls.n	800cf66 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	781b      	ldrb	r3, [r3, #0]
 800cfc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d00a      	beq.n	800cfe0 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	2bfe      	cmp	r3, #254	; 0xfe
 800cfce:	d901      	bls.n	800cfd4 <pick_lfn+0xac>
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	e006      	b.n	800cfe2 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	005b      	lsls	r3, r3, #1
 800cfd8:	687a      	ldr	r2, [r7, #4]
 800cfda:	4413      	add	r3, r2
 800cfdc:	2200      	movs	r2, #0
 800cfde:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800cfe0:	2301      	movs	r3, #1
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3718      	adds	r7, #24
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	080149d8 	.word	0x080149d8

0800cff0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b088      	sub	sp, #32
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	60f8      	str	r0, [r7, #12]
 800cff8:	60b9      	str	r1, [r7, #8]
 800cffa:	4611      	mov	r1, r2
 800cffc:	461a      	mov	r2, r3
 800cffe:	460b      	mov	r3, r1
 800d000:	71fb      	strb	r3, [r7, #7]
 800d002:	4613      	mov	r3, r2
 800d004:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	330d      	adds	r3, #13
 800d00a:	79ba      	ldrb	r2, [r7, #6]
 800d00c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	330b      	adds	r3, #11
 800d012:	220f      	movs	r2, #15
 800d014:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	330c      	adds	r3, #12
 800d01a:	2200      	movs	r2, #0
 800d01c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	331a      	adds	r3, #26
 800d022:	2100      	movs	r1, #0
 800d024:	4618      	mov	r0, r3
 800d026:	f7fe fedc 	bl	800bde2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d02a:	79fb      	ldrb	r3, [r7, #7]
 800d02c:	1e5a      	subs	r2, r3, #1
 800d02e:	4613      	mov	r3, r2
 800d030:	005b      	lsls	r3, r3, #1
 800d032:	4413      	add	r3, r2
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	4413      	add	r3, r2
 800d038:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d03a:	2300      	movs	r3, #0
 800d03c:	82fb      	strh	r3, [r7, #22]
 800d03e:	2300      	movs	r3, #0
 800d040:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d042:	8afb      	ldrh	r3, [r7, #22]
 800d044:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d048:	4293      	cmp	r3, r2
 800d04a:	d007      	beq.n	800d05c <put_lfn+0x6c>
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	1c5a      	adds	r2, r3, #1
 800d050:	61fa      	str	r2, [r7, #28]
 800d052:	005b      	lsls	r3, r3, #1
 800d054:	68fa      	ldr	r2, [r7, #12]
 800d056:	4413      	add	r3, r2
 800d058:	881b      	ldrh	r3, [r3, #0]
 800d05a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d05c:	4a17      	ldr	r2, [pc, #92]	; (800d0bc <put_lfn+0xcc>)
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	4413      	add	r3, r2
 800d062:	781b      	ldrb	r3, [r3, #0]
 800d064:	461a      	mov	r2, r3
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	4413      	add	r3, r2
 800d06a:	8afa      	ldrh	r2, [r7, #22]
 800d06c:	4611      	mov	r1, r2
 800d06e:	4618      	mov	r0, r3
 800d070:	f7fe feb7 	bl	800bde2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d074:	8afb      	ldrh	r3, [r7, #22]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d102      	bne.n	800d080 <put_lfn+0x90>
 800d07a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d07e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	3301      	adds	r3, #1
 800d084:	61bb      	str	r3, [r7, #24]
 800d086:	69bb      	ldr	r3, [r7, #24]
 800d088:	2b0c      	cmp	r3, #12
 800d08a:	d9da      	bls.n	800d042 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d08c:	8afb      	ldrh	r3, [r7, #22]
 800d08e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d092:	4293      	cmp	r3, r2
 800d094:	d006      	beq.n	800d0a4 <put_lfn+0xb4>
 800d096:	69fb      	ldr	r3, [r7, #28]
 800d098:	005b      	lsls	r3, r3, #1
 800d09a:	68fa      	ldr	r2, [r7, #12]
 800d09c:	4413      	add	r3, r2
 800d09e:	881b      	ldrh	r3, [r3, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d103      	bne.n	800d0ac <put_lfn+0xbc>
 800d0a4:	79fb      	ldrb	r3, [r7, #7]
 800d0a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0aa:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	79fa      	ldrb	r2, [r7, #7]
 800d0b0:	701a      	strb	r2, [r3, #0]
}
 800d0b2:	bf00      	nop
 800d0b4:	3720      	adds	r7, #32
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	080149d8 	.word	0x080149d8

0800d0c0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b08c      	sub	sp, #48	; 0x30
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	60f8      	str	r0, [r7, #12]
 800d0c8:	60b9      	str	r1, [r7, #8]
 800d0ca:	607a      	str	r2, [r7, #4]
 800d0cc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d0ce:	220b      	movs	r2, #11
 800d0d0:	68b9      	ldr	r1, [r7, #8]
 800d0d2:	68f8      	ldr	r0, [r7, #12]
 800d0d4:	f7fe fecc 	bl	800be70 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	2b05      	cmp	r3, #5
 800d0dc:	d92b      	bls.n	800d136 <gen_numname+0x76>
		sr = seq;
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d0e2:	e022      	b.n	800d12a <gen_numname+0x6a>
			wc = *lfn++;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	1c9a      	adds	r2, r3, #2
 800d0e8:	607a      	str	r2, [r7, #4]
 800d0ea:	881b      	ldrh	r3, [r3, #0]
 800d0ec:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	62bb      	str	r3, [r7, #40]	; 0x28
 800d0f2:	e017      	b.n	800d124 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d0f4:	69fb      	ldr	r3, [r7, #28]
 800d0f6:	005a      	lsls	r2, r3, #1
 800d0f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d0fa:	f003 0301 	and.w	r3, r3, #1
 800d0fe:	4413      	add	r3, r2
 800d100:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d102:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d104:	085b      	lsrs	r3, r3, #1
 800d106:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d108:	69fb      	ldr	r3, [r7, #28]
 800d10a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d005      	beq.n	800d11e <gen_numname+0x5e>
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800d118:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800d11c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d120:	3301      	adds	r3, #1
 800d122:	62bb      	str	r3, [r7, #40]	; 0x28
 800d124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d126:	2b0f      	cmp	r3, #15
 800d128:	d9e4      	bls.n	800d0f4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	881b      	ldrh	r3, [r3, #0]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d1d8      	bne.n	800d0e4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d132:	69fb      	ldr	r3, [r7, #28]
 800d134:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d136:	2307      	movs	r3, #7
 800d138:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	f003 030f 	and.w	r3, r3, #15
 800d142:	b2db      	uxtb	r3, r3
 800d144:	3330      	adds	r3, #48	; 0x30
 800d146:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800d14a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d14e:	2b39      	cmp	r3, #57	; 0x39
 800d150:	d904      	bls.n	800d15c <gen_numname+0x9c>
 800d152:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d156:	3307      	adds	r3, #7
 800d158:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800d15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d15e:	1e5a      	subs	r2, r3, #1
 800d160:	62ba      	str	r2, [r7, #40]	; 0x28
 800d162:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d166:	4413      	add	r3, r2
 800d168:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800d16c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	091b      	lsrs	r3, r3, #4
 800d174:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d1de      	bne.n	800d13a <gen_numname+0x7a>
	ns[i] = '~';
 800d17c:	f107 0214 	add.w	r2, r7, #20
 800d180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d182:	4413      	add	r3, r2
 800d184:	227e      	movs	r2, #126	; 0x7e
 800d186:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d188:	2300      	movs	r3, #0
 800d18a:	627b      	str	r3, [r7, #36]	; 0x24
 800d18c:	e002      	b.n	800d194 <gen_numname+0xd4>
 800d18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d190:	3301      	adds	r3, #1
 800d192:	627b      	str	r3, [r7, #36]	; 0x24
 800d194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d198:	429a      	cmp	r2, r3
 800d19a:	d205      	bcs.n	800d1a8 <gen_numname+0xe8>
 800d19c:	68fa      	ldr	r2, [r7, #12]
 800d19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a0:	4413      	add	r3, r2
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	2b20      	cmp	r3, #32
 800d1a6:	d1f2      	bne.n	800d18e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1aa:	2b07      	cmp	r3, #7
 800d1ac:	d808      	bhi.n	800d1c0 <gen_numname+0x100>
 800d1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b0:	1c5a      	adds	r2, r3, #1
 800d1b2:	62ba      	str	r2, [r7, #40]	; 0x28
 800d1b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d1b8:	4413      	add	r3, r2
 800d1ba:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d1be:	e000      	b.n	800d1c2 <gen_numname+0x102>
 800d1c0:	2120      	movs	r1, #32
 800d1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c4:	1c5a      	adds	r2, r3, #1
 800d1c6:	627a      	str	r2, [r7, #36]	; 0x24
 800d1c8:	68fa      	ldr	r2, [r7, #12]
 800d1ca:	4413      	add	r3, r2
 800d1cc:	460a      	mov	r2, r1
 800d1ce:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d2:	2b07      	cmp	r3, #7
 800d1d4:	d9e8      	bls.n	800d1a8 <gen_numname+0xe8>
}
 800d1d6:	bf00      	nop
 800d1d8:	3730      	adds	r7, #48	; 0x30
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}

0800d1de <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d1de:	b480      	push	{r7}
 800d1e0:	b085      	sub	sp, #20
 800d1e2:	af00      	add	r7, sp, #0
 800d1e4:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d1ea:	230b      	movs	r3, #11
 800d1ec:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d1ee:	7bfb      	ldrb	r3, [r7, #15]
 800d1f0:	b2da      	uxtb	r2, r3
 800d1f2:	0852      	lsrs	r2, r2, #1
 800d1f4:	01db      	lsls	r3, r3, #7
 800d1f6:	4313      	orrs	r3, r2
 800d1f8:	b2da      	uxtb	r2, r3
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	1c59      	adds	r1, r3, #1
 800d1fe:	6079      	str	r1, [r7, #4]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	4413      	add	r3, r2
 800d204:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	3b01      	subs	r3, #1
 800d20a:	60bb      	str	r3, [r7, #8]
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d1ed      	bne.n	800d1ee <sum_sfn+0x10>
	return sum;
 800d212:	7bfb      	ldrb	r3, [r7, #15]
}
 800d214:	4618      	mov	r0, r3
 800d216:	3714      	adds	r7, #20
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr

0800d220 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d22a:	2304      	movs	r3, #4
 800d22c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d234:	23ff      	movs	r3, #255	; 0xff
 800d236:	757b      	strb	r3, [r7, #21]
 800d238:	23ff      	movs	r3, #255	; 0xff
 800d23a:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d23c:	e081      	b.n	800d342 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	69db      	ldr	r3, [r3, #28]
 800d242:	4619      	mov	r1, r3
 800d244:	6938      	ldr	r0, [r7, #16]
 800d246:	f7ff f841 	bl	800c2cc <move_window>
 800d24a:	4603      	mov	r3, r0
 800d24c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d17c      	bne.n	800d34e <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6a1b      	ldr	r3, [r3, #32]
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800d25c:	7dbb      	ldrb	r3, [r7, #22]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d102      	bne.n	800d268 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d262:	2304      	movs	r3, #4
 800d264:	75fb      	strb	r3, [r7, #23]
 800d266:	e077      	b.n	800d358 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6a1b      	ldr	r3, [r3, #32]
 800d26c:	330b      	adds	r3, #11
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d274:	73fb      	strb	r3, [r7, #15]
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	7bfa      	ldrb	r2, [r7, #15]
 800d27a:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800d27c:	7dbb      	ldrb	r3, [r7, #22]
 800d27e:	2be5      	cmp	r3, #229	; 0xe5
 800d280:	d00e      	beq.n	800d2a0 <dir_read+0x80>
 800d282:	7dbb      	ldrb	r3, [r7, #22]
 800d284:	2b2e      	cmp	r3, #46	; 0x2e
 800d286:	d00b      	beq.n	800d2a0 <dir_read+0x80>
 800d288:	7bfb      	ldrb	r3, [r7, #15]
 800d28a:	f023 0320 	bic.w	r3, r3, #32
 800d28e:	2b08      	cmp	r3, #8
 800d290:	bf0c      	ite	eq
 800d292:	2301      	moveq	r3, #1
 800d294:	2300      	movne	r3, #0
 800d296:	b2db      	uxtb	r3, r3
 800d298:	461a      	mov	r2, r3
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d002      	beq.n	800d2a6 <dir_read+0x86>
				ord = 0xFF;
 800d2a0:	23ff      	movs	r3, #255	; 0xff
 800d2a2:	757b      	strb	r3, [r7, #21]
 800d2a4:	e044      	b.n	800d330 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d2a6:	7bfb      	ldrb	r3, [r7, #15]
 800d2a8:	2b0f      	cmp	r3, #15
 800d2aa:	d12f      	bne.n	800d30c <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d2ac:	7dbb      	ldrb	r3, [r7, #22]
 800d2ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d00d      	beq.n	800d2d2 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6a1b      	ldr	r3, [r3, #32]
 800d2ba:	7b5b      	ldrb	r3, [r3, #13]
 800d2bc:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d2be:	7dbb      	ldrb	r3, [r7, #22]
 800d2c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d2c4:	75bb      	strb	r3, [r7, #22]
 800d2c6:	7dbb      	ldrb	r3, [r7, #22]
 800d2c8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	695a      	ldr	r2, [r3, #20]
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d2d2:	7dba      	ldrb	r2, [r7, #22]
 800d2d4:	7d7b      	ldrb	r3, [r7, #21]
 800d2d6:	429a      	cmp	r2, r3
 800d2d8:	d115      	bne.n	800d306 <dir_read+0xe6>
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6a1b      	ldr	r3, [r3, #32]
 800d2de:	330d      	adds	r3, #13
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	7d3a      	ldrb	r2, [r7, #20]
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d10e      	bne.n	800d306 <dir_read+0xe6>
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	691a      	ldr	r2, [r3, #16]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6a1b      	ldr	r3, [r3, #32]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	4610      	mov	r0, r2
 800d2f4:	f7ff fe18 	bl	800cf28 <pick_lfn>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d003      	beq.n	800d306 <dir_read+0xe6>
 800d2fe:	7d7b      	ldrb	r3, [r7, #21]
 800d300:	3b01      	subs	r3, #1
 800d302:	b2db      	uxtb	r3, r3
 800d304:	e000      	b.n	800d308 <dir_read+0xe8>
 800d306:	23ff      	movs	r3, #255	; 0xff
 800d308:	757b      	strb	r3, [r7, #21]
 800d30a:	e011      	b.n	800d330 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d30c:	7d7b      	ldrb	r3, [r7, #21]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d109      	bne.n	800d326 <dir_read+0x106>
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	4618      	mov	r0, r3
 800d318:	f7ff ff61 	bl	800d1de <sum_sfn>
 800d31c:	4603      	mov	r3, r0
 800d31e:	461a      	mov	r2, r3
 800d320:	7d3b      	ldrb	r3, [r7, #20]
 800d322:	4293      	cmp	r3, r2
 800d324:	d015      	beq.n	800d352 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f04f 32ff 	mov.w	r2, #4294967295
 800d32c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800d32e:	e010      	b.n	800d352 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d330:	2100      	movs	r1, #0
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f7ff fc2c 	bl	800cb90 <dir_next>
 800d338:	4603      	mov	r3, r0
 800d33a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d33c:	7dfb      	ldrb	r3, [r7, #23]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d109      	bne.n	800d356 <dir_read+0x136>
	while (dp->sect) {
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	69db      	ldr	r3, [r3, #28]
 800d346:	2b00      	cmp	r3, #0
 800d348:	f47f af79 	bne.w	800d23e <dir_read+0x1e>
 800d34c:	e004      	b.n	800d358 <dir_read+0x138>
		if (res != FR_OK) break;
 800d34e:	bf00      	nop
 800d350:	e002      	b.n	800d358 <dir_read+0x138>
					break;
 800d352:	bf00      	nop
 800d354:	e000      	b.n	800d358 <dir_read+0x138>
		if (res != FR_OK) break;
 800d356:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d358:	7dfb      	ldrb	r3, [r7, #23]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d002      	beq.n	800d364 <dir_read+0x144>
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2200      	movs	r2, #0
 800d362:	61da      	str	r2, [r3, #28]
	return res;
 800d364:	7dfb      	ldrb	r3, [r7, #23]
}
 800d366:	4618      	mov	r0, r3
 800d368:	3718      	adds	r7, #24
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}

0800d36e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b086      	sub	sp, #24
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d37c:	2100      	movs	r1, #0
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f7ff fb7d 	bl	800ca7e <dir_sdi>
 800d384:	4603      	mov	r3, r0
 800d386:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d388:	7dfb      	ldrb	r3, [r7, #23]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d001      	beq.n	800d392 <dir_find+0x24>
 800d38e:	7dfb      	ldrb	r3, [r7, #23]
 800d390:	e0a9      	b.n	800d4e6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d392:	23ff      	movs	r3, #255	; 0xff
 800d394:	753b      	strb	r3, [r7, #20]
 800d396:	7d3b      	ldrb	r3, [r7, #20]
 800d398:	757b      	strb	r3, [r7, #21]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	f04f 32ff 	mov.w	r2, #4294967295
 800d3a0:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	69db      	ldr	r3, [r3, #28]
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	6938      	ldr	r0, [r7, #16]
 800d3aa:	f7fe ff8f 	bl	800c2cc <move_window>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d3b2:	7dfb      	ldrb	r3, [r7, #23]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f040 8090 	bne.w	800d4da <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6a1b      	ldr	r3, [r3, #32]
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d3c2:	7dbb      	ldrb	r3, [r7, #22]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d102      	bne.n	800d3ce <dir_find+0x60>
 800d3c8:	2304      	movs	r3, #4
 800d3ca:	75fb      	strb	r3, [r7, #23]
 800d3cc:	e08a      	b.n	800d4e4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6a1b      	ldr	r3, [r3, #32]
 800d3d2:	330b      	adds	r3, #11
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3da:	73fb      	strb	r3, [r7, #15]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	7bfa      	ldrb	r2, [r7, #15]
 800d3e0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d3e2:	7dbb      	ldrb	r3, [r7, #22]
 800d3e4:	2be5      	cmp	r3, #229	; 0xe5
 800d3e6:	d007      	beq.n	800d3f8 <dir_find+0x8a>
 800d3e8:	7bfb      	ldrb	r3, [r7, #15]
 800d3ea:	f003 0308 	and.w	r3, r3, #8
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d009      	beq.n	800d406 <dir_find+0x98>
 800d3f2:	7bfb      	ldrb	r3, [r7, #15]
 800d3f4:	2b0f      	cmp	r3, #15
 800d3f6:	d006      	beq.n	800d406 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d3f8:	23ff      	movs	r3, #255	; 0xff
 800d3fa:	757b      	strb	r3, [r7, #21]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d402:	631a      	str	r2, [r3, #48]	; 0x30
 800d404:	e05e      	b.n	800d4c4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d406:	7bfb      	ldrb	r3, [r7, #15]
 800d408:	2b0f      	cmp	r3, #15
 800d40a:	d136      	bne.n	800d47a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d416:	2b00      	cmp	r3, #0
 800d418:	d154      	bne.n	800d4c4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d41a:	7dbb      	ldrb	r3, [r7, #22]
 800d41c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00d      	beq.n	800d440 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	6a1b      	ldr	r3, [r3, #32]
 800d428:	7b5b      	ldrb	r3, [r3, #13]
 800d42a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d42c:	7dbb      	ldrb	r3, [r7, #22]
 800d42e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d432:	75bb      	strb	r3, [r7, #22]
 800d434:	7dbb      	ldrb	r3, [r7, #22]
 800d436:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	695a      	ldr	r2, [r3, #20]
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d440:	7dba      	ldrb	r2, [r7, #22]
 800d442:	7d7b      	ldrb	r3, [r7, #21]
 800d444:	429a      	cmp	r2, r3
 800d446:	d115      	bne.n	800d474 <dir_find+0x106>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6a1b      	ldr	r3, [r3, #32]
 800d44c:	330d      	adds	r3, #13
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	7d3a      	ldrb	r2, [r7, #20]
 800d452:	429a      	cmp	r2, r3
 800d454:	d10e      	bne.n	800d474 <dir_find+0x106>
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	691a      	ldr	r2, [r3, #16]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6a1b      	ldr	r3, [r3, #32]
 800d45e:	4619      	mov	r1, r3
 800d460:	4610      	mov	r0, r2
 800d462:	f7ff fcf1 	bl	800ce48 <cmp_lfn>
 800d466:	4603      	mov	r3, r0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d003      	beq.n	800d474 <dir_find+0x106>
 800d46c:	7d7b      	ldrb	r3, [r7, #21]
 800d46e:	3b01      	subs	r3, #1
 800d470:	b2db      	uxtb	r3, r3
 800d472:	e000      	b.n	800d476 <dir_find+0x108>
 800d474:	23ff      	movs	r3, #255	; 0xff
 800d476:	757b      	strb	r3, [r7, #21]
 800d478:	e024      	b.n	800d4c4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d47a:	7d7b      	ldrb	r3, [r7, #21]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d109      	bne.n	800d494 <dir_find+0x126>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6a1b      	ldr	r3, [r3, #32]
 800d484:	4618      	mov	r0, r3
 800d486:	f7ff feaa 	bl	800d1de <sum_sfn>
 800d48a:	4603      	mov	r3, r0
 800d48c:	461a      	mov	r2, r3
 800d48e:	7d3b      	ldrb	r3, [r7, #20]
 800d490:	4293      	cmp	r3, r2
 800d492:	d024      	beq.n	800d4de <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d49a:	f003 0301 	and.w	r3, r3, #1
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10a      	bne.n	800d4b8 <dir_find+0x14a>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6a18      	ldr	r0, [r3, #32]
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	3324      	adds	r3, #36	; 0x24
 800d4aa:	220b      	movs	r2, #11
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	f7fe fd1a 	bl	800bee6 <mem_cmp>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d014      	beq.n	800d4e2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d4b8:	23ff      	movs	r3, #255	; 0xff
 800d4ba:	757b      	strb	r3, [r7, #21]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f04f 32ff 	mov.w	r2, #4294967295
 800d4c2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f7ff fb62 	bl	800cb90 <dir_next>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d4d0:	7dfb      	ldrb	r3, [r7, #23]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	f43f af65 	beq.w	800d3a2 <dir_find+0x34>
 800d4d8:	e004      	b.n	800d4e4 <dir_find+0x176>
		if (res != FR_OK) break;
 800d4da:	bf00      	nop
 800d4dc:	e002      	b.n	800d4e4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d4de:	bf00      	nop
 800d4e0:	e000      	b.n	800d4e4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d4e2:	bf00      	nop

	return res;
 800d4e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3718      	adds	r7, #24
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
	...

0800d4f0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b08c      	sub	sp, #48	; 0x30
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d504:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d001      	beq.n	800d510 <dir_register+0x20>
 800d50c:	2306      	movs	r3, #6
 800d50e:	e0e0      	b.n	800d6d2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d510:	2300      	movs	r3, #0
 800d512:	627b      	str	r3, [r7, #36]	; 0x24
 800d514:	e002      	b.n	800d51c <dir_register+0x2c>
 800d516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d518:	3301      	adds	r3, #1
 800d51a:	627b      	str	r3, [r7, #36]	; 0x24
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	691a      	ldr	r2, [r3, #16]
 800d520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d522:	005b      	lsls	r3, r3, #1
 800d524:	4413      	add	r3, r2
 800d526:	881b      	ldrh	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d1f4      	bne.n	800d516 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d532:	f107 030c 	add.w	r3, r7, #12
 800d536:	220c      	movs	r2, #12
 800d538:	4618      	mov	r0, r3
 800d53a:	f7fe fc99 	bl	800be70 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d53e:	7dfb      	ldrb	r3, [r7, #23]
 800d540:	f003 0301 	and.w	r3, r3, #1
 800d544:	2b00      	cmp	r3, #0
 800d546:	d032      	beq.n	800d5ae <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	2240      	movs	r2, #64	; 0x40
 800d54c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d550:	2301      	movs	r3, #1
 800d552:	62bb      	str	r3, [r7, #40]	; 0x28
 800d554:	e016      	b.n	800d584 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d55c:	69fb      	ldr	r3, [r7, #28]
 800d55e:	691a      	ldr	r2, [r3, #16]
 800d560:	f107 010c 	add.w	r1, r7, #12
 800d564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d566:	f7ff fdab 	bl	800d0c0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f7ff feff 	bl	800d36e <dir_find>
 800d570:	4603      	mov	r3, r0
 800d572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d576:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d106      	bne.n	800d58c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d57e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d580:	3301      	adds	r3, #1
 800d582:	62bb      	str	r3, [r7, #40]	; 0x28
 800d584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d586:	2b63      	cmp	r3, #99	; 0x63
 800d588:	d9e5      	bls.n	800d556 <dir_register+0x66>
 800d58a:	e000      	b.n	800d58e <dir_register+0x9e>
			if (res != FR_OK) break;
 800d58c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d590:	2b64      	cmp	r3, #100	; 0x64
 800d592:	d101      	bne.n	800d598 <dir_register+0xa8>
 800d594:	2307      	movs	r3, #7
 800d596:	e09c      	b.n	800d6d2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d598:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d59c:	2b04      	cmp	r3, #4
 800d59e:	d002      	beq.n	800d5a6 <dir_register+0xb6>
 800d5a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5a4:	e095      	b.n	800d6d2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d5a6:	7dfa      	ldrb	r2, [r7, #23]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d5ae:	7dfb      	ldrb	r3, [r7, #23]
 800d5b0:	f003 0302 	and.w	r3, r3, #2
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d007      	beq.n	800d5c8 <dir_register+0xd8>
 800d5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ba:	330c      	adds	r3, #12
 800d5bc:	4a47      	ldr	r2, [pc, #284]	; (800d6dc <dir_register+0x1ec>)
 800d5be:	fba2 2303 	umull	r2, r3, r2, r3
 800d5c2:	089b      	lsrs	r3, r3, #2
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	e000      	b.n	800d5ca <dir_register+0xda>
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d5cc:	6a39      	ldr	r1, [r7, #32]
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f7ff fbb4 	bl	800cd3c <dir_alloc>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d5da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d148      	bne.n	800d674 <dir_register+0x184>
 800d5e2:	6a3b      	ldr	r3, [r7, #32]
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	623b      	str	r3, [r7, #32]
 800d5e8:	6a3b      	ldr	r3, [r7, #32]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d042      	beq.n	800d674 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	695a      	ldr	r2, [r3, #20]
 800d5f2:	6a3b      	ldr	r3, [r7, #32]
 800d5f4:	015b      	lsls	r3, r3, #5
 800d5f6:	1ad3      	subs	r3, r2, r3
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	6878      	ldr	r0, [r7, #4]
 800d5fc:	f7ff fa3f 	bl	800ca7e <dir_sdi>
 800d600:	4603      	mov	r3, r0
 800d602:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d606:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d132      	bne.n	800d674 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	3324      	adds	r3, #36	; 0x24
 800d612:	4618      	mov	r0, r3
 800d614:	f7ff fde3 	bl	800d1de <sum_sfn>
 800d618:	4603      	mov	r3, r0
 800d61a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	69db      	ldr	r3, [r3, #28]
 800d620:	4619      	mov	r1, r3
 800d622:	69f8      	ldr	r0, [r7, #28]
 800d624:	f7fe fe52 	bl	800c2cc <move_window>
 800d628:	4603      	mov	r3, r0
 800d62a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d62e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d632:	2b00      	cmp	r3, #0
 800d634:	d11d      	bne.n	800d672 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d636:	69fb      	ldr	r3, [r7, #28]
 800d638:	6918      	ldr	r0, [r3, #16]
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6a19      	ldr	r1, [r3, #32]
 800d63e:	6a3b      	ldr	r3, [r7, #32]
 800d640:	b2da      	uxtb	r2, r3
 800d642:	7efb      	ldrb	r3, [r7, #27]
 800d644:	f7ff fcd4 	bl	800cff0 <put_lfn>
				fs->wflag = 1;
 800d648:	69fb      	ldr	r3, [r7, #28]
 800d64a:	2201      	movs	r2, #1
 800d64c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d64e:	2100      	movs	r1, #0
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f7ff fa9d 	bl	800cb90 <dir_next>
 800d656:	4603      	mov	r3, r0
 800d658:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d65c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d660:	2b00      	cmp	r3, #0
 800d662:	d107      	bne.n	800d674 <dir_register+0x184>
 800d664:	6a3b      	ldr	r3, [r7, #32]
 800d666:	3b01      	subs	r3, #1
 800d668:	623b      	str	r3, [r7, #32]
 800d66a:	6a3b      	ldr	r3, [r7, #32]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d1d5      	bne.n	800d61c <dir_register+0x12c>
 800d670:	e000      	b.n	800d674 <dir_register+0x184>
				if (res != FR_OK) break;
 800d672:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d674:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d128      	bne.n	800d6ce <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	69db      	ldr	r3, [r3, #28]
 800d680:	4619      	mov	r1, r3
 800d682:	69f8      	ldr	r0, [r7, #28]
 800d684:	f7fe fe22 	bl	800c2cc <move_window>
 800d688:	4603      	mov	r3, r0
 800d68a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d68e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d692:	2b00      	cmp	r3, #0
 800d694:	d11b      	bne.n	800d6ce <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a1b      	ldr	r3, [r3, #32]
 800d69a:	2220      	movs	r2, #32
 800d69c:	2100      	movs	r1, #0
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7fe fc07 	bl	800beb2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6a18      	ldr	r0, [r3, #32]
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	3324      	adds	r3, #36	; 0x24
 800d6ac:	220b      	movs	r2, #11
 800d6ae:	4619      	mov	r1, r3
 800d6b0:	f7fe fbde 	bl	800be70 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6a1b      	ldr	r3, [r3, #32]
 800d6be:	330c      	adds	r3, #12
 800d6c0:	f002 0218 	and.w	r2, r2, #24
 800d6c4:	b2d2      	uxtb	r2, r2
 800d6c6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d6c8:	69fb      	ldr	r3, [r7, #28]
 800d6ca:	2201      	movs	r2, #1
 800d6cc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d6ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3730      	adds	r7, #48	; 0x30
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	4ec4ec4f 	.word	0x4ec4ec4f

0800d6e0 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b086      	sub	sp, #24
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	695b      	ldr	r3, [r3, #20]
 800d6f2:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6fc:	d007      	beq.n	800d70e <dir_remove+0x2e>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d702:	4619      	mov	r1, r3
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f7ff f9ba 	bl	800ca7e <dir_sdi>
 800d70a:	4603      	mov	r3, r0
 800d70c:	e000      	b.n	800d710 <dir_remove+0x30>
 800d70e:	2300      	movs	r3, #0
 800d710:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d712:	7dfb      	ldrb	r3, [r7, #23]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d128      	bne.n	800d76a <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	69db      	ldr	r3, [r3, #28]
 800d71c:	4619      	mov	r1, r3
 800d71e:	6938      	ldr	r0, [r7, #16]
 800d720:	f7fe fdd4 	bl	800c2cc <move_window>
 800d724:	4603      	mov	r3, r0
 800d726:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d728:	7dfb      	ldrb	r3, [r7, #23]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d115      	bne.n	800d75a <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6a1b      	ldr	r3, [r3, #32]
 800d732:	22e5      	movs	r2, #229	; 0xe5
 800d734:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	2201      	movs	r2, #1
 800d73a:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	695b      	ldr	r3, [r3, #20]
 800d740:	68fa      	ldr	r2, [r7, #12]
 800d742:	429a      	cmp	r2, r3
 800d744:	d90b      	bls.n	800d75e <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800d746:	2100      	movs	r1, #0
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f7ff fa21 	bl	800cb90 <dir_next>
 800d74e:	4603      	mov	r3, r0
 800d750:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800d752:	7dfb      	ldrb	r3, [r7, #23]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d0df      	beq.n	800d718 <dir_remove+0x38>
 800d758:	e002      	b.n	800d760 <dir_remove+0x80>
			if (res != FR_OK) break;
 800d75a:	bf00      	nop
 800d75c:	e000      	b.n	800d760 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d75e:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800d760:	7dfb      	ldrb	r3, [r7, #23]
 800d762:	2b04      	cmp	r3, #4
 800d764:	d101      	bne.n	800d76a <dir_remove+0x8a>
 800d766:	2302      	movs	r3, #2
 800d768:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800d76a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3718      	adds	r7, #24
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b08a      	sub	sp, #40	; 0x28
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	613b      	str	r3, [r7, #16]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	691b      	ldr	r3, [r3, #16]
 800d78a:	60fb      	str	r3, [r7, #12]
 800d78c:	2300      	movs	r3, #0
 800d78e:	617b      	str	r3, [r7, #20]
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d794:	69bb      	ldr	r3, [r7, #24]
 800d796:	1c5a      	adds	r2, r3, #1
 800d798:	61ba      	str	r2, [r7, #24]
 800d79a:	693a      	ldr	r2, [r7, #16]
 800d79c:	4413      	add	r3, r2
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d7a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7a4:	2b1f      	cmp	r3, #31
 800d7a6:	d940      	bls.n	800d82a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d7a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7aa:	2b2f      	cmp	r3, #47	; 0x2f
 800d7ac:	d006      	beq.n	800d7bc <create_name+0x48>
 800d7ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7b0:	2b5c      	cmp	r3, #92	; 0x5c
 800d7b2:	d110      	bne.n	800d7d6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d7b4:	e002      	b.n	800d7bc <create_name+0x48>
 800d7b6:	69bb      	ldr	r3, [r7, #24]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	61bb      	str	r3, [r7, #24]
 800d7bc:	693a      	ldr	r2, [r7, #16]
 800d7be:	69bb      	ldr	r3, [r7, #24]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	781b      	ldrb	r3, [r3, #0]
 800d7c4:	2b2f      	cmp	r3, #47	; 0x2f
 800d7c6:	d0f6      	beq.n	800d7b6 <create_name+0x42>
 800d7c8:	693a      	ldr	r2, [r7, #16]
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	4413      	add	r3, r2
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	2b5c      	cmp	r3, #92	; 0x5c
 800d7d2:	d0f0      	beq.n	800d7b6 <create_name+0x42>
			break;
 800d7d4:	e02a      	b.n	800d82c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	2bfe      	cmp	r3, #254	; 0xfe
 800d7da:	d901      	bls.n	800d7e0 <create_name+0x6c>
 800d7dc:	2306      	movs	r3, #6
 800d7de:	e1c9      	b.n	800db74 <create_name+0x400>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d7e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7e2:	b2db      	uxtb	r3, r3
 800d7e4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d7e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7e8:	2101      	movs	r1, #1
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f002 f848 	bl	800f880 <ff_convert>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d7f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d101      	bne.n	800d7fe <create_name+0x8a>
 800d7fa:	2306      	movs	r3, #6
 800d7fc:	e1ba      	b.n	800db74 <create_name+0x400>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d7fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d800:	2b7f      	cmp	r3, #127	; 0x7f
 800d802:	d809      	bhi.n	800d818 <create_name+0xa4>
 800d804:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d806:	4619      	mov	r1, r3
 800d808:	48a5      	ldr	r0, [pc, #660]	; (800daa0 <create_name+0x32c>)
 800d80a:	f7fe fb93 	bl	800bf34 <chk_chr>
 800d80e:	4603      	mov	r3, r0
 800d810:	2b00      	cmp	r3, #0
 800d812:	d001      	beq.n	800d818 <create_name+0xa4>
 800d814:	2306      	movs	r3, #6
 800d816:	e1ad      	b.n	800db74 <create_name+0x400>
		lfn[di++] = w;					/* Store the Unicode character */
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	1c5a      	adds	r2, r3, #1
 800d81c:	617a      	str	r2, [r7, #20]
 800d81e:	005b      	lsls	r3, r3, #1
 800d820:	68fa      	ldr	r2, [r7, #12]
 800d822:	4413      	add	r3, r2
 800d824:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d826:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d828:	e7b4      	b.n	800d794 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d82a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d82c:	693a      	ldr	r2, [r7, #16]
 800d82e:	69bb      	ldr	r3, [r7, #24]
 800d830:	441a      	add	r2, r3
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d836:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d838:	2b1f      	cmp	r3, #31
 800d83a:	d801      	bhi.n	800d840 <create_name+0xcc>
 800d83c:	2304      	movs	r3, #4
 800d83e:	e000      	b.n	800d842 <create_name+0xce>
 800d840:	2300      	movs	r3, #0
 800d842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d109      	bne.n	800d860 <create_name+0xec>
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d852:	3b01      	subs	r3, #1
 800d854:	005b      	lsls	r3, r3, #1
 800d856:	68fa      	ldr	r2, [r7, #12]
 800d858:	4413      	add	r3, r2
 800d85a:	881b      	ldrh	r3, [r3, #0]
 800d85c:	2b2e      	cmp	r3, #46	; 0x2e
 800d85e:	d016      	beq.n	800d88e <create_name+0x11a>
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	2b02      	cmp	r3, #2
 800d864:	d14e      	bne.n	800d904 <create_name+0x190>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d86c:	3b01      	subs	r3, #1
 800d86e:	005b      	lsls	r3, r3, #1
 800d870:	68fa      	ldr	r2, [r7, #12]
 800d872:	4413      	add	r3, r2
 800d874:	881b      	ldrh	r3, [r3, #0]
 800d876:	2b2e      	cmp	r3, #46	; 0x2e
 800d878:	d144      	bne.n	800d904 <create_name+0x190>
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d880:	3b02      	subs	r3, #2
 800d882:	005b      	lsls	r3, r3, #1
 800d884:	68fa      	ldr	r2, [r7, #12]
 800d886:	4413      	add	r3, r2
 800d888:	881b      	ldrh	r3, [r3, #0]
 800d88a:	2b2e      	cmp	r3, #46	; 0x2e
 800d88c:	d13a      	bne.n	800d904 <create_name+0x190>
		lfn[di] = 0;
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	005b      	lsls	r3, r3, #1
 800d892:	68fa      	ldr	r2, [r7, #12]
 800d894:	4413      	add	r3, r2
 800d896:	2200      	movs	r2, #0
 800d898:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d89a:	2300      	movs	r3, #0
 800d89c:	623b      	str	r3, [r7, #32]
 800d89e:	e00f      	b.n	800d8c0 <create_name+0x14c>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800d8a0:	6a3a      	ldr	r2, [r7, #32]
 800d8a2:	697b      	ldr	r3, [r7, #20]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d201      	bcs.n	800d8ac <create_name+0x138>
 800d8a8:	212e      	movs	r1, #46	; 0x2e
 800d8aa:	e000      	b.n	800d8ae <create_name+0x13a>
 800d8ac:	2120      	movs	r1, #32
 800d8ae:	687a      	ldr	r2, [r7, #4]
 800d8b0:	6a3b      	ldr	r3, [r7, #32]
 800d8b2:	4413      	add	r3, r2
 800d8b4:	3324      	adds	r3, #36	; 0x24
 800d8b6:	460a      	mov	r2, r1
 800d8b8:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d8ba:	6a3b      	ldr	r3, [r7, #32]
 800d8bc:	3301      	adds	r3, #1
 800d8be:	623b      	str	r3, [r7, #32]
 800d8c0:	6a3b      	ldr	r3, [r7, #32]
 800d8c2:	2b0a      	cmp	r3, #10
 800d8c4:	d9ec      	bls.n	800d8a0 <create_name+0x12c>
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 800d8c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d8ca:	f043 0320 	orr.w	r3, r3, #32
 800d8ce:	b2d9      	uxtb	r1, r3
 800d8d0:	687a      	ldr	r2, [r7, #4]
 800d8d2:	6a3b      	ldr	r3, [r7, #32]
 800d8d4:	4413      	add	r3, r2
 800d8d6:	3324      	adds	r3, #36	; 0x24
 800d8d8:	460a      	mov	r2, r1
 800d8da:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	e149      	b.n	800db74 <create_name+0x400>
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
		w = lfn[di - 1];
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d8e6:	3b01      	subs	r3, #1
 800d8e8:	005b      	lsls	r3, r3, #1
 800d8ea:	68fa      	ldr	r2, [r7, #12]
 800d8ec:	4413      	add	r3, r2
 800d8ee:	881b      	ldrh	r3, [r3, #0]
 800d8f0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d8f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8f4:	2b20      	cmp	r3, #32
 800d8f6:	d002      	beq.n	800d8fe <create_name+0x18a>
 800d8f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8fa:	2b2e      	cmp	r3, #46	; 0x2e
 800d8fc:	d106      	bne.n	800d90c <create_name+0x198>
		di--;
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	3b01      	subs	r3, #1
 800d902:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d904:	697b      	ldr	r3, [r7, #20]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d1ea      	bne.n	800d8e0 <create_name+0x16c>
 800d90a:	e000      	b.n	800d90e <create_name+0x19a>
		if (w != ' ' && w != '.') break;
 800d90c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	005b      	lsls	r3, r3, #1
 800d912:	68fa      	ldr	r2, [r7, #12]
 800d914:	4413      	add	r3, r2
 800d916:	2200      	movs	r2, #0
 800d918:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d101      	bne.n	800d924 <create_name+0x1b0>
 800d920:	2306      	movs	r3, #6
 800d922:	e127      	b.n	800db74 <create_name+0x400>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	3324      	adds	r3, #36	; 0x24
 800d928:	220b      	movs	r2, #11
 800d92a:	2120      	movs	r1, #32
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7fe fac0 	bl	800beb2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d932:	2300      	movs	r3, #0
 800d934:	61bb      	str	r3, [r7, #24]
 800d936:	e002      	b.n	800d93e <create_name+0x1ca>
 800d938:	69bb      	ldr	r3, [r7, #24]
 800d93a:	3301      	adds	r3, #1
 800d93c:	61bb      	str	r3, [r7, #24]
 800d93e:	69bb      	ldr	r3, [r7, #24]
 800d940:	005b      	lsls	r3, r3, #1
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	4413      	add	r3, r2
 800d946:	881b      	ldrh	r3, [r3, #0]
 800d948:	2b20      	cmp	r3, #32
 800d94a:	d0f5      	beq.n	800d938 <create_name+0x1c4>
 800d94c:	69bb      	ldr	r3, [r7, #24]
 800d94e:	005b      	lsls	r3, r3, #1
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	4413      	add	r3, r2
 800d954:	881b      	ldrh	r3, [r3, #0]
 800d956:	2b2e      	cmp	r3, #46	; 0x2e
 800d958:	d0ee      	beq.n	800d938 <create_name+0x1c4>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d009      	beq.n	800d974 <create_name+0x200>
 800d960:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d964:	f043 0303 	orr.w	r3, r3, #3
 800d968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d96c:	e002      	b.n	800d974 <create_name+0x200>
 800d96e:	697b      	ldr	r3, [r7, #20]
 800d970:	3b01      	subs	r3, #1
 800d972:	617b      	str	r3, [r7, #20]
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d009      	beq.n	800d98e <create_name+0x21a>
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d980:	3b01      	subs	r3, #1
 800d982:	005b      	lsls	r3, r3, #1
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	4413      	add	r3, r2
 800d988:	881b      	ldrh	r3, [r3, #0]
 800d98a:	2b2e      	cmp	r3, #46	; 0x2e
 800d98c:	d1ef      	bne.n	800d96e <create_name+0x1fa>

	i = b = 0; ni = 8;
 800d98e:	2300      	movs	r3, #0
 800d990:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d994:	2300      	movs	r3, #0
 800d996:	623b      	str	r3, [r7, #32]
 800d998:	2308      	movs	r3, #8
 800d99a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d99c:	69bb      	ldr	r3, [r7, #24]
 800d99e:	1c5a      	adds	r2, r3, #1
 800d9a0:	61ba      	str	r2, [r7, #24]
 800d9a2:	005b      	lsls	r3, r3, #1
 800d9a4:	68fa      	ldr	r2, [r7, #12]
 800d9a6:	4413      	add	r3, r2
 800d9a8:	881b      	ldrh	r3, [r3, #0]
 800d9aa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d9ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f000 8096 	beq.w	800dae0 <create_name+0x36c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d9b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9b6:	2b20      	cmp	r3, #32
 800d9b8:	d006      	beq.n	800d9c8 <create_name+0x254>
 800d9ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9bc:	2b2e      	cmp	r3, #46	; 0x2e
 800d9be:	d10a      	bne.n	800d9d6 <create_name+0x262>
 800d9c0:	69ba      	ldr	r2, [r7, #24]
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	429a      	cmp	r2, r3
 800d9c6:	d006      	beq.n	800d9d6 <create_name+0x262>
			cf |= NS_LOSS | NS_LFN; continue;
 800d9c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d9cc:	f043 0303 	orr.w	r3, r3, #3
 800d9d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d9d4:	e083      	b.n	800dade <create_name+0x36a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d9d6:	6a3a      	ldr	r2, [r7, #32]
 800d9d8:	69fb      	ldr	r3, [r7, #28]
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d203      	bcs.n	800d9e6 <create_name+0x272>
 800d9de:	69ba      	ldr	r2, [r7, #24]
 800d9e0:	697b      	ldr	r3, [r7, #20]
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	d123      	bne.n	800da2e <create_name+0x2ba>
			if (ni == 11) {				/* Long extension */
 800d9e6:	69fb      	ldr	r3, [r7, #28]
 800d9e8:	2b0b      	cmp	r3, #11
 800d9ea:	d106      	bne.n	800d9fa <create_name+0x286>
				cf |= NS_LOSS | NS_LFN; break;
 800d9ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d9f0:	f043 0303 	orr.w	r3, r3, #3
 800d9f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d9f8:	e075      	b.n	800dae6 <create_name+0x372>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d9fa:	69ba      	ldr	r2, [r7, #24]
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	429a      	cmp	r2, r3
 800da00:	d005      	beq.n	800da0e <create_name+0x29a>
 800da02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da06:	f043 0303 	orr.w	r3, r3, #3
 800da0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800da0e:	69ba      	ldr	r2, [r7, #24]
 800da10:	697b      	ldr	r3, [r7, #20]
 800da12:	429a      	cmp	r2, r3
 800da14:	d866      	bhi.n	800dae4 <create_name+0x370>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800da16:	697b      	ldr	r3, [r7, #20]
 800da18:	61bb      	str	r3, [r7, #24]
 800da1a:	2308      	movs	r3, #8
 800da1c:	623b      	str	r3, [r7, #32]
 800da1e:	230b      	movs	r3, #11
 800da20:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800da22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da26:	009b      	lsls	r3, r3, #2
 800da28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800da2c:	e057      	b.n	800dade <create_name+0x36a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800da2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da30:	2b7f      	cmp	r3, #127	; 0x7f
 800da32:	d914      	bls.n	800da5e <create_name+0x2ea>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800da34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da36:	2100      	movs	r1, #0
 800da38:	4618      	mov	r0, r3
 800da3a:	f001 ff21 	bl	800f880 <ff_convert>
 800da3e:	4603      	mov	r3, r0
 800da40:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800da42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da44:	2b00      	cmp	r3, #0
 800da46:	d004      	beq.n	800da52 <create_name+0x2de>
 800da48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da4a:	3b80      	subs	r3, #128	; 0x80
 800da4c:	4a15      	ldr	r2, [pc, #84]	; (800daa4 <create_name+0x330>)
 800da4e:	5cd3      	ldrb	r3, [r2, r3]
 800da50:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800da52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da56:	f043 0302 	orr.w	r3, r3, #2
 800da5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800da5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da60:	2b00      	cmp	r3, #0
 800da62:	d007      	beq.n	800da74 <create_name+0x300>
 800da64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da66:	4619      	mov	r1, r3
 800da68:	480f      	ldr	r0, [pc, #60]	; (800daa8 <create_name+0x334>)
 800da6a:	f7fe fa63 	bl	800bf34 <chk_chr>
 800da6e:	4603      	mov	r3, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d008      	beq.n	800da86 <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800da74:	235f      	movs	r3, #95	; 0x5f
 800da76:	84bb      	strh	r3, [r7, #36]	; 0x24
 800da78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da7c:	f043 0303 	orr.w	r3, r3, #3
 800da80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800da84:	e021      	b.n	800daca <create_name+0x356>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800da86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da88:	2b40      	cmp	r3, #64	; 0x40
 800da8a:	d90f      	bls.n	800daac <create_name+0x338>
 800da8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da8e:	2b5a      	cmp	r3, #90	; 0x5a
 800da90:	d80c      	bhi.n	800daac <create_name+0x338>
					b |= 2;
 800da92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da96:	f043 0302 	orr.w	r3, r3, #2
 800da9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800da9e:	e014      	b.n	800daca <create_name+0x356>
 800daa0:	080148d0 	.word	0x080148d0
 800daa4:	08014958 	.word	0x08014958
 800daa8:	080148dc 	.word	0x080148dc
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800daac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800daae:	2b60      	cmp	r3, #96	; 0x60
 800dab0:	d90b      	bls.n	800daca <create_name+0x356>
 800dab2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dab4:	2b7a      	cmp	r3, #122	; 0x7a
 800dab6:	d808      	bhi.n	800daca <create_name+0x356>
						b |= 1; w -= 0x20;
 800dab8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dabc:	f043 0301 	orr.w	r3, r3, #1
 800dac0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dac4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dac6:	3b20      	subs	r3, #32
 800dac8:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800daca:	6a3b      	ldr	r3, [r7, #32]
 800dacc:	1c5a      	adds	r2, r3, #1
 800dace:	623a      	str	r2, [r7, #32]
 800dad0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dad2:	b2d1      	uxtb	r1, r2
 800dad4:	687a      	ldr	r2, [r7, #4]
 800dad6:	4413      	add	r3, r2
 800dad8:	460a      	mov	r2, r1
 800dada:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800dade:	e75d      	b.n	800d99c <create_name+0x228>
		if (!w) break;					/* Break on end of the LFN */
 800dae0:	bf00      	nop
 800dae2:	e000      	b.n	800dae6 <create_name+0x372>
			if (si > di) break;			/* No extension */
 800dae4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800daec:	2be5      	cmp	r3, #229	; 0xe5
 800daee:	d103      	bne.n	800daf8 <create_name+0x384>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2205      	movs	r2, #5
 800daf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800daf8:	69fb      	ldr	r3, [r7, #28]
 800dafa:	2b08      	cmp	r3, #8
 800dafc:	d104      	bne.n	800db08 <create_name+0x394>
 800dafe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800db02:	009b      	lsls	r3, r3, #2
 800db04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800db08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800db0c:	f003 030c 	and.w	r3, r3, #12
 800db10:	2b0c      	cmp	r3, #12
 800db12:	d005      	beq.n	800db20 <create_name+0x3ac>
 800db14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800db18:	f003 0303 	and.w	r3, r3, #3
 800db1c:	2b03      	cmp	r3, #3
 800db1e:	d105      	bne.n	800db2c <create_name+0x3b8>
 800db20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db24:	f043 0302 	orr.w	r3, r3, #2
 800db28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800db2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db30:	f003 0302 	and.w	r3, r3, #2
 800db34:	2b00      	cmp	r3, #0
 800db36:	d117      	bne.n	800db68 <create_name+0x3f4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800db38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800db3c:	f003 0303 	and.w	r3, r3, #3
 800db40:	2b01      	cmp	r3, #1
 800db42:	d105      	bne.n	800db50 <create_name+0x3dc>
 800db44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db48:	f043 0310 	orr.w	r3, r3, #16
 800db4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800db50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800db54:	f003 030c 	and.w	r3, r3, #12
 800db58:	2b04      	cmp	r3, #4
 800db5a:	d105      	bne.n	800db68 <create_name+0x3f4>
 800db5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db60:	f043 0308 	orr.w	r3, r3, #8
 800db64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800db6e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800db72:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800db74:	4618      	mov	r0, r3
 800db76:	3728      	adds	r7, #40	; 0x28
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b086      	sub	sp, #24
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
 800db84:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	781b      	ldrb	r3, [r3, #0]
 800db94:	2b2f      	cmp	r3, #47	; 0x2f
 800db96:	d00b      	beq.n	800dbb0 <follow_path+0x34>
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	781b      	ldrb	r3, [r3, #0]
 800db9c:	2b5c      	cmp	r3, #92	; 0x5c
 800db9e:	d007      	beq.n	800dbb0 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	69da      	ldr	r2, [r3, #28]
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	609a      	str	r2, [r3, #8]
 800dba8:	e00d      	b.n	800dbc6 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	3301      	adds	r3, #1
 800dbae:	603b      	str	r3, [r7, #0]
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	2b2f      	cmp	r3, #47	; 0x2f
 800dbb6:	d0f8      	beq.n	800dbaa <follow_path+0x2e>
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	2b5c      	cmp	r3, #92	; 0x5c
 800dbbe:	d0f4      	beq.n	800dbaa <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	781b      	ldrb	r3, [r3, #0]
 800dbca:	2b1f      	cmp	r3, #31
 800dbcc:	d80a      	bhi.n	800dbe4 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2280      	movs	r2, #128	; 0x80
 800dbd2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800dbd6:	2100      	movs	r1, #0
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f7fe ff50 	bl	800ca7e <dir_sdi>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	75fb      	strb	r3, [r7, #23]
 800dbe2:	e05b      	b.n	800dc9c <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dbe4:	463b      	mov	r3, r7
 800dbe6:	4619      	mov	r1, r3
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f7ff fdc3 	bl	800d774 <create_name>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dbf2:	7dfb      	ldrb	r3, [r7, #23]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d14c      	bne.n	800dc92 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f7ff fbb8 	bl	800d36e <dir_find>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dc08:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dc0a:	7dfb      	ldrb	r3, [r7, #23]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d01b      	beq.n	800dc48 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dc10:	7dfb      	ldrb	r3, [r7, #23]
 800dc12:	2b04      	cmp	r3, #4
 800dc14:	d13f      	bne.n	800dc96 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800dc16:	7afb      	ldrb	r3, [r7, #11]
 800dc18:	f003 0320 	and.w	r3, r3, #32
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00b      	beq.n	800dc38 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800dc20:	7afb      	ldrb	r3, [r7, #11]
 800dc22:	f003 0304 	and.w	r3, r3, #4
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d031      	beq.n	800dc8e <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2280      	movs	r2, #128	; 0x80
 800dc2e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800dc32:	2300      	movs	r3, #0
 800dc34:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800dc36:	e02e      	b.n	800dc96 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dc38:	7afb      	ldrb	r3, [r7, #11]
 800dc3a:	f003 0304 	and.w	r3, r3, #4
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d129      	bne.n	800dc96 <follow_path+0x11a>
 800dc42:	2305      	movs	r3, #5
 800dc44:	75fb      	strb	r3, [r7, #23]
				break;
 800dc46:	e026      	b.n	800dc96 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dc48:	7afb      	ldrb	r3, [r7, #11]
 800dc4a:	f003 0304 	and.w	r3, r3, #4
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d123      	bne.n	800dc9a <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	799b      	ldrb	r3, [r3, #6]
 800dc56:	f003 0310 	and.w	r3, r3, #16
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d102      	bne.n	800dc64 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800dc5e:	2305      	movs	r3, #5
 800dc60:	75fb      	strb	r3, [r7, #23]
 800dc62:	e01b      	b.n	800dc9c <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	695b      	ldr	r3, [r3, #20]
 800dc6e:	68fa      	ldr	r2, [r7, #12]
 800dc70:	8992      	ldrh	r2, [r2, #12]
 800dc72:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc76:	fb02 f200 	mul.w	r2, r2, r0
 800dc7a:	1a9b      	subs	r3, r3, r2
 800dc7c:	440b      	add	r3, r1
 800dc7e:	4619      	mov	r1, r3
 800dc80:	68f8      	ldr	r0, [r7, #12]
 800dc82:	f7ff f8a2 	bl	800cdca <ld_clust>
 800dc86:	4602      	mov	r2, r0
 800dc88:	693b      	ldr	r3, [r7, #16]
 800dc8a:	609a      	str	r2, [r3, #8]
 800dc8c:	e7aa      	b.n	800dbe4 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800dc8e:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dc90:	e7a8      	b.n	800dbe4 <follow_path+0x68>
			if (res != FR_OK) break;
 800dc92:	bf00      	nop
 800dc94:	e002      	b.n	800dc9c <follow_path+0x120>
				break;
 800dc96:	bf00      	nop
 800dc98:	e000      	b.n	800dc9c <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dc9a:	bf00      	nop
			}
		}
	}

	return res;
 800dc9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc9e:	4618      	mov	r0, r3
 800dca0:	3718      	adds	r7, #24
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}

0800dca6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800dca6:	b480      	push	{r7}
 800dca8:	b087      	sub	sp, #28
 800dcaa:	af00      	add	r7, sp, #0
 800dcac:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800dcae:	f04f 33ff 	mov.w	r3, #4294967295
 800dcb2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d031      	beq.n	800dd20 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	617b      	str	r3, [r7, #20]
 800dcc2:	e002      	b.n	800dcca <get_ldnumber+0x24>
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	617b      	str	r3, [r7, #20]
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	2b1f      	cmp	r3, #31
 800dcd0:	d903      	bls.n	800dcda <get_ldnumber+0x34>
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	781b      	ldrb	r3, [r3, #0]
 800dcd6:	2b3a      	cmp	r3, #58	; 0x3a
 800dcd8:	d1f4      	bne.n	800dcc4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	2b3a      	cmp	r3, #58	; 0x3a
 800dce0:	d11c      	bne.n	800dd1c <get_ldnumber+0x76>
			tp = *path;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	1c5a      	adds	r2, r3, #1
 800dcec:	60fa      	str	r2, [r7, #12]
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	3b30      	subs	r3, #48	; 0x30
 800dcf2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800dcf4:	68bb      	ldr	r3, [r7, #8]
 800dcf6:	2b09      	cmp	r3, #9
 800dcf8:	d80e      	bhi.n	800dd18 <get_ldnumber+0x72>
 800dcfa:	68fa      	ldr	r2, [r7, #12]
 800dcfc:	697b      	ldr	r3, [r7, #20]
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d10a      	bne.n	800dd18 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d107      	bne.n	800dd18 <get_ldnumber+0x72>
					vol = (int)i;
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	3301      	adds	r3, #1
 800dd10:	617b      	str	r3, [r7, #20]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	697a      	ldr	r2, [r7, #20]
 800dd16:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800dd18:	693b      	ldr	r3, [r7, #16]
 800dd1a:	e002      	b.n	800dd22 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dd20:	693b      	ldr	r3, [r7, #16]
}
 800dd22:	4618      	mov	r0, r3
 800dd24:	371c      	adds	r7, #28
 800dd26:	46bd      	mov	sp, r7
 800dd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2c:	4770      	bx	lr
	...

0800dd30 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b082      	sub	sp, #8
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
 800dd38:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	70da      	strb	r2, [r3, #3]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f04f 32ff 	mov.w	r2, #4294967295
 800dd46:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dd48:	6839      	ldr	r1, [r7, #0]
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f7fe fabe 	bl	800c2cc <move_window>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d001      	beq.n	800dd5a <check_fs+0x2a>
 800dd56:	2304      	movs	r3, #4
 800dd58:	e038      	b.n	800ddcc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	333c      	adds	r3, #60	; 0x3c
 800dd5e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dd62:	4618      	mov	r0, r3
 800dd64:	f7fe f802 	bl	800bd6c <ld_word>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	461a      	mov	r2, r3
 800dd6c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d001      	beq.n	800dd78 <check_fs+0x48>
 800dd74:	2303      	movs	r3, #3
 800dd76:	e029      	b.n	800ddcc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd7e:	2be9      	cmp	r3, #233	; 0xe9
 800dd80:	d009      	beq.n	800dd96 <check_fs+0x66>
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd88:	2beb      	cmp	r3, #235	; 0xeb
 800dd8a:	d11e      	bne.n	800ddca <check_fs+0x9a>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dd92:	2b90      	cmp	r3, #144	; 0x90
 800dd94:	d119      	bne.n	800ddca <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	333c      	adds	r3, #60	; 0x3c
 800dd9a:	3336      	adds	r3, #54	; 0x36
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fd fffd 	bl	800bd9c <ld_dword>
 800dda2:	4603      	mov	r3, r0
 800dda4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800dda8:	4a0a      	ldr	r2, [pc, #40]	; (800ddd4 <check_fs+0xa4>)
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d101      	bne.n	800ddb2 <check_fs+0x82>
 800ddae:	2300      	movs	r3, #0
 800ddb0:	e00c      	b.n	800ddcc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	333c      	adds	r3, #60	; 0x3c
 800ddb6:	3352      	adds	r3, #82	; 0x52
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7fd ffef 	bl	800bd9c <ld_dword>
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	4b05      	ldr	r3, [pc, #20]	; (800ddd8 <check_fs+0xa8>)
 800ddc2:	429a      	cmp	r2, r3
 800ddc4:	d101      	bne.n	800ddca <check_fs+0x9a>
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	e000      	b.n	800ddcc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ddca:	2302      	movs	r3, #2
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	3708      	adds	r7, #8
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}
 800ddd4:	00544146 	.word	0x00544146
 800ddd8:	33544146 	.word	0x33544146

0800dddc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b096      	sub	sp, #88	; 0x58
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	60f8      	str	r0, [r7, #12]
 800dde4:	60b9      	str	r1, [r7, #8]
 800dde6:	4613      	mov	r3, r2
 800dde8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	2200      	movs	r2, #0
 800ddee:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ddf0:	68f8      	ldr	r0, [r7, #12]
 800ddf2:	f7ff ff58 	bl	800dca6 <get_ldnumber>
 800ddf6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ddf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	da01      	bge.n	800de02 <find_volume+0x26>
 800ddfe:	230b      	movs	r3, #11
 800de00:	e26b      	b.n	800e2da <find_volume+0x4fe>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800de02:	4ab0      	ldr	r2, [pc, #704]	; (800e0c4 <find_volume+0x2e8>)
 800de04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800de0a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800de0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d101      	bne.n	800de16 <find_volume+0x3a>
 800de12:	230c      	movs	r3, #12
 800de14:	e261      	b.n	800e2da <find_volume+0x4fe>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de1a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800de1c:	79fb      	ldrb	r3, [r7, #7]
 800de1e:	f023 0301 	bic.w	r3, r3, #1
 800de22:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800de24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de26:	781b      	ldrb	r3, [r3, #0]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d01a      	beq.n	800de62 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800de2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de2e:	785b      	ldrb	r3, [r3, #1]
 800de30:	4618      	mov	r0, r3
 800de32:	f7fd fefd 	bl	800bc30 <disk_status>
 800de36:	4603      	mov	r3, r0
 800de38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800de3c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de40:	f003 0301 	and.w	r3, r3, #1
 800de44:	2b00      	cmp	r3, #0
 800de46:	d10c      	bne.n	800de62 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800de48:	79fb      	ldrb	r3, [r7, #7]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d007      	beq.n	800de5e <find_volume+0x82>
 800de4e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de52:	f003 0304 	and.w	r3, r3, #4
 800de56:	2b00      	cmp	r3, #0
 800de58:	d001      	beq.n	800de5e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800de5a:	230a      	movs	r3, #10
 800de5c:	e23d      	b.n	800e2da <find_volume+0x4fe>
			}
			return FR_OK;				/* The file system object is valid */
 800de5e:	2300      	movs	r3, #0
 800de60:	e23b      	b.n	800e2da <find_volume+0x4fe>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800de62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de64:	2200      	movs	r2, #0
 800de66:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800de68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de6a:	b2da      	uxtb	r2, r3
 800de6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de6e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800de70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de72:	785b      	ldrb	r3, [r3, #1]
 800de74:	4618      	mov	r0, r3
 800de76:	f7fd fef5 	bl	800bc64 <disk_initialize>
 800de7a:	4603      	mov	r3, r0
 800de7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800de80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d001      	beq.n	800de90 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800de8c:	2303      	movs	r3, #3
 800de8e:	e224      	b.n	800e2da <find_volume+0x4fe>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800de90:	79fb      	ldrb	r3, [r7, #7]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d007      	beq.n	800dea6 <find_volume+0xca>
 800de96:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de9a:	f003 0304 	and.w	r3, r3, #4
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d001      	beq.n	800dea6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800dea2:	230a      	movs	r3, #10
 800dea4:	e219      	b.n	800e2da <find_volume+0x4fe>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800dea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dea8:	7858      	ldrb	r0, [r3, #1]
 800deaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800deac:	330c      	adds	r3, #12
 800deae:	461a      	mov	r2, r3
 800deb0:	2102      	movs	r1, #2
 800deb2:	f7fd ff3d 	bl	800bd30 <disk_ioctl>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d001      	beq.n	800dec0 <find_volume+0xe4>
 800debc:	2301      	movs	r3, #1
 800debe:	e20c      	b.n	800e2da <find_volume+0x4fe>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800dec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dec2:	899b      	ldrh	r3, [r3, #12]
 800dec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dec8:	d80d      	bhi.n	800dee6 <find_volume+0x10a>
 800deca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800decc:	899b      	ldrh	r3, [r3, #12]
 800dece:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ded2:	d308      	bcc.n	800dee6 <find_volume+0x10a>
 800ded4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ded6:	899b      	ldrh	r3, [r3, #12]
 800ded8:	461a      	mov	r2, r3
 800deda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dedc:	899b      	ldrh	r3, [r3, #12]
 800dede:	3b01      	subs	r3, #1
 800dee0:	4013      	ands	r3, r2
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d001      	beq.n	800deea <find_volume+0x10e>
 800dee6:	2301      	movs	r3, #1
 800dee8:	e1f7      	b.n	800e2da <find_volume+0x4fe>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800deea:	2300      	movs	r3, #0
 800deec:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800deee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800def0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800def2:	f7ff ff1d 	bl	800dd30 <check_fs>
 800def6:	4603      	mov	r3, r0
 800def8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800defc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800df00:	2b02      	cmp	r3, #2
 800df02:	d14b      	bne.n	800df9c <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800df04:	2300      	movs	r3, #0
 800df06:	643b      	str	r3, [r7, #64]	; 0x40
 800df08:	e01f      	b.n	800df4a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800df0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df0c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800df10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df12:	011b      	lsls	r3, r3, #4
 800df14:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800df18:	4413      	add	r3, r2
 800df1a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800df1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df1e:	3304      	adds	r3, #4
 800df20:	781b      	ldrb	r3, [r3, #0]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d006      	beq.n	800df34 <find_volume+0x158>
 800df26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df28:	3308      	adds	r3, #8
 800df2a:	4618      	mov	r0, r3
 800df2c:	f7fd ff36 	bl	800bd9c <ld_dword>
 800df30:	4602      	mov	r2, r0
 800df32:	e000      	b.n	800df36 <find_volume+0x15a>
 800df34:	2200      	movs	r2, #0
 800df36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df38:	009b      	lsls	r3, r3, #2
 800df3a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800df3e:	440b      	add	r3, r1
 800df40:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800df44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df46:	3301      	adds	r3, #1
 800df48:	643b      	str	r3, [r7, #64]	; 0x40
 800df4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df4c:	2b03      	cmp	r3, #3
 800df4e:	d9dc      	bls.n	800df0a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800df50:	2300      	movs	r3, #0
 800df52:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800df54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df56:	2b00      	cmp	r3, #0
 800df58:	d002      	beq.n	800df60 <find_volume+0x184>
 800df5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df5c:	3b01      	subs	r3, #1
 800df5e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800df60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df62:	009b      	lsls	r3, r3, #2
 800df64:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800df68:	4413      	add	r3, r2
 800df6a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800df6e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800df70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df72:	2b00      	cmp	r3, #0
 800df74:	d005      	beq.n	800df82 <find_volume+0x1a6>
 800df76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800df7a:	f7ff fed9 	bl	800dd30 <check_fs>
 800df7e:	4603      	mov	r3, r0
 800df80:	e000      	b.n	800df84 <find_volume+0x1a8>
 800df82:	2303      	movs	r3, #3
 800df84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800df88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d905      	bls.n	800df9c <find_volume+0x1c0>
 800df90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df92:	3301      	adds	r3, #1
 800df94:	643b      	str	r3, [r7, #64]	; 0x40
 800df96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df98:	2b03      	cmp	r3, #3
 800df9a:	d9e1      	bls.n	800df60 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800df9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dfa0:	2b04      	cmp	r3, #4
 800dfa2:	d101      	bne.n	800dfa8 <find_volume+0x1cc>
 800dfa4:	2301      	movs	r3, #1
 800dfa6:	e198      	b.n	800e2da <find_volume+0x4fe>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dfa8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dfac:	2b01      	cmp	r3, #1
 800dfae:	d901      	bls.n	800dfb4 <find_volume+0x1d8>
 800dfb0:	230d      	movs	r3, #13
 800dfb2:	e192      	b.n	800e2da <find_volume+0x4fe>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800dfb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb6:	333c      	adds	r3, #60	; 0x3c
 800dfb8:	330b      	adds	r3, #11
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f7fd fed6 	bl	800bd6c <ld_word>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	461a      	mov	r2, r3
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc6:	899b      	ldrh	r3, [r3, #12]
 800dfc8:	429a      	cmp	r2, r3
 800dfca:	d001      	beq.n	800dfd0 <find_volume+0x1f4>
 800dfcc:	230d      	movs	r3, #13
 800dfce:	e184      	b.n	800e2da <find_volume+0x4fe>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800dfd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd2:	333c      	adds	r3, #60	; 0x3c
 800dfd4:	3316      	adds	r3, #22
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f7fd fec8 	bl	800bd6c <ld_word>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800dfe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d106      	bne.n	800dff4 <find_volume+0x218>
 800dfe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfe8:	333c      	adds	r3, #60	; 0x3c
 800dfea:	3324      	adds	r3, #36	; 0x24
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7fd fed5 	bl	800bd9c <ld_dword>
 800dff2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800dff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dff6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dff8:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800dffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dffc:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800e000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e002:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e006:	789b      	ldrb	r3, [r3, #2]
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d005      	beq.n	800e018 <find_volume+0x23c>
 800e00c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e00e:	789b      	ldrb	r3, [r3, #2]
 800e010:	2b02      	cmp	r3, #2
 800e012:	d001      	beq.n	800e018 <find_volume+0x23c>
 800e014:	230d      	movs	r3, #13
 800e016:	e160      	b.n	800e2da <find_volume+0x4fe>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e01a:	789b      	ldrb	r3, [r3, #2]
 800e01c:	461a      	mov	r2, r3
 800e01e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e020:	fb02 f303 	mul.w	r3, r2, r3
 800e024:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e028:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800e02c:	b29a      	uxth	r2, r3
 800e02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e030:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e034:	895b      	ldrh	r3, [r3, #10]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d008      	beq.n	800e04c <find_volume+0x270>
 800e03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e03c:	895b      	ldrh	r3, [r3, #10]
 800e03e:	461a      	mov	r2, r3
 800e040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e042:	895b      	ldrh	r3, [r3, #10]
 800e044:	3b01      	subs	r3, #1
 800e046:	4013      	ands	r3, r2
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d001      	beq.n	800e050 <find_volume+0x274>
 800e04c:	230d      	movs	r3, #13
 800e04e:	e144      	b.n	800e2da <find_volume+0x4fe>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e052:	333c      	adds	r3, #60	; 0x3c
 800e054:	3311      	adds	r3, #17
 800e056:	4618      	mov	r0, r3
 800e058:	f7fd fe88 	bl	800bd6c <ld_word>
 800e05c:	4603      	mov	r3, r0
 800e05e:	461a      	mov	r2, r3
 800e060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e062:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e066:	891b      	ldrh	r3, [r3, #8]
 800e068:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e06a:	8992      	ldrh	r2, [r2, #12]
 800e06c:	0952      	lsrs	r2, r2, #5
 800e06e:	b292      	uxth	r2, r2
 800e070:	fbb3 f1f2 	udiv	r1, r3, r2
 800e074:	fb02 f201 	mul.w	r2, r2, r1
 800e078:	1a9b      	subs	r3, r3, r2
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d001      	beq.n	800e084 <find_volume+0x2a8>
 800e080:	230d      	movs	r3, #13
 800e082:	e12a      	b.n	800e2da <find_volume+0x4fe>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e086:	333c      	adds	r3, #60	; 0x3c
 800e088:	3313      	adds	r3, #19
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fd fe6e 	bl	800bd6c <ld_word>
 800e090:	4603      	mov	r3, r0
 800e092:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e096:	2b00      	cmp	r3, #0
 800e098:	d106      	bne.n	800e0a8 <find_volume+0x2cc>
 800e09a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e09c:	333c      	adds	r3, #60	; 0x3c
 800e09e:	3320      	adds	r3, #32
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f7fd fe7b 	bl	800bd9c <ld_dword>
 800e0a6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0aa:	333c      	adds	r3, #60	; 0x3c
 800e0ac:	330e      	adds	r3, #14
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f7fd fe5c 	bl	800bd6c <ld_word>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e0b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d104      	bne.n	800e0c8 <find_volume+0x2ec>
 800e0be:	230d      	movs	r3, #13
 800e0c0:	e10b      	b.n	800e2da <find_volume+0x4fe>
 800e0c2:	bf00      	nop
 800e0c4:	20000580 	.word	0x20000580

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e0c8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e0ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0cc:	4413      	add	r3, r2
 800e0ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e0d0:	8911      	ldrh	r1, [r2, #8]
 800e0d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e0d4:	8992      	ldrh	r2, [r2, #12]
 800e0d6:	0952      	lsrs	r2, r2, #5
 800e0d8:	b292      	uxth	r2, r2
 800e0da:	fbb1 f2f2 	udiv	r2, r1, r2
 800e0de:	b292      	uxth	r2, r2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e0e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0e8:	429a      	cmp	r2, r3
 800e0ea:	d201      	bcs.n	800e0f0 <find_volume+0x314>
 800e0ec:	230d      	movs	r3, #13
 800e0ee:	e0f4      	b.n	800e2da <find_volume+0x4fe>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e0f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0f4:	1ad3      	subs	r3, r2, r3
 800e0f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e0f8:	8952      	ldrh	r2, [r2, #10]
 800e0fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0fe:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e102:	2b00      	cmp	r3, #0
 800e104:	d101      	bne.n	800e10a <find_volume+0x32e>
 800e106:	230d      	movs	r3, #13
 800e108:	e0e7      	b.n	800e2da <find_volume+0x4fe>
		fmt = FS_FAT32;
 800e10a:	2303      	movs	r3, #3
 800e10c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e112:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e116:	4293      	cmp	r3, r2
 800e118:	d802      	bhi.n	800e120 <find_volume+0x344>
 800e11a:	2302      	movs	r3, #2
 800e11c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e122:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e126:	4293      	cmp	r3, r2
 800e128:	d802      	bhi.n	800e130 <find_volume+0x354>
 800e12a:	2301      	movs	r3, #1
 800e12c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e132:	1c9a      	adds	r2, r3, #2
 800e134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e136:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800e138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e13a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e13c:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e13e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e140:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e142:	441a      	add	r2, r3
 800e144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e146:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800e148:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e14a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e14c:	441a      	add	r2, r3
 800e14e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e150:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800e152:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e156:	2b03      	cmp	r3, #3
 800e158:	d11e      	bne.n	800e198 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e15c:	333c      	adds	r3, #60	; 0x3c
 800e15e:	332a      	adds	r3, #42	; 0x2a
 800e160:	4618      	mov	r0, r3
 800e162:	f7fd fe03 	bl	800bd6c <ld_word>
 800e166:	4603      	mov	r3, r0
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d001      	beq.n	800e170 <find_volume+0x394>
 800e16c:	230d      	movs	r3, #13
 800e16e:	e0b4      	b.n	800e2da <find_volume+0x4fe>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e172:	891b      	ldrh	r3, [r3, #8]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d001      	beq.n	800e17c <find_volume+0x3a0>
 800e178:	230d      	movs	r3, #13
 800e17a:	e0ae      	b.n	800e2da <find_volume+0x4fe>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e17c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e17e:	333c      	adds	r3, #60	; 0x3c
 800e180:	332c      	adds	r3, #44	; 0x2c
 800e182:	4618      	mov	r0, r3
 800e184:	f7fd fe0a 	bl	800bd9c <ld_dword>
 800e188:	4602      	mov	r2, r0
 800e18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e18c:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e190:	6a1b      	ldr	r3, [r3, #32]
 800e192:	009b      	lsls	r3, r3, #2
 800e194:	647b      	str	r3, [r7, #68]	; 0x44
 800e196:	e01f      	b.n	800e1d8 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e19a:	891b      	ldrh	r3, [r3, #8]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d101      	bne.n	800e1a4 <find_volume+0x3c8>
 800e1a0:	230d      	movs	r3, #13
 800e1a2:	e09a      	b.n	800e2da <find_volume+0x4fe>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e1a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e1aa:	441a      	add	r2, r3
 800e1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ae:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e1b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e1b4:	2b02      	cmp	r3, #2
 800e1b6:	d103      	bne.n	800e1c0 <find_volume+0x3e4>
 800e1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ba:	6a1b      	ldr	r3, [r3, #32]
 800e1bc:	005b      	lsls	r3, r3, #1
 800e1be:	e00a      	b.n	800e1d6 <find_volume+0x3fa>
 800e1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1c2:	6a1a      	ldr	r2, [r3, #32]
 800e1c4:	4613      	mov	r3, r2
 800e1c6:	005b      	lsls	r3, r3, #1
 800e1c8:	4413      	add	r3, r2
 800e1ca:	085a      	lsrs	r2, r3, #1
 800e1cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ce:	6a1b      	ldr	r3, [r3, #32]
 800e1d0:	f003 0301 	and.w	r3, r3, #1
 800e1d4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e1d6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e1d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1de:	899b      	ldrh	r3, [r3, #12]
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e1e4:	440b      	add	r3, r1
 800e1e6:	3b01      	subs	r3, #1
 800e1e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e1ea:	8989      	ldrh	r1, [r1, #12]
 800e1ec:	fbb3 f3f1 	udiv	r3, r3, r1
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d201      	bcs.n	800e1f8 <find_volume+0x41c>
 800e1f4:	230d      	movs	r3, #13
 800e1f6:	e070      	b.n	800e2da <find_volume+0x4fe>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e1f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1fa:	f04f 32ff 	mov.w	r2, #4294967295
 800e1fe:	619a      	str	r2, [r3, #24]
 800e200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e202:	699a      	ldr	r2, [r3, #24]
 800e204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e206:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800e208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e20a:	2280      	movs	r2, #128	; 0x80
 800e20c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e20e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e212:	2b03      	cmp	r3, #3
 800e214:	d149      	bne.n	800e2aa <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e218:	333c      	adds	r3, #60	; 0x3c
 800e21a:	3330      	adds	r3, #48	; 0x30
 800e21c:	4618      	mov	r0, r3
 800e21e:	f7fd fda5 	bl	800bd6c <ld_word>
 800e222:	4603      	mov	r3, r0
 800e224:	2b01      	cmp	r3, #1
 800e226:	d140      	bne.n	800e2aa <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e22a:	3301      	adds	r3, #1
 800e22c:	4619      	mov	r1, r3
 800e22e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e230:	f7fe f84c 	bl	800c2cc <move_window>
 800e234:	4603      	mov	r3, r0
 800e236:	2b00      	cmp	r3, #0
 800e238:	d137      	bne.n	800e2aa <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800e23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e23c:	2200      	movs	r2, #0
 800e23e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e242:	333c      	adds	r3, #60	; 0x3c
 800e244:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e248:	4618      	mov	r0, r3
 800e24a:	f7fd fd8f 	bl	800bd6c <ld_word>
 800e24e:	4603      	mov	r3, r0
 800e250:	461a      	mov	r2, r3
 800e252:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e256:	429a      	cmp	r2, r3
 800e258:	d127      	bne.n	800e2aa <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e25c:	333c      	adds	r3, #60	; 0x3c
 800e25e:	4618      	mov	r0, r3
 800e260:	f7fd fd9c 	bl	800bd9c <ld_dword>
 800e264:	4602      	mov	r2, r0
 800e266:	4b1f      	ldr	r3, [pc, #124]	; (800e2e4 <find_volume+0x508>)
 800e268:	429a      	cmp	r2, r3
 800e26a:	d11e      	bne.n	800e2aa <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e26e:	333c      	adds	r3, #60	; 0x3c
 800e270:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e274:	4618      	mov	r0, r3
 800e276:	f7fd fd91 	bl	800bd9c <ld_dword>
 800e27a:	4602      	mov	r2, r0
 800e27c:	4b1a      	ldr	r3, [pc, #104]	; (800e2e8 <find_volume+0x50c>)
 800e27e:	429a      	cmp	r2, r3
 800e280:	d113      	bne.n	800e2aa <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e284:	333c      	adds	r3, #60	; 0x3c
 800e286:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7fd fd86 	bl	800bd9c <ld_dword>
 800e290:	4602      	mov	r2, r0
 800e292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e294:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e298:	333c      	adds	r3, #60	; 0x3c
 800e29a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f7fd fd7c 	bl	800bd9c <ld_dword>
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2a8:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e2aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ac:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e2b0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e2b2:	4b0e      	ldr	r3, [pc, #56]	; (800e2ec <find_volume+0x510>)
 800e2b4:	881b      	ldrh	r3, [r3, #0]
 800e2b6:	3301      	adds	r3, #1
 800e2b8:	b29a      	uxth	r2, r3
 800e2ba:	4b0c      	ldr	r3, [pc, #48]	; (800e2ec <find_volume+0x510>)
 800e2bc:	801a      	strh	r2, [r3, #0]
 800e2be:	4b0b      	ldr	r3, [pc, #44]	; (800e2ec <find_volume+0x510>)
 800e2c0:	881a      	ldrh	r2, [r3, #0]
 800e2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2c4:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800e2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2c8:	4a09      	ldr	r2, [pc, #36]	; (800e2f0 <find_volume+0x514>)
 800e2ca:	611a      	str	r2, [r3, #16]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 800e2cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	61da      	str	r2, [r3, #28]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e2d2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e2d4:	f7fd ff92 	bl	800c1fc <clear_lock>
#endif
	return FR_OK;
 800e2d8:	2300      	movs	r3, #0
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3758      	adds	r7, #88	; 0x58
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}
 800e2e2:	bf00      	nop
 800e2e4:	41615252 	.word	0x41615252
 800e2e8:	61417272 	.word	0x61417272
 800e2ec:	20000584 	.word	0x20000584
 800e2f0:	200005a8 	.word	0x200005a8

0800e2f4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b084      	sub	sp, #16
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e2fe:	2309      	movs	r3, #9
 800e300:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d01c      	beq.n	800e342 <validate+0x4e>
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d018      	beq.n	800e342 <validate+0x4e>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	781b      	ldrb	r3, [r3, #0]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d013      	beq.n	800e342 <validate+0x4e>
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	889a      	ldrh	r2, [r3, #4]
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	88db      	ldrh	r3, [r3, #6]
 800e324:	429a      	cmp	r2, r3
 800e326:	d10c      	bne.n	800e342 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	785b      	ldrb	r3, [r3, #1]
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fd fc7e 	bl	800bc30 <disk_status>
 800e334:	4603      	mov	r3, r0
 800e336:	f003 0301 	and.w	r3, r3, #1
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d101      	bne.n	800e342 <validate+0x4e>
			res = FR_OK;
 800e33e:	2300      	movs	r3, #0
 800e340:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e342:	7bfb      	ldrb	r3, [r7, #15]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d102      	bne.n	800e34e <validate+0x5a>
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	e000      	b.n	800e350 <validate+0x5c>
 800e34e:	2300      	movs	r3, #0
 800e350:	683a      	ldr	r2, [r7, #0]
 800e352:	6013      	str	r3, [r2, #0]
	return res;
 800e354:	7bfb      	ldrb	r3, [r7, #15]
}
 800e356:	4618      	mov	r0, r3
 800e358:	3710      	adds	r7, #16
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}
	...

0800e360 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b088      	sub	sp, #32
 800e364:	af00      	add	r7, sp, #0
 800e366:	60f8      	str	r0, [r7, #12]
 800e368:	60b9      	str	r1, [r7, #8]
 800e36a:	4613      	mov	r3, r2
 800e36c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e372:	f107 0310 	add.w	r3, r7, #16
 800e376:	4618      	mov	r0, r3
 800e378:	f7ff fc95 	bl	800dca6 <get_ldnumber>
 800e37c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e37e:	69fb      	ldr	r3, [r7, #28]
 800e380:	2b00      	cmp	r3, #0
 800e382:	da01      	bge.n	800e388 <f_mount+0x28>
 800e384:	230b      	movs	r3, #11
 800e386:	e02b      	b.n	800e3e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e388:	4a17      	ldr	r2, [pc, #92]	; (800e3e8 <f_mount+0x88>)
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e390:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e392:	69bb      	ldr	r3, [r7, #24]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d005      	beq.n	800e3a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e398:	69b8      	ldr	r0, [r7, #24]
 800e39a:	f7fd ff2f 	bl	800c1fc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e39e:	69bb      	ldr	r3, [r7, #24]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d002      	beq.n	800e3b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	490d      	ldr	r1, [pc, #52]	; (800e3e8 <f_mount+0x88>)
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d002      	beq.n	800e3c6 <f_mount+0x66>
 800e3c0:	79fb      	ldrb	r3, [r7, #7]
 800e3c2:	2b01      	cmp	r3, #1
 800e3c4:	d001      	beq.n	800e3ca <f_mount+0x6a>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	e00a      	b.n	800e3e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e3ca:	f107 010c 	add.w	r1, r7, #12
 800e3ce:	f107 0308 	add.w	r3, r7, #8
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f7ff fd01 	bl	800dddc <find_volume>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e3de:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3720      	adds	r7, #32
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}
 800e3e8:	20000580 	.word	0x20000580

0800e3ec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b09a      	sub	sp, #104	; 0x68
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	60f8      	str	r0, [r7, #12]
 800e3f4:	60b9      	str	r1, [r7, #8]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d101      	bne.n	800e404 <f_open+0x18>
 800e400:	2309      	movs	r3, #9
 800e402:	e1bb      	b.n	800e77c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e404:	79fb      	ldrb	r3, [r7, #7]
 800e406:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e40a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e40c:	79fa      	ldrb	r2, [r7, #7]
 800e40e:	f107 0114 	add.w	r1, r7, #20
 800e412:	f107 0308 	add.w	r3, r7, #8
 800e416:	4618      	mov	r0, r3
 800e418:	f7ff fce0 	bl	800dddc <find_volume>
 800e41c:	4603      	mov	r3, r0
 800e41e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800e422:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e426:	2b00      	cmp	r3, #0
 800e428:	f040 819f 	bne.w	800e76a <f_open+0x37e>
		dj.obj.fs = fs;
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e430:	68ba      	ldr	r2, [r7, #8]
 800e432:	f107 0318 	add.w	r3, r7, #24
 800e436:	4611      	mov	r1, r2
 800e438:	4618      	mov	r0, r3
 800e43a:	f7ff fb9f 	bl	800db7c <follow_path>
 800e43e:	4603      	mov	r3, r0
 800e440:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e444:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d11a      	bne.n	800e482 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e44c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e450:	b25b      	sxtb	r3, r3
 800e452:	2b00      	cmp	r3, #0
 800e454:	da03      	bge.n	800e45e <f_open+0x72>
				res = FR_INVALID_NAME;
 800e456:	2306      	movs	r3, #6
 800e458:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e45c:	e011      	b.n	800e482 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e45e:	79fb      	ldrb	r3, [r7, #7]
 800e460:	f023 0301 	bic.w	r3, r3, #1
 800e464:	2b00      	cmp	r3, #0
 800e466:	bf14      	ite	ne
 800e468:	2301      	movne	r3, #1
 800e46a:	2300      	moveq	r3, #0
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	461a      	mov	r2, r3
 800e470:	f107 0318 	add.w	r3, r7, #24
 800e474:	4611      	mov	r1, r2
 800e476:	4618      	mov	r0, r3
 800e478:	f7fd fd78 	bl	800bf6c <chk_lock>
 800e47c:	4603      	mov	r3, r0
 800e47e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e482:	79fb      	ldrb	r3, [r7, #7]
 800e484:	f003 031c 	and.w	r3, r3, #28
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d07f      	beq.n	800e58c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e48c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e490:	2b00      	cmp	r3, #0
 800e492:	d017      	beq.n	800e4c4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e494:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e498:	2b04      	cmp	r3, #4
 800e49a:	d10e      	bne.n	800e4ba <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e49c:	f7fd fdc2 	bl	800c024 <enq_lock>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d006      	beq.n	800e4b4 <f_open+0xc8>
 800e4a6:	f107 0318 	add.w	r3, r7, #24
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7ff f820 	bl	800d4f0 <dir_register>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	e000      	b.n	800e4b6 <f_open+0xca>
 800e4b4:	2312      	movs	r3, #18
 800e4b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e4ba:	79fb      	ldrb	r3, [r7, #7]
 800e4bc:	f043 0308 	orr.w	r3, r3, #8
 800e4c0:	71fb      	strb	r3, [r7, #7]
 800e4c2:	e010      	b.n	800e4e6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e4c4:	7fbb      	ldrb	r3, [r7, #30]
 800e4c6:	f003 0311 	and.w	r3, r3, #17
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d003      	beq.n	800e4d6 <f_open+0xea>
					res = FR_DENIED;
 800e4ce:	2307      	movs	r3, #7
 800e4d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e4d4:	e007      	b.n	800e4e6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e4d6:	79fb      	ldrb	r3, [r7, #7]
 800e4d8:	f003 0304 	and.w	r3, r3, #4
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d002      	beq.n	800e4e6 <f_open+0xfa>
 800e4e0:	2308      	movs	r3, #8
 800e4e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e4e6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d168      	bne.n	800e5c0 <f_open+0x1d4>
 800e4ee:	79fb      	ldrb	r3, [r7, #7]
 800e4f0:	f003 0308 	and.w	r3, r3, #8
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d063      	beq.n	800e5c0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e4f8:	f7fd f94a 	bl	800b790 <get_fattime>
 800e4fc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e4fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e500:	330e      	adds	r3, #14
 800e502:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e504:	4618      	mov	r0, r3
 800e506:	f7fd fc87 	bl	800be18 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50c:	3316      	adds	r3, #22
 800e50e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e510:	4618      	mov	r0, r3
 800e512:	f7fd fc81 	bl	800be18 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e518:	330b      	adds	r3, #11
 800e51a:	2220      	movs	r2, #32
 800e51c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e522:	4611      	mov	r1, r2
 800e524:	4618      	mov	r0, r3
 800e526:	f7fe fc50 	bl	800cdca <ld_clust>
 800e52a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e530:	2200      	movs	r2, #0
 800e532:	4618      	mov	r0, r3
 800e534:	f7fe fc68 	bl	800ce08 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e53a:	331c      	adds	r3, #28
 800e53c:	2100      	movs	r1, #0
 800e53e:	4618      	mov	r0, r3
 800e540:	f7fd fc6a 	bl	800be18 <st_dword>
					fs->wflag = 1;
 800e544:	697b      	ldr	r3, [r7, #20]
 800e546:	2201      	movs	r2, #1
 800e548:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e54a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d037      	beq.n	800e5c0 <f_open+0x1d4>
						dw = fs->winsect;
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e554:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e556:	f107 0318 	add.w	r3, r7, #24
 800e55a:	2200      	movs	r2, #0
 800e55c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e55e:	4618      	mov	r0, r3
 800e560:	f7fe f958 	bl	800c814 <remove_chain>
 800e564:	4603      	mov	r3, r0
 800e566:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e56a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d126      	bne.n	800e5c0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e576:	4618      	mov	r0, r3
 800e578:	f7fd fea8 	bl	800c2cc <move_window>
 800e57c:	4603      	mov	r3, r0
 800e57e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e586:	3a01      	subs	r2, #1
 800e588:	615a      	str	r2, [r3, #20]
 800e58a:	e019      	b.n	800e5c0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e58c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e590:	2b00      	cmp	r3, #0
 800e592:	d115      	bne.n	800e5c0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e594:	7fbb      	ldrb	r3, [r7, #30]
 800e596:	f003 0310 	and.w	r3, r3, #16
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d003      	beq.n	800e5a6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800e59e:	2304      	movs	r3, #4
 800e5a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e5a4:	e00c      	b.n	800e5c0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e5a6:	79fb      	ldrb	r3, [r7, #7]
 800e5a8:	f003 0302 	and.w	r3, r3, #2
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d007      	beq.n	800e5c0 <f_open+0x1d4>
 800e5b0:	7fbb      	ldrb	r3, [r7, #30]
 800e5b2:	f003 0301 	and.w	r3, r3, #1
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d002      	beq.n	800e5c0 <f_open+0x1d4>
						res = FR_DENIED;
 800e5ba:	2307      	movs	r3, #7
 800e5bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e5c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d128      	bne.n	800e61a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e5c8:	79fb      	ldrb	r3, [r7, #7]
 800e5ca:	f003 0308 	and.w	r3, r3, #8
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d003      	beq.n	800e5da <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e5d2:	79fb      	ldrb	r3, [r7, #7]
 800e5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5d8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e5da:	697b      	ldr	r3, [r7, #20]
 800e5dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e5e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e5e8:	79fb      	ldrb	r3, [r7, #7]
 800e5ea:	f023 0301 	bic.w	r3, r3, #1
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	bf14      	ite	ne
 800e5f2:	2301      	movne	r3, #1
 800e5f4:	2300      	moveq	r3, #0
 800e5f6:	b2db      	uxtb	r3, r3
 800e5f8:	461a      	mov	r2, r3
 800e5fa:	f107 0318 	add.w	r3, r7, #24
 800e5fe:	4611      	mov	r1, r2
 800e600:	4618      	mov	r0, r3
 800e602:	f7fd fd31 	bl	800c068 <inc_lock>
 800e606:	4602      	mov	r2, r0
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	691b      	ldr	r3, [r3, #16]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d102      	bne.n	800e61a <f_open+0x22e>
 800e614:	2302      	movs	r3, #2
 800e616:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e61a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e61e:	2b00      	cmp	r3, #0
 800e620:	f040 80a3 	bne.w	800e76a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e628:	4611      	mov	r1, r2
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7fe fbcd 	bl	800cdca <ld_clust>
 800e630:	4602      	mov	r2, r0
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e638:	331c      	adds	r3, #28
 800e63a:	4618      	mov	r0, r3
 800e63c:	f7fd fbae 	bl	800bd9c <ld_dword>
 800e640:	4602      	mov	r2, r0
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2200      	movs	r2, #0
 800e64a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e64c:	697a      	ldr	r2, [r7, #20]
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e652:	697b      	ldr	r3, [r7, #20]
 800e654:	88da      	ldrh	r2, [r3, #6]
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	79fa      	ldrb	r2, [r7, #7]
 800e65e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2200      	movs	r2, #0
 800e664:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	2200      	movs	r2, #0
 800e66a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	2200      	movs	r2, #0
 800e670:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	3330      	adds	r3, #48	; 0x30
 800e676:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e67a:	2100      	movs	r1, #0
 800e67c:	4618      	mov	r0, r3
 800e67e:	f7fd fc18 	bl	800beb2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e682:	79fb      	ldrb	r3, [r7, #7]
 800e684:	f003 0320 	and.w	r3, r3, #32
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d06e      	beq.n	800e76a <f_open+0x37e>
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	68db      	ldr	r3, [r3, #12]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d06a      	beq.n	800e76a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	68da      	ldr	r2, [r3, #12]
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	895b      	ldrh	r3, [r3, #10]
 800e6a0:	461a      	mov	r2, r3
 800e6a2:	697b      	ldr	r3, [r7, #20]
 800e6a4:	899b      	ldrh	r3, [r3, #12]
 800e6a6:	fb03 f302 	mul.w	r3, r3, r2
 800e6aa:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	689b      	ldr	r3, [r3, #8]
 800e6b0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e6b8:	e016      	b.n	800e6e8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7fd fec1 	bl	800c446 <get_fat>
 800e6c4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e6c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e6c8:	2b01      	cmp	r3, #1
 800e6ca:	d802      	bhi.n	800e6d2 <f_open+0x2e6>
 800e6cc:	2302      	movs	r3, #2
 800e6ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e6d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e6d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6d8:	d102      	bne.n	800e6e0 <f_open+0x2f4>
 800e6da:	2301      	movs	r3, #1
 800e6dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e6e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e6e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e6e4:	1ad3      	subs	r3, r2, r3
 800e6e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e6e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d103      	bne.n	800e6f8 <f_open+0x30c>
 800e6f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e6f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	d8e0      	bhi.n	800e6ba <f_open+0x2ce>
				}
				fp->clust = clst;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e6fc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e6fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e702:	2b00      	cmp	r3, #0
 800e704:	d131      	bne.n	800e76a <f_open+0x37e>
 800e706:	697b      	ldr	r3, [r7, #20]
 800e708:	899b      	ldrh	r3, [r3, #12]
 800e70a:	461a      	mov	r2, r3
 800e70c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e70e:	fbb3 f1f2 	udiv	r1, r3, r2
 800e712:	fb02 f201 	mul.w	r2, r2, r1
 800e716:	1a9b      	subs	r3, r3, r2
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d026      	beq.n	800e76a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e720:	4618      	mov	r0, r3
 800e722:	f7fd fe71 	bl	800c408 <clust2sect>
 800e726:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d103      	bne.n	800e736 <f_open+0x34a>
						res = FR_INT_ERR;
 800e72e:	2302      	movs	r3, #2
 800e730:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e734:	e019      	b.n	800e76a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	899b      	ldrh	r3, [r3, #12]
 800e73a:	461a      	mov	r2, r3
 800e73c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e73e:	fbb3 f2f2 	udiv	r2, r3, r2
 800e742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e744:	441a      	add	r2, r3
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	7858      	ldrb	r0, [r3, #1]
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	6a1a      	ldr	r2, [r3, #32]
 800e758:	2301      	movs	r3, #1
 800e75a:	f7fd faa9 	bl	800bcb0 <disk_read>
 800e75e:	4603      	mov	r3, r0
 800e760:	2b00      	cmp	r3, #0
 800e762:	d002      	beq.n	800e76a <f_open+0x37e>
 800e764:	2301      	movs	r3, #1
 800e766:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e76a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d002      	beq.n	800e778 <f_open+0x38c>
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	2200      	movs	r2, #0
 800e776:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e778:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3768      	adds	r7, #104	; 0x68
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}

0800e784 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b08e      	sub	sp, #56	; 0x38
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	60b9      	str	r1, [r7, #8]
 800e78e:	607a      	str	r2, [r7, #4]
 800e790:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e792:	68bb      	ldr	r3, [r7, #8]
 800e794:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	2200      	movs	r2, #0
 800e79a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	f107 0214 	add.w	r2, r7, #20
 800e7a2:	4611      	mov	r1, r2
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	f7ff fda5 	bl	800e2f4 <validate>
 800e7aa:	4603      	mov	r3, r0
 800e7ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e7b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d107      	bne.n	800e7c8 <f_read+0x44>
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	7d5b      	ldrb	r3, [r3, #21]
 800e7bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e7c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d002      	beq.n	800e7ce <f_read+0x4a>
 800e7c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e7cc:	e135      	b.n	800ea3a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	7d1b      	ldrb	r3, [r3, #20]
 800e7d2:	f003 0301 	and.w	r3, r3, #1
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d101      	bne.n	800e7de <f_read+0x5a>
 800e7da:	2307      	movs	r3, #7
 800e7dc:	e12d      	b.n	800ea3a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	68da      	ldr	r2, [r3, #12]
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	699b      	ldr	r3, [r3, #24]
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e7ea:	687a      	ldr	r2, [r7, #4]
 800e7ec:	6a3b      	ldr	r3, [r7, #32]
 800e7ee:	429a      	cmp	r2, r3
 800e7f0:	f240 811e 	bls.w	800ea30 <f_read+0x2ac>
 800e7f4:	6a3b      	ldr	r3, [r7, #32]
 800e7f6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e7f8:	e11a      	b.n	800ea30 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	699b      	ldr	r3, [r3, #24]
 800e7fe:	697a      	ldr	r2, [r7, #20]
 800e800:	8992      	ldrh	r2, [r2, #12]
 800e802:	fbb3 f1f2 	udiv	r1, r3, r2
 800e806:	fb02 f201 	mul.w	r2, r2, r1
 800e80a:	1a9b      	subs	r3, r3, r2
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	f040 80d5 	bne.w	800e9bc <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	699b      	ldr	r3, [r3, #24]
 800e816:	697a      	ldr	r2, [r7, #20]
 800e818:	8992      	ldrh	r2, [r2, #12]
 800e81a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e81e:	697a      	ldr	r2, [r7, #20]
 800e820:	8952      	ldrh	r2, [r2, #10]
 800e822:	3a01      	subs	r2, #1
 800e824:	4013      	ands	r3, r2
 800e826:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e828:	69fb      	ldr	r3, [r7, #28]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d12f      	bne.n	800e88e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	699b      	ldr	r3, [r3, #24]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d103      	bne.n	800e83e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	689b      	ldr	r3, [r3, #8]
 800e83a:	633b      	str	r3, [r7, #48]	; 0x30
 800e83c:	e013      	b.n	800e866 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e842:	2b00      	cmp	r3, #0
 800e844:	d007      	beq.n	800e856 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	699b      	ldr	r3, [r3, #24]
 800e84a:	4619      	mov	r1, r3
 800e84c:	68f8      	ldr	r0, [r7, #12]
 800e84e:	f7fe f8de 	bl	800ca0e <clmt_clust>
 800e852:	6338      	str	r0, [r7, #48]	; 0x30
 800e854:	e007      	b.n	800e866 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e856:	68fa      	ldr	r2, [r7, #12]
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	69db      	ldr	r3, [r3, #28]
 800e85c:	4619      	mov	r1, r3
 800e85e:	4610      	mov	r0, r2
 800e860:	f7fd fdf1 	bl	800c446 <get_fat>
 800e864:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d804      	bhi.n	800e876 <f_read+0xf2>
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	2202      	movs	r2, #2
 800e870:	755a      	strb	r2, [r3, #21]
 800e872:	2302      	movs	r3, #2
 800e874:	e0e1      	b.n	800ea3a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e87c:	d104      	bne.n	800e888 <f_read+0x104>
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	2201      	movs	r2, #1
 800e882:	755a      	strb	r2, [r3, #21]
 800e884:	2301      	movs	r3, #1
 800e886:	e0d8      	b.n	800ea3a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e88c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e88e:	697a      	ldr	r2, [r7, #20]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	69db      	ldr	r3, [r3, #28]
 800e894:	4619      	mov	r1, r3
 800e896:	4610      	mov	r0, r2
 800e898:	f7fd fdb6 	bl	800c408 <clust2sect>
 800e89c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e89e:	69bb      	ldr	r3, [r7, #24]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d104      	bne.n	800e8ae <f_read+0x12a>
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	2202      	movs	r2, #2
 800e8a8:	755a      	strb	r2, [r3, #21]
 800e8aa:	2302      	movs	r3, #2
 800e8ac:	e0c5      	b.n	800ea3a <f_read+0x2b6>
			sect += csect;
 800e8ae:	69ba      	ldr	r2, [r7, #24]
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	899b      	ldrh	r3, [r3, #12]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8c2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d041      	beq.n	800e94e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e8ca:	69fa      	ldr	r2, [r7, #28]
 800e8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8ce:	4413      	add	r3, r2
 800e8d0:	697a      	ldr	r2, [r7, #20]
 800e8d2:	8952      	ldrh	r2, [r2, #10]
 800e8d4:	4293      	cmp	r3, r2
 800e8d6:	d905      	bls.n	800e8e4 <f_read+0x160>
					cc = fs->csize - csect;
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	895b      	ldrh	r3, [r3, #10]
 800e8dc:	461a      	mov	r2, r3
 800e8de:	69fb      	ldr	r3, [r7, #28]
 800e8e0:	1ad3      	subs	r3, r2, r3
 800e8e2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e8e4:	697b      	ldr	r3, [r7, #20]
 800e8e6:	7858      	ldrb	r0, [r3, #1]
 800e8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8ea:	69ba      	ldr	r2, [r7, #24]
 800e8ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e8ee:	f7fd f9df 	bl	800bcb0 <disk_read>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d004      	beq.n	800e902 <f_read+0x17e>
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	755a      	strb	r2, [r3, #21]
 800e8fe:	2301      	movs	r3, #1
 800e900:	e09b      	b.n	800ea3a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	7d1b      	ldrb	r3, [r3, #20]
 800e906:	b25b      	sxtb	r3, r3
 800e908:	2b00      	cmp	r3, #0
 800e90a:	da18      	bge.n	800e93e <f_read+0x1ba>
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	6a1a      	ldr	r2, [r3, #32]
 800e910:	69bb      	ldr	r3, [r7, #24]
 800e912:	1ad3      	subs	r3, r2, r3
 800e914:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e916:	429a      	cmp	r2, r3
 800e918:	d911      	bls.n	800e93e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	6a1a      	ldr	r2, [r3, #32]
 800e91e:	69bb      	ldr	r3, [r7, #24]
 800e920:	1ad3      	subs	r3, r2, r3
 800e922:	697a      	ldr	r2, [r7, #20]
 800e924:	8992      	ldrh	r2, [r2, #12]
 800e926:	fb02 f303 	mul.w	r3, r2, r3
 800e92a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e92c:	18d0      	adds	r0, r2, r3
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e934:	697b      	ldr	r3, [r7, #20]
 800e936:	899b      	ldrh	r3, [r3, #12]
 800e938:	461a      	mov	r2, r3
 800e93a:	f7fd fa99 	bl	800be70 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	899b      	ldrh	r3, [r3, #12]
 800e942:	461a      	mov	r2, r3
 800e944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e946:	fb02 f303 	mul.w	r3, r2, r3
 800e94a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e94c:	e05c      	b.n	800ea08 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	6a1b      	ldr	r3, [r3, #32]
 800e952:	69ba      	ldr	r2, [r7, #24]
 800e954:	429a      	cmp	r2, r3
 800e956:	d02e      	beq.n	800e9b6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	7d1b      	ldrb	r3, [r3, #20]
 800e95c:	b25b      	sxtb	r3, r3
 800e95e:	2b00      	cmp	r3, #0
 800e960:	da18      	bge.n	800e994 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	7858      	ldrb	r0, [r3, #1]
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	6a1a      	ldr	r2, [r3, #32]
 800e970:	2301      	movs	r3, #1
 800e972:	f7fd f9bd 	bl	800bcf0 <disk_write>
 800e976:	4603      	mov	r3, r0
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d004      	beq.n	800e986 <f_read+0x202>
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	2201      	movs	r2, #1
 800e980:	755a      	strb	r2, [r3, #21]
 800e982:	2301      	movs	r3, #1
 800e984:	e059      	b.n	800ea3a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	7d1b      	ldrb	r3, [r3, #20]
 800e98a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e98e:	b2da      	uxtb	r2, r3
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	7858      	ldrb	r0, [r3, #1]
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e99e:	2301      	movs	r3, #1
 800e9a0:	69ba      	ldr	r2, [r7, #24]
 800e9a2:	f7fd f985 	bl	800bcb0 <disk_read>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d004      	beq.n	800e9b6 <f_read+0x232>
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	755a      	strb	r2, [r3, #21]
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	e041      	b.n	800ea3a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	69ba      	ldr	r2, [r7, #24]
 800e9ba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	899b      	ldrh	r3, [r3, #12]
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	699b      	ldr	r3, [r3, #24]
 800e9c6:	697a      	ldr	r2, [r7, #20]
 800e9c8:	8992      	ldrh	r2, [r2, #12]
 800e9ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800e9ce:	fb02 f201 	mul.w	r2, r2, r1
 800e9d2:	1a9b      	subs	r3, r3, r2
 800e9d4:	1ac3      	subs	r3, r0, r3
 800e9d6:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e9d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	d901      	bls.n	800e9e4 <f_read+0x260>
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	699b      	ldr	r3, [r3, #24]
 800e9ee:	697a      	ldr	r2, [r7, #20]
 800e9f0:	8992      	ldrh	r2, [r2, #12]
 800e9f2:	fbb3 f0f2 	udiv	r0, r3, r2
 800e9f6:	fb02 f200 	mul.w	r2, r2, r0
 800e9fa:	1a9b      	subs	r3, r3, r2
 800e9fc:	440b      	add	r3, r1
 800e9fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ea00:	4619      	mov	r1, r3
 800ea02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ea04:	f7fd fa34 	bl	800be70 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ea08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea0c:	4413      	add	r3, r2
 800ea0e:	627b      	str	r3, [r7, #36]	; 0x24
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	699a      	ldr	r2, [r3, #24]
 800ea14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea16:	441a      	add	r2, r3
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	619a      	str	r2, [r3, #24]
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	681a      	ldr	r2, [r3, #0]
 800ea20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea22:	441a      	add	r2, r3
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	601a      	str	r2, [r3, #0]
 800ea28:	687a      	ldr	r2, [r7, #4]
 800ea2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea2c:	1ad3      	subs	r3, r2, r3
 800ea2e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	f47f aee1 	bne.w	800e7fa <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ea38:	2300      	movs	r3, #0
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	3738      	adds	r7, #56	; 0x38
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}

0800ea42 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ea42:	b580      	push	{r7, lr}
 800ea44:	b08c      	sub	sp, #48	; 0x30
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	60f8      	str	r0, [r7, #12]
 800ea4a:	60b9      	str	r1, [r7, #8]
 800ea4c:	607a      	str	r2, [r7, #4]
 800ea4e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ea50:	68bb      	ldr	r3, [r7, #8]
 800ea52:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	2200      	movs	r2, #0
 800ea58:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	f107 0210 	add.w	r2, r7, #16
 800ea60:	4611      	mov	r1, r2
 800ea62:	4618      	mov	r0, r3
 800ea64:	f7ff fc46 	bl	800e2f4 <validate>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ea6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d107      	bne.n	800ea86 <f_write+0x44>
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	7d5b      	ldrb	r3, [r3, #21]
 800ea7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ea7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d002      	beq.n	800ea8c <f_write+0x4a>
 800ea86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea8a:	e16a      	b.n	800ed62 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	7d1b      	ldrb	r3, [r3, #20]
 800ea90:	f003 0302 	and.w	r3, r3, #2
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d101      	bne.n	800ea9c <f_write+0x5a>
 800ea98:	2307      	movs	r3, #7
 800ea9a:	e162      	b.n	800ed62 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	699a      	ldr	r2, [r3, #24]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	441a      	add	r2, r3
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	699b      	ldr	r3, [r3, #24]
 800eaa8:	429a      	cmp	r2, r3
 800eaaa:	f080 814c 	bcs.w	800ed46 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	699b      	ldr	r3, [r3, #24]
 800eab2:	43db      	mvns	r3, r3
 800eab4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800eab6:	e146      	b.n	800ed46 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	699b      	ldr	r3, [r3, #24]
 800eabc:	693a      	ldr	r2, [r7, #16]
 800eabe:	8992      	ldrh	r2, [r2, #12]
 800eac0:	fbb3 f1f2 	udiv	r1, r3, r2
 800eac4:	fb02 f201 	mul.w	r2, r2, r1
 800eac8:	1a9b      	subs	r3, r3, r2
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	f040 80f1 	bne.w	800ecb2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	699b      	ldr	r3, [r3, #24]
 800ead4:	693a      	ldr	r2, [r7, #16]
 800ead6:	8992      	ldrh	r2, [r2, #12]
 800ead8:	fbb3 f3f2 	udiv	r3, r3, r2
 800eadc:	693a      	ldr	r2, [r7, #16]
 800eade:	8952      	ldrh	r2, [r2, #10]
 800eae0:	3a01      	subs	r2, #1
 800eae2:	4013      	ands	r3, r2
 800eae4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800eae6:	69bb      	ldr	r3, [r7, #24]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d143      	bne.n	800eb74 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	699b      	ldr	r3, [r3, #24]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d10c      	bne.n	800eb0e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	689b      	ldr	r3, [r3, #8]
 800eaf8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800eafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d11a      	bne.n	800eb36 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	2100      	movs	r1, #0
 800eb04:	4618      	mov	r0, r3
 800eb06:	f7fd feea 	bl	800c8de <create_chain>
 800eb0a:	62b8      	str	r0, [r7, #40]	; 0x28
 800eb0c:	e013      	b.n	800eb36 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d007      	beq.n	800eb26 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	699b      	ldr	r3, [r3, #24]
 800eb1a:	4619      	mov	r1, r3
 800eb1c:	68f8      	ldr	r0, [r7, #12]
 800eb1e:	f7fd ff76 	bl	800ca0e <clmt_clust>
 800eb22:	62b8      	str	r0, [r7, #40]	; 0x28
 800eb24:	e007      	b.n	800eb36 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800eb26:	68fa      	ldr	r2, [r7, #12]
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	69db      	ldr	r3, [r3, #28]
 800eb2c:	4619      	mov	r1, r3
 800eb2e:	4610      	mov	r0, r2
 800eb30:	f7fd fed5 	bl	800c8de <create_chain>
 800eb34:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800eb36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	f000 8109 	beq.w	800ed50 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800eb3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d104      	bne.n	800eb4e <f_write+0x10c>
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	2202      	movs	r2, #2
 800eb48:	755a      	strb	r2, [r3, #21]
 800eb4a:	2302      	movs	r3, #2
 800eb4c:	e109      	b.n	800ed62 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eb4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb54:	d104      	bne.n	800eb60 <f_write+0x11e>
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	2201      	movs	r2, #1
 800eb5a:	755a      	strb	r2, [r3, #21]
 800eb5c:	2301      	movs	r3, #1
 800eb5e:	e100      	b.n	800ed62 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb64:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	689b      	ldr	r3, [r3, #8]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d102      	bne.n	800eb74 <f_write+0x132>
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb72:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	7d1b      	ldrb	r3, [r3, #20]
 800eb78:	b25b      	sxtb	r3, r3
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	da18      	bge.n	800ebb0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eb7e:	693b      	ldr	r3, [r7, #16]
 800eb80:	7858      	ldrb	r0, [r3, #1]
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	6a1a      	ldr	r2, [r3, #32]
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	f7fd f8af 	bl	800bcf0 <disk_write>
 800eb92:	4603      	mov	r3, r0
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d004      	beq.n	800eba2 <f_write+0x160>
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2201      	movs	r2, #1
 800eb9c:	755a      	strb	r2, [r3, #21]
 800eb9e:	2301      	movs	r3, #1
 800eba0:	e0df      	b.n	800ed62 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	7d1b      	ldrb	r3, [r3, #20]
 800eba6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ebaa:	b2da      	uxtb	r2, r3
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ebb0:	693a      	ldr	r2, [r7, #16]
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	69db      	ldr	r3, [r3, #28]
 800ebb6:	4619      	mov	r1, r3
 800ebb8:	4610      	mov	r0, r2
 800ebba:	f7fd fc25 	bl	800c408 <clust2sect>
 800ebbe:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d104      	bne.n	800ebd0 <f_write+0x18e>
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	2202      	movs	r2, #2
 800ebca:	755a      	strb	r2, [r3, #21]
 800ebcc:	2302      	movs	r3, #2
 800ebce:	e0c8      	b.n	800ed62 <f_write+0x320>
			sect += csect;
 800ebd0:	697a      	ldr	r2, [r7, #20]
 800ebd2:	69bb      	ldr	r3, [r7, #24]
 800ebd4:	4413      	add	r3, r2
 800ebd6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ebd8:	693b      	ldr	r3, [r7, #16]
 800ebda:	899b      	ldrh	r3, [r3, #12]
 800ebdc:	461a      	mov	r2, r3
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	fbb3 f3f2 	udiv	r3, r3, r2
 800ebe4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ebe6:	6a3b      	ldr	r3, [r7, #32]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d043      	beq.n	800ec74 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ebec:	69ba      	ldr	r2, [r7, #24]
 800ebee:	6a3b      	ldr	r3, [r7, #32]
 800ebf0:	4413      	add	r3, r2
 800ebf2:	693a      	ldr	r2, [r7, #16]
 800ebf4:	8952      	ldrh	r2, [r2, #10]
 800ebf6:	4293      	cmp	r3, r2
 800ebf8:	d905      	bls.n	800ec06 <f_write+0x1c4>
					cc = fs->csize - csect;
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	895b      	ldrh	r3, [r3, #10]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	69bb      	ldr	r3, [r7, #24]
 800ec02:	1ad3      	subs	r3, r2, r3
 800ec04:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec06:	693b      	ldr	r3, [r7, #16]
 800ec08:	7858      	ldrb	r0, [r3, #1]
 800ec0a:	6a3b      	ldr	r3, [r7, #32]
 800ec0c:	697a      	ldr	r2, [r7, #20]
 800ec0e:	69f9      	ldr	r1, [r7, #28]
 800ec10:	f7fd f86e 	bl	800bcf0 <disk_write>
 800ec14:	4603      	mov	r3, r0
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d004      	beq.n	800ec24 <f_write+0x1e2>
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	2201      	movs	r2, #1
 800ec1e:	755a      	strb	r2, [r3, #21]
 800ec20:	2301      	movs	r3, #1
 800ec22:	e09e      	b.n	800ed62 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	6a1a      	ldr	r2, [r3, #32]
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	1ad3      	subs	r3, r2, r3
 800ec2c:	6a3a      	ldr	r2, [r7, #32]
 800ec2e:	429a      	cmp	r2, r3
 800ec30:	d918      	bls.n	800ec64 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	6a1a      	ldr	r2, [r3, #32]
 800ec3c:	697b      	ldr	r3, [r7, #20]
 800ec3e:	1ad3      	subs	r3, r2, r3
 800ec40:	693a      	ldr	r2, [r7, #16]
 800ec42:	8992      	ldrh	r2, [r2, #12]
 800ec44:	fb02 f303 	mul.w	r3, r2, r3
 800ec48:	69fa      	ldr	r2, [r7, #28]
 800ec4a:	18d1      	adds	r1, r2, r3
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	899b      	ldrh	r3, [r3, #12]
 800ec50:	461a      	mov	r2, r3
 800ec52:	f7fd f90d 	bl	800be70 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	7d1b      	ldrb	r3, [r3, #20]
 800ec5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec5e:	b2da      	uxtb	r2, r3
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ec64:	693b      	ldr	r3, [r7, #16]
 800ec66:	899b      	ldrh	r3, [r3, #12]
 800ec68:	461a      	mov	r2, r3
 800ec6a:	6a3b      	ldr	r3, [r7, #32]
 800ec6c:	fb02 f303 	mul.w	r3, r2, r3
 800ec70:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ec72:	e04b      	b.n	800ed0c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	6a1b      	ldr	r3, [r3, #32]
 800ec78:	697a      	ldr	r2, [r7, #20]
 800ec7a:	429a      	cmp	r2, r3
 800ec7c:	d016      	beq.n	800ecac <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	699a      	ldr	r2, [r3, #24]
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ec86:	429a      	cmp	r2, r3
 800ec88:	d210      	bcs.n	800ecac <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ec8a:	693b      	ldr	r3, [r7, #16]
 800ec8c:	7858      	ldrb	r0, [r3, #1]
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec94:	2301      	movs	r3, #1
 800ec96:	697a      	ldr	r2, [r7, #20]
 800ec98:	f7fd f80a 	bl	800bcb0 <disk_read>
 800ec9c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d004      	beq.n	800ecac <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	2201      	movs	r2, #1
 800eca6:	755a      	strb	r2, [r3, #21]
 800eca8:	2301      	movs	r3, #1
 800ecaa:	e05a      	b.n	800ed62 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	697a      	ldr	r2, [r7, #20]
 800ecb0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	899b      	ldrh	r3, [r3, #12]
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	699b      	ldr	r3, [r3, #24]
 800ecbc:	693a      	ldr	r2, [r7, #16]
 800ecbe:	8992      	ldrh	r2, [r2, #12]
 800ecc0:	fbb3 f1f2 	udiv	r1, r3, r2
 800ecc4:	fb02 f201 	mul.w	r2, r2, r1
 800ecc8:	1a9b      	subs	r3, r3, r2
 800ecca:	1ac3      	subs	r3, r0, r3
 800eccc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ecce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	429a      	cmp	r2, r3
 800ecd4:	d901      	bls.n	800ecda <f_write+0x298>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	699b      	ldr	r3, [r3, #24]
 800ece4:	693a      	ldr	r2, [r7, #16]
 800ece6:	8992      	ldrh	r2, [r2, #12]
 800ece8:	fbb3 f0f2 	udiv	r0, r3, r2
 800ecec:	fb02 f200 	mul.w	r2, r2, r0
 800ecf0:	1a9b      	subs	r3, r3, r2
 800ecf2:	440b      	add	r3, r1
 800ecf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ecf6:	69f9      	ldr	r1, [r7, #28]
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f7fd f8b9 	bl	800be70 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	7d1b      	ldrb	r3, [r3, #20]
 800ed02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ed06:	b2da      	uxtb	r2, r3
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ed0c:	69fa      	ldr	r2, [r7, #28]
 800ed0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed10:	4413      	add	r3, r2
 800ed12:	61fb      	str	r3, [r7, #28]
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	699a      	ldr	r2, [r3, #24]
 800ed18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed1a:	441a      	add	r2, r3
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	619a      	str	r2, [r3, #24]
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	68da      	ldr	r2, [r3, #12]
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	699b      	ldr	r3, [r3, #24]
 800ed28:	429a      	cmp	r2, r3
 800ed2a:	bf38      	it	cc
 800ed2c:	461a      	movcc	r2, r3
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	60da      	str	r2, [r3, #12]
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	681a      	ldr	r2, [r3, #0]
 800ed36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed38:	441a      	add	r2, r3
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	601a      	str	r2, [r3, #0]
 800ed3e:	687a      	ldr	r2, [r7, #4]
 800ed40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed42:	1ad3      	subs	r3, r2, r3
 800ed44:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	f47f aeb5 	bne.w	800eab8 <f_write+0x76>
 800ed4e:	e000      	b.n	800ed52 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ed50:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	7d1b      	ldrb	r3, [r3, #20]
 800ed56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed5a:	b2da      	uxtb	r2, r3
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ed60:	2300      	movs	r3, #0
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3730      	adds	r7, #48	; 0x30
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}

0800ed6a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ed6a:	b580      	push	{r7, lr}
 800ed6c:	b086      	sub	sp, #24
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f107 0208 	add.w	r2, r7, #8
 800ed78:	4611      	mov	r1, r2
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	f7ff faba 	bl	800e2f4 <validate>
 800ed80:	4603      	mov	r3, r0
 800ed82:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ed84:	7dfb      	ldrb	r3, [r7, #23]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d168      	bne.n	800ee5c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	7d1b      	ldrb	r3, [r3, #20]
 800ed8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d062      	beq.n	800ee5c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	7d1b      	ldrb	r3, [r3, #20]
 800ed9a:	b25b      	sxtb	r3, r3
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	da15      	bge.n	800edcc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	7858      	ldrb	r0, [r3, #1]
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6a1a      	ldr	r2, [r3, #32]
 800edae:	2301      	movs	r3, #1
 800edb0:	f7fc ff9e 	bl	800bcf0 <disk_write>
 800edb4:	4603      	mov	r3, r0
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d001      	beq.n	800edbe <f_sync+0x54>
 800edba:	2301      	movs	r3, #1
 800edbc:	e04f      	b.n	800ee5e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	7d1b      	ldrb	r3, [r3, #20]
 800edc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edc6:	b2da      	uxtb	r2, r3
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800edcc:	f7fc fce0 	bl	800b790 <get_fattime>
 800edd0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800edd2:	68ba      	ldr	r2, [r7, #8]
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edd8:	4619      	mov	r1, r3
 800edda:	4610      	mov	r0, r2
 800eddc:	f7fd fa76 	bl	800c2cc <move_window>
 800ede0:	4603      	mov	r3, r0
 800ede2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ede4:	7dfb      	ldrb	r3, [r7, #23]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d138      	bne.n	800ee5c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edee:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	330b      	adds	r3, #11
 800edf4:	781a      	ldrb	r2, [r3, #0]
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	330b      	adds	r3, #11
 800edfa:	f042 0220 	orr.w	r2, r2, #32
 800edfe:	b2d2      	uxtb	r2, r2
 800ee00:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	6818      	ldr	r0, [r3, #0]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	689b      	ldr	r3, [r3, #8]
 800ee0a:	461a      	mov	r2, r3
 800ee0c:	68f9      	ldr	r1, [r7, #12]
 800ee0e:	f7fd fffb 	bl	800ce08 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	f103 021c 	add.w	r2, r3, #28
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	4619      	mov	r1, r3
 800ee1e:	4610      	mov	r0, r2
 800ee20:	f7fc fffa 	bl	800be18 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	3316      	adds	r3, #22
 800ee28:	6939      	ldr	r1, [r7, #16]
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f7fc fff4 	bl	800be18 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	3312      	adds	r3, #18
 800ee34:	2100      	movs	r1, #0
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7fc ffd3 	bl	800bde2 <st_word>
					fs->wflag = 1;
 800ee3c:	68bb      	ldr	r3, [r7, #8]
 800ee3e:	2201      	movs	r2, #1
 800ee40:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	4618      	mov	r0, r3
 800ee46:	f7fd fa6f 	bl	800c328 <sync_fs>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	7d1b      	ldrb	r3, [r3, #20]
 800ee52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee56:	b2da      	uxtb	r2, r3
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ee5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3718      	adds	r7, #24
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}

0800ee66 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ee66:	b580      	push	{r7, lr}
 800ee68:	b084      	sub	sp, #16
 800ee6a:	af00      	add	r7, sp, #0
 800ee6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f7ff ff7b 	bl	800ed6a <f_sync>
 800ee74:	4603      	mov	r3, r0
 800ee76:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ee78:	7bfb      	ldrb	r3, [r7, #15]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d118      	bne.n	800eeb0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f107 0208 	add.w	r2, r7, #8
 800ee84:	4611      	mov	r1, r2
 800ee86:	4618      	mov	r0, r3
 800ee88:	f7ff fa34 	bl	800e2f4 <validate>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ee90:	7bfb      	ldrb	r3, [r7, #15]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d10c      	bne.n	800eeb0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	691b      	ldr	r3, [r3, #16]
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	f7fd f972 	bl	800c184 <dec_lock>
 800eea0:	4603      	mov	r3, r0
 800eea2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800eea4:	7bfb      	ldrb	r3, [r7, #15]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d102      	bne.n	800eeb0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2200      	movs	r2, #0
 800eeae:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800eeb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3710      	adds	r7, #16
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}

0800eeba <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800eeba:	b590      	push	{r4, r7, lr}
 800eebc:	b093      	sub	sp, #76	; 0x4c
 800eebe:	af00      	add	r7, sp, #0
 800eec0:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800eec2:	f107 010c 	add.w	r1, r7, #12
 800eec6:	1d3b      	adds	r3, r7, #4
 800eec8:	2200      	movs	r2, #0
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7fe ff86 	bl	800dddc <find_volume>
 800eed0:	4603      	mov	r3, r0
 800eed2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800eed6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d131      	bne.n	800ef42 <f_chdir+0x88>
		dj.obj.fs = fs;
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	613b      	str	r3, [r7, #16]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800eee2:	687a      	ldr	r2, [r7, #4]
 800eee4:	f107 0310 	add.w	r3, r7, #16
 800eee8:	4611      	mov	r1, r2
 800eeea:	4618      	mov	r0, r3
 800eeec:	f7fe fe46 	bl	800db7c <follow_path>
 800eef0:	4603      	mov	r3, r0
 800eef2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (res == FR_OK) {					/* Follow completed */
 800eef6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d11a      	bne.n	800ef34 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800eefe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef02:	b25b      	sxtb	r3, r3
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	da03      	bge.n	800ef10 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	69ba      	ldr	r2, [r7, #24]
 800ef0c:	61da      	str	r2, [r3, #28]
 800ef0e:	e011      	b.n	800ef34 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800ef10:	7dbb      	ldrb	r3, [r7, #22]
 800ef12:	f003 0310 	and.w	r3, r3, #16
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d009      	beq.n	800ef2e <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef1e:	68fc      	ldr	r4, [r7, #12]
 800ef20:	4611      	mov	r1, r2
 800ef22:	4618      	mov	r0, r3
 800ef24:	f7fd ff51 	bl	800cdca <ld_clust>
 800ef28:	4603      	mov	r3, r0
 800ef2a:	61e3      	str	r3, [r4, #28]
 800ef2c:	e002      	b.n	800ef34 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800ef2e:	2305      	movs	r3, #5
 800ef30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ef34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ef38:	2b04      	cmp	r3, #4
 800ef3a:	d102      	bne.n	800ef42 <f_chdir+0x88>
 800ef3c:	2305      	movs	r3, #5
 800ef3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	LEAVE_FF(fs, res);
 800ef42:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	374c      	adds	r7, #76	; 0x4c
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd90      	pop	{r4, r7, pc}

0800ef4e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ef4e:	b580      	push	{r7, lr}
 800ef50:	b090      	sub	sp, #64	; 0x40
 800ef52:	af00      	add	r7, sp, #0
 800ef54:	6078      	str	r0, [r7, #4]
 800ef56:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f107 0208 	add.w	r2, r7, #8
 800ef5e:	4611      	mov	r1, r2
 800ef60:	4618      	mov	r0, r3
 800ef62:	f7ff f9c7 	bl	800e2f4 <validate>
 800ef66:	4603      	mov	r3, r0
 800ef68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ef6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d103      	bne.n	800ef7c <f_lseek+0x2e>
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	7d5b      	ldrb	r3, [r3, #21]
 800ef78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ef7c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d002      	beq.n	800ef8a <f_lseek+0x3c>
 800ef84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef88:	e201      	b.n	800f38e <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	f000 80d9 	beq.w	800f146 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef9a:	d15a      	bne.n	800f052 <f_lseek+0x104>
			tbl = fp->cltbl;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efa0:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800efa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efa4:	1d1a      	adds	r2, r3, #4
 800efa6:	627a      	str	r2, [r7, #36]	; 0x24
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	617b      	str	r3, [r7, #20]
 800efac:	2302      	movs	r3, #2
 800efae:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	689b      	ldr	r3, [r3, #8]
 800efb4:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800efb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d03a      	beq.n	800f032 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800efbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efbe:	613b      	str	r3, [r7, #16]
 800efc0:	2300      	movs	r3, #0
 800efc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efc6:	3302      	adds	r3, #2
 800efc8:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800efca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efcc:	60fb      	str	r3, [r7, #12]
 800efce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efd0:	3301      	adds	r3, #1
 800efd2:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800efd8:	4618      	mov	r0, r3
 800efda:	f7fd fa34 	bl	800c446 <get_fat>
 800efde:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800efe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efe2:	2b01      	cmp	r3, #1
 800efe4:	d804      	bhi.n	800eff0 <f_lseek+0xa2>
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2202      	movs	r2, #2
 800efea:	755a      	strb	r2, [r3, #21]
 800efec:	2302      	movs	r3, #2
 800efee:	e1ce      	b.n	800f38e <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eff6:	d104      	bne.n	800f002 <f_lseek+0xb4>
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	755a      	strb	r2, [r3, #21]
 800effe:	2301      	movs	r3, #1
 800f000:	e1c5      	b.n	800f38e <f_lseek+0x440>
					} while (cl == pcl + 1);
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	3301      	adds	r3, #1
 800f006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f008:	429a      	cmp	r2, r3
 800f00a:	d0de      	beq.n	800efca <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f00c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	429a      	cmp	r2, r3
 800f012:	d809      	bhi.n	800f028 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800f014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f016:	1d1a      	adds	r2, r3, #4
 800f018:	627a      	str	r2, [r7, #36]	; 0x24
 800f01a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f01c:	601a      	str	r2, [r3, #0]
 800f01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f020:	1d1a      	adds	r2, r3, #4
 800f022:	627a      	str	r2, [r7, #36]	; 0x24
 800f024:	693a      	ldr	r2, [r7, #16]
 800f026:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	6a1b      	ldr	r3, [r3, #32]
 800f02c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f02e:	429a      	cmp	r2, r3
 800f030:	d3c4      	bcc.n	800efbc <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f036:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f038:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f03a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f03c:	697b      	ldr	r3, [r7, #20]
 800f03e:	429a      	cmp	r2, r3
 800f040:	d803      	bhi.n	800f04a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800f042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f044:	2200      	movs	r2, #0
 800f046:	601a      	str	r2, [r3, #0]
 800f048:	e19f      	b.n	800f38a <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f04a:	2311      	movs	r3, #17
 800f04c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800f050:	e19b      	b.n	800f38a <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	68db      	ldr	r3, [r3, #12]
 800f056:	683a      	ldr	r2, [r7, #0]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d902      	bls.n	800f062 <f_lseek+0x114>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	68db      	ldr	r3, [r3, #12]
 800f060:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	683a      	ldr	r2, [r7, #0]
 800f066:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	f000 818d 	beq.w	800f38a <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	3b01      	subs	r3, #1
 800f074:	4619      	mov	r1, r3
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f7fd fcc9 	bl	800ca0e <clmt_clust>
 800f07c:	4602      	mov	r2, r0
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f082:	68ba      	ldr	r2, [r7, #8]
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	69db      	ldr	r3, [r3, #28]
 800f088:	4619      	mov	r1, r3
 800f08a:	4610      	mov	r0, r2
 800f08c:	f7fd f9bc 	bl	800c408 <clust2sect>
 800f090:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d104      	bne.n	800f0a2 <f_lseek+0x154>
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	2202      	movs	r2, #2
 800f09c:	755a      	strb	r2, [r3, #21]
 800f09e:	2302      	movs	r3, #2
 800f0a0:	e175      	b.n	800f38e <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	3b01      	subs	r3, #1
 800f0a6:	68ba      	ldr	r2, [r7, #8]
 800f0a8:	8992      	ldrh	r2, [r2, #12]
 800f0aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800f0ae:	68ba      	ldr	r2, [r7, #8]
 800f0b0:	8952      	ldrh	r2, [r2, #10]
 800f0b2:	3a01      	subs	r2, #1
 800f0b4:	4013      	ands	r3, r2
 800f0b6:	69ba      	ldr	r2, [r7, #24]
 800f0b8:	4413      	add	r3, r2
 800f0ba:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	699b      	ldr	r3, [r3, #24]
 800f0c0:	68ba      	ldr	r2, [r7, #8]
 800f0c2:	8992      	ldrh	r2, [r2, #12]
 800f0c4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f0c8:	fb02 f201 	mul.w	r2, r2, r1
 800f0cc:	1a9b      	subs	r3, r3, r2
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	f000 815b 	beq.w	800f38a <f_lseek+0x43c>
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6a1b      	ldr	r3, [r3, #32]
 800f0d8:	69ba      	ldr	r2, [r7, #24]
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	f000 8155 	beq.w	800f38a <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	7d1b      	ldrb	r3, [r3, #20]
 800f0e4:	b25b      	sxtb	r3, r3
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	da18      	bge.n	800f11c <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	7858      	ldrb	r0, [r3, #1]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	6a1a      	ldr	r2, [r3, #32]
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	f7fc fdf9 	bl	800bcf0 <disk_write>
 800f0fe:	4603      	mov	r3, r0
 800f100:	2b00      	cmp	r3, #0
 800f102:	d004      	beq.n	800f10e <f_lseek+0x1c0>
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2201      	movs	r2, #1
 800f108:	755a      	strb	r2, [r3, #21]
 800f10a:	2301      	movs	r3, #1
 800f10c:	e13f      	b.n	800f38e <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	7d1b      	ldrb	r3, [r3, #20]
 800f112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f116:	b2da      	uxtb	r2, r3
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	7858      	ldrb	r0, [r3, #1]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f126:	2301      	movs	r3, #1
 800f128:	69ba      	ldr	r2, [r7, #24]
 800f12a:	f7fc fdc1 	bl	800bcb0 <disk_read>
 800f12e:	4603      	mov	r3, r0
 800f130:	2b00      	cmp	r3, #0
 800f132:	d004      	beq.n	800f13e <f_lseek+0x1f0>
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	2201      	movs	r2, #1
 800f138:	755a      	strb	r2, [r3, #21]
 800f13a:	2301      	movs	r3, #1
 800f13c:	e127      	b.n	800f38e <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	69ba      	ldr	r2, [r7, #24]
 800f142:	621a      	str	r2, [r3, #32]
 800f144:	e121      	b.n	800f38a <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	68db      	ldr	r3, [r3, #12]
 800f14a:	683a      	ldr	r2, [r7, #0]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d908      	bls.n	800f162 <f_lseek+0x214>
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	7d1b      	ldrb	r3, [r3, #20]
 800f154:	f003 0302 	and.w	r3, r3, #2
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d102      	bne.n	800f162 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	68db      	ldr	r3, [r3, #12]
 800f160:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	699b      	ldr	r3, [r3, #24]
 800f166:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f168:	2300      	movs	r3, #0
 800f16a:	637b      	str	r3, [r7, #52]	; 0x34
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f170:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	2b00      	cmp	r3, #0
 800f176:	f000 80b5 	beq.w	800f2e4 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	895b      	ldrh	r3, [r3, #10]
 800f17e:	461a      	mov	r2, r3
 800f180:	68bb      	ldr	r3, [r7, #8]
 800f182:	899b      	ldrh	r3, [r3, #12]
 800f184:	fb03 f302 	mul.w	r3, r3, r2
 800f188:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f18a:	6a3b      	ldr	r3, [r7, #32]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d01b      	beq.n	800f1c8 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	1e5a      	subs	r2, r3, #1
 800f194:	69fb      	ldr	r3, [r7, #28]
 800f196:	fbb2 f2f3 	udiv	r2, r2, r3
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	1e59      	subs	r1, r3, #1
 800f19e:	69fb      	ldr	r3, [r7, #28]
 800f1a0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d30f      	bcc.n	800f1c8 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f1a8:	6a3b      	ldr	r3, [r7, #32]
 800f1aa:	1e5a      	subs	r2, r3, #1
 800f1ac:	69fb      	ldr	r3, [r7, #28]
 800f1ae:	425b      	negs	r3, r3
 800f1b0:	401a      	ands	r2, r3
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	699b      	ldr	r3, [r3, #24]
 800f1ba:	683a      	ldr	r2, [r7, #0]
 800f1bc:	1ad3      	subs	r3, r2, r3
 800f1be:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	69db      	ldr	r3, [r3, #28]
 800f1c4:	63bb      	str	r3, [r7, #56]	; 0x38
 800f1c6:	e022      	b.n	800f20e <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	689b      	ldr	r3, [r3, #8]
 800f1cc:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f1ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d119      	bne.n	800f208 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7fd fb80 	bl	800c8de <create_chain>
 800f1de:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1e2:	2b01      	cmp	r3, #1
 800f1e4:	d104      	bne.n	800f1f0 <f_lseek+0x2a2>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2202      	movs	r2, #2
 800f1ea:	755a      	strb	r2, [r3, #21]
 800f1ec:	2302      	movs	r3, #2
 800f1ee:	e0ce      	b.n	800f38e <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f1f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1f6:	d104      	bne.n	800f202 <f_lseek+0x2b4>
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	755a      	strb	r2, [r3, #21]
 800f1fe:	2301      	movs	r3, #1
 800f200:	e0c5      	b.n	800f38e <f_lseek+0x440>
					fp->obj.sclust = clst;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f206:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f20c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f210:	2b00      	cmp	r3, #0
 800f212:	d067      	beq.n	800f2e4 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800f214:	e03a      	b.n	800f28c <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800f216:	683a      	ldr	r2, [r7, #0]
 800f218:	69fb      	ldr	r3, [r7, #28]
 800f21a:	1ad3      	subs	r3, r2, r3
 800f21c:	603b      	str	r3, [r7, #0]
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	699a      	ldr	r2, [r3, #24]
 800f222:	69fb      	ldr	r3, [r7, #28]
 800f224:	441a      	add	r2, r3
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	7d1b      	ldrb	r3, [r3, #20]
 800f22e:	f003 0302 	and.w	r3, r3, #2
 800f232:	2b00      	cmp	r3, #0
 800f234:	d00b      	beq.n	800f24e <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7fd fb4f 	bl	800c8de <create_chain>
 800f240:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f244:	2b00      	cmp	r3, #0
 800f246:	d108      	bne.n	800f25a <f_lseek+0x30c>
							ofs = 0; break;
 800f248:	2300      	movs	r3, #0
 800f24a:	603b      	str	r3, [r7, #0]
 800f24c:	e022      	b.n	800f294 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f252:	4618      	mov	r0, r3
 800f254:	f7fd f8f7 	bl	800c446 <get_fat>
 800f258:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f260:	d104      	bne.n	800f26c <f_lseek+0x31e>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2201      	movs	r2, #1
 800f266:	755a      	strb	r2, [r3, #21]
 800f268:	2301      	movs	r3, #1
 800f26a:	e090      	b.n	800f38e <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f26e:	2b01      	cmp	r3, #1
 800f270:	d904      	bls.n	800f27c <f_lseek+0x32e>
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	6a1b      	ldr	r3, [r3, #32]
 800f276:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f278:	429a      	cmp	r2, r3
 800f27a:	d304      	bcc.n	800f286 <f_lseek+0x338>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2202      	movs	r2, #2
 800f280:	755a      	strb	r2, [r3, #21]
 800f282:	2302      	movs	r3, #2
 800f284:	e083      	b.n	800f38e <f_lseek+0x440>
					fp->clust = clst;
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f28a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f28c:	683a      	ldr	r2, [r7, #0]
 800f28e:	69fb      	ldr	r3, [r7, #28]
 800f290:	429a      	cmp	r2, r3
 800f292:	d8c0      	bhi.n	800f216 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	699a      	ldr	r2, [r3, #24]
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	441a      	add	r2, r3
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	899b      	ldrh	r3, [r3, #12]
 800f2a4:	461a      	mov	r2, r3
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	fbb3 f1f2 	udiv	r1, r3, r2
 800f2ac:	fb02 f201 	mul.w	r2, r2, r1
 800f2b0:	1a9b      	subs	r3, r3, r2
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d016      	beq.n	800f2e4 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f2b6:	68bb      	ldr	r3, [r7, #8]
 800f2b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f7fd f8a4 	bl	800c408 <clust2sect>
 800f2c0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f2c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d104      	bne.n	800f2d2 <f_lseek+0x384>
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2202      	movs	r2, #2
 800f2cc:	755a      	strb	r2, [r3, #21]
 800f2ce:	2302      	movs	r3, #2
 800f2d0:	e05d      	b.n	800f38e <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800f2d2:	68bb      	ldr	r3, [r7, #8]
 800f2d4:	899b      	ldrh	r3, [r3, #12]
 800f2d6:	461a      	mov	r2, r3
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	fbb3 f3f2 	udiv	r3, r3, r2
 800f2de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f2e0:	4413      	add	r3, r2
 800f2e2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	699a      	ldr	r2, [r3, #24]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	68db      	ldr	r3, [r3, #12]
 800f2ec:	429a      	cmp	r2, r3
 800f2ee:	d90a      	bls.n	800f306 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	699a      	ldr	r2, [r3, #24]
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	7d1b      	ldrb	r3, [r3, #20]
 800f2fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f300:	b2da      	uxtb	r2, r3
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	699b      	ldr	r3, [r3, #24]
 800f30a:	68ba      	ldr	r2, [r7, #8]
 800f30c:	8992      	ldrh	r2, [r2, #12]
 800f30e:	fbb3 f1f2 	udiv	r1, r3, r2
 800f312:	fb02 f201 	mul.w	r2, r2, r1
 800f316:	1a9b      	subs	r3, r3, r2
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d036      	beq.n	800f38a <f_lseek+0x43c>
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	6a1b      	ldr	r3, [r3, #32]
 800f320:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f322:	429a      	cmp	r2, r3
 800f324:	d031      	beq.n	800f38a <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	7d1b      	ldrb	r3, [r3, #20]
 800f32a:	b25b      	sxtb	r3, r3
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	da18      	bge.n	800f362 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	7858      	ldrb	r0, [r3, #1]
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6a1a      	ldr	r2, [r3, #32]
 800f33e:	2301      	movs	r3, #1
 800f340:	f7fc fcd6 	bl	800bcf0 <disk_write>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	d004      	beq.n	800f354 <f_lseek+0x406>
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	2201      	movs	r2, #1
 800f34e:	755a      	strb	r2, [r3, #21]
 800f350:	2301      	movs	r3, #1
 800f352:	e01c      	b.n	800f38e <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	7d1b      	ldrb	r3, [r3, #20]
 800f358:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f35c:	b2da      	uxtb	r2, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	7858      	ldrb	r0, [r3, #1]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f36c:	2301      	movs	r3, #1
 800f36e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f370:	f7fc fc9e 	bl	800bcb0 <disk_read>
 800f374:	4603      	mov	r3, r0
 800f376:	2b00      	cmp	r3, #0
 800f378:	d004      	beq.n	800f384 <f_lseek+0x436>
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2201      	movs	r2, #1
 800f37e:	755a      	strb	r2, [r3, #21]
 800f380:	2301      	movs	r3, #1
 800f382:	e004      	b.n	800f38e <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f388:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f38a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f38e:	4618      	mov	r0, r3
 800f390:	3740      	adds	r7, #64	; 0x40
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}

0800f396 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800f396:	b580      	push	{r7, lr}
 800f398:	b0a0      	sub	sp, #128	; 0x80
 800f39a:	af00      	add	r7, sp, #0
 800f39c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f3a2:	f107 010c 	add.w	r1, r7, #12
 800f3a6:	1d3b      	adds	r3, r7, #4
 800f3a8:	2202      	movs	r2, #2
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7fe fd16 	bl	800dddc <find_volume>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	647b      	str	r3, [r7, #68]	; 0x44
	if (res == FR_OK) {
 800f3ba:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	f040 80a4 	bne.w	800f50c <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800f3c4:	687a      	ldr	r2, [r7, #4]
 800f3c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f3ca:	4611      	mov	r1, r2
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f7fe fbd5 	bl	800db7c <follow_path>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 800f3d8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d108      	bne.n	800f3f2 <f_unlink+0x5c>
 800f3e0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800f3e4:	f003 0320 	and.w	r3, r3, #32
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d002      	beq.n	800f3f2 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 800f3ec:	2306      	movs	r3, #6
 800f3ee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800f3f2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d108      	bne.n	800f40c <f_unlink+0x76>
 800f3fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f3fe:	2102      	movs	r1, #2
 800f400:	4618      	mov	r0, r3
 800f402:	f7fc fdb3 	bl	800bf6c <chk_lock>
 800f406:	4603      	mov	r3, r0
 800f408:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800f40c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f410:	2b00      	cmp	r3, #0
 800f412:	d17b      	bne.n	800f50c <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800f414:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800f418:	b25b      	sxtb	r3, r3
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	da03      	bge.n	800f426 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800f41e:	2306      	movs	r3, #6
 800f420:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800f424:	e008      	b.n	800f438 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800f426:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800f42a:	f003 0301 	and.w	r3, r3, #1
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d002      	beq.n	800f438 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800f432:	2307      	movs	r3, #7
 800f434:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 800f438:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d13d      	bne.n	800f4bc <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f444:	4611      	mov	r1, r2
 800f446:	4618      	mov	r0, r3
 800f448:	f7fd fcbf 	bl	800cdca <ld_clust>
 800f44c:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800f44e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800f452:	f003 0310 	and.w	r3, r3, #16
 800f456:	2b00      	cmp	r3, #0
 800f458:	d030      	beq.n	800f4bc <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	69db      	ldr	r3, [r3, #28]
 800f45e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f460:	429a      	cmp	r2, r3
 800f462:	d103      	bne.n	800f46c <f_unlink+0xd6>
						res = FR_DENIED;
 800f464:	2307      	movs	r3, #7
 800f466:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800f46a:	e027      	b.n	800f4bc <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800f470:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f472:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800f474:	f107 0310 	add.w	r3, r7, #16
 800f478:	2100      	movs	r1, #0
 800f47a:	4618      	mov	r0, r3
 800f47c:	f7fd faff 	bl	800ca7e <dir_sdi>
 800f480:	4603      	mov	r3, r0
 800f482:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 800f486:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d116      	bne.n	800f4bc <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 800f48e:	f107 0310 	add.w	r3, r7, #16
 800f492:	2100      	movs	r1, #0
 800f494:	4618      	mov	r0, r3
 800f496:	f7fd fec3 	bl	800d220 <dir_read>
 800f49a:	4603      	mov	r3, r0
 800f49c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800f4a0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d102      	bne.n	800f4ae <f_unlink+0x118>
 800f4a8:	2307      	movs	r3, #7
 800f4aa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800f4ae:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4b2:	2b04      	cmp	r3, #4
 800f4b4:	d102      	bne.n	800f4bc <f_unlink+0x126>
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 800f4bc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d123      	bne.n	800f50c <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800f4c4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7fe f909 	bl	800d6e0 <dir_remove>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800f4d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d10c      	bne.n	800f4f6 <f_unlink+0x160>
 800f4dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d009      	beq.n	800f4f6 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800f4e2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7fd f992 	bl	800c814 <remove_chain>
 800f4f0:	4603      	mov	r3, r0
 800f4f2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800f4f6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d106      	bne.n	800f50c <f_unlink+0x176>
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	4618      	mov	r0, r3
 800f502:	f7fc ff11 	bl	800c328 <sync_fs>
 800f506:	4603      	mov	r3, r0
 800f508:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f50c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800f510:	4618      	mov	r0, r3
 800f512:	3780      	adds	r7, #128	; 0x80
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b098      	sub	sp, #96	; 0x60
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f520:	f107 010c 	add.w	r1, r7, #12
 800f524:	1d3b      	adds	r3, r7, #4
 800f526:	2202      	movs	r2, #2
 800f528:	4618      	mov	r0, r3
 800f52a:	f7fe fc57 	bl	800dddc <find_volume>
 800f52e:	4603      	mov	r3, r0
 800f530:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 800f538:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	f040 80ff 	bne.w	800f740 <f_mkdir+0x228>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800f542:	687a      	ldr	r2, [r7, #4]
 800f544:	f107 0310 	add.w	r3, r7, #16
 800f548:	4611      	mov	r1, r2
 800f54a:	4618      	mov	r0, r3
 800f54c:	f7fe fb16 	bl	800db7c <follow_path>
 800f550:	4603      	mov	r3, r0
 800f552:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800f556:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d102      	bne.n	800f564 <f_mkdir+0x4c>
 800f55e:	2308      	movs	r3, #8
 800f560:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 800f564:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f568:	2b04      	cmp	r3, #4
 800f56a:	d108      	bne.n	800f57e <f_mkdir+0x66>
 800f56c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f570:	f003 0320 	and.w	r3, r3, #32
 800f574:	2b00      	cmp	r3, #0
 800f576:	d002      	beq.n	800f57e <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 800f578:	2306      	movs	r3, #6
 800f57a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800f57e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f582:	2b04      	cmp	r3, #4
 800f584:	f040 80dc 	bne.w	800f740 <f_mkdir+0x228>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800f588:	f107 0310 	add.w	r3, r7, #16
 800f58c:	2100      	movs	r1, #0
 800f58e:	4618      	mov	r0, r3
 800f590:	f7fd f9a5 	bl	800c8de <create_chain>
 800f594:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	895b      	ldrh	r3, [r3, #10]
 800f59a:	461a      	mov	r2, r3
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	899b      	ldrh	r3, [r3, #12]
 800f5a0:	fb03 f302 	mul.w	r3, r3, r2
 800f5a4:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800f5ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d102      	bne.n	800f5b8 <f_mkdir+0xa0>
 800f5b2:	2307      	movs	r3, #7
 800f5b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 800f5b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d102      	bne.n	800f5c4 <f_mkdir+0xac>
 800f5be:	2302      	movs	r3, #2
 800f5c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f5c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5ca:	d102      	bne.n	800f5d2 <f_mkdir+0xba>
 800f5cc:	2301      	movs	r3, #1
 800f5ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800f5d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d106      	bne.n	800f5e8 <f_mkdir+0xd0>
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7fc fe31 	bl	800c244 <sync_window>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 800f5e8:	f7fc f8d2 	bl	800b790 <get_fattime>
 800f5ec:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 800f5ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d16c      	bne.n	800f6d0 <f_mkdir+0x1b8>
				dsc = clust2sect(fs, dcl);
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f7fc ff04 	bl	800c408 <clust2sect>
 800f600:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	333c      	adds	r3, #60	; 0x3c
 800f606:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	899b      	ldrh	r3, [r3, #12]
 800f60c:	461a      	mov	r2, r3
 800f60e:	2100      	movs	r1, #0
 800f610:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f612:	f7fc fc4e 	bl	800beb2 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800f616:	220b      	movs	r2, #11
 800f618:	2120      	movs	r1, #32
 800f61a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f61c:	f7fc fc49 	bl	800beb2 <mem_set>
					dir[DIR_Name] = '.';
 800f620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f622:	222e      	movs	r2, #46	; 0x2e
 800f624:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800f626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f628:	330b      	adds	r3, #11
 800f62a:	2210      	movs	r2, #16
 800f62c:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800f62e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f630:	3316      	adds	r3, #22
 800f632:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f634:	4618      	mov	r0, r3
 800f636:	f7fc fbef 	bl	800be18 <st_dword>
					st_clust(fs, dir, dcl);
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f63e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f640:	4618      	mov	r0, r3
 800f642:	f7fd fbe1 	bl	800ce08 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800f646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f648:	3320      	adds	r3, #32
 800f64a:	2220      	movs	r2, #32
 800f64c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f64e:	4618      	mov	r0, r3
 800f650:	f7fc fc0e 	bl	800be70 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800f654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f656:	3321      	adds	r3, #33	; 0x21
 800f658:	222e      	movs	r2, #46	; 0x2e
 800f65a:	701a      	strb	r2, [r3, #0]
 800f65c:	69bb      	ldr	r3, [r7, #24]
 800f65e:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	781b      	ldrb	r3, [r3, #0]
 800f664:	2b03      	cmp	r3, #3
 800f666:	d106      	bne.n	800f676 <f_mkdir+0x15e>
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f66c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f66e:	429a      	cmp	r2, r3
 800f670:	d101      	bne.n	800f676 <f_mkdir+0x15e>
 800f672:	2300      	movs	r3, #0
 800f674:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 800f676:	68f8      	ldr	r0, [r7, #12]
 800f678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f67a:	3320      	adds	r3, #32
 800f67c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f67e:	4619      	mov	r1, r3
 800f680:	f7fd fbc2 	bl	800ce08 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	895b      	ldrh	r3, [r3, #10]
 800f688:	65bb      	str	r3, [r7, #88]	; 0x58
 800f68a:	e01c      	b.n	800f6c6 <f_mkdir+0x1ae>
					fs->winsect = dsc++;
 800f68c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f68e:	1c5a      	adds	r2, r3, #1
 800f690:	657a      	str	r2, [r7, #84]	; 0x54
 800f692:	68fa      	ldr	r2, [r7, #12]
 800f694:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	2201      	movs	r2, #1
 800f69a:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f7fc fdd0 	bl	800c244 <sync_window>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 800f6aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d10d      	bne.n	800f6ce <f_mkdir+0x1b6>
					mem_set(dir, 0, SS(fs));
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	899b      	ldrh	r3, [r3, #12]
 800f6b6:	461a      	mov	r2, r3
 800f6b8:	2100      	movs	r1, #0
 800f6ba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f6bc:	f7fc fbf9 	bl	800beb2 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f6c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f6c2:	3b01      	subs	r3, #1
 800f6c4:	65bb      	str	r3, [r7, #88]	; 0x58
 800f6c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d1df      	bne.n	800f68c <f_mkdir+0x174>
 800f6cc:	e000      	b.n	800f6d0 <f_mkdir+0x1b8>
					if (res != FR_OK) break;
 800f6ce:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800f6d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d107      	bne.n	800f6e8 <f_mkdir+0x1d0>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800f6d8:	f107 0310 	add.w	r3, r7, #16
 800f6dc:	4618      	mov	r0, r3
 800f6de:	f7fd ff07 	bl	800d4f0 <dir_register>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 800f6e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d120      	bne.n	800f732 <f_mkdir+0x21a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800f6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6f2:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800f6f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6f6:	3316      	adds	r3, #22
 800f6f8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	f7fc fb8c 	bl	800be18 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f704:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f706:	4618      	mov	r0, r3
 800f708:	f7fd fb7e 	bl	800ce08 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800f70c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f70e:	330b      	adds	r3, #11
 800f710:	2210      	movs	r2, #16
 800f712:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	2201      	movs	r2, #1
 800f718:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800f71a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d10e      	bne.n	800f740 <f_mkdir+0x228>
					res = sync_fs(fs);
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	4618      	mov	r0, r3
 800f726:	f7fc fdff 	bl	800c328 <sync_fs>
 800f72a:	4603      	mov	r3, r0
 800f72c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f730:	e006      	b.n	800f740 <f_mkdir+0x228>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800f732:	f107 0310 	add.w	r3, r7, #16
 800f736:	2200      	movs	r2, #0
 800f738:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f73a:	4618      	mov	r0, r3
 800f73c:	f7fd f86a 	bl	800c814 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800f744:	4618      	mov	r0, r3
 800f746:	3760      	adds	r7, #96	; 0x60
 800f748:	46bd      	mov	sp, r7
 800f74a:	bd80      	pop	{r7, pc}

0800f74c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b088      	sub	sp, #32
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	607a      	str	r2, [r7, #4]
	int n = 0;
 800f758:	2300      	movs	r3, #0
 800f75a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f760:	e01b      	b.n	800f79a <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800f762:	f107 0310 	add.w	r3, r7, #16
 800f766:	f107 0114 	add.w	r1, r7, #20
 800f76a:	2201      	movs	r2, #1
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f7ff f809 	bl	800e784 <f_read>
		if (rc != 1) break;
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	2b01      	cmp	r3, #1
 800f776:	d116      	bne.n	800f7a6 <f_gets+0x5a>
		c = s[0];
 800f778:	7d3b      	ldrb	r3, [r7, #20]
 800f77a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800f77c:	7dfb      	ldrb	r3, [r7, #23]
 800f77e:	2b0d      	cmp	r3, #13
 800f780:	d100      	bne.n	800f784 <f_gets+0x38>
 800f782:	e00a      	b.n	800f79a <f_gets+0x4e>
		*p++ = c;
 800f784:	69bb      	ldr	r3, [r7, #24]
 800f786:	1c5a      	adds	r2, r3, #1
 800f788:	61ba      	str	r2, [r7, #24]
 800f78a:	7dfa      	ldrb	r2, [r7, #23]
 800f78c:	701a      	strb	r2, [r3, #0]
		n++;
 800f78e:	69fb      	ldr	r3, [r7, #28]
 800f790:	3301      	adds	r3, #1
 800f792:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800f794:	7dfb      	ldrb	r3, [r7, #23]
 800f796:	2b0a      	cmp	r3, #10
 800f798:	d007      	beq.n	800f7aa <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	3b01      	subs	r3, #1
 800f79e:	69fa      	ldr	r2, [r7, #28]
 800f7a0:	429a      	cmp	r2, r3
 800f7a2:	dbde      	blt.n	800f762 <f_gets+0x16>
 800f7a4:	e002      	b.n	800f7ac <f_gets+0x60>
		if (rc != 1) break;
 800f7a6:	bf00      	nop
 800f7a8:	e000      	b.n	800f7ac <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800f7aa:	bf00      	nop
	}
	*p = 0;
 800f7ac:	69bb      	ldr	r3, [r7, #24]
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800f7b2:	69fb      	ldr	r3, [r7, #28]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d001      	beq.n	800f7bc <f_gets+0x70>
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	e000      	b.n	800f7be <f_gets+0x72>
 800f7bc:	2300      	movs	r3, #0
}
 800f7be:	4618      	mov	r0, r3
 800f7c0:	3720      	adds	r7, #32
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}
	...

0800f7c8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f7c8:	b480      	push	{r7}
 800f7ca:	b087      	sub	sp, #28
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	60f8      	str	r0, [r7, #12]
 800f7d0:	60b9      	str	r1, [r7, #8]
 800f7d2:	4613      	mov	r3, r2
 800f7d4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f7de:	4b1f      	ldr	r3, [pc, #124]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f7e0:	7a5b      	ldrb	r3, [r3, #9]
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d131      	bne.n	800f84c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f7e8:	4b1c      	ldr	r3, [pc, #112]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f7ea:	7a5b      	ldrb	r3, [r3, #9]
 800f7ec:	b2db      	uxtb	r3, r3
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	4b1a      	ldr	r3, [pc, #104]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f7f2:	2100      	movs	r1, #0
 800f7f4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f7f6:	4b19      	ldr	r3, [pc, #100]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f7f8:	7a5b      	ldrb	r3, [r3, #9]
 800f7fa:	b2db      	uxtb	r3, r3
 800f7fc:	4a17      	ldr	r2, [pc, #92]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	4413      	add	r3, r2
 800f802:	68fa      	ldr	r2, [r7, #12]
 800f804:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f806:	4b15      	ldr	r3, [pc, #84]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f808:	7a5b      	ldrb	r3, [r3, #9]
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	461a      	mov	r2, r3
 800f80e:	4b13      	ldr	r3, [pc, #76]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f810:	4413      	add	r3, r2
 800f812:	79fa      	ldrb	r2, [r7, #7]
 800f814:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f816:	4b11      	ldr	r3, [pc, #68]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f818:	7a5b      	ldrb	r3, [r3, #9]
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	1c5a      	adds	r2, r3, #1
 800f81e:	b2d1      	uxtb	r1, r2
 800f820:	4a0e      	ldr	r2, [pc, #56]	; (800f85c <FATFS_LinkDriverEx+0x94>)
 800f822:	7251      	strb	r1, [r2, #9]
 800f824:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f826:	7dbb      	ldrb	r3, [r7, #22]
 800f828:	3330      	adds	r3, #48	; 0x30
 800f82a:	b2da      	uxtb	r2, r3
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	3301      	adds	r3, #1
 800f834:	223a      	movs	r2, #58	; 0x3a
 800f836:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	3302      	adds	r3, #2
 800f83c:	222f      	movs	r2, #47	; 0x2f
 800f83e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	3303      	adds	r3, #3
 800f844:	2200      	movs	r2, #0
 800f846:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f848:	2300      	movs	r3, #0
 800f84a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f84e:	4618      	mov	r0, r3
 800f850:	371c      	adds	r7, #28
 800f852:	46bd      	mov	sp, r7
 800f854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f858:	4770      	bx	lr
 800f85a:	bf00      	nop
 800f85c:	200007a8 	.word	0x200007a8

0800f860 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b082      	sub	sp, #8
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f86a:	2200      	movs	r2, #0
 800f86c:	6839      	ldr	r1, [r7, #0]
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f7ff ffaa 	bl	800f7c8 <FATFS_LinkDriverEx>
 800f874:	4603      	mov	r3, r0
}
 800f876:	4618      	mov	r0, r3
 800f878:	3708      	adds	r7, #8
 800f87a:	46bd      	mov	sp, r7
 800f87c:	bd80      	pop	{r7, pc}
	...

0800f880 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f880:	b480      	push	{r7}
 800f882:	b085      	sub	sp, #20
 800f884:	af00      	add	r7, sp, #0
 800f886:	4603      	mov	r3, r0
 800f888:	6039      	str	r1, [r7, #0]
 800f88a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f88c:	88fb      	ldrh	r3, [r7, #6]
 800f88e:	2b7f      	cmp	r3, #127	; 0x7f
 800f890:	d802      	bhi.n	800f898 <ff_convert+0x18>
		c = chr;
 800f892:	88fb      	ldrh	r3, [r7, #6]
 800f894:	81fb      	strh	r3, [r7, #14]
 800f896:	e025      	b.n	800f8e4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d00b      	beq.n	800f8b6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f89e:	88fb      	ldrh	r3, [r7, #6]
 800f8a0:	2bff      	cmp	r3, #255	; 0xff
 800f8a2:	d805      	bhi.n	800f8b0 <ff_convert+0x30>
 800f8a4:	88fb      	ldrh	r3, [r7, #6]
 800f8a6:	3b80      	subs	r3, #128	; 0x80
 800f8a8:	4a12      	ldr	r2, [pc, #72]	; (800f8f4 <ff_convert+0x74>)
 800f8aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8ae:	e000      	b.n	800f8b2 <ff_convert+0x32>
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	81fb      	strh	r3, [r7, #14]
 800f8b4:	e016      	b.n	800f8e4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	81fb      	strh	r3, [r7, #14]
 800f8ba:	e009      	b.n	800f8d0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f8bc:	89fb      	ldrh	r3, [r7, #14]
 800f8be:	4a0d      	ldr	r2, [pc, #52]	; (800f8f4 <ff_convert+0x74>)
 800f8c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8c4:	88fa      	ldrh	r2, [r7, #6]
 800f8c6:	429a      	cmp	r2, r3
 800f8c8:	d006      	beq.n	800f8d8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f8ca:	89fb      	ldrh	r3, [r7, #14]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	81fb      	strh	r3, [r7, #14]
 800f8d0:	89fb      	ldrh	r3, [r7, #14]
 800f8d2:	2b7f      	cmp	r3, #127	; 0x7f
 800f8d4:	d9f2      	bls.n	800f8bc <ff_convert+0x3c>
 800f8d6:	e000      	b.n	800f8da <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f8d8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f8da:	89fb      	ldrh	r3, [r7, #14]
 800f8dc:	3380      	adds	r3, #128	; 0x80
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f8e4:	89fb      	ldrh	r3, [r7, #14]
}
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	3714      	adds	r7, #20
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f0:	4770      	bx	lr
 800f8f2:	bf00      	nop
 800f8f4:	080149e8 	.word	0x080149e8

0800f8f8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b087      	sub	sp, #28
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	4603      	mov	r3, r0
 800f900:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f902:	88fb      	ldrh	r3, [r7, #6]
 800f904:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f908:	d201      	bcs.n	800f90e <ff_wtoupper+0x16>
 800f90a:	4b3e      	ldr	r3, [pc, #248]	; (800fa04 <ff_wtoupper+0x10c>)
 800f90c:	e000      	b.n	800f910 <ff_wtoupper+0x18>
 800f90e:	4b3e      	ldr	r3, [pc, #248]	; (800fa08 <ff_wtoupper+0x110>)
 800f910:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f912:	697b      	ldr	r3, [r7, #20]
 800f914:	1c9a      	adds	r2, r3, #2
 800f916:	617a      	str	r2, [r7, #20]
 800f918:	881b      	ldrh	r3, [r3, #0]
 800f91a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f91c:	8a7b      	ldrh	r3, [r7, #18]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d068      	beq.n	800f9f4 <ff_wtoupper+0xfc>
 800f922:	88fa      	ldrh	r2, [r7, #6]
 800f924:	8a7b      	ldrh	r3, [r7, #18]
 800f926:	429a      	cmp	r2, r3
 800f928:	d364      	bcc.n	800f9f4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f92a:	697b      	ldr	r3, [r7, #20]
 800f92c:	1c9a      	adds	r2, r3, #2
 800f92e:	617a      	str	r2, [r7, #20]
 800f930:	881b      	ldrh	r3, [r3, #0]
 800f932:	823b      	strh	r3, [r7, #16]
 800f934:	8a3b      	ldrh	r3, [r7, #16]
 800f936:	0a1b      	lsrs	r3, r3, #8
 800f938:	81fb      	strh	r3, [r7, #14]
 800f93a:	8a3b      	ldrh	r3, [r7, #16]
 800f93c:	b2db      	uxtb	r3, r3
 800f93e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f940:	88fa      	ldrh	r2, [r7, #6]
 800f942:	8a79      	ldrh	r1, [r7, #18]
 800f944:	8a3b      	ldrh	r3, [r7, #16]
 800f946:	440b      	add	r3, r1
 800f948:	429a      	cmp	r2, r3
 800f94a:	da49      	bge.n	800f9e0 <ff_wtoupper+0xe8>
			switch (cmd) {
 800f94c:	89fb      	ldrh	r3, [r7, #14]
 800f94e:	2b08      	cmp	r3, #8
 800f950:	d84f      	bhi.n	800f9f2 <ff_wtoupper+0xfa>
 800f952:	a201      	add	r2, pc, #4	; (adr r2, 800f958 <ff_wtoupper+0x60>)
 800f954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f958:	0800f97d 	.word	0x0800f97d
 800f95c:	0800f98f 	.word	0x0800f98f
 800f960:	0800f9a5 	.word	0x0800f9a5
 800f964:	0800f9ad 	.word	0x0800f9ad
 800f968:	0800f9b5 	.word	0x0800f9b5
 800f96c:	0800f9bd 	.word	0x0800f9bd
 800f970:	0800f9c5 	.word	0x0800f9c5
 800f974:	0800f9cd 	.word	0x0800f9cd
 800f978:	0800f9d5 	.word	0x0800f9d5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f97c:	88fa      	ldrh	r2, [r7, #6]
 800f97e:	8a7b      	ldrh	r3, [r7, #18]
 800f980:	1ad3      	subs	r3, r2, r3
 800f982:	005b      	lsls	r3, r3, #1
 800f984:	697a      	ldr	r2, [r7, #20]
 800f986:	4413      	add	r3, r2
 800f988:	881b      	ldrh	r3, [r3, #0]
 800f98a:	80fb      	strh	r3, [r7, #6]
 800f98c:	e027      	b.n	800f9de <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f98e:	88fa      	ldrh	r2, [r7, #6]
 800f990:	8a7b      	ldrh	r3, [r7, #18]
 800f992:	1ad3      	subs	r3, r2, r3
 800f994:	b29b      	uxth	r3, r3
 800f996:	f003 0301 	and.w	r3, r3, #1
 800f99a:	b29b      	uxth	r3, r3
 800f99c:	88fa      	ldrh	r2, [r7, #6]
 800f99e:	1ad3      	subs	r3, r2, r3
 800f9a0:	80fb      	strh	r3, [r7, #6]
 800f9a2:	e01c      	b.n	800f9de <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f9a4:	88fb      	ldrh	r3, [r7, #6]
 800f9a6:	3b10      	subs	r3, #16
 800f9a8:	80fb      	strh	r3, [r7, #6]
 800f9aa:	e018      	b.n	800f9de <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f9ac:	88fb      	ldrh	r3, [r7, #6]
 800f9ae:	3b20      	subs	r3, #32
 800f9b0:	80fb      	strh	r3, [r7, #6]
 800f9b2:	e014      	b.n	800f9de <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f9b4:	88fb      	ldrh	r3, [r7, #6]
 800f9b6:	3b30      	subs	r3, #48	; 0x30
 800f9b8:	80fb      	strh	r3, [r7, #6]
 800f9ba:	e010      	b.n	800f9de <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f9bc:	88fb      	ldrh	r3, [r7, #6]
 800f9be:	3b1a      	subs	r3, #26
 800f9c0:	80fb      	strh	r3, [r7, #6]
 800f9c2:	e00c      	b.n	800f9de <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f9c4:	88fb      	ldrh	r3, [r7, #6]
 800f9c6:	3308      	adds	r3, #8
 800f9c8:	80fb      	strh	r3, [r7, #6]
 800f9ca:	e008      	b.n	800f9de <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f9cc:	88fb      	ldrh	r3, [r7, #6]
 800f9ce:	3b50      	subs	r3, #80	; 0x50
 800f9d0:	80fb      	strh	r3, [r7, #6]
 800f9d2:	e004      	b.n	800f9de <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f9d4:	88fb      	ldrh	r3, [r7, #6]
 800f9d6:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800f9da:	80fb      	strh	r3, [r7, #6]
 800f9dc:	bf00      	nop
			}
			break;
 800f9de:	e008      	b.n	800f9f2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f9e0:	89fb      	ldrh	r3, [r7, #14]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d195      	bne.n	800f912 <ff_wtoupper+0x1a>
 800f9e6:	8a3b      	ldrh	r3, [r7, #16]
 800f9e8:	005b      	lsls	r3, r3, #1
 800f9ea:	697a      	ldr	r2, [r7, #20]
 800f9ec:	4413      	add	r3, r2
 800f9ee:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f9f0:	e78f      	b.n	800f912 <ff_wtoupper+0x1a>
			break;
 800f9f2:	bf00      	nop
	}

	return chr;
 800f9f4:	88fb      	ldrh	r3, [r7, #6]
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	371c      	adds	r7, #28
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa00:	4770      	bx	lr
 800fa02:	bf00      	nop
 800fa04:	08014ae8 	.word	0x08014ae8
 800fa08:	08014cdc 	.word	0x08014cdc

0800fa0c <__errno>:
 800fa0c:	4b01      	ldr	r3, [pc, #4]	; (800fa14 <__errno+0x8>)
 800fa0e:	6818      	ldr	r0, [r3, #0]
 800fa10:	4770      	bx	lr
 800fa12:	bf00      	nop
 800fa14:	2000000c 	.word	0x2000000c

0800fa18 <__libc_init_array>:
 800fa18:	b570      	push	{r4, r5, r6, lr}
 800fa1a:	4e0d      	ldr	r6, [pc, #52]	; (800fa50 <__libc_init_array+0x38>)
 800fa1c:	4c0d      	ldr	r4, [pc, #52]	; (800fa54 <__libc_init_array+0x3c>)
 800fa1e:	1ba4      	subs	r4, r4, r6
 800fa20:	10a4      	asrs	r4, r4, #2
 800fa22:	2500      	movs	r5, #0
 800fa24:	42a5      	cmp	r5, r4
 800fa26:	d109      	bne.n	800fa3c <__libc_init_array+0x24>
 800fa28:	4e0b      	ldr	r6, [pc, #44]	; (800fa58 <__libc_init_array+0x40>)
 800fa2a:	4c0c      	ldr	r4, [pc, #48]	; (800fa5c <__libc_init_array+0x44>)
 800fa2c:	f004 feec 	bl	8014808 <_init>
 800fa30:	1ba4      	subs	r4, r4, r6
 800fa32:	10a4      	asrs	r4, r4, #2
 800fa34:	2500      	movs	r5, #0
 800fa36:	42a5      	cmp	r5, r4
 800fa38:	d105      	bne.n	800fa46 <__libc_init_array+0x2e>
 800fa3a:	bd70      	pop	{r4, r5, r6, pc}
 800fa3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fa40:	4798      	blx	r3
 800fa42:	3501      	adds	r5, #1
 800fa44:	e7ee      	b.n	800fa24 <__libc_init_array+0xc>
 800fa46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fa4a:	4798      	blx	r3
 800fa4c:	3501      	adds	r5, #1
 800fa4e:	e7f2      	b.n	800fa36 <__libc_init_array+0x1e>
 800fa50:	080150dc 	.word	0x080150dc
 800fa54:	080150dc 	.word	0x080150dc
 800fa58:	080150dc 	.word	0x080150dc
 800fa5c:	080150e4 	.word	0x080150e4

0800fa60 <memset>:
 800fa60:	4402      	add	r2, r0
 800fa62:	4603      	mov	r3, r0
 800fa64:	4293      	cmp	r3, r2
 800fa66:	d100      	bne.n	800fa6a <memset+0xa>
 800fa68:	4770      	bx	lr
 800fa6a:	f803 1b01 	strb.w	r1, [r3], #1
 800fa6e:	e7f9      	b.n	800fa64 <memset+0x4>

0800fa70 <__cvt>:
 800fa70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa74:	ec55 4b10 	vmov	r4, r5, d0
 800fa78:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800fa7a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fa7e:	2d00      	cmp	r5, #0
 800fa80:	460e      	mov	r6, r1
 800fa82:	4691      	mov	r9, r2
 800fa84:	4619      	mov	r1, r3
 800fa86:	bfb8      	it	lt
 800fa88:	4622      	movlt	r2, r4
 800fa8a:	462b      	mov	r3, r5
 800fa8c:	f027 0720 	bic.w	r7, r7, #32
 800fa90:	bfbb      	ittet	lt
 800fa92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fa96:	461d      	movlt	r5, r3
 800fa98:	2300      	movge	r3, #0
 800fa9a:	232d      	movlt	r3, #45	; 0x2d
 800fa9c:	bfb8      	it	lt
 800fa9e:	4614      	movlt	r4, r2
 800faa0:	2f46      	cmp	r7, #70	; 0x46
 800faa2:	700b      	strb	r3, [r1, #0]
 800faa4:	d004      	beq.n	800fab0 <__cvt+0x40>
 800faa6:	2f45      	cmp	r7, #69	; 0x45
 800faa8:	d100      	bne.n	800faac <__cvt+0x3c>
 800faaa:	3601      	adds	r6, #1
 800faac:	2102      	movs	r1, #2
 800faae:	e000      	b.n	800fab2 <__cvt+0x42>
 800fab0:	2103      	movs	r1, #3
 800fab2:	ab03      	add	r3, sp, #12
 800fab4:	9301      	str	r3, [sp, #4]
 800fab6:	ab02      	add	r3, sp, #8
 800fab8:	9300      	str	r3, [sp, #0]
 800faba:	4632      	mov	r2, r6
 800fabc:	4653      	mov	r3, sl
 800fabe:	ec45 4b10 	vmov	d0, r4, r5
 800fac2:	f001 ff9d 	bl	8011a00 <_dtoa_r>
 800fac6:	2f47      	cmp	r7, #71	; 0x47
 800fac8:	4680      	mov	r8, r0
 800faca:	d102      	bne.n	800fad2 <__cvt+0x62>
 800facc:	f019 0f01 	tst.w	r9, #1
 800fad0:	d026      	beq.n	800fb20 <__cvt+0xb0>
 800fad2:	2f46      	cmp	r7, #70	; 0x46
 800fad4:	eb08 0906 	add.w	r9, r8, r6
 800fad8:	d111      	bne.n	800fafe <__cvt+0x8e>
 800fada:	f898 3000 	ldrb.w	r3, [r8]
 800fade:	2b30      	cmp	r3, #48	; 0x30
 800fae0:	d10a      	bne.n	800faf8 <__cvt+0x88>
 800fae2:	2200      	movs	r2, #0
 800fae4:	2300      	movs	r3, #0
 800fae6:	4620      	mov	r0, r4
 800fae8:	4629      	mov	r1, r5
 800faea:	f7f1 f805 	bl	8000af8 <__aeabi_dcmpeq>
 800faee:	b918      	cbnz	r0, 800faf8 <__cvt+0x88>
 800faf0:	f1c6 0601 	rsb	r6, r6, #1
 800faf4:	f8ca 6000 	str.w	r6, [sl]
 800faf8:	f8da 3000 	ldr.w	r3, [sl]
 800fafc:	4499      	add	r9, r3
 800fafe:	2200      	movs	r2, #0
 800fb00:	2300      	movs	r3, #0
 800fb02:	4620      	mov	r0, r4
 800fb04:	4629      	mov	r1, r5
 800fb06:	f7f0 fff7 	bl	8000af8 <__aeabi_dcmpeq>
 800fb0a:	b938      	cbnz	r0, 800fb1c <__cvt+0xac>
 800fb0c:	2230      	movs	r2, #48	; 0x30
 800fb0e:	9b03      	ldr	r3, [sp, #12]
 800fb10:	454b      	cmp	r3, r9
 800fb12:	d205      	bcs.n	800fb20 <__cvt+0xb0>
 800fb14:	1c59      	adds	r1, r3, #1
 800fb16:	9103      	str	r1, [sp, #12]
 800fb18:	701a      	strb	r2, [r3, #0]
 800fb1a:	e7f8      	b.n	800fb0e <__cvt+0x9e>
 800fb1c:	f8cd 900c 	str.w	r9, [sp, #12]
 800fb20:	9b03      	ldr	r3, [sp, #12]
 800fb22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fb24:	eba3 0308 	sub.w	r3, r3, r8
 800fb28:	4640      	mov	r0, r8
 800fb2a:	6013      	str	r3, [r2, #0]
 800fb2c:	b004      	add	sp, #16
 800fb2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fb32 <__exponent>:
 800fb32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb34:	2900      	cmp	r1, #0
 800fb36:	4604      	mov	r4, r0
 800fb38:	bfba      	itte	lt
 800fb3a:	4249      	neglt	r1, r1
 800fb3c:	232d      	movlt	r3, #45	; 0x2d
 800fb3e:	232b      	movge	r3, #43	; 0x2b
 800fb40:	2909      	cmp	r1, #9
 800fb42:	f804 2b02 	strb.w	r2, [r4], #2
 800fb46:	7043      	strb	r3, [r0, #1]
 800fb48:	dd20      	ble.n	800fb8c <__exponent+0x5a>
 800fb4a:	f10d 0307 	add.w	r3, sp, #7
 800fb4e:	461f      	mov	r7, r3
 800fb50:	260a      	movs	r6, #10
 800fb52:	fb91 f5f6 	sdiv	r5, r1, r6
 800fb56:	fb06 1115 	mls	r1, r6, r5, r1
 800fb5a:	3130      	adds	r1, #48	; 0x30
 800fb5c:	2d09      	cmp	r5, #9
 800fb5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fb62:	f103 32ff 	add.w	r2, r3, #4294967295
 800fb66:	4629      	mov	r1, r5
 800fb68:	dc09      	bgt.n	800fb7e <__exponent+0x4c>
 800fb6a:	3130      	adds	r1, #48	; 0x30
 800fb6c:	3b02      	subs	r3, #2
 800fb6e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fb72:	42bb      	cmp	r3, r7
 800fb74:	4622      	mov	r2, r4
 800fb76:	d304      	bcc.n	800fb82 <__exponent+0x50>
 800fb78:	1a10      	subs	r0, r2, r0
 800fb7a:	b003      	add	sp, #12
 800fb7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb7e:	4613      	mov	r3, r2
 800fb80:	e7e7      	b.n	800fb52 <__exponent+0x20>
 800fb82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb86:	f804 2b01 	strb.w	r2, [r4], #1
 800fb8a:	e7f2      	b.n	800fb72 <__exponent+0x40>
 800fb8c:	2330      	movs	r3, #48	; 0x30
 800fb8e:	4419      	add	r1, r3
 800fb90:	7083      	strb	r3, [r0, #2]
 800fb92:	1d02      	adds	r2, r0, #4
 800fb94:	70c1      	strb	r1, [r0, #3]
 800fb96:	e7ef      	b.n	800fb78 <__exponent+0x46>

0800fb98 <_printf_float>:
 800fb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb9c:	b08d      	sub	sp, #52	; 0x34
 800fb9e:	460c      	mov	r4, r1
 800fba0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800fba4:	4616      	mov	r6, r2
 800fba6:	461f      	mov	r7, r3
 800fba8:	4605      	mov	r5, r0
 800fbaa:	f003 f995 	bl	8012ed8 <_localeconv_r>
 800fbae:	6803      	ldr	r3, [r0, #0]
 800fbb0:	9304      	str	r3, [sp, #16]
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f7f0 fb24 	bl	8000200 <strlen>
 800fbb8:	2300      	movs	r3, #0
 800fbba:	930a      	str	r3, [sp, #40]	; 0x28
 800fbbc:	f8d8 3000 	ldr.w	r3, [r8]
 800fbc0:	9005      	str	r0, [sp, #20]
 800fbc2:	3307      	adds	r3, #7
 800fbc4:	f023 0307 	bic.w	r3, r3, #7
 800fbc8:	f103 0208 	add.w	r2, r3, #8
 800fbcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fbd0:	f8d4 b000 	ldr.w	fp, [r4]
 800fbd4:	f8c8 2000 	str.w	r2, [r8]
 800fbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbdc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fbe0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fbe4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fbe8:	9307      	str	r3, [sp, #28]
 800fbea:	f8cd 8018 	str.w	r8, [sp, #24]
 800fbee:	f04f 32ff 	mov.w	r2, #4294967295
 800fbf2:	4ba7      	ldr	r3, [pc, #668]	; (800fe90 <_printf_float+0x2f8>)
 800fbf4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbf8:	f7f0 ffb0 	bl	8000b5c <__aeabi_dcmpun>
 800fbfc:	bb70      	cbnz	r0, 800fc5c <_printf_float+0xc4>
 800fbfe:	f04f 32ff 	mov.w	r2, #4294967295
 800fc02:	4ba3      	ldr	r3, [pc, #652]	; (800fe90 <_printf_float+0x2f8>)
 800fc04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc08:	f7f0 ff8a 	bl	8000b20 <__aeabi_dcmple>
 800fc0c:	bb30      	cbnz	r0, 800fc5c <_printf_float+0xc4>
 800fc0e:	2200      	movs	r2, #0
 800fc10:	2300      	movs	r3, #0
 800fc12:	4640      	mov	r0, r8
 800fc14:	4649      	mov	r1, r9
 800fc16:	f7f0 ff79 	bl	8000b0c <__aeabi_dcmplt>
 800fc1a:	b110      	cbz	r0, 800fc22 <_printf_float+0x8a>
 800fc1c:	232d      	movs	r3, #45	; 0x2d
 800fc1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc22:	4a9c      	ldr	r2, [pc, #624]	; (800fe94 <_printf_float+0x2fc>)
 800fc24:	4b9c      	ldr	r3, [pc, #624]	; (800fe98 <_printf_float+0x300>)
 800fc26:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fc2a:	bf8c      	ite	hi
 800fc2c:	4690      	movhi	r8, r2
 800fc2e:	4698      	movls	r8, r3
 800fc30:	2303      	movs	r3, #3
 800fc32:	f02b 0204 	bic.w	r2, fp, #4
 800fc36:	6123      	str	r3, [r4, #16]
 800fc38:	6022      	str	r2, [r4, #0]
 800fc3a:	f04f 0900 	mov.w	r9, #0
 800fc3e:	9700      	str	r7, [sp, #0]
 800fc40:	4633      	mov	r3, r6
 800fc42:	aa0b      	add	r2, sp, #44	; 0x2c
 800fc44:	4621      	mov	r1, r4
 800fc46:	4628      	mov	r0, r5
 800fc48:	f000 f9e6 	bl	8010018 <_printf_common>
 800fc4c:	3001      	adds	r0, #1
 800fc4e:	f040 808d 	bne.w	800fd6c <_printf_float+0x1d4>
 800fc52:	f04f 30ff 	mov.w	r0, #4294967295
 800fc56:	b00d      	add	sp, #52	; 0x34
 800fc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc5c:	4642      	mov	r2, r8
 800fc5e:	464b      	mov	r3, r9
 800fc60:	4640      	mov	r0, r8
 800fc62:	4649      	mov	r1, r9
 800fc64:	f7f0 ff7a 	bl	8000b5c <__aeabi_dcmpun>
 800fc68:	b110      	cbz	r0, 800fc70 <_printf_float+0xd8>
 800fc6a:	4a8c      	ldr	r2, [pc, #560]	; (800fe9c <_printf_float+0x304>)
 800fc6c:	4b8c      	ldr	r3, [pc, #560]	; (800fea0 <_printf_float+0x308>)
 800fc6e:	e7da      	b.n	800fc26 <_printf_float+0x8e>
 800fc70:	6861      	ldr	r1, [r4, #4]
 800fc72:	1c4b      	adds	r3, r1, #1
 800fc74:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800fc78:	a80a      	add	r0, sp, #40	; 0x28
 800fc7a:	d13e      	bne.n	800fcfa <_printf_float+0x162>
 800fc7c:	2306      	movs	r3, #6
 800fc7e:	6063      	str	r3, [r4, #4]
 800fc80:	2300      	movs	r3, #0
 800fc82:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fc86:	ab09      	add	r3, sp, #36	; 0x24
 800fc88:	9300      	str	r3, [sp, #0]
 800fc8a:	ec49 8b10 	vmov	d0, r8, r9
 800fc8e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fc92:	6022      	str	r2, [r4, #0]
 800fc94:	f8cd a004 	str.w	sl, [sp, #4]
 800fc98:	6861      	ldr	r1, [r4, #4]
 800fc9a:	4628      	mov	r0, r5
 800fc9c:	f7ff fee8 	bl	800fa70 <__cvt>
 800fca0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800fca4:	2b47      	cmp	r3, #71	; 0x47
 800fca6:	4680      	mov	r8, r0
 800fca8:	d109      	bne.n	800fcbe <_printf_float+0x126>
 800fcaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcac:	1cd8      	adds	r0, r3, #3
 800fcae:	db02      	blt.n	800fcb6 <_printf_float+0x11e>
 800fcb0:	6862      	ldr	r2, [r4, #4]
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	dd47      	ble.n	800fd46 <_printf_float+0x1ae>
 800fcb6:	f1aa 0a02 	sub.w	sl, sl, #2
 800fcba:	fa5f fa8a 	uxtb.w	sl, sl
 800fcbe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fcc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fcc4:	d824      	bhi.n	800fd10 <_printf_float+0x178>
 800fcc6:	3901      	subs	r1, #1
 800fcc8:	4652      	mov	r2, sl
 800fcca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fcce:	9109      	str	r1, [sp, #36]	; 0x24
 800fcd0:	f7ff ff2f 	bl	800fb32 <__exponent>
 800fcd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fcd6:	1813      	adds	r3, r2, r0
 800fcd8:	2a01      	cmp	r2, #1
 800fcda:	4681      	mov	r9, r0
 800fcdc:	6123      	str	r3, [r4, #16]
 800fcde:	dc02      	bgt.n	800fce6 <_printf_float+0x14e>
 800fce0:	6822      	ldr	r2, [r4, #0]
 800fce2:	07d1      	lsls	r1, r2, #31
 800fce4:	d501      	bpl.n	800fcea <_printf_float+0x152>
 800fce6:	3301      	adds	r3, #1
 800fce8:	6123      	str	r3, [r4, #16]
 800fcea:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d0a5      	beq.n	800fc3e <_printf_float+0xa6>
 800fcf2:	232d      	movs	r3, #45	; 0x2d
 800fcf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fcf8:	e7a1      	b.n	800fc3e <_printf_float+0xa6>
 800fcfa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800fcfe:	f000 8177 	beq.w	800fff0 <_printf_float+0x458>
 800fd02:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fd06:	d1bb      	bne.n	800fc80 <_printf_float+0xe8>
 800fd08:	2900      	cmp	r1, #0
 800fd0a:	d1b9      	bne.n	800fc80 <_printf_float+0xe8>
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	e7b6      	b.n	800fc7e <_printf_float+0xe6>
 800fd10:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800fd14:	d119      	bne.n	800fd4a <_printf_float+0x1b2>
 800fd16:	2900      	cmp	r1, #0
 800fd18:	6863      	ldr	r3, [r4, #4]
 800fd1a:	dd0c      	ble.n	800fd36 <_printf_float+0x19e>
 800fd1c:	6121      	str	r1, [r4, #16]
 800fd1e:	b913      	cbnz	r3, 800fd26 <_printf_float+0x18e>
 800fd20:	6822      	ldr	r2, [r4, #0]
 800fd22:	07d2      	lsls	r2, r2, #31
 800fd24:	d502      	bpl.n	800fd2c <_printf_float+0x194>
 800fd26:	3301      	adds	r3, #1
 800fd28:	440b      	add	r3, r1
 800fd2a:	6123      	str	r3, [r4, #16]
 800fd2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd2e:	65a3      	str	r3, [r4, #88]	; 0x58
 800fd30:	f04f 0900 	mov.w	r9, #0
 800fd34:	e7d9      	b.n	800fcea <_printf_float+0x152>
 800fd36:	b913      	cbnz	r3, 800fd3e <_printf_float+0x1a6>
 800fd38:	6822      	ldr	r2, [r4, #0]
 800fd3a:	07d0      	lsls	r0, r2, #31
 800fd3c:	d501      	bpl.n	800fd42 <_printf_float+0x1aa>
 800fd3e:	3302      	adds	r3, #2
 800fd40:	e7f3      	b.n	800fd2a <_printf_float+0x192>
 800fd42:	2301      	movs	r3, #1
 800fd44:	e7f1      	b.n	800fd2a <_printf_float+0x192>
 800fd46:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800fd4a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fd4e:	4293      	cmp	r3, r2
 800fd50:	db05      	blt.n	800fd5e <_printf_float+0x1c6>
 800fd52:	6822      	ldr	r2, [r4, #0]
 800fd54:	6123      	str	r3, [r4, #16]
 800fd56:	07d1      	lsls	r1, r2, #31
 800fd58:	d5e8      	bpl.n	800fd2c <_printf_float+0x194>
 800fd5a:	3301      	adds	r3, #1
 800fd5c:	e7e5      	b.n	800fd2a <_printf_float+0x192>
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	bfd4      	ite	le
 800fd62:	f1c3 0302 	rsble	r3, r3, #2
 800fd66:	2301      	movgt	r3, #1
 800fd68:	4413      	add	r3, r2
 800fd6a:	e7de      	b.n	800fd2a <_printf_float+0x192>
 800fd6c:	6823      	ldr	r3, [r4, #0]
 800fd6e:	055a      	lsls	r2, r3, #21
 800fd70:	d407      	bmi.n	800fd82 <_printf_float+0x1ea>
 800fd72:	6923      	ldr	r3, [r4, #16]
 800fd74:	4642      	mov	r2, r8
 800fd76:	4631      	mov	r1, r6
 800fd78:	4628      	mov	r0, r5
 800fd7a:	47b8      	blx	r7
 800fd7c:	3001      	adds	r0, #1
 800fd7e:	d12b      	bne.n	800fdd8 <_printf_float+0x240>
 800fd80:	e767      	b.n	800fc52 <_printf_float+0xba>
 800fd82:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fd86:	f240 80dc 	bls.w	800ff42 <_printf_float+0x3aa>
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fd92:	f7f0 feb1 	bl	8000af8 <__aeabi_dcmpeq>
 800fd96:	2800      	cmp	r0, #0
 800fd98:	d033      	beq.n	800fe02 <_printf_float+0x26a>
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	4a41      	ldr	r2, [pc, #260]	; (800fea4 <_printf_float+0x30c>)
 800fd9e:	4631      	mov	r1, r6
 800fda0:	4628      	mov	r0, r5
 800fda2:	47b8      	blx	r7
 800fda4:	3001      	adds	r0, #1
 800fda6:	f43f af54 	beq.w	800fc52 <_printf_float+0xba>
 800fdaa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	db02      	blt.n	800fdb8 <_printf_float+0x220>
 800fdb2:	6823      	ldr	r3, [r4, #0]
 800fdb4:	07d8      	lsls	r0, r3, #31
 800fdb6:	d50f      	bpl.n	800fdd8 <_printf_float+0x240>
 800fdb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdbc:	4631      	mov	r1, r6
 800fdbe:	4628      	mov	r0, r5
 800fdc0:	47b8      	blx	r7
 800fdc2:	3001      	adds	r0, #1
 800fdc4:	f43f af45 	beq.w	800fc52 <_printf_float+0xba>
 800fdc8:	f04f 0800 	mov.w	r8, #0
 800fdcc:	f104 091a 	add.w	r9, r4, #26
 800fdd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdd2:	3b01      	subs	r3, #1
 800fdd4:	4543      	cmp	r3, r8
 800fdd6:	dc09      	bgt.n	800fdec <_printf_float+0x254>
 800fdd8:	6823      	ldr	r3, [r4, #0]
 800fdda:	079b      	lsls	r3, r3, #30
 800fddc:	f100 8103 	bmi.w	800ffe6 <_printf_float+0x44e>
 800fde0:	68e0      	ldr	r0, [r4, #12]
 800fde2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fde4:	4298      	cmp	r0, r3
 800fde6:	bfb8      	it	lt
 800fde8:	4618      	movlt	r0, r3
 800fdea:	e734      	b.n	800fc56 <_printf_float+0xbe>
 800fdec:	2301      	movs	r3, #1
 800fdee:	464a      	mov	r2, r9
 800fdf0:	4631      	mov	r1, r6
 800fdf2:	4628      	mov	r0, r5
 800fdf4:	47b8      	blx	r7
 800fdf6:	3001      	adds	r0, #1
 800fdf8:	f43f af2b 	beq.w	800fc52 <_printf_float+0xba>
 800fdfc:	f108 0801 	add.w	r8, r8, #1
 800fe00:	e7e6      	b.n	800fdd0 <_printf_float+0x238>
 800fe02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	dc2b      	bgt.n	800fe60 <_printf_float+0x2c8>
 800fe08:	2301      	movs	r3, #1
 800fe0a:	4a26      	ldr	r2, [pc, #152]	; (800fea4 <_printf_float+0x30c>)
 800fe0c:	4631      	mov	r1, r6
 800fe0e:	4628      	mov	r0, r5
 800fe10:	47b8      	blx	r7
 800fe12:	3001      	adds	r0, #1
 800fe14:	f43f af1d 	beq.w	800fc52 <_printf_float+0xba>
 800fe18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe1a:	b923      	cbnz	r3, 800fe26 <_printf_float+0x28e>
 800fe1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe1e:	b913      	cbnz	r3, 800fe26 <_printf_float+0x28e>
 800fe20:	6823      	ldr	r3, [r4, #0]
 800fe22:	07d9      	lsls	r1, r3, #31
 800fe24:	d5d8      	bpl.n	800fdd8 <_printf_float+0x240>
 800fe26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe2a:	4631      	mov	r1, r6
 800fe2c:	4628      	mov	r0, r5
 800fe2e:	47b8      	blx	r7
 800fe30:	3001      	adds	r0, #1
 800fe32:	f43f af0e 	beq.w	800fc52 <_printf_float+0xba>
 800fe36:	f04f 0900 	mov.w	r9, #0
 800fe3a:	f104 0a1a 	add.w	sl, r4, #26
 800fe3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe40:	425b      	negs	r3, r3
 800fe42:	454b      	cmp	r3, r9
 800fe44:	dc01      	bgt.n	800fe4a <_printf_float+0x2b2>
 800fe46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe48:	e794      	b.n	800fd74 <_printf_float+0x1dc>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	4652      	mov	r2, sl
 800fe4e:	4631      	mov	r1, r6
 800fe50:	4628      	mov	r0, r5
 800fe52:	47b8      	blx	r7
 800fe54:	3001      	adds	r0, #1
 800fe56:	f43f aefc 	beq.w	800fc52 <_printf_float+0xba>
 800fe5a:	f109 0901 	add.w	r9, r9, #1
 800fe5e:	e7ee      	b.n	800fe3e <_printf_float+0x2a6>
 800fe60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fe64:	429a      	cmp	r2, r3
 800fe66:	bfa8      	it	ge
 800fe68:	461a      	movge	r2, r3
 800fe6a:	2a00      	cmp	r2, #0
 800fe6c:	4691      	mov	r9, r2
 800fe6e:	dd07      	ble.n	800fe80 <_printf_float+0x2e8>
 800fe70:	4613      	mov	r3, r2
 800fe72:	4631      	mov	r1, r6
 800fe74:	4642      	mov	r2, r8
 800fe76:	4628      	mov	r0, r5
 800fe78:	47b8      	blx	r7
 800fe7a:	3001      	adds	r0, #1
 800fe7c:	f43f aee9 	beq.w	800fc52 <_printf_float+0xba>
 800fe80:	f104 031a 	add.w	r3, r4, #26
 800fe84:	f04f 0b00 	mov.w	fp, #0
 800fe88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fe8c:	9306      	str	r3, [sp, #24]
 800fe8e:	e015      	b.n	800febc <_printf_float+0x324>
 800fe90:	7fefffff 	.word	0x7fefffff
 800fe94:	08014da0 	.word	0x08014da0
 800fe98:	08014d9c 	.word	0x08014d9c
 800fe9c:	08014da8 	.word	0x08014da8
 800fea0:	08014da4 	.word	0x08014da4
 800fea4:	08014fcb 	.word	0x08014fcb
 800fea8:	2301      	movs	r3, #1
 800feaa:	9a06      	ldr	r2, [sp, #24]
 800feac:	4631      	mov	r1, r6
 800feae:	4628      	mov	r0, r5
 800feb0:	47b8      	blx	r7
 800feb2:	3001      	adds	r0, #1
 800feb4:	f43f aecd 	beq.w	800fc52 <_printf_float+0xba>
 800feb8:	f10b 0b01 	add.w	fp, fp, #1
 800febc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800fec0:	ebaa 0309 	sub.w	r3, sl, r9
 800fec4:	455b      	cmp	r3, fp
 800fec6:	dcef      	bgt.n	800fea8 <_printf_float+0x310>
 800fec8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fecc:	429a      	cmp	r2, r3
 800fece:	44d0      	add	r8, sl
 800fed0:	db15      	blt.n	800fefe <_printf_float+0x366>
 800fed2:	6823      	ldr	r3, [r4, #0]
 800fed4:	07da      	lsls	r2, r3, #31
 800fed6:	d412      	bmi.n	800fefe <_printf_float+0x366>
 800fed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800feda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fedc:	eba3 020a 	sub.w	r2, r3, sl
 800fee0:	eba3 0a01 	sub.w	sl, r3, r1
 800fee4:	4592      	cmp	sl, r2
 800fee6:	bfa8      	it	ge
 800fee8:	4692      	movge	sl, r2
 800feea:	f1ba 0f00 	cmp.w	sl, #0
 800feee:	dc0e      	bgt.n	800ff0e <_printf_float+0x376>
 800fef0:	f04f 0800 	mov.w	r8, #0
 800fef4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fef8:	f104 091a 	add.w	r9, r4, #26
 800fefc:	e019      	b.n	800ff32 <_printf_float+0x39a>
 800fefe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff02:	4631      	mov	r1, r6
 800ff04:	4628      	mov	r0, r5
 800ff06:	47b8      	blx	r7
 800ff08:	3001      	adds	r0, #1
 800ff0a:	d1e5      	bne.n	800fed8 <_printf_float+0x340>
 800ff0c:	e6a1      	b.n	800fc52 <_printf_float+0xba>
 800ff0e:	4653      	mov	r3, sl
 800ff10:	4642      	mov	r2, r8
 800ff12:	4631      	mov	r1, r6
 800ff14:	4628      	mov	r0, r5
 800ff16:	47b8      	blx	r7
 800ff18:	3001      	adds	r0, #1
 800ff1a:	d1e9      	bne.n	800fef0 <_printf_float+0x358>
 800ff1c:	e699      	b.n	800fc52 <_printf_float+0xba>
 800ff1e:	2301      	movs	r3, #1
 800ff20:	464a      	mov	r2, r9
 800ff22:	4631      	mov	r1, r6
 800ff24:	4628      	mov	r0, r5
 800ff26:	47b8      	blx	r7
 800ff28:	3001      	adds	r0, #1
 800ff2a:	f43f ae92 	beq.w	800fc52 <_printf_float+0xba>
 800ff2e:	f108 0801 	add.w	r8, r8, #1
 800ff32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff36:	1a9b      	subs	r3, r3, r2
 800ff38:	eba3 030a 	sub.w	r3, r3, sl
 800ff3c:	4543      	cmp	r3, r8
 800ff3e:	dcee      	bgt.n	800ff1e <_printf_float+0x386>
 800ff40:	e74a      	b.n	800fdd8 <_printf_float+0x240>
 800ff42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff44:	2a01      	cmp	r2, #1
 800ff46:	dc01      	bgt.n	800ff4c <_printf_float+0x3b4>
 800ff48:	07db      	lsls	r3, r3, #31
 800ff4a:	d53a      	bpl.n	800ffc2 <_printf_float+0x42a>
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	4642      	mov	r2, r8
 800ff50:	4631      	mov	r1, r6
 800ff52:	4628      	mov	r0, r5
 800ff54:	47b8      	blx	r7
 800ff56:	3001      	adds	r0, #1
 800ff58:	f43f ae7b 	beq.w	800fc52 <_printf_float+0xba>
 800ff5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff60:	4631      	mov	r1, r6
 800ff62:	4628      	mov	r0, r5
 800ff64:	47b8      	blx	r7
 800ff66:	3001      	adds	r0, #1
 800ff68:	f108 0801 	add.w	r8, r8, #1
 800ff6c:	f43f ae71 	beq.w	800fc52 <_printf_float+0xba>
 800ff70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff72:	2200      	movs	r2, #0
 800ff74:	f103 3aff 	add.w	sl, r3, #4294967295
 800ff78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	f7f0 fdbb 	bl	8000af8 <__aeabi_dcmpeq>
 800ff82:	b9c8      	cbnz	r0, 800ffb8 <_printf_float+0x420>
 800ff84:	4653      	mov	r3, sl
 800ff86:	4642      	mov	r2, r8
 800ff88:	4631      	mov	r1, r6
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	47b8      	blx	r7
 800ff8e:	3001      	adds	r0, #1
 800ff90:	d10e      	bne.n	800ffb0 <_printf_float+0x418>
 800ff92:	e65e      	b.n	800fc52 <_printf_float+0xba>
 800ff94:	2301      	movs	r3, #1
 800ff96:	4652      	mov	r2, sl
 800ff98:	4631      	mov	r1, r6
 800ff9a:	4628      	mov	r0, r5
 800ff9c:	47b8      	blx	r7
 800ff9e:	3001      	adds	r0, #1
 800ffa0:	f43f ae57 	beq.w	800fc52 <_printf_float+0xba>
 800ffa4:	f108 0801 	add.w	r8, r8, #1
 800ffa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffaa:	3b01      	subs	r3, #1
 800ffac:	4543      	cmp	r3, r8
 800ffae:	dcf1      	bgt.n	800ff94 <_printf_float+0x3fc>
 800ffb0:	464b      	mov	r3, r9
 800ffb2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ffb6:	e6de      	b.n	800fd76 <_printf_float+0x1de>
 800ffb8:	f04f 0800 	mov.w	r8, #0
 800ffbc:	f104 0a1a 	add.w	sl, r4, #26
 800ffc0:	e7f2      	b.n	800ffa8 <_printf_float+0x410>
 800ffc2:	2301      	movs	r3, #1
 800ffc4:	e7df      	b.n	800ff86 <_printf_float+0x3ee>
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	464a      	mov	r2, r9
 800ffca:	4631      	mov	r1, r6
 800ffcc:	4628      	mov	r0, r5
 800ffce:	47b8      	blx	r7
 800ffd0:	3001      	adds	r0, #1
 800ffd2:	f43f ae3e 	beq.w	800fc52 <_printf_float+0xba>
 800ffd6:	f108 0801 	add.w	r8, r8, #1
 800ffda:	68e3      	ldr	r3, [r4, #12]
 800ffdc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ffde:	1a9b      	subs	r3, r3, r2
 800ffe0:	4543      	cmp	r3, r8
 800ffe2:	dcf0      	bgt.n	800ffc6 <_printf_float+0x42e>
 800ffe4:	e6fc      	b.n	800fde0 <_printf_float+0x248>
 800ffe6:	f04f 0800 	mov.w	r8, #0
 800ffea:	f104 0919 	add.w	r9, r4, #25
 800ffee:	e7f4      	b.n	800ffda <_printf_float+0x442>
 800fff0:	2900      	cmp	r1, #0
 800fff2:	f43f ae8b 	beq.w	800fd0c <_printf_float+0x174>
 800fff6:	2300      	movs	r3, #0
 800fff8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fffc:	ab09      	add	r3, sp, #36	; 0x24
 800fffe:	9300      	str	r3, [sp, #0]
 8010000:	ec49 8b10 	vmov	d0, r8, r9
 8010004:	6022      	str	r2, [r4, #0]
 8010006:	f8cd a004 	str.w	sl, [sp, #4]
 801000a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801000e:	4628      	mov	r0, r5
 8010010:	f7ff fd2e 	bl	800fa70 <__cvt>
 8010014:	4680      	mov	r8, r0
 8010016:	e648      	b.n	800fcaa <_printf_float+0x112>

08010018 <_printf_common>:
 8010018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801001c:	4691      	mov	r9, r2
 801001e:	461f      	mov	r7, r3
 8010020:	688a      	ldr	r2, [r1, #8]
 8010022:	690b      	ldr	r3, [r1, #16]
 8010024:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010028:	4293      	cmp	r3, r2
 801002a:	bfb8      	it	lt
 801002c:	4613      	movlt	r3, r2
 801002e:	f8c9 3000 	str.w	r3, [r9]
 8010032:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010036:	4606      	mov	r6, r0
 8010038:	460c      	mov	r4, r1
 801003a:	b112      	cbz	r2, 8010042 <_printf_common+0x2a>
 801003c:	3301      	adds	r3, #1
 801003e:	f8c9 3000 	str.w	r3, [r9]
 8010042:	6823      	ldr	r3, [r4, #0]
 8010044:	0699      	lsls	r1, r3, #26
 8010046:	bf42      	ittt	mi
 8010048:	f8d9 3000 	ldrmi.w	r3, [r9]
 801004c:	3302      	addmi	r3, #2
 801004e:	f8c9 3000 	strmi.w	r3, [r9]
 8010052:	6825      	ldr	r5, [r4, #0]
 8010054:	f015 0506 	ands.w	r5, r5, #6
 8010058:	d107      	bne.n	801006a <_printf_common+0x52>
 801005a:	f104 0a19 	add.w	sl, r4, #25
 801005e:	68e3      	ldr	r3, [r4, #12]
 8010060:	f8d9 2000 	ldr.w	r2, [r9]
 8010064:	1a9b      	subs	r3, r3, r2
 8010066:	42ab      	cmp	r3, r5
 8010068:	dc28      	bgt.n	80100bc <_printf_common+0xa4>
 801006a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801006e:	6822      	ldr	r2, [r4, #0]
 8010070:	3300      	adds	r3, #0
 8010072:	bf18      	it	ne
 8010074:	2301      	movne	r3, #1
 8010076:	0692      	lsls	r2, r2, #26
 8010078:	d42d      	bmi.n	80100d6 <_printf_common+0xbe>
 801007a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801007e:	4639      	mov	r1, r7
 8010080:	4630      	mov	r0, r6
 8010082:	47c0      	blx	r8
 8010084:	3001      	adds	r0, #1
 8010086:	d020      	beq.n	80100ca <_printf_common+0xb2>
 8010088:	6823      	ldr	r3, [r4, #0]
 801008a:	68e5      	ldr	r5, [r4, #12]
 801008c:	f8d9 2000 	ldr.w	r2, [r9]
 8010090:	f003 0306 	and.w	r3, r3, #6
 8010094:	2b04      	cmp	r3, #4
 8010096:	bf08      	it	eq
 8010098:	1aad      	subeq	r5, r5, r2
 801009a:	68a3      	ldr	r3, [r4, #8]
 801009c:	6922      	ldr	r2, [r4, #16]
 801009e:	bf0c      	ite	eq
 80100a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100a4:	2500      	movne	r5, #0
 80100a6:	4293      	cmp	r3, r2
 80100a8:	bfc4      	itt	gt
 80100aa:	1a9b      	subgt	r3, r3, r2
 80100ac:	18ed      	addgt	r5, r5, r3
 80100ae:	f04f 0900 	mov.w	r9, #0
 80100b2:	341a      	adds	r4, #26
 80100b4:	454d      	cmp	r5, r9
 80100b6:	d11a      	bne.n	80100ee <_printf_common+0xd6>
 80100b8:	2000      	movs	r0, #0
 80100ba:	e008      	b.n	80100ce <_printf_common+0xb6>
 80100bc:	2301      	movs	r3, #1
 80100be:	4652      	mov	r2, sl
 80100c0:	4639      	mov	r1, r7
 80100c2:	4630      	mov	r0, r6
 80100c4:	47c0      	blx	r8
 80100c6:	3001      	adds	r0, #1
 80100c8:	d103      	bne.n	80100d2 <_printf_common+0xba>
 80100ca:	f04f 30ff 	mov.w	r0, #4294967295
 80100ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100d2:	3501      	adds	r5, #1
 80100d4:	e7c3      	b.n	801005e <_printf_common+0x46>
 80100d6:	18e1      	adds	r1, r4, r3
 80100d8:	1c5a      	adds	r2, r3, #1
 80100da:	2030      	movs	r0, #48	; 0x30
 80100dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80100e0:	4422      	add	r2, r4
 80100e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80100e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80100ea:	3302      	adds	r3, #2
 80100ec:	e7c5      	b.n	801007a <_printf_common+0x62>
 80100ee:	2301      	movs	r3, #1
 80100f0:	4622      	mov	r2, r4
 80100f2:	4639      	mov	r1, r7
 80100f4:	4630      	mov	r0, r6
 80100f6:	47c0      	blx	r8
 80100f8:	3001      	adds	r0, #1
 80100fa:	d0e6      	beq.n	80100ca <_printf_common+0xb2>
 80100fc:	f109 0901 	add.w	r9, r9, #1
 8010100:	e7d8      	b.n	80100b4 <_printf_common+0x9c>
	...

08010104 <_printf_i>:
 8010104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010108:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801010c:	460c      	mov	r4, r1
 801010e:	7e09      	ldrb	r1, [r1, #24]
 8010110:	b085      	sub	sp, #20
 8010112:	296e      	cmp	r1, #110	; 0x6e
 8010114:	4617      	mov	r7, r2
 8010116:	4606      	mov	r6, r0
 8010118:	4698      	mov	r8, r3
 801011a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801011c:	f000 80b3 	beq.w	8010286 <_printf_i+0x182>
 8010120:	d822      	bhi.n	8010168 <_printf_i+0x64>
 8010122:	2963      	cmp	r1, #99	; 0x63
 8010124:	d036      	beq.n	8010194 <_printf_i+0x90>
 8010126:	d80a      	bhi.n	801013e <_printf_i+0x3a>
 8010128:	2900      	cmp	r1, #0
 801012a:	f000 80b9 	beq.w	80102a0 <_printf_i+0x19c>
 801012e:	2958      	cmp	r1, #88	; 0x58
 8010130:	f000 8083 	beq.w	801023a <_printf_i+0x136>
 8010134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010138:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801013c:	e032      	b.n	80101a4 <_printf_i+0xa0>
 801013e:	2964      	cmp	r1, #100	; 0x64
 8010140:	d001      	beq.n	8010146 <_printf_i+0x42>
 8010142:	2969      	cmp	r1, #105	; 0x69
 8010144:	d1f6      	bne.n	8010134 <_printf_i+0x30>
 8010146:	6820      	ldr	r0, [r4, #0]
 8010148:	6813      	ldr	r3, [r2, #0]
 801014a:	0605      	lsls	r5, r0, #24
 801014c:	f103 0104 	add.w	r1, r3, #4
 8010150:	d52a      	bpl.n	80101a8 <_printf_i+0xa4>
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	6011      	str	r1, [r2, #0]
 8010156:	2b00      	cmp	r3, #0
 8010158:	da03      	bge.n	8010162 <_printf_i+0x5e>
 801015a:	222d      	movs	r2, #45	; 0x2d
 801015c:	425b      	negs	r3, r3
 801015e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010162:	486f      	ldr	r0, [pc, #444]	; (8010320 <_printf_i+0x21c>)
 8010164:	220a      	movs	r2, #10
 8010166:	e039      	b.n	80101dc <_printf_i+0xd8>
 8010168:	2973      	cmp	r1, #115	; 0x73
 801016a:	f000 809d 	beq.w	80102a8 <_printf_i+0x1a4>
 801016e:	d808      	bhi.n	8010182 <_printf_i+0x7e>
 8010170:	296f      	cmp	r1, #111	; 0x6f
 8010172:	d020      	beq.n	80101b6 <_printf_i+0xb2>
 8010174:	2970      	cmp	r1, #112	; 0x70
 8010176:	d1dd      	bne.n	8010134 <_printf_i+0x30>
 8010178:	6823      	ldr	r3, [r4, #0]
 801017a:	f043 0320 	orr.w	r3, r3, #32
 801017e:	6023      	str	r3, [r4, #0]
 8010180:	e003      	b.n	801018a <_printf_i+0x86>
 8010182:	2975      	cmp	r1, #117	; 0x75
 8010184:	d017      	beq.n	80101b6 <_printf_i+0xb2>
 8010186:	2978      	cmp	r1, #120	; 0x78
 8010188:	d1d4      	bne.n	8010134 <_printf_i+0x30>
 801018a:	2378      	movs	r3, #120	; 0x78
 801018c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010190:	4864      	ldr	r0, [pc, #400]	; (8010324 <_printf_i+0x220>)
 8010192:	e055      	b.n	8010240 <_printf_i+0x13c>
 8010194:	6813      	ldr	r3, [r2, #0]
 8010196:	1d19      	adds	r1, r3, #4
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	6011      	str	r1, [r2, #0]
 801019c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80101a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80101a4:	2301      	movs	r3, #1
 80101a6:	e08c      	b.n	80102c2 <_printf_i+0x1be>
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	6011      	str	r1, [r2, #0]
 80101ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80101b0:	bf18      	it	ne
 80101b2:	b21b      	sxthne	r3, r3
 80101b4:	e7cf      	b.n	8010156 <_printf_i+0x52>
 80101b6:	6813      	ldr	r3, [r2, #0]
 80101b8:	6825      	ldr	r5, [r4, #0]
 80101ba:	1d18      	adds	r0, r3, #4
 80101bc:	6010      	str	r0, [r2, #0]
 80101be:	0628      	lsls	r0, r5, #24
 80101c0:	d501      	bpl.n	80101c6 <_printf_i+0xc2>
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	e002      	b.n	80101cc <_printf_i+0xc8>
 80101c6:	0668      	lsls	r0, r5, #25
 80101c8:	d5fb      	bpl.n	80101c2 <_printf_i+0xbe>
 80101ca:	881b      	ldrh	r3, [r3, #0]
 80101cc:	4854      	ldr	r0, [pc, #336]	; (8010320 <_printf_i+0x21c>)
 80101ce:	296f      	cmp	r1, #111	; 0x6f
 80101d0:	bf14      	ite	ne
 80101d2:	220a      	movne	r2, #10
 80101d4:	2208      	moveq	r2, #8
 80101d6:	2100      	movs	r1, #0
 80101d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80101dc:	6865      	ldr	r5, [r4, #4]
 80101de:	60a5      	str	r5, [r4, #8]
 80101e0:	2d00      	cmp	r5, #0
 80101e2:	f2c0 8095 	blt.w	8010310 <_printf_i+0x20c>
 80101e6:	6821      	ldr	r1, [r4, #0]
 80101e8:	f021 0104 	bic.w	r1, r1, #4
 80101ec:	6021      	str	r1, [r4, #0]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d13d      	bne.n	801026e <_printf_i+0x16a>
 80101f2:	2d00      	cmp	r5, #0
 80101f4:	f040 808e 	bne.w	8010314 <_printf_i+0x210>
 80101f8:	4665      	mov	r5, ip
 80101fa:	2a08      	cmp	r2, #8
 80101fc:	d10b      	bne.n	8010216 <_printf_i+0x112>
 80101fe:	6823      	ldr	r3, [r4, #0]
 8010200:	07db      	lsls	r3, r3, #31
 8010202:	d508      	bpl.n	8010216 <_printf_i+0x112>
 8010204:	6923      	ldr	r3, [r4, #16]
 8010206:	6862      	ldr	r2, [r4, #4]
 8010208:	429a      	cmp	r2, r3
 801020a:	bfde      	ittt	le
 801020c:	2330      	movle	r3, #48	; 0x30
 801020e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010212:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010216:	ebac 0305 	sub.w	r3, ip, r5
 801021a:	6123      	str	r3, [r4, #16]
 801021c:	f8cd 8000 	str.w	r8, [sp]
 8010220:	463b      	mov	r3, r7
 8010222:	aa03      	add	r2, sp, #12
 8010224:	4621      	mov	r1, r4
 8010226:	4630      	mov	r0, r6
 8010228:	f7ff fef6 	bl	8010018 <_printf_common>
 801022c:	3001      	adds	r0, #1
 801022e:	d14d      	bne.n	80102cc <_printf_i+0x1c8>
 8010230:	f04f 30ff 	mov.w	r0, #4294967295
 8010234:	b005      	add	sp, #20
 8010236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801023a:	4839      	ldr	r0, [pc, #228]	; (8010320 <_printf_i+0x21c>)
 801023c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010240:	6813      	ldr	r3, [r2, #0]
 8010242:	6821      	ldr	r1, [r4, #0]
 8010244:	1d1d      	adds	r5, r3, #4
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	6015      	str	r5, [r2, #0]
 801024a:	060a      	lsls	r2, r1, #24
 801024c:	d50b      	bpl.n	8010266 <_printf_i+0x162>
 801024e:	07ca      	lsls	r2, r1, #31
 8010250:	bf44      	itt	mi
 8010252:	f041 0120 	orrmi.w	r1, r1, #32
 8010256:	6021      	strmi	r1, [r4, #0]
 8010258:	b91b      	cbnz	r3, 8010262 <_printf_i+0x15e>
 801025a:	6822      	ldr	r2, [r4, #0]
 801025c:	f022 0220 	bic.w	r2, r2, #32
 8010260:	6022      	str	r2, [r4, #0]
 8010262:	2210      	movs	r2, #16
 8010264:	e7b7      	b.n	80101d6 <_printf_i+0xd2>
 8010266:	064d      	lsls	r5, r1, #25
 8010268:	bf48      	it	mi
 801026a:	b29b      	uxthmi	r3, r3
 801026c:	e7ef      	b.n	801024e <_printf_i+0x14a>
 801026e:	4665      	mov	r5, ip
 8010270:	fbb3 f1f2 	udiv	r1, r3, r2
 8010274:	fb02 3311 	mls	r3, r2, r1, r3
 8010278:	5cc3      	ldrb	r3, [r0, r3]
 801027a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801027e:	460b      	mov	r3, r1
 8010280:	2900      	cmp	r1, #0
 8010282:	d1f5      	bne.n	8010270 <_printf_i+0x16c>
 8010284:	e7b9      	b.n	80101fa <_printf_i+0xf6>
 8010286:	6813      	ldr	r3, [r2, #0]
 8010288:	6825      	ldr	r5, [r4, #0]
 801028a:	6961      	ldr	r1, [r4, #20]
 801028c:	1d18      	adds	r0, r3, #4
 801028e:	6010      	str	r0, [r2, #0]
 8010290:	0628      	lsls	r0, r5, #24
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	d501      	bpl.n	801029a <_printf_i+0x196>
 8010296:	6019      	str	r1, [r3, #0]
 8010298:	e002      	b.n	80102a0 <_printf_i+0x19c>
 801029a:	066a      	lsls	r2, r5, #25
 801029c:	d5fb      	bpl.n	8010296 <_printf_i+0x192>
 801029e:	8019      	strh	r1, [r3, #0]
 80102a0:	2300      	movs	r3, #0
 80102a2:	6123      	str	r3, [r4, #16]
 80102a4:	4665      	mov	r5, ip
 80102a6:	e7b9      	b.n	801021c <_printf_i+0x118>
 80102a8:	6813      	ldr	r3, [r2, #0]
 80102aa:	1d19      	adds	r1, r3, #4
 80102ac:	6011      	str	r1, [r2, #0]
 80102ae:	681d      	ldr	r5, [r3, #0]
 80102b0:	6862      	ldr	r2, [r4, #4]
 80102b2:	2100      	movs	r1, #0
 80102b4:	4628      	mov	r0, r5
 80102b6:	f7ef ffab 	bl	8000210 <memchr>
 80102ba:	b108      	cbz	r0, 80102c0 <_printf_i+0x1bc>
 80102bc:	1b40      	subs	r0, r0, r5
 80102be:	6060      	str	r0, [r4, #4]
 80102c0:	6863      	ldr	r3, [r4, #4]
 80102c2:	6123      	str	r3, [r4, #16]
 80102c4:	2300      	movs	r3, #0
 80102c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80102ca:	e7a7      	b.n	801021c <_printf_i+0x118>
 80102cc:	6923      	ldr	r3, [r4, #16]
 80102ce:	462a      	mov	r2, r5
 80102d0:	4639      	mov	r1, r7
 80102d2:	4630      	mov	r0, r6
 80102d4:	47c0      	blx	r8
 80102d6:	3001      	adds	r0, #1
 80102d8:	d0aa      	beq.n	8010230 <_printf_i+0x12c>
 80102da:	6823      	ldr	r3, [r4, #0]
 80102dc:	079b      	lsls	r3, r3, #30
 80102de:	d413      	bmi.n	8010308 <_printf_i+0x204>
 80102e0:	68e0      	ldr	r0, [r4, #12]
 80102e2:	9b03      	ldr	r3, [sp, #12]
 80102e4:	4298      	cmp	r0, r3
 80102e6:	bfb8      	it	lt
 80102e8:	4618      	movlt	r0, r3
 80102ea:	e7a3      	b.n	8010234 <_printf_i+0x130>
 80102ec:	2301      	movs	r3, #1
 80102ee:	464a      	mov	r2, r9
 80102f0:	4639      	mov	r1, r7
 80102f2:	4630      	mov	r0, r6
 80102f4:	47c0      	blx	r8
 80102f6:	3001      	adds	r0, #1
 80102f8:	d09a      	beq.n	8010230 <_printf_i+0x12c>
 80102fa:	3501      	adds	r5, #1
 80102fc:	68e3      	ldr	r3, [r4, #12]
 80102fe:	9a03      	ldr	r2, [sp, #12]
 8010300:	1a9b      	subs	r3, r3, r2
 8010302:	42ab      	cmp	r3, r5
 8010304:	dcf2      	bgt.n	80102ec <_printf_i+0x1e8>
 8010306:	e7eb      	b.n	80102e0 <_printf_i+0x1dc>
 8010308:	2500      	movs	r5, #0
 801030a:	f104 0919 	add.w	r9, r4, #25
 801030e:	e7f5      	b.n	80102fc <_printf_i+0x1f8>
 8010310:	2b00      	cmp	r3, #0
 8010312:	d1ac      	bne.n	801026e <_printf_i+0x16a>
 8010314:	7803      	ldrb	r3, [r0, #0]
 8010316:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801031a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801031e:	e76c      	b.n	80101fa <_printf_i+0xf6>
 8010320:	08014dac 	.word	0x08014dac
 8010324:	08014dbd 	.word	0x08014dbd

08010328 <_scanf_float>:
 8010328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801032c:	469a      	mov	sl, r3
 801032e:	688b      	ldr	r3, [r1, #8]
 8010330:	4616      	mov	r6, r2
 8010332:	1e5a      	subs	r2, r3, #1
 8010334:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010338:	b087      	sub	sp, #28
 801033a:	bf83      	ittte	hi
 801033c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8010340:	189b      	addhi	r3, r3, r2
 8010342:	9301      	strhi	r3, [sp, #4]
 8010344:	2300      	movls	r3, #0
 8010346:	bf86      	itte	hi
 8010348:	f240 135d 	movwhi	r3, #349	; 0x15d
 801034c:	608b      	strhi	r3, [r1, #8]
 801034e:	9301      	strls	r3, [sp, #4]
 8010350:	680b      	ldr	r3, [r1, #0]
 8010352:	4688      	mov	r8, r1
 8010354:	f04f 0b00 	mov.w	fp, #0
 8010358:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801035c:	f848 3b1c 	str.w	r3, [r8], #28
 8010360:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8010364:	4607      	mov	r7, r0
 8010366:	460c      	mov	r4, r1
 8010368:	4645      	mov	r5, r8
 801036a:	465a      	mov	r2, fp
 801036c:	46d9      	mov	r9, fp
 801036e:	f8cd b008 	str.w	fp, [sp, #8]
 8010372:	68a1      	ldr	r1, [r4, #8]
 8010374:	b181      	cbz	r1, 8010398 <_scanf_float+0x70>
 8010376:	6833      	ldr	r3, [r6, #0]
 8010378:	781b      	ldrb	r3, [r3, #0]
 801037a:	2b49      	cmp	r3, #73	; 0x49
 801037c:	d071      	beq.n	8010462 <_scanf_float+0x13a>
 801037e:	d84d      	bhi.n	801041c <_scanf_float+0xf4>
 8010380:	2b39      	cmp	r3, #57	; 0x39
 8010382:	d840      	bhi.n	8010406 <_scanf_float+0xde>
 8010384:	2b31      	cmp	r3, #49	; 0x31
 8010386:	f080 8088 	bcs.w	801049a <_scanf_float+0x172>
 801038a:	2b2d      	cmp	r3, #45	; 0x2d
 801038c:	f000 8090 	beq.w	80104b0 <_scanf_float+0x188>
 8010390:	d815      	bhi.n	80103be <_scanf_float+0x96>
 8010392:	2b2b      	cmp	r3, #43	; 0x2b
 8010394:	f000 808c 	beq.w	80104b0 <_scanf_float+0x188>
 8010398:	f1b9 0f00 	cmp.w	r9, #0
 801039c:	d003      	beq.n	80103a6 <_scanf_float+0x7e>
 801039e:	6823      	ldr	r3, [r4, #0]
 80103a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80103a4:	6023      	str	r3, [r4, #0]
 80103a6:	3a01      	subs	r2, #1
 80103a8:	2a01      	cmp	r2, #1
 80103aa:	f200 80ea 	bhi.w	8010582 <_scanf_float+0x25a>
 80103ae:	4545      	cmp	r5, r8
 80103b0:	f200 80dc 	bhi.w	801056c <_scanf_float+0x244>
 80103b4:	2601      	movs	r6, #1
 80103b6:	4630      	mov	r0, r6
 80103b8:	b007      	add	sp, #28
 80103ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103be:	2b2e      	cmp	r3, #46	; 0x2e
 80103c0:	f000 809f 	beq.w	8010502 <_scanf_float+0x1da>
 80103c4:	2b30      	cmp	r3, #48	; 0x30
 80103c6:	d1e7      	bne.n	8010398 <_scanf_float+0x70>
 80103c8:	6820      	ldr	r0, [r4, #0]
 80103ca:	f410 7f80 	tst.w	r0, #256	; 0x100
 80103ce:	d064      	beq.n	801049a <_scanf_float+0x172>
 80103d0:	9b01      	ldr	r3, [sp, #4]
 80103d2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80103d6:	6020      	str	r0, [r4, #0]
 80103d8:	f109 0901 	add.w	r9, r9, #1
 80103dc:	b11b      	cbz	r3, 80103e6 <_scanf_float+0xbe>
 80103de:	3b01      	subs	r3, #1
 80103e0:	3101      	adds	r1, #1
 80103e2:	9301      	str	r3, [sp, #4]
 80103e4:	60a1      	str	r1, [r4, #8]
 80103e6:	68a3      	ldr	r3, [r4, #8]
 80103e8:	3b01      	subs	r3, #1
 80103ea:	60a3      	str	r3, [r4, #8]
 80103ec:	6923      	ldr	r3, [r4, #16]
 80103ee:	3301      	adds	r3, #1
 80103f0:	6123      	str	r3, [r4, #16]
 80103f2:	6873      	ldr	r3, [r6, #4]
 80103f4:	3b01      	subs	r3, #1
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	6073      	str	r3, [r6, #4]
 80103fa:	f340 80ac 	ble.w	8010556 <_scanf_float+0x22e>
 80103fe:	6833      	ldr	r3, [r6, #0]
 8010400:	3301      	adds	r3, #1
 8010402:	6033      	str	r3, [r6, #0]
 8010404:	e7b5      	b.n	8010372 <_scanf_float+0x4a>
 8010406:	2b45      	cmp	r3, #69	; 0x45
 8010408:	f000 8085 	beq.w	8010516 <_scanf_float+0x1ee>
 801040c:	2b46      	cmp	r3, #70	; 0x46
 801040e:	d06a      	beq.n	80104e6 <_scanf_float+0x1be>
 8010410:	2b41      	cmp	r3, #65	; 0x41
 8010412:	d1c1      	bne.n	8010398 <_scanf_float+0x70>
 8010414:	2a01      	cmp	r2, #1
 8010416:	d1bf      	bne.n	8010398 <_scanf_float+0x70>
 8010418:	2202      	movs	r2, #2
 801041a:	e046      	b.n	80104aa <_scanf_float+0x182>
 801041c:	2b65      	cmp	r3, #101	; 0x65
 801041e:	d07a      	beq.n	8010516 <_scanf_float+0x1ee>
 8010420:	d818      	bhi.n	8010454 <_scanf_float+0x12c>
 8010422:	2b54      	cmp	r3, #84	; 0x54
 8010424:	d066      	beq.n	80104f4 <_scanf_float+0x1cc>
 8010426:	d811      	bhi.n	801044c <_scanf_float+0x124>
 8010428:	2b4e      	cmp	r3, #78	; 0x4e
 801042a:	d1b5      	bne.n	8010398 <_scanf_float+0x70>
 801042c:	2a00      	cmp	r2, #0
 801042e:	d146      	bne.n	80104be <_scanf_float+0x196>
 8010430:	f1b9 0f00 	cmp.w	r9, #0
 8010434:	d145      	bne.n	80104c2 <_scanf_float+0x19a>
 8010436:	6821      	ldr	r1, [r4, #0]
 8010438:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801043c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010440:	d13f      	bne.n	80104c2 <_scanf_float+0x19a>
 8010442:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010446:	6021      	str	r1, [r4, #0]
 8010448:	2201      	movs	r2, #1
 801044a:	e02e      	b.n	80104aa <_scanf_float+0x182>
 801044c:	2b59      	cmp	r3, #89	; 0x59
 801044e:	d01e      	beq.n	801048e <_scanf_float+0x166>
 8010450:	2b61      	cmp	r3, #97	; 0x61
 8010452:	e7de      	b.n	8010412 <_scanf_float+0xea>
 8010454:	2b6e      	cmp	r3, #110	; 0x6e
 8010456:	d0e9      	beq.n	801042c <_scanf_float+0x104>
 8010458:	d815      	bhi.n	8010486 <_scanf_float+0x15e>
 801045a:	2b66      	cmp	r3, #102	; 0x66
 801045c:	d043      	beq.n	80104e6 <_scanf_float+0x1be>
 801045e:	2b69      	cmp	r3, #105	; 0x69
 8010460:	d19a      	bne.n	8010398 <_scanf_float+0x70>
 8010462:	f1bb 0f00 	cmp.w	fp, #0
 8010466:	d138      	bne.n	80104da <_scanf_float+0x1b2>
 8010468:	f1b9 0f00 	cmp.w	r9, #0
 801046c:	d197      	bne.n	801039e <_scanf_float+0x76>
 801046e:	6821      	ldr	r1, [r4, #0]
 8010470:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8010474:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010478:	d195      	bne.n	80103a6 <_scanf_float+0x7e>
 801047a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801047e:	6021      	str	r1, [r4, #0]
 8010480:	f04f 0b01 	mov.w	fp, #1
 8010484:	e011      	b.n	80104aa <_scanf_float+0x182>
 8010486:	2b74      	cmp	r3, #116	; 0x74
 8010488:	d034      	beq.n	80104f4 <_scanf_float+0x1cc>
 801048a:	2b79      	cmp	r3, #121	; 0x79
 801048c:	d184      	bne.n	8010398 <_scanf_float+0x70>
 801048e:	f1bb 0f07 	cmp.w	fp, #7
 8010492:	d181      	bne.n	8010398 <_scanf_float+0x70>
 8010494:	f04f 0b08 	mov.w	fp, #8
 8010498:	e007      	b.n	80104aa <_scanf_float+0x182>
 801049a:	eb12 0f0b 	cmn.w	r2, fp
 801049e:	f47f af7b 	bne.w	8010398 <_scanf_float+0x70>
 80104a2:	6821      	ldr	r1, [r4, #0]
 80104a4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80104a8:	6021      	str	r1, [r4, #0]
 80104aa:	702b      	strb	r3, [r5, #0]
 80104ac:	3501      	adds	r5, #1
 80104ae:	e79a      	b.n	80103e6 <_scanf_float+0xbe>
 80104b0:	6821      	ldr	r1, [r4, #0]
 80104b2:	0608      	lsls	r0, r1, #24
 80104b4:	f57f af70 	bpl.w	8010398 <_scanf_float+0x70>
 80104b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80104bc:	e7f4      	b.n	80104a8 <_scanf_float+0x180>
 80104be:	2a02      	cmp	r2, #2
 80104c0:	d047      	beq.n	8010552 <_scanf_float+0x22a>
 80104c2:	f1bb 0f01 	cmp.w	fp, #1
 80104c6:	d003      	beq.n	80104d0 <_scanf_float+0x1a8>
 80104c8:	f1bb 0f04 	cmp.w	fp, #4
 80104cc:	f47f af64 	bne.w	8010398 <_scanf_float+0x70>
 80104d0:	f10b 0b01 	add.w	fp, fp, #1
 80104d4:	fa5f fb8b 	uxtb.w	fp, fp
 80104d8:	e7e7      	b.n	80104aa <_scanf_float+0x182>
 80104da:	f1bb 0f03 	cmp.w	fp, #3
 80104de:	d0f7      	beq.n	80104d0 <_scanf_float+0x1a8>
 80104e0:	f1bb 0f05 	cmp.w	fp, #5
 80104e4:	e7f2      	b.n	80104cc <_scanf_float+0x1a4>
 80104e6:	f1bb 0f02 	cmp.w	fp, #2
 80104ea:	f47f af55 	bne.w	8010398 <_scanf_float+0x70>
 80104ee:	f04f 0b03 	mov.w	fp, #3
 80104f2:	e7da      	b.n	80104aa <_scanf_float+0x182>
 80104f4:	f1bb 0f06 	cmp.w	fp, #6
 80104f8:	f47f af4e 	bne.w	8010398 <_scanf_float+0x70>
 80104fc:	f04f 0b07 	mov.w	fp, #7
 8010500:	e7d3      	b.n	80104aa <_scanf_float+0x182>
 8010502:	6821      	ldr	r1, [r4, #0]
 8010504:	0588      	lsls	r0, r1, #22
 8010506:	f57f af47 	bpl.w	8010398 <_scanf_float+0x70>
 801050a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801050e:	6021      	str	r1, [r4, #0]
 8010510:	f8cd 9008 	str.w	r9, [sp, #8]
 8010514:	e7c9      	b.n	80104aa <_scanf_float+0x182>
 8010516:	6821      	ldr	r1, [r4, #0]
 8010518:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801051c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8010520:	d006      	beq.n	8010530 <_scanf_float+0x208>
 8010522:	0548      	lsls	r0, r1, #21
 8010524:	f57f af38 	bpl.w	8010398 <_scanf_float+0x70>
 8010528:	f1b9 0f00 	cmp.w	r9, #0
 801052c:	f43f af3b 	beq.w	80103a6 <_scanf_float+0x7e>
 8010530:	0588      	lsls	r0, r1, #22
 8010532:	bf58      	it	pl
 8010534:	9802      	ldrpl	r0, [sp, #8]
 8010536:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801053a:	bf58      	it	pl
 801053c:	eba9 0000 	subpl.w	r0, r9, r0
 8010540:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8010544:	bf58      	it	pl
 8010546:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801054a:	6021      	str	r1, [r4, #0]
 801054c:	f04f 0900 	mov.w	r9, #0
 8010550:	e7ab      	b.n	80104aa <_scanf_float+0x182>
 8010552:	2203      	movs	r2, #3
 8010554:	e7a9      	b.n	80104aa <_scanf_float+0x182>
 8010556:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801055a:	9205      	str	r2, [sp, #20]
 801055c:	4631      	mov	r1, r6
 801055e:	4638      	mov	r0, r7
 8010560:	4798      	blx	r3
 8010562:	9a05      	ldr	r2, [sp, #20]
 8010564:	2800      	cmp	r0, #0
 8010566:	f43f af04 	beq.w	8010372 <_scanf_float+0x4a>
 801056a:	e715      	b.n	8010398 <_scanf_float+0x70>
 801056c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010570:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010574:	4632      	mov	r2, r6
 8010576:	4638      	mov	r0, r7
 8010578:	4798      	blx	r3
 801057a:	6923      	ldr	r3, [r4, #16]
 801057c:	3b01      	subs	r3, #1
 801057e:	6123      	str	r3, [r4, #16]
 8010580:	e715      	b.n	80103ae <_scanf_float+0x86>
 8010582:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010586:	2b06      	cmp	r3, #6
 8010588:	d80a      	bhi.n	80105a0 <_scanf_float+0x278>
 801058a:	f1bb 0f02 	cmp.w	fp, #2
 801058e:	d968      	bls.n	8010662 <_scanf_float+0x33a>
 8010590:	f1ab 0b03 	sub.w	fp, fp, #3
 8010594:	fa5f fb8b 	uxtb.w	fp, fp
 8010598:	eba5 0b0b 	sub.w	fp, r5, fp
 801059c:	455d      	cmp	r5, fp
 801059e:	d14b      	bne.n	8010638 <_scanf_float+0x310>
 80105a0:	6823      	ldr	r3, [r4, #0]
 80105a2:	05da      	lsls	r2, r3, #23
 80105a4:	d51f      	bpl.n	80105e6 <_scanf_float+0x2be>
 80105a6:	055b      	lsls	r3, r3, #21
 80105a8:	d468      	bmi.n	801067c <_scanf_float+0x354>
 80105aa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80105ae:	6923      	ldr	r3, [r4, #16]
 80105b0:	2965      	cmp	r1, #101	; 0x65
 80105b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80105b6:	f105 3bff 	add.w	fp, r5, #4294967295
 80105ba:	6123      	str	r3, [r4, #16]
 80105bc:	d00d      	beq.n	80105da <_scanf_float+0x2b2>
 80105be:	2945      	cmp	r1, #69	; 0x45
 80105c0:	d00b      	beq.n	80105da <_scanf_float+0x2b2>
 80105c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80105c6:	4632      	mov	r2, r6
 80105c8:	4638      	mov	r0, r7
 80105ca:	4798      	blx	r3
 80105cc:	6923      	ldr	r3, [r4, #16]
 80105ce:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80105d2:	3b01      	subs	r3, #1
 80105d4:	f1a5 0b02 	sub.w	fp, r5, #2
 80105d8:	6123      	str	r3, [r4, #16]
 80105da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80105de:	4632      	mov	r2, r6
 80105e0:	4638      	mov	r0, r7
 80105e2:	4798      	blx	r3
 80105e4:	465d      	mov	r5, fp
 80105e6:	6826      	ldr	r6, [r4, #0]
 80105e8:	f016 0610 	ands.w	r6, r6, #16
 80105ec:	d17a      	bne.n	80106e4 <_scanf_float+0x3bc>
 80105ee:	702e      	strb	r6, [r5, #0]
 80105f0:	6823      	ldr	r3, [r4, #0]
 80105f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80105f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80105fa:	d142      	bne.n	8010682 <_scanf_float+0x35a>
 80105fc:	9b02      	ldr	r3, [sp, #8]
 80105fe:	eba9 0303 	sub.w	r3, r9, r3
 8010602:	425a      	negs	r2, r3
 8010604:	2b00      	cmp	r3, #0
 8010606:	d149      	bne.n	801069c <_scanf_float+0x374>
 8010608:	2200      	movs	r2, #0
 801060a:	4641      	mov	r1, r8
 801060c:	4638      	mov	r0, r7
 801060e:	f000 ffcb 	bl	80115a8 <_strtod_r>
 8010612:	6825      	ldr	r5, [r4, #0]
 8010614:	f8da 3000 	ldr.w	r3, [sl]
 8010618:	f015 0f02 	tst.w	r5, #2
 801061c:	f103 0204 	add.w	r2, r3, #4
 8010620:	ec59 8b10 	vmov	r8, r9, d0
 8010624:	f8ca 2000 	str.w	r2, [sl]
 8010628:	d043      	beq.n	80106b2 <_scanf_float+0x38a>
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	e9c3 8900 	strd	r8, r9, [r3]
 8010630:	68e3      	ldr	r3, [r4, #12]
 8010632:	3301      	adds	r3, #1
 8010634:	60e3      	str	r3, [r4, #12]
 8010636:	e6be      	b.n	80103b6 <_scanf_float+0x8e>
 8010638:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801063c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010640:	4632      	mov	r2, r6
 8010642:	4638      	mov	r0, r7
 8010644:	4798      	blx	r3
 8010646:	6923      	ldr	r3, [r4, #16]
 8010648:	3b01      	subs	r3, #1
 801064a:	6123      	str	r3, [r4, #16]
 801064c:	e7a6      	b.n	801059c <_scanf_float+0x274>
 801064e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010652:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010656:	4632      	mov	r2, r6
 8010658:	4638      	mov	r0, r7
 801065a:	4798      	blx	r3
 801065c:	6923      	ldr	r3, [r4, #16]
 801065e:	3b01      	subs	r3, #1
 8010660:	6123      	str	r3, [r4, #16]
 8010662:	4545      	cmp	r5, r8
 8010664:	d8f3      	bhi.n	801064e <_scanf_float+0x326>
 8010666:	e6a5      	b.n	80103b4 <_scanf_float+0x8c>
 8010668:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801066c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010670:	4632      	mov	r2, r6
 8010672:	4638      	mov	r0, r7
 8010674:	4798      	blx	r3
 8010676:	6923      	ldr	r3, [r4, #16]
 8010678:	3b01      	subs	r3, #1
 801067a:	6123      	str	r3, [r4, #16]
 801067c:	4545      	cmp	r5, r8
 801067e:	d8f3      	bhi.n	8010668 <_scanf_float+0x340>
 8010680:	e698      	b.n	80103b4 <_scanf_float+0x8c>
 8010682:	9b03      	ldr	r3, [sp, #12]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d0bf      	beq.n	8010608 <_scanf_float+0x2e0>
 8010688:	9904      	ldr	r1, [sp, #16]
 801068a:	230a      	movs	r3, #10
 801068c:	4632      	mov	r2, r6
 801068e:	3101      	adds	r1, #1
 8010690:	4638      	mov	r0, r7
 8010692:	f001 f815 	bl	80116c0 <_strtol_r>
 8010696:	9b03      	ldr	r3, [sp, #12]
 8010698:	9d04      	ldr	r5, [sp, #16]
 801069a:	1ac2      	subs	r2, r0, r3
 801069c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80106a0:	429d      	cmp	r5, r3
 80106a2:	bf28      	it	cs
 80106a4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80106a8:	490f      	ldr	r1, [pc, #60]	; (80106e8 <_scanf_float+0x3c0>)
 80106aa:	4628      	mov	r0, r5
 80106ac:	f000 f8d4 	bl	8010858 <siprintf>
 80106b0:	e7aa      	b.n	8010608 <_scanf_float+0x2e0>
 80106b2:	f015 0504 	ands.w	r5, r5, #4
 80106b6:	d1b8      	bne.n	801062a <_scanf_float+0x302>
 80106b8:	681f      	ldr	r7, [r3, #0]
 80106ba:	ee10 2a10 	vmov	r2, s0
 80106be:	464b      	mov	r3, r9
 80106c0:	ee10 0a10 	vmov	r0, s0
 80106c4:	4649      	mov	r1, r9
 80106c6:	f7f0 fa49 	bl	8000b5c <__aeabi_dcmpun>
 80106ca:	b128      	cbz	r0, 80106d8 <_scanf_float+0x3b0>
 80106cc:	4628      	mov	r0, r5
 80106ce:	f000 f889 	bl	80107e4 <nanf>
 80106d2:	ed87 0a00 	vstr	s0, [r7]
 80106d6:	e7ab      	b.n	8010630 <_scanf_float+0x308>
 80106d8:	4640      	mov	r0, r8
 80106da:	4649      	mov	r1, r9
 80106dc:	f7f0 fa9c 	bl	8000c18 <__aeabi_d2f>
 80106e0:	6038      	str	r0, [r7, #0]
 80106e2:	e7a5      	b.n	8010630 <_scanf_float+0x308>
 80106e4:	2600      	movs	r6, #0
 80106e6:	e666      	b.n	80103b6 <_scanf_float+0x8e>
 80106e8:	08014dce 	.word	0x08014dce

080106ec <iprintf>:
 80106ec:	b40f      	push	{r0, r1, r2, r3}
 80106ee:	4b0a      	ldr	r3, [pc, #40]	; (8010718 <iprintf+0x2c>)
 80106f0:	b513      	push	{r0, r1, r4, lr}
 80106f2:	681c      	ldr	r4, [r3, #0]
 80106f4:	b124      	cbz	r4, 8010700 <iprintf+0x14>
 80106f6:	69a3      	ldr	r3, [r4, #24]
 80106f8:	b913      	cbnz	r3, 8010700 <iprintf+0x14>
 80106fa:	4620      	mov	r0, r4
 80106fc:	f002 f828 	bl	8012750 <__sinit>
 8010700:	ab05      	add	r3, sp, #20
 8010702:	9a04      	ldr	r2, [sp, #16]
 8010704:	68a1      	ldr	r1, [r4, #8]
 8010706:	9301      	str	r3, [sp, #4]
 8010708:	4620      	mov	r0, r4
 801070a:	f003 fc69 	bl	8013fe0 <_vfiprintf_r>
 801070e:	b002      	add	sp, #8
 8010710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010714:	b004      	add	sp, #16
 8010716:	4770      	bx	lr
 8010718:	2000000c 	.word	0x2000000c

0801071c <_puts_r>:
 801071c:	b570      	push	{r4, r5, r6, lr}
 801071e:	460e      	mov	r6, r1
 8010720:	4605      	mov	r5, r0
 8010722:	b118      	cbz	r0, 801072c <_puts_r+0x10>
 8010724:	6983      	ldr	r3, [r0, #24]
 8010726:	b90b      	cbnz	r3, 801072c <_puts_r+0x10>
 8010728:	f002 f812 	bl	8012750 <__sinit>
 801072c:	69ab      	ldr	r3, [r5, #24]
 801072e:	68ac      	ldr	r4, [r5, #8]
 8010730:	b913      	cbnz	r3, 8010738 <_puts_r+0x1c>
 8010732:	4628      	mov	r0, r5
 8010734:	f002 f80c 	bl	8012750 <__sinit>
 8010738:	4b23      	ldr	r3, [pc, #140]	; (80107c8 <_puts_r+0xac>)
 801073a:	429c      	cmp	r4, r3
 801073c:	d117      	bne.n	801076e <_puts_r+0x52>
 801073e:	686c      	ldr	r4, [r5, #4]
 8010740:	89a3      	ldrh	r3, [r4, #12]
 8010742:	071b      	lsls	r3, r3, #28
 8010744:	d51d      	bpl.n	8010782 <_puts_r+0x66>
 8010746:	6923      	ldr	r3, [r4, #16]
 8010748:	b1db      	cbz	r3, 8010782 <_puts_r+0x66>
 801074a:	3e01      	subs	r6, #1
 801074c:	68a3      	ldr	r3, [r4, #8]
 801074e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010752:	3b01      	subs	r3, #1
 8010754:	60a3      	str	r3, [r4, #8]
 8010756:	b9e9      	cbnz	r1, 8010794 <_puts_r+0x78>
 8010758:	2b00      	cmp	r3, #0
 801075a:	da2e      	bge.n	80107ba <_puts_r+0x9e>
 801075c:	4622      	mov	r2, r4
 801075e:	210a      	movs	r1, #10
 8010760:	4628      	mov	r0, r5
 8010762:	f000 ffdf 	bl	8011724 <__swbuf_r>
 8010766:	3001      	adds	r0, #1
 8010768:	d011      	beq.n	801078e <_puts_r+0x72>
 801076a:	200a      	movs	r0, #10
 801076c:	e011      	b.n	8010792 <_puts_r+0x76>
 801076e:	4b17      	ldr	r3, [pc, #92]	; (80107cc <_puts_r+0xb0>)
 8010770:	429c      	cmp	r4, r3
 8010772:	d101      	bne.n	8010778 <_puts_r+0x5c>
 8010774:	68ac      	ldr	r4, [r5, #8]
 8010776:	e7e3      	b.n	8010740 <_puts_r+0x24>
 8010778:	4b15      	ldr	r3, [pc, #84]	; (80107d0 <_puts_r+0xb4>)
 801077a:	429c      	cmp	r4, r3
 801077c:	bf08      	it	eq
 801077e:	68ec      	ldreq	r4, [r5, #12]
 8010780:	e7de      	b.n	8010740 <_puts_r+0x24>
 8010782:	4621      	mov	r1, r4
 8010784:	4628      	mov	r0, r5
 8010786:	f001 f831 	bl	80117ec <__swsetup_r>
 801078a:	2800      	cmp	r0, #0
 801078c:	d0dd      	beq.n	801074a <_puts_r+0x2e>
 801078e:	f04f 30ff 	mov.w	r0, #4294967295
 8010792:	bd70      	pop	{r4, r5, r6, pc}
 8010794:	2b00      	cmp	r3, #0
 8010796:	da04      	bge.n	80107a2 <_puts_r+0x86>
 8010798:	69a2      	ldr	r2, [r4, #24]
 801079a:	429a      	cmp	r2, r3
 801079c:	dc06      	bgt.n	80107ac <_puts_r+0x90>
 801079e:	290a      	cmp	r1, #10
 80107a0:	d004      	beq.n	80107ac <_puts_r+0x90>
 80107a2:	6823      	ldr	r3, [r4, #0]
 80107a4:	1c5a      	adds	r2, r3, #1
 80107a6:	6022      	str	r2, [r4, #0]
 80107a8:	7019      	strb	r1, [r3, #0]
 80107aa:	e7cf      	b.n	801074c <_puts_r+0x30>
 80107ac:	4622      	mov	r2, r4
 80107ae:	4628      	mov	r0, r5
 80107b0:	f000 ffb8 	bl	8011724 <__swbuf_r>
 80107b4:	3001      	adds	r0, #1
 80107b6:	d1c9      	bne.n	801074c <_puts_r+0x30>
 80107b8:	e7e9      	b.n	801078e <_puts_r+0x72>
 80107ba:	6823      	ldr	r3, [r4, #0]
 80107bc:	200a      	movs	r0, #10
 80107be:	1c5a      	adds	r2, r3, #1
 80107c0:	6022      	str	r2, [r4, #0]
 80107c2:	7018      	strb	r0, [r3, #0]
 80107c4:	e7e5      	b.n	8010792 <_puts_r+0x76>
 80107c6:	bf00      	nop
 80107c8:	08014e58 	.word	0x08014e58
 80107cc:	08014e78 	.word	0x08014e78
 80107d0:	08014e38 	.word	0x08014e38

080107d4 <puts>:
 80107d4:	4b02      	ldr	r3, [pc, #8]	; (80107e0 <puts+0xc>)
 80107d6:	4601      	mov	r1, r0
 80107d8:	6818      	ldr	r0, [r3, #0]
 80107da:	f7ff bf9f 	b.w	801071c <_puts_r>
 80107de:	bf00      	nop
 80107e0:	2000000c 	.word	0x2000000c

080107e4 <nanf>:
 80107e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80107ec <nanf+0x8>
 80107e8:	4770      	bx	lr
 80107ea:	bf00      	nop
 80107ec:	7fc00000 	.word	0x7fc00000

080107f0 <sniprintf>:
 80107f0:	b40c      	push	{r2, r3}
 80107f2:	b530      	push	{r4, r5, lr}
 80107f4:	4b17      	ldr	r3, [pc, #92]	; (8010854 <sniprintf+0x64>)
 80107f6:	1e0c      	subs	r4, r1, #0
 80107f8:	b09d      	sub	sp, #116	; 0x74
 80107fa:	681d      	ldr	r5, [r3, #0]
 80107fc:	da08      	bge.n	8010810 <sniprintf+0x20>
 80107fe:	238b      	movs	r3, #139	; 0x8b
 8010800:	602b      	str	r3, [r5, #0]
 8010802:	f04f 30ff 	mov.w	r0, #4294967295
 8010806:	b01d      	add	sp, #116	; 0x74
 8010808:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801080c:	b002      	add	sp, #8
 801080e:	4770      	bx	lr
 8010810:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010814:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010818:	bf14      	ite	ne
 801081a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801081e:	4623      	moveq	r3, r4
 8010820:	9304      	str	r3, [sp, #16]
 8010822:	9307      	str	r3, [sp, #28]
 8010824:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010828:	9002      	str	r0, [sp, #8]
 801082a:	9006      	str	r0, [sp, #24]
 801082c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010830:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010832:	ab21      	add	r3, sp, #132	; 0x84
 8010834:	a902      	add	r1, sp, #8
 8010836:	4628      	mov	r0, r5
 8010838:	9301      	str	r3, [sp, #4]
 801083a:	f003 f905 	bl	8013a48 <_svfiprintf_r>
 801083e:	1c43      	adds	r3, r0, #1
 8010840:	bfbc      	itt	lt
 8010842:	238b      	movlt	r3, #139	; 0x8b
 8010844:	602b      	strlt	r3, [r5, #0]
 8010846:	2c00      	cmp	r4, #0
 8010848:	d0dd      	beq.n	8010806 <sniprintf+0x16>
 801084a:	9b02      	ldr	r3, [sp, #8]
 801084c:	2200      	movs	r2, #0
 801084e:	701a      	strb	r2, [r3, #0]
 8010850:	e7d9      	b.n	8010806 <sniprintf+0x16>
 8010852:	bf00      	nop
 8010854:	2000000c 	.word	0x2000000c

08010858 <siprintf>:
 8010858:	b40e      	push	{r1, r2, r3}
 801085a:	b500      	push	{lr}
 801085c:	b09c      	sub	sp, #112	; 0x70
 801085e:	ab1d      	add	r3, sp, #116	; 0x74
 8010860:	9002      	str	r0, [sp, #8]
 8010862:	9006      	str	r0, [sp, #24]
 8010864:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010868:	4809      	ldr	r0, [pc, #36]	; (8010890 <siprintf+0x38>)
 801086a:	9107      	str	r1, [sp, #28]
 801086c:	9104      	str	r1, [sp, #16]
 801086e:	4909      	ldr	r1, [pc, #36]	; (8010894 <siprintf+0x3c>)
 8010870:	f853 2b04 	ldr.w	r2, [r3], #4
 8010874:	9105      	str	r1, [sp, #20]
 8010876:	6800      	ldr	r0, [r0, #0]
 8010878:	9301      	str	r3, [sp, #4]
 801087a:	a902      	add	r1, sp, #8
 801087c:	f003 f8e4 	bl	8013a48 <_svfiprintf_r>
 8010880:	9b02      	ldr	r3, [sp, #8]
 8010882:	2200      	movs	r2, #0
 8010884:	701a      	strb	r2, [r3, #0]
 8010886:	b01c      	add	sp, #112	; 0x70
 8010888:	f85d eb04 	ldr.w	lr, [sp], #4
 801088c:	b003      	add	sp, #12
 801088e:	4770      	bx	lr
 8010890:	2000000c 	.word	0x2000000c
 8010894:	ffff0208 	.word	0xffff0208

08010898 <siscanf>:
 8010898:	b40e      	push	{r1, r2, r3}
 801089a:	b530      	push	{r4, r5, lr}
 801089c:	b09c      	sub	sp, #112	; 0x70
 801089e:	ac1f      	add	r4, sp, #124	; 0x7c
 80108a0:	f44f 7201 	mov.w	r2, #516	; 0x204
 80108a4:	f854 5b04 	ldr.w	r5, [r4], #4
 80108a8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80108ac:	9002      	str	r0, [sp, #8]
 80108ae:	9006      	str	r0, [sp, #24]
 80108b0:	f7ef fca6 	bl	8000200 <strlen>
 80108b4:	4b0b      	ldr	r3, [pc, #44]	; (80108e4 <siscanf+0x4c>)
 80108b6:	9003      	str	r0, [sp, #12]
 80108b8:	9007      	str	r0, [sp, #28]
 80108ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80108bc:	480a      	ldr	r0, [pc, #40]	; (80108e8 <siscanf+0x50>)
 80108be:	9401      	str	r4, [sp, #4]
 80108c0:	2300      	movs	r3, #0
 80108c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80108c4:	9314      	str	r3, [sp, #80]	; 0x50
 80108c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80108ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80108ce:	462a      	mov	r2, r5
 80108d0:	4623      	mov	r3, r4
 80108d2:	a902      	add	r1, sp, #8
 80108d4:	6800      	ldr	r0, [r0, #0]
 80108d6:	f003 fa09 	bl	8013cec <__ssvfiscanf_r>
 80108da:	b01c      	add	sp, #112	; 0x70
 80108dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80108e0:	b003      	add	sp, #12
 80108e2:	4770      	bx	lr
 80108e4:	0801090f 	.word	0x0801090f
 80108e8:	2000000c 	.word	0x2000000c

080108ec <__sread>:
 80108ec:	b510      	push	{r4, lr}
 80108ee:	460c      	mov	r4, r1
 80108f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108f4:	f003 fde2 	bl	80144bc <_read_r>
 80108f8:	2800      	cmp	r0, #0
 80108fa:	bfab      	itete	ge
 80108fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80108fe:	89a3      	ldrhlt	r3, [r4, #12]
 8010900:	181b      	addge	r3, r3, r0
 8010902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010906:	bfac      	ite	ge
 8010908:	6563      	strge	r3, [r4, #84]	; 0x54
 801090a:	81a3      	strhlt	r3, [r4, #12]
 801090c:	bd10      	pop	{r4, pc}

0801090e <__seofread>:
 801090e:	2000      	movs	r0, #0
 8010910:	4770      	bx	lr

08010912 <__swrite>:
 8010912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010916:	461f      	mov	r7, r3
 8010918:	898b      	ldrh	r3, [r1, #12]
 801091a:	05db      	lsls	r3, r3, #23
 801091c:	4605      	mov	r5, r0
 801091e:	460c      	mov	r4, r1
 8010920:	4616      	mov	r6, r2
 8010922:	d505      	bpl.n	8010930 <__swrite+0x1e>
 8010924:	2302      	movs	r3, #2
 8010926:	2200      	movs	r2, #0
 8010928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801092c:	f002 fae2 	bl	8012ef4 <_lseek_r>
 8010930:	89a3      	ldrh	r3, [r4, #12]
 8010932:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010936:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801093a:	81a3      	strh	r3, [r4, #12]
 801093c:	4632      	mov	r2, r6
 801093e:	463b      	mov	r3, r7
 8010940:	4628      	mov	r0, r5
 8010942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010946:	f000 bf3f 	b.w	80117c8 <_write_r>

0801094a <__sseek>:
 801094a:	b510      	push	{r4, lr}
 801094c:	460c      	mov	r4, r1
 801094e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010952:	f002 facf 	bl	8012ef4 <_lseek_r>
 8010956:	1c43      	adds	r3, r0, #1
 8010958:	89a3      	ldrh	r3, [r4, #12]
 801095a:	bf15      	itete	ne
 801095c:	6560      	strne	r0, [r4, #84]	; 0x54
 801095e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010962:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010966:	81a3      	strheq	r3, [r4, #12]
 8010968:	bf18      	it	ne
 801096a:	81a3      	strhne	r3, [r4, #12]
 801096c:	bd10      	pop	{r4, pc}

0801096e <__sclose>:
 801096e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010972:	f000 bfa9 	b.w	80118c8 <_close_r>

08010976 <strcpy>:
 8010976:	4603      	mov	r3, r0
 8010978:	f811 2b01 	ldrb.w	r2, [r1], #1
 801097c:	f803 2b01 	strb.w	r2, [r3], #1
 8010980:	2a00      	cmp	r2, #0
 8010982:	d1f9      	bne.n	8010978 <strcpy+0x2>
 8010984:	4770      	bx	lr

08010986 <sulp>:
 8010986:	b570      	push	{r4, r5, r6, lr}
 8010988:	4604      	mov	r4, r0
 801098a:	460d      	mov	r5, r1
 801098c:	ec45 4b10 	vmov	d0, r4, r5
 8010990:	4616      	mov	r6, r2
 8010992:	f002 fe15 	bl	80135c0 <__ulp>
 8010996:	ec51 0b10 	vmov	r0, r1, d0
 801099a:	b17e      	cbz	r6, 80109bc <sulp+0x36>
 801099c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80109a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	dd09      	ble.n	80109bc <sulp+0x36>
 80109a8:	051b      	lsls	r3, r3, #20
 80109aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80109ae:	2400      	movs	r4, #0
 80109b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80109b4:	4622      	mov	r2, r4
 80109b6:	462b      	mov	r3, r5
 80109b8:	f7ef fe36 	bl	8000628 <__aeabi_dmul>
 80109bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080109c0 <_strtod_l>:
 80109c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109c4:	461f      	mov	r7, r3
 80109c6:	b0a1      	sub	sp, #132	; 0x84
 80109c8:	2300      	movs	r3, #0
 80109ca:	4681      	mov	r9, r0
 80109cc:	4638      	mov	r0, r7
 80109ce:	460e      	mov	r6, r1
 80109d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80109d2:	931c      	str	r3, [sp, #112]	; 0x70
 80109d4:	f002 fa7e 	bl	8012ed4 <__localeconv_l>
 80109d8:	4680      	mov	r8, r0
 80109da:	6800      	ldr	r0, [r0, #0]
 80109dc:	f7ef fc10 	bl	8000200 <strlen>
 80109e0:	f04f 0a00 	mov.w	sl, #0
 80109e4:	4604      	mov	r4, r0
 80109e6:	f04f 0b00 	mov.w	fp, #0
 80109ea:	961b      	str	r6, [sp, #108]	; 0x6c
 80109ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80109ee:	781a      	ldrb	r2, [r3, #0]
 80109f0:	2a0d      	cmp	r2, #13
 80109f2:	d832      	bhi.n	8010a5a <_strtod_l+0x9a>
 80109f4:	2a09      	cmp	r2, #9
 80109f6:	d236      	bcs.n	8010a66 <_strtod_l+0xa6>
 80109f8:	2a00      	cmp	r2, #0
 80109fa:	d03e      	beq.n	8010a7a <_strtod_l+0xba>
 80109fc:	2300      	movs	r3, #0
 80109fe:	930d      	str	r3, [sp, #52]	; 0x34
 8010a00:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8010a02:	782b      	ldrb	r3, [r5, #0]
 8010a04:	2b30      	cmp	r3, #48	; 0x30
 8010a06:	f040 80ac 	bne.w	8010b62 <_strtod_l+0x1a2>
 8010a0a:	786b      	ldrb	r3, [r5, #1]
 8010a0c:	2b58      	cmp	r3, #88	; 0x58
 8010a0e:	d001      	beq.n	8010a14 <_strtod_l+0x54>
 8010a10:	2b78      	cmp	r3, #120	; 0x78
 8010a12:	d167      	bne.n	8010ae4 <_strtod_l+0x124>
 8010a14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010a16:	9301      	str	r3, [sp, #4]
 8010a18:	ab1c      	add	r3, sp, #112	; 0x70
 8010a1a:	9300      	str	r3, [sp, #0]
 8010a1c:	9702      	str	r7, [sp, #8]
 8010a1e:	ab1d      	add	r3, sp, #116	; 0x74
 8010a20:	4a88      	ldr	r2, [pc, #544]	; (8010c44 <_strtod_l+0x284>)
 8010a22:	a91b      	add	r1, sp, #108	; 0x6c
 8010a24:	4648      	mov	r0, r9
 8010a26:	f001 ff6c 	bl	8012902 <__gethex>
 8010a2a:	f010 0407 	ands.w	r4, r0, #7
 8010a2e:	4606      	mov	r6, r0
 8010a30:	d005      	beq.n	8010a3e <_strtod_l+0x7e>
 8010a32:	2c06      	cmp	r4, #6
 8010a34:	d12b      	bne.n	8010a8e <_strtod_l+0xce>
 8010a36:	3501      	adds	r5, #1
 8010a38:	2300      	movs	r3, #0
 8010a3a:	951b      	str	r5, [sp, #108]	; 0x6c
 8010a3c:	930d      	str	r3, [sp, #52]	; 0x34
 8010a3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f040 859a 	bne.w	801157a <_strtod_l+0xbba>
 8010a46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010a48:	b1e3      	cbz	r3, 8010a84 <_strtod_l+0xc4>
 8010a4a:	4652      	mov	r2, sl
 8010a4c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010a50:	ec43 2b10 	vmov	d0, r2, r3
 8010a54:	b021      	add	sp, #132	; 0x84
 8010a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a5a:	2a2b      	cmp	r2, #43	; 0x2b
 8010a5c:	d015      	beq.n	8010a8a <_strtod_l+0xca>
 8010a5e:	2a2d      	cmp	r2, #45	; 0x2d
 8010a60:	d004      	beq.n	8010a6c <_strtod_l+0xac>
 8010a62:	2a20      	cmp	r2, #32
 8010a64:	d1ca      	bne.n	80109fc <_strtod_l+0x3c>
 8010a66:	3301      	adds	r3, #1
 8010a68:	931b      	str	r3, [sp, #108]	; 0x6c
 8010a6a:	e7bf      	b.n	80109ec <_strtod_l+0x2c>
 8010a6c:	2201      	movs	r2, #1
 8010a6e:	920d      	str	r2, [sp, #52]	; 0x34
 8010a70:	1c5a      	adds	r2, r3, #1
 8010a72:	921b      	str	r2, [sp, #108]	; 0x6c
 8010a74:	785b      	ldrb	r3, [r3, #1]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d1c2      	bne.n	8010a00 <_strtod_l+0x40>
 8010a7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010a7c:	961b      	str	r6, [sp, #108]	; 0x6c
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	f040 8579 	bne.w	8011576 <_strtod_l+0xbb6>
 8010a84:	4652      	mov	r2, sl
 8010a86:	465b      	mov	r3, fp
 8010a88:	e7e2      	b.n	8010a50 <_strtod_l+0x90>
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	e7ef      	b.n	8010a6e <_strtod_l+0xae>
 8010a8e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010a90:	b13a      	cbz	r2, 8010aa2 <_strtod_l+0xe2>
 8010a92:	2135      	movs	r1, #53	; 0x35
 8010a94:	a81e      	add	r0, sp, #120	; 0x78
 8010a96:	f002 fe8b 	bl	80137b0 <__copybits>
 8010a9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010a9c:	4648      	mov	r0, r9
 8010a9e:	f002 faf8 	bl	8013092 <_Bfree>
 8010aa2:	3c01      	subs	r4, #1
 8010aa4:	2c04      	cmp	r4, #4
 8010aa6:	d806      	bhi.n	8010ab6 <_strtod_l+0xf6>
 8010aa8:	e8df f004 	tbb	[pc, r4]
 8010aac:	1714030a 	.word	0x1714030a
 8010ab0:	0a          	.byte	0x0a
 8010ab1:	00          	.byte	0x00
 8010ab2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8010ab6:	0730      	lsls	r0, r6, #28
 8010ab8:	d5c1      	bpl.n	8010a3e <_strtod_l+0x7e>
 8010aba:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010abe:	e7be      	b.n	8010a3e <_strtod_l+0x7e>
 8010ac0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8010ac4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010ac6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010aca:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010ace:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010ad2:	e7f0      	b.n	8010ab6 <_strtod_l+0xf6>
 8010ad4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8010c48 <_strtod_l+0x288>
 8010ad8:	e7ed      	b.n	8010ab6 <_strtod_l+0xf6>
 8010ada:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010ade:	f04f 3aff 	mov.w	sl, #4294967295
 8010ae2:	e7e8      	b.n	8010ab6 <_strtod_l+0xf6>
 8010ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010ae6:	1c5a      	adds	r2, r3, #1
 8010ae8:	921b      	str	r2, [sp, #108]	; 0x6c
 8010aea:	785b      	ldrb	r3, [r3, #1]
 8010aec:	2b30      	cmp	r3, #48	; 0x30
 8010aee:	d0f9      	beq.n	8010ae4 <_strtod_l+0x124>
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d0a4      	beq.n	8010a3e <_strtod_l+0x7e>
 8010af4:	2301      	movs	r3, #1
 8010af6:	2500      	movs	r5, #0
 8010af8:	9306      	str	r3, [sp, #24]
 8010afa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010afc:	9308      	str	r3, [sp, #32]
 8010afe:	9507      	str	r5, [sp, #28]
 8010b00:	9505      	str	r5, [sp, #20]
 8010b02:	220a      	movs	r2, #10
 8010b04:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8010b06:	7807      	ldrb	r7, [r0, #0]
 8010b08:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8010b0c:	b2d9      	uxtb	r1, r3
 8010b0e:	2909      	cmp	r1, #9
 8010b10:	d929      	bls.n	8010b66 <_strtod_l+0x1a6>
 8010b12:	4622      	mov	r2, r4
 8010b14:	f8d8 1000 	ldr.w	r1, [r8]
 8010b18:	f003 fd24 	bl	8014564 <strncmp>
 8010b1c:	2800      	cmp	r0, #0
 8010b1e:	d031      	beq.n	8010b84 <_strtod_l+0x1c4>
 8010b20:	2000      	movs	r0, #0
 8010b22:	9c05      	ldr	r4, [sp, #20]
 8010b24:	9004      	str	r0, [sp, #16]
 8010b26:	463b      	mov	r3, r7
 8010b28:	4602      	mov	r2, r0
 8010b2a:	2b65      	cmp	r3, #101	; 0x65
 8010b2c:	d001      	beq.n	8010b32 <_strtod_l+0x172>
 8010b2e:	2b45      	cmp	r3, #69	; 0x45
 8010b30:	d114      	bne.n	8010b5c <_strtod_l+0x19c>
 8010b32:	b924      	cbnz	r4, 8010b3e <_strtod_l+0x17e>
 8010b34:	b910      	cbnz	r0, 8010b3c <_strtod_l+0x17c>
 8010b36:	9b06      	ldr	r3, [sp, #24]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d09e      	beq.n	8010a7a <_strtod_l+0xba>
 8010b3c:	2400      	movs	r4, #0
 8010b3e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8010b40:	1c73      	adds	r3, r6, #1
 8010b42:	931b      	str	r3, [sp, #108]	; 0x6c
 8010b44:	7873      	ldrb	r3, [r6, #1]
 8010b46:	2b2b      	cmp	r3, #43	; 0x2b
 8010b48:	d078      	beq.n	8010c3c <_strtod_l+0x27c>
 8010b4a:	2b2d      	cmp	r3, #45	; 0x2d
 8010b4c:	d070      	beq.n	8010c30 <_strtod_l+0x270>
 8010b4e:	f04f 0c00 	mov.w	ip, #0
 8010b52:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8010b56:	2f09      	cmp	r7, #9
 8010b58:	d97c      	bls.n	8010c54 <_strtod_l+0x294>
 8010b5a:	961b      	str	r6, [sp, #108]	; 0x6c
 8010b5c:	f04f 0e00 	mov.w	lr, #0
 8010b60:	e09a      	b.n	8010c98 <_strtod_l+0x2d8>
 8010b62:	2300      	movs	r3, #0
 8010b64:	e7c7      	b.n	8010af6 <_strtod_l+0x136>
 8010b66:	9905      	ldr	r1, [sp, #20]
 8010b68:	2908      	cmp	r1, #8
 8010b6a:	bfdd      	ittte	le
 8010b6c:	9907      	ldrle	r1, [sp, #28]
 8010b6e:	fb02 3301 	mlale	r3, r2, r1, r3
 8010b72:	9307      	strle	r3, [sp, #28]
 8010b74:	fb02 3505 	mlagt	r5, r2, r5, r3
 8010b78:	9b05      	ldr	r3, [sp, #20]
 8010b7a:	3001      	adds	r0, #1
 8010b7c:	3301      	adds	r3, #1
 8010b7e:	9305      	str	r3, [sp, #20]
 8010b80:	901b      	str	r0, [sp, #108]	; 0x6c
 8010b82:	e7bf      	b.n	8010b04 <_strtod_l+0x144>
 8010b84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010b86:	191a      	adds	r2, r3, r4
 8010b88:	921b      	str	r2, [sp, #108]	; 0x6c
 8010b8a:	9a05      	ldr	r2, [sp, #20]
 8010b8c:	5d1b      	ldrb	r3, [r3, r4]
 8010b8e:	2a00      	cmp	r2, #0
 8010b90:	d037      	beq.n	8010c02 <_strtod_l+0x242>
 8010b92:	9c05      	ldr	r4, [sp, #20]
 8010b94:	4602      	mov	r2, r0
 8010b96:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010b9a:	2909      	cmp	r1, #9
 8010b9c:	d913      	bls.n	8010bc6 <_strtod_l+0x206>
 8010b9e:	2101      	movs	r1, #1
 8010ba0:	9104      	str	r1, [sp, #16]
 8010ba2:	e7c2      	b.n	8010b2a <_strtod_l+0x16a>
 8010ba4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010ba6:	1c5a      	adds	r2, r3, #1
 8010ba8:	921b      	str	r2, [sp, #108]	; 0x6c
 8010baa:	785b      	ldrb	r3, [r3, #1]
 8010bac:	3001      	adds	r0, #1
 8010bae:	2b30      	cmp	r3, #48	; 0x30
 8010bb0:	d0f8      	beq.n	8010ba4 <_strtod_l+0x1e4>
 8010bb2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8010bb6:	2a08      	cmp	r2, #8
 8010bb8:	f200 84e4 	bhi.w	8011584 <_strtod_l+0xbc4>
 8010bbc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010bbe:	9208      	str	r2, [sp, #32]
 8010bc0:	4602      	mov	r2, r0
 8010bc2:	2000      	movs	r0, #0
 8010bc4:	4604      	mov	r4, r0
 8010bc6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8010bca:	f100 0101 	add.w	r1, r0, #1
 8010bce:	d012      	beq.n	8010bf6 <_strtod_l+0x236>
 8010bd0:	440a      	add	r2, r1
 8010bd2:	eb00 0c04 	add.w	ip, r0, r4
 8010bd6:	4621      	mov	r1, r4
 8010bd8:	270a      	movs	r7, #10
 8010bda:	458c      	cmp	ip, r1
 8010bdc:	d113      	bne.n	8010c06 <_strtod_l+0x246>
 8010bde:	1821      	adds	r1, r4, r0
 8010be0:	2908      	cmp	r1, #8
 8010be2:	f104 0401 	add.w	r4, r4, #1
 8010be6:	4404      	add	r4, r0
 8010be8:	dc19      	bgt.n	8010c1e <_strtod_l+0x25e>
 8010bea:	9b07      	ldr	r3, [sp, #28]
 8010bec:	210a      	movs	r1, #10
 8010bee:	fb01 e303 	mla	r3, r1, r3, lr
 8010bf2:	9307      	str	r3, [sp, #28]
 8010bf4:	2100      	movs	r1, #0
 8010bf6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010bf8:	1c58      	adds	r0, r3, #1
 8010bfa:	901b      	str	r0, [sp, #108]	; 0x6c
 8010bfc:	785b      	ldrb	r3, [r3, #1]
 8010bfe:	4608      	mov	r0, r1
 8010c00:	e7c9      	b.n	8010b96 <_strtod_l+0x1d6>
 8010c02:	9805      	ldr	r0, [sp, #20]
 8010c04:	e7d3      	b.n	8010bae <_strtod_l+0x1ee>
 8010c06:	2908      	cmp	r1, #8
 8010c08:	f101 0101 	add.w	r1, r1, #1
 8010c0c:	dc03      	bgt.n	8010c16 <_strtod_l+0x256>
 8010c0e:	9b07      	ldr	r3, [sp, #28]
 8010c10:	437b      	muls	r3, r7
 8010c12:	9307      	str	r3, [sp, #28]
 8010c14:	e7e1      	b.n	8010bda <_strtod_l+0x21a>
 8010c16:	2910      	cmp	r1, #16
 8010c18:	bfd8      	it	le
 8010c1a:	437d      	mulle	r5, r7
 8010c1c:	e7dd      	b.n	8010bda <_strtod_l+0x21a>
 8010c1e:	2c10      	cmp	r4, #16
 8010c20:	bfdc      	itt	le
 8010c22:	210a      	movle	r1, #10
 8010c24:	fb01 e505 	mlale	r5, r1, r5, lr
 8010c28:	e7e4      	b.n	8010bf4 <_strtod_l+0x234>
 8010c2a:	2301      	movs	r3, #1
 8010c2c:	9304      	str	r3, [sp, #16]
 8010c2e:	e781      	b.n	8010b34 <_strtod_l+0x174>
 8010c30:	f04f 0c01 	mov.w	ip, #1
 8010c34:	1cb3      	adds	r3, r6, #2
 8010c36:	931b      	str	r3, [sp, #108]	; 0x6c
 8010c38:	78b3      	ldrb	r3, [r6, #2]
 8010c3a:	e78a      	b.n	8010b52 <_strtod_l+0x192>
 8010c3c:	f04f 0c00 	mov.w	ip, #0
 8010c40:	e7f8      	b.n	8010c34 <_strtod_l+0x274>
 8010c42:	bf00      	nop
 8010c44:	08014dd4 	.word	0x08014dd4
 8010c48:	7ff00000 	.word	0x7ff00000
 8010c4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c4e:	1c5f      	adds	r7, r3, #1
 8010c50:	971b      	str	r7, [sp, #108]	; 0x6c
 8010c52:	785b      	ldrb	r3, [r3, #1]
 8010c54:	2b30      	cmp	r3, #48	; 0x30
 8010c56:	d0f9      	beq.n	8010c4c <_strtod_l+0x28c>
 8010c58:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8010c5c:	2f08      	cmp	r7, #8
 8010c5e:	f63f af7d 	bhi.w	8010b5c <_strtod_l+0x19c>
 8010c62:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8010c66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c68:	930a      	str	r3, [sp, #40]	; 0x28
 8010c6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c6c:	1c5f      	adds	r7, r3, #1
 8010c6e:	971b      	str	r7, [sp, #108]	; 0x6c
 8010c70:	785b      	ldrb	r3, [r3, #1]
 8010c72:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8010c76:	f1b8 0f09 	cmp.w	r8, #9
 8010c7a:	d937      	bls.n	8010cec <_strtod_l+0x32c>
 8010c7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010c7e:	1a7f      	subs	r7, r7, r1
 8010c80:	2f08      	cmp	r7, #8
 8010c82:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8010c86:	dc37      	bgt.n	8010cf8 <_strtod_l+0x338>
 8010c88:	45be      	cmp	lr, r7
 8010c8a:	bfa8      	it	ge
 8010c8c:	46be      	movge	lr, r7
 8010c8e:	f1bc 0f00 	cmp.w	ip, #0
 8010c92:	d001      	beq.n	8010c98 <_strtod_l+0x2d8>
 8010c94:	f1ce 0e00 	rsb	lr, lr, #0
 8010c98:	2c00      	cmp	r4, #0
 8010c9a:	d151      	bne.n	8010d40 <_strtod_l+0x380>
 8010c9c:	2800      	cmp	r0, #0
 8010c9e:	f47f aece 	bne.w	8010a3e <_strtod_l+0x7e>
 8010ca2:	9a06      	ldr	r2, [sp, #24]
 8010ca4:	2a00      	cmp	r2, #0
 8010ca6:	f47f aeca 	bne.w	8010a3e <_strtod_l+0x7e>
 8010caa:	9a04      	ldr	r2, [sp, #16]
 8010cac:	2a00      	cmp	r2, #0
 8010cae:	f47f aee4 	bne.w	8010a7a <_strtod_l+0xba>
 8010cb2:	2b4e      	cmp	r3, #78	; 0x4e
 8010cb4:	d027      	beq.n	8010d06 <_strtod_l+0x346>
 8010cb6:	dc21      	bgt.n	8010cfc <_strtod_l+0x33c>
 8010cb8:	2b49      	cmp	r3, #73	; 0x49
 8010cba:	f47f aede 	bne.w	8010a7a <_strtod_l+0xba>
 8010cbe:	49a0      	ldr	r1, [pc, #640]	; (8010f40 <_strtod_l+0x580>)
 8010cc0:	a81b      	add	r0, sp, #108	; 0x6c
 8010cc2:	f002 f851 	bl	8012d68 <__match>
 8010cc6:	2800      	cmp	r0, #0
 8010cc8:	f43f aed7 	beq.w	8010a7a <_strtod_l+0xba>
 8010ccc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010cce:	499d      	ldr	r1, [pc, #628]	; (8010f44 <_strtod_l+0x584>)
 8010cd0:	3b01      	subs	r3, #1
 8010cd2:	a81b      	add	r0, sp, #108	; 0x6c
 8010cd4:	931b      	str	r3, [sp, #108]	; 0x6c
 8010cd6:	f002 f847 	bl	8012d68 <__match>
 8010cda:	b910      	cbnz	r0, 8010ce2 <_strtod_l+0x322>
 8010cdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010cde:	3301      	adds	r3, #1
 8010ce0:	931b      	str	r3, [sp, #108]	; 0x6c
 8010ce2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8010f58 <_strtod_l+0x598>
 8010ce6:	f04f 0a00 	mov.w	sl, #0
 8010cea:	e6a8      	b.n	8010a3e <_strtod_l+0x7e>
 8010cec:	210a      	movs	r1, #10
 8010cee:	fb01 3e0e 	mla	lr, r1, lr, r3
 8010cf2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010cf6:	e7b8      	b.n	8010c6a <_strtod_l+0x2aa>
 8010cf8:	46be      	mov	lr, r7
 8010cfa:	e7c8      	b.n	8010c8e <_strtod_l+0x2ce>
 8010cfc:	2b69      	cmp	r3, #105	; 0x69
 8010cfe:	d0de      	beq.n	8010cbe <_strtod_l+0x2fe>
 8010d00:	2b6e      	cmp	r3, #110	; 0x6e
 8010d02:	f47f aeba 	bne.w	8010a7a <_strtod_l+0xba>
 8010d06:	4990      	ldr	r1, [pc, #576]	; (8010f48 <_strtod_l+0x588>)
 8010d08:	a81b      	add	r0, sp, #108	; 0x6c
 8010d0a:	f002 f82d 	bl	8012d68 <__match>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	f43f aeb3 	beq.w	8010a7a <_strtod_l+0xba>
 8010d14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010d16:	781b      	ldrb	r3, [r3, #0]
 8010d18:	2b28      	cmp	r3, #40	; 0x28
 8010d1a:	d10e      	bne.n	8010d3a <_strtod_l+0x37a>
 8010d1c:	aa1e      	add	r2, sp, #120	; 0x78
 8010d1e:	498b      	ldr	r1, [pc, #556]	; (8010f4c <_strtod_l+0x58c>)
 8010d20:	a81b      	add	r0, sp, #108	; 0x6c
 8010d22:	f002 f835 	bl	8012d90 <__hexnan>
 8010d26:	2805      	cmp	r0, #5
 8010d28:	d107      	bne.n	8010d3a <_strtod_l+0x37a>
 8010d2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010d2c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8010d30:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010d34:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010d38:	e681      	b.n	8010a3e <_strtod_l+0x7e>
 8010d3a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8010f60 <_strtod_l+0x5a0>
 8010d3e:	e7d2      	b.n	8010ce6 <_strtod_l+0x326>
 8010d40:	ebae 0302 	sub.w	r3, lr, r2
 8010d44:	9306      	str	r3, [sp, #24]
 8010d46:	9b05      	ldr	r3, [sp, #20]
 8010d48:	9807      	ldr	r0, [sp, #28]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	bf08      	it	eq
 8010d4e:	4623      	moveq	r3, r4
 8010d50:	2c10      	cmp	r4, #16
 8010d52:	9305      	str	r3, [sp, #20]
 8010d54:	46a0      	mov	r8, r4
 8010d56:	bfa8      	it	ge
 8010d58:	f04f 0810 	movge.w	r8, #16
 8010d5c:	f7ef fbea 	bl	8000534 <__aeabi_ui2d>
 8010d60:	2c09      	cmp	r4, #9
 8010d62:	4682      	mov	sl, r0
 8010d64:	468b      	mov	fp, r1
 8010d66:	dc13      	bgt.n	8010d90 <_strtod_l+0x3d0>
 8010d68:	9b06      	ldr	r3, [sp, #24]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	f43f ae67 	beq.w	8010a3e <_strtod_l+0x7e>
 8010d70:	9b06      	ldr	r3, [sp, #24]
 8010d72:	dd7a      	ble.n	8010e6a <_strtod_l+0x4aa>
 8010d74:	2b16      	cmp	r3, #22
 8010d76:	dc61      	bgt.n	8010e3c <_strtod_l+0x47c>
 8010d78:	4a75      	ldr	r2, [pc, #468]	; (8010f50 <_strtod_l+0x590>)
 8010d7a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8010d7e:	e9de 0100 	ldrd	r0, r1, [lr]
 8010d82:	4652      	mov	r2, sl
 8010d84:	465b      	mov	r3, fp
 8010d86:	f7ef fc4f 	bl	8000628 <__aeabi_dmul>
 8010d8a:	4682      	mov	sl, r0
 8010d8c:	468b      	mov	fp, r1
 8010d8e:	e656      	b.n	8010a3e <_strtod_l+0x7e>
 8010d90:	4b6f      	ldr	r3, [pc, #444]	; (8010f50 <_strtod_l+0x590>)
 8010d92:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010d96:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010d9a:	f7ef fc45 	bl	8000628 <__aeabi_dmul>
 8010d9e:	4606      	mov	r6, r0
 8010da0:	4628      	mov	r0, r5
 8010da2:	460f      	mov	r7, r1
 8010da4:	f7ef fbc6 	bl	8000534 <__aeabi_ui2d>
 8010da8:	4602      	mov	r2, r0
 8010daa:	460b      	mov	r3, r1
 8010dac:	4630      	mov	r0, r6
 8010dae:	4639      	mov	r1, r7
 8010db0:	f7ef fa84 	bl	80002bc <__adddf3>
 8010db4:	2c0f      	cmp	r4, #15
 8010db6:	4682      	mov	sl, r0
 8010db8:	468b      	mov	fp, r1
 8010dba:	ddd5      	ble.n	8010d68 <_strtod_l+0x3a8>
 8010dbc:	9b06      	ldr	r3, [sp, #24]
 8010dbe:	eba4 0808 	sub.w	r8, r4, r8
 8010dc2:	4498      	add	r8, r3
 8010dc4:	f1b8 0f00 	cmp.w	r8, #0
 8010dc8:	f340 8096 	ble.w	8010ef8 <_strtod_l+0x538>
 8010dcc:	f018 030f 	ands.w	r3, r8, #15
 8010dd0:	d00a      	beq.n	8010de8 <_strtod_l+0x428>
 8010dd2:	495f      	ldr	r1, [pc, #380]	; (8010f50 <_strtod_l+0x590>)
 8010dd4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010dd8:	4652      	mov	r2, sl
 8010dda:	465b      	mov	r3, fp
 8010ddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010de0:	f7ef fc22 	bl	8000628 <__aeabi_dmul>
 8010de4:	4682      	mov	sl, r0
 8010de6:	468b      	mov	fp, r1
 8010de8:	f038 080f 	bics.w	r8, r8, #15
 8010dec:	d073      	beq.n	8010ed6 <_strtod_l+0x516>
 8010dee:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010df2:	dd47      	ble.n	8010e84 <_strtod_l+0x4c4>
 8010df4:	2400      	movs	r4, #0
 8010df6:	46a0      	mov	r8, r4
 8010df8:	9407      	str	r4, [sp, #28]
 8010dfa:	9405      	str	r4, [sp, #20]
 8010dfc:	2322      	movs	r3, #34	; 0x22
 8010dfe:	f8df b158 	ldr.w	fp, [pc, #344]	; 8010f58 <_strtod_l+0x598>
 8010e02:	f8c9 3000 	str.w	r3, [r9]
 8010e06:	f04f 0a00 	mov.w	sl, #0
 8010e0a:	9b07      	ldr	r3, [sp, #28]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	f43f ae16 	beq.w	8010a3e <_strtod_l+0x7e>
 8010e12:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010e14:	4648      	mov	r0, r9
 8010e16:	f002 f93c 	bl	8013092 <_Bfree>
 8010e1a:	9905      	ldr	r1, [sp, #20]
 8010e1c:	4648      	mov	r0, r9
 8010e1e:	f002 f938 	bl	8013092 <_Bfree>
 8010e22:	4641      	mov	r1, r8
 8010e24:	4648      	mov	r0, r9
 8010e26:	f002 f934 	bl	8013092 <_Bfree>
 8010e2a:	9907      	ldr	r1, [sp, #28]
 8010e2c:	4648      	mov	r0, r9
 8010e2e:	f002 f930 	bl	8013092 <_Bfree>
 8010e32:	4621      	mov	r1, r4
 8010e34:	4648      	mov	r0, r9
 8010e36:	f002 f92c 	bl	8013092 <_Bfree>
 8010e3a:	e600      	b.n	8010a3e <_strtod_l+0x7e>
 8010e3c:	9a06      	ldr	r2, [sp, #24]
 8010e3e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8010e42:	4293      	cmp	r3, r2
 8010e44:	dbba      	blt.n	8010dbc <_strtod_l+0x3fc>
 8010e46:	4d42      	ldr	r5, [pc, #264]	; (8010f50 <_strtod_l+0x590>)
 8010e48:	f1c4 040f 	rsb	r4, r4, #15
 8010e4c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8010e50:	4652      	mov	r2, sl
 8010e52:	465b      	mov	r3, fp
 8010e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e58:	f7ef fbe6 	bl	8000628 <__aeabi_dmul>
 8010e5c:	9b06      	ldr	r3, [sp, #24]
 8010e5e:	1b1c      	subs	r4, r3, r4
 8010e60:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8010e64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010e68:	e78d      	b.n	8010d86 <_strtod_l+0x3c6>
 8010e6a:	f113 0f16 	cmn.w	r3, #22
 8010e6e:	dba5      	blt.n	8010dbc <_strtod_l+0x3fc>
 8010e70:	4a37      	ldr	r2, [pc, #220]	; (8010f50 <_strtod_l+0x590>)
 8010e72:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8010e76:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010e7a:	4650      	mov	r0, sl
 8010e7c:	4659      	mov	r1, fp
 8010e7e:	f7ef fcfd 	bl	800087c <__aeabi_ddiv>
 8010e82:	e782      	b.n	8010d8a <_strtod_l+0x3ca>
 8010e84:	2300      	movs	r3, #0
 8010e86:	4e33      	ldr	r6, [pc, #204]	; (8010f54 <_strtod_l+0x594>)
 8010e88:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010e8c:	4650      	mov	r0, sl
 8010e8e:	4659      	mov	r1, fp
 8010e90:	461d      	mov	r5, r3
 8010e92:	f1b8 0f01 	cmp.w	r8, #1
 8010e96:	dc21      	bgt.n	8010edc <_strtod_l+0x51c>
 8010e98:	b10b      	cbz	r3, 8010e9e <_strtod_l+0x4de>
 8010e9a:	4682      	mov	sl, r0
 8010e9c:	468b      	mov	fp, r1
 8010e9e:	4b2d      	ldr	r3, [pc, #180]	; (8010f54 <_strtod_l+0x594>)
 8010ea0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010ea4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010ea8:	4652      	mov	r2, sl
 8010eaa:	465b      	mov	r3, fp
 8010eac:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010eb0:	f7ef fbba 	bl	8000628 <__aeabi_dmul>
 8010eb4:	4b28      	ldr	r3, [pc, #160]	; (8010f58 <_strtod_l+0x598>)
 8010eb6:	460a      	mov	r2, r1
 8010eb8:	400b      	ands	r3, r1
 8010eba:	4928      	ldr	r1, [pc, #160]	; (8010f5c <_strtod_l+0x59c>)
 8010ebc:	428b      	cmp	r3, r1
 8010ebe:	4682      	mov	sl, r0
 8010ec0:	d898      	bhi.n	8010df4 <_strtod_l+0x434>
 8010ec2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010ec6:	428b      	cmp	r3, r1
 8010ec8:	bf86      	itte	hi
 8010eca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8010f64 <_strtod_l+0x5a4>
 8010ece:	f04f 3aff 	movhi.w	sl, #4294967295
 8010ed2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	9304      	str	r3, [sp, #16]
 8010eda:	e077      	b.n	8010fcc <_strtod_l+0x60c>
 8010edc:	f018 0f01 	tst.w	r8, #1
 8010ee0:	d006      	beq.n	8010ef0 <_strtod_l+0x530>
 8010ee2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8010ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eea:	f7ef fb9d 	bl	8000628 <__aeabi_dmul>
 8010eee:	2301      	movs	r3, #1
 8010ef0:	3501      	adds	r5, #1
 8010ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010ef6:	e7cc      	b.n	8010e92 <_strtod_l+0x4d2>
 8010ef8:	d0ed      	beq.n	8010ed6 <_strtod_l+0x516>
 8010efa:	f1c8 0800 	rsb	r8, r8, #0
 8010efe:	f018 020f 	ands.w	r2, r8, #15
 8010f02:	d00a      	beq.n	8010f1a <_strtod_l+0x55a>
 8010f04:	4b12      	ldr	r3, [pc, #72]	; (8010f50 <_strtod_l+0x590>)
 8010f06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f0a:	4650      	mov	r0, sl
 8010f0c:	4659      	mov	r1, fp
 8010f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f12:	f7ef fcb3 	bl	800087c <__aeabi_ddiv>
 8010f16:	4682      	mov	sl, r0
 8010f18:	468b      	mov	fp, r1
 8010f1a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010f1e:	d0da      	beq.n	8010ed6 <_strtod_l+0x516>
 8010f20:	f1b8 0f1f 	cmp.w	r8, #31
 8010f24:	dd20      	ble.n	8010f68 <_strtod_l+0x5a8>
 8010f26:	2400      	movs	r4, #0
 8010f28:	46a0      	mov	r8, r4
 8010f2a:	9407      	str	r4, [sp, #28]
 8010f2c:	9405      	str	r4, [sp, #20]
 8010f2e:	2322      	movs	r3, #34	; 0x22
 8010f30:	f04f 0a00 	mov.w	sl, #0
 8010f34:	f04f 0b00 	mov.w	fp, #0
 8010f38:	f8c9 3000 	str.w	r3, [r9]
 8010f3c:	e765      	b.n	8010e0a <_strtod_l+0x44a>
 8010f3e:	bf00      	nop
 8010f40:	08014da1 	.word	0x08014da1
 8010f44:	08014e2b 	.word	0x08014e2b
 8010f48:	08014da9 	.word	0x08014da9
 8010f4c:	08014de8 	.word	0x08014de8
 8010f50:	08014ed0 	.word	0x08014ed0
 8010f54:	08014ea8 	.word	0x08014ea8
 8010f58:	7ff00000 	.word	0x7ff00000
 8010f5c:	7ca00000 	.word	0x7ca00000
 8010f60:	fff80000 	.word	0xfff80000
 8010f64:	7fefffff 	.word	0x7fefffff
 8010f68:	f018 0310 	ands.w	r3, r8, #16
 8010f6c:	bf18      	it	ne
 8010f6e:	236a      	movne	r3, #106	; 0x6a
 8010f70:	4da0      	ldr	r5, [pc, #640]	; (80111f4 <_strtod_l+0x834>)
 8010f72:	9304      	str	r3, [sp, #16]
 8010f74:	4650      	mov	r0, sl
 8010f76:	4659      	mov	r1, fp
 8010f78:	2300      	movs	r3, #0
 8010f7a:	f1b8 0f00 	cmp.w	r8, #0
 8010f7e:	f300 810a 	bgt.w	8011196 <_strtod_l+0x7d6>
 8010f82:	b10b      	cbz	r3, 8010f88 <_strtod_l+0x5c8>
 8010f84:	4682      	mov	sl, r0
 8010f86:	468b      	mov	fp, r1
 8010f88:	9b04      	ldr	r3, [sp, #16]
 8010f8a:	b1bb      	cbz	r3, 8010fbc <_strtod_l+0x5fc>
 8010f8c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8010f90:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	4659      	mov	r1, fp
 8010f98:	dd10      	ble.n	8010fbc <_strtod_l+0x5fc>
 8010f9a:	2b1f      	cmp	r3, #31
 8010f9c:	f340 8107 	ble.w	80111ae <_strtod_l+0x7ee>
 8010fa0:	2b34      	cmp	r3, #52	; 0x34
 8010fa2:	bfde      	ittt	le
 8010fa4:	3b20      	suble	r3, #32
 8010fa6:	f04f 32ff 	movle.w	r2, #4294967295
 8010faa:	fa02 f303 	lslle.w	r3, r2, r3
 8010fae:	f04f 0a00 	mov.w	sl, #0
 8010fb2:	bfcc      	ite	gt
 8010fb4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010fb8:	ea03 0b01 	andle.w	fp, r3, r1
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	4650      	mov	r0, sl
 8010fc2:	4659      	mov	r1, fp
 8010fc4:	f7ef fd98 	bl	8000af8 <__aeabi_dcmpeq>
 8010fc8:	2800      	cmp	r0, #0
 8010fca:	d1ac      	bne.n	8010f26 <_strtod_l+0x566>
 8010fcc:	9b07      	ldr	r3, [sp, #28]
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	9a05      	ldr	r2, [sp, #20]
 8010fd2:	9908      	ldr	r1, [sp, #32]
 8010fd4:	4623      	mov	r3, r4
 8010fd6:	4648      	mov	r0, r9
 8010fd8:	f002 f8ad 	bl	8013136 <__s2b>
 8010fdc:	9007      	str	r0, [sp, #28]
 8010fde:	2800      	cmp	r0, #0
 8010fe0:	f43f af08 	beq.w	8010df4 <_strtod_l+0x434>
 8010fe4:	9a06      	ldr	r2, [sp, #24]
 8010fe6:	9b06      	ldr	r3, [sp, #24]
 8010fe8:	2a00      	cmp	r2, #0
 8010fea:	f1c3 0300 	rsb	r3, r3, #0
 8010fee:	bfa8      	it	ge
 8010ff0:	2300      	movge	r3, #0
 8010ff2:	930e      	str	r3, [sp, #56]	; 0x38
 8010ff4:	2400      	movs	r4, #0
 8010ff6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010ffa:	9316      	str	r3, [sp, #88]	; 0x58
 8010ffc:	46a0      	mov	r8, r4
 8010ffe:	9b07      	ldr	r3, [sp, #28]
 8011000:	4648      	mov	r0, r9
 8011002:	6859      	ldr	r1, [r3, #4]
 8011004:	f002 f811 	bl	801302a <_Balloc>
 8011008:	9005      	str	r0, [sp, #20]
 801100a:	2800      	cmp	r0, #0
 801100c:	f43f aef6 	beq.w	8010dfc <_strtod_l+0x43c>
 8011010:	9b07      	ldr	r3, [sp, #28]
 8011012:	691a      	ldr	r2, [r3, #16]
 8011014:	3202      	adds	r2, #2
 8011016:	f103 010c 	add.w	r1, r3, #12
 801101a:	0092      	lsls	r2, r2, #2
 801101c:	300c      	adds	r0, #12
 801101e:	f001 fff9 	bl	8013014 <memcpy>
 8011022:	aa1e      	add	r2, sp, #120	; 0x78
 8011024:	a91d      	add	r1, sp, #116	; 0x74
 8011026:	ec4b ab10 	vmov	d0, sl, fp
 801102a:	4648      	mov	r0, r9
 801102c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8011030:	f002 fb3c 	bl	80136ac <__d2b>
 8011034:	901c      	str	r0, [sp, #112]	; 0x70
 8011036:	2800      	cmp	r0, #0
 8011038:	f43f aee0 	beq.w	8010dfc <_strtod_l+0x43c>
 801103c:	2101      	movs	r1, #1
 801103e:	4648      	mov	r0, r9
 8011040:	f002 f905 	bl	801324e <__i2b>
 8011044:	4680      	mov	r8, r0
 8011046:	2800      	cmp	r0, #0
 8011048:	f43f aed8 	beq.w	8010dfc <_strtod_l+0x43c>
 801104c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801104e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8011050:	2e00      	cmp	r6, #0
 8011052:	bfab      	itete	ge
 8011054:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8011056:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8011058:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801105a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801105c:	bfac      	ite	ge
 801105e:	18f7      	addge	r7, r6, r3
 8011060:	1b9d      	sublt	r5, r3, r6
 8011062:	9b04      	ldr	r3, [sp, #16]
 8011064:	1af6      	subs	r6, r6, r3
 8011066:	4416      	add	r6, r2
 8011068:	4b63      	ldr	r3, [pc, #396]	; (80111f8 <_strtod_l+0x838>)
 801106a:	3e01      	subs	r6, #1
 801106c:	429e      	cmp	r6, r3
 801106e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8011072:	f280 80af 	bge.w	80111d4 <_strtod_l+0x814>
 8011076:	1b9b      	subs	r3, r3, r6
 8011078:	2b1f      	cmp	r3, #31
 801107a:	eba2 0203 	sub.w	r2, r2, r3
 801107e:	f04f 0101 	mov.w	r1, #1
 8011082:	f300 809b 	bgt.w	80111bc <_strtod_l+0x7fc>
 8011086:	fa01 f303 	lsl.w	r3, r1, r3
 801108a:	930f      	str	r3, [sp, #60]	; 0x3c
 801108c:	2300      	movs	r3, #0
 801108e:	930a      	str	r3, [sp, #40]	; 0x28
 8011090:	18be      	adds	r6, r7, r2
 8011092:	9b04      	ldr	r3, [sp, #16]
 8011094:	42b7      	cmp	r7, r6
 8011096:	4415      	add	r5, r2
 8011098:	441d      	add	r5, r3
 801109a:	463b      	mov	r3, r7
 801109c:	bfa8      	it	ge
 801109e:	4633      	movge	r3, r6
 80110a0:	42ab      	cmp	r3, r5
 80110a2:	bfa8      	it	ge
 80110a4:	462b      	movge	r3, r5
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	bfc2      	ittt	gt
 80110aa:	1af6      	subgt	r6, r6, r3
 80110ac:	1aed      	subgt	r5, r5, r3
 80110ae:	1aff      	subgt	r7, r7, r3
 80110b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80110b2:	b1bb      	cbz	r3, 80110e4 <_strtod_l+0x724>
 80110b4:	4641      	mov	r1, r8
 80110b6:	461a      	mov	r2, r3
 80110b8:	4648      	mov	r0, r9
 80110ba:	f002 f967 	bl	801338c <__pow5mult>
 80110be:	4680      	mov	r8, r0
 80110c0:	2800      	cmp	r0, #0
 80110c2:	f43f ae9b 	beq.w	8010dfc <_strtod_l+0x43c>
 80110c6:	4601      	mov	r1, r0
 80110c8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80110ca:	4648      	mov	r0, r9
 80110cc:	f002 f8c8 	bl	8013260 <__multiply>
 80110d0:	900c      	str	r0, [sp, #48]	; 0x30
 80110d2:	2800      	cmp	r0, #0
 80110d4:	f43f ae92 	beq.w	8010dfc <_strtod_l+0x43c>
 80110d8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80110da:	4648      	mov	r0, r9
 80110dc:	f001 ffd9 	bl	8013092 <_Bfree>
 80110e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110e2:	931c      	str	r3, [sp, #112]	; 0x70
 80110e4:	2e00      	cmp	r6, #0
 80110e6:	dc7a      	bgt.n	80111de <_strtod_l+0x81e>
 80110e8:	9b06      	ldr	r3, [sp, #24]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	dd08      	ble.n	8011100 <_strtod_l+0x740>
 80110ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80110f0:	9905      	ldr	r1, [sp, #20]
 80110f2:	4648      	mov	r0, r9
 80110f4:	f002 f94a 	bl	801338c <__pow5mult>
 80110f8:	9005      	str	r0, [sp, #20]
 80110fa:	2800      	cmp	r0, #0
 80110fc:	f43f ae7e 	beq.w	8010dfc <_strtod_l+0x43c>
 8011100:	2d00      	cmp	r5, #0
 8011102:	dd08      	ble.n	8011116 <_strtod_l+0x756>
 8011104:	462a      	mov	r2, r5
 8011106:	9905      	ldr	r1, [sp, #20]
 8011108:	4648      	mov	r0, r9
 801110a:	f002 f98d 	bl	8013428 <__lshift>
 801110e:	9005      	str	r0, [sp, #20]
 8011110:	2800      	cmp	r0, #0
 8011112:	f43f ae73 	beq.w	8010dfc <_strtod_l+0x43c>
 8011116:	2f00      	cmp	r7, #0
 8011118:	dd08      	ble.n	801112c <_strtod_l+0x76c>
 801111a:	4641      	mov	r1, r8
 801111c:	463a      	mov	r2, r7
 801111e:	4648      	mov	r0, r9
 8011120:	f002 f982 	bl	8013428 <__lshift>
 8011124:	4680      	mov	r8, r0
 8011126:	2800      	cmp	r0, #0
 8011128:	f43f ae68 	beq.w	8010dfc <_strtod_l+0x43c>
 801112c:	9a05      	ldr	r2, [sp, #20]
 801112e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011130:	4648      	mov	r0, r9
 8011132:	f002 f9e7 	bl	8013504 <__mdiff>
 8011136:	4604      	mov	r4, r0
 8011138:	2800      	cmp	r0, #0
 801113a:	f43f ae5f 	beq.w	8010dfc <_strtod_l+0x43c>
 801113e:	68c3      	ldr	r3, [r0, #12]
 8011140:	930c      	str	r3, [sp, #48]	; 0x30
 8011142:	2300      	movs	r3, #0
 8011144:	60c3      	str	r3, [r0, #12]
 8011146:	4641      	mov	r1, r8
 8011148:	f002 f9c2 	bl	80134d0 <__mcmp>
 801114c:	2800      	cmp	r0, #0
 801114e:	da55      	bge.n	80111fc <_strtod_l+0x83c>
 8011150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011152:	b9e3      	cbnz	r3, 801118e <_strtod_l+0x7ce>
 8011154:	f1ba 0f00 	cmp.w	sl, #0
 8011158:	d119      	bne.n	801118e <_strtod_l+0x7ce>
 801115a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801115e:	b9b3      	cbnz	r3, 801118e <_strtod_l+0x7ce>
 8011160:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011164:	0d1b      	lsrs	r3, r3, #20
 8011166:	051b      	lsls	r3, r3, #20
 8011168:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801116c:	d90f      	bls.n	801118e <_strtod_l+0x7ce>
 801116e:	6963      	ldr	r3, [r4, #20]
 8011170:	b913      	cbnz	r3, 8011178 <_strtod_l+0x7b8>
 8011172:	6923      	ldr	r3, [r4, #16]
 8011174:	2b01      	cmp	r3, #1
 8011176:	dd0a      	ble.n	801118e <_strtod_l+0x7ce>
 8011178:	4621      	mov	r1, r4
 801117a:	2201      	movs	r2, #1
 801117c:	4648      	mov	r0, r9
 801117e:	f002 f953 	bl	8013428 <__lshift>
 8011182:	4641      	mov	r1, r8
 8011184:	4604      	mov	r4, r0
 8011186:	f002 f9a3 	bl	80134d0 <__mcmp>
 801118a:	2800      	cmp	r0, #0
 801118c:	dc67      	bgt.n	801125e <_strtod_l+0x89e>
 801118e:	9b04      	ldr	r3, [sp, #16]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d171      	bne.n	8011278 <_strtod_l+0x8b8>
 8011194:	e63d      	b.n	8010e12 <_strtod_l+0x452>
 8011196:	f018 0f01 	tst.w	r8, #1
 801119a:	d004      	beq.n	80111a6 <_strtod_l+0x7e6>
 801119c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80111a0:	f7ef fa42 	bl	8000628 <__aeabi_dmul>
 80111a4:	2301      	movs	r3, #1
 80111a6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80111aa:	3508      	adds	r5, #8
 80111ac:	e6e5      	b.n	8010f7a <_strtod_l+0x5ba>
 80111ae:	f04f 32ff 	mov.w	r2, #4294967295
 80111b2:	fa02 f303 	lsl.w	r3, r2, r3
 80111b6:	ea03 0a0a 	and.w	sl, r3, sl
 80111ba:	e6ff      	b.n	8010fbc <_strtod_l+0x5fc>
 80111bc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80111c0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80111c4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80111c8:	36e2      	adds	r6, #226	; 0xe2
 80111ca:	fa01 f306 	lsl.w	r3, r1, r6
 80111ce:	930a      	str	r3, [sp, #40]	; 0x28
 80111d0:	910f      	str	r1, [sp, #60]	; 0x3c
 80111d2:	e75d      	b.n	8011090 <_strtod_l+0x6d0>
 80111d4:	2300      	movs	r3, #0
 80111d6:	930a      	str	r3, [sp, #40]	; 0x28
 80111d8:	2301      	movs	r3, #1
 80111da:	930f      	str	r3, [sp, #60]	; 0x3c
 80111dc:	e758      	b.n	8011090 <_strtod_l+0x6d0>
 80111de:	4632      	mov	r2, r6
 80111e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80111e2:	4648      	mov	r0, r9
 80111e4:	f002 f920 	bl	8013428 <__lshift>
 80111e8:	901c      	str	r0, [sp, #112]	; 0x70
 80111ea:	2800      	cmp	r0, #0
 80111ec:	f47f af7c 	bne.w	80110e8 <_strtod_l+0x728>
 80111f0:	e604      	b.n	8010dfc <_strtod_l+0x43c>
 80111f2:	bf00      	nop
 80111f4:	08014e00 	.word	0x08014e00
 80111f8:	fffffc02 	.word	0xfffffc02
 80111fc:	465d      	mov	r5, fp
 80111fe:	f040 8086 	bne.w	801130e <_strtod_l+0x94e>
 8011202:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011204:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011208:	b32a      	cbz	r2, 8011256 <_strtod_l+0x896>
 801120a:	4aaf      	ldr	r2, [pc, #700]	; (80114c8 <_strtod_l+0xb08>)
 801120c:	4293      	cmp	r3, r2
 801120e:	d153      	bne.n	80112b8 <_strtod_l+0x8f8>
 8011210:	9b04      	ldr	r3, [sp, #16]
 8011212:	4650      	mov	r0, sl
 8011214:	b1d3      	cbz	r3, 801124c <_strtod_l+0x88c>
 8011216:	4aad      	ldr	r2, [pc, #692]	; (80114cc <_strtod_l+0xb0c>)
 8011218:	402a      	ands	r2, r5
 801121a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801121e:	f04f 31ff 	mov.w	r1, #4294967295
 8011222:	d816      	bhi.n	8011252 <_strtod_l+0x892>
 8011224:	0d12      	lsrs	r2, r2, #20
 8011226:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801122a:	fa01 f303 	lsl.w	r3, r1, r3
 801122e:	4298      	cmp	r0, r3
 8011230:	d142      	bne.n	80112b8 <_strtod_l+0x8f8>
 8011232:	4ba7      	ldr	r3, [pc, #668]	; (80114d0 <_strtod_l+0xb10>)
 8011234:	429d      	cmp	r5, r3
 8011236:	d102      	bne.n	801123e <_strtod_l+0x87e>
 8011238:	3001      	adds	r0, #1
 801123a:	f43f addf 	beq.w	8010dfc <_strtod_l+0x43c>
 801123e:	4ba3      	ldr	r3, [pc, #652]	; (80114cc <_strtod_l+0xb0c>)
 8011240:	402b      	ands	r3, r5
 8011242:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8011246:	f04f 0a00 	mov.w	sl, #0
 801124a:	e7a0      	b.n	801118e <_strtod_l+0x7ce>
 801124c:	f04f 33ff 	mov.w	r3, #4294967295
 8011250:	e7ed      	b.n	801122e <_strtod_l+0x86e>
 8011252:	460b      	mov	r3, r1
 8011254:	e7eb      	b.n	801122e <_strtod_l+0x86e>
 8011256:	bb7b      	cbnz	r3, 80112b8 <_strtod_l+0x8f8>
 8011258:	f1ba 0f00 	cmp.w	sl, #0
 801125c:	d12c      	bne.n	80112b8 <_strtod_l+0x8f8>
 801125e:	9904      	ldr	r1, [sp, #16]
 8011260:	4a9a      	ldr	r2, [pc, #616]	; (80114cc <_strtod_l+0xb0c>)
 8011262:	465b      	mov	r3, fp
 8011264:	b1f1      	cbz	r1, 80112a4 <_strtod_l+0x8e4>
 8011266:	ea02 010b 	and.w	r1, r2, fp
 801126a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801126e:	dc19      	bgt.n	80112a4 <_strtod_l+0x8e4>
 8011270:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8011274:	f77f ae5b 	ble.w	8010f2e <_strtod_l+0x56e>
 8011278:	4a96      	ldr	r2, [pc, #600]	; (80114d4 <_strtod_l+0xb14>)
 801127a:	2300      	movs	r3, #0
 801127c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8011280:	4650      	mov	r0, sl
 8011282:	4659      	mov	r1, fp
 8011284:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8011288:	f7ef f9ce 	bl	8000628 <__aeabi_dmul>
 801128c:	4682      	mov	sl, r0
 801128e:	468b      	mov	fp, r1
 8011290:	2900      	cmp	r1, #0
 8011292:	f47f adbe 	bne.w	8010e12 <_strtod_l+0x452>
 8011296:	2800      	cmp	r0, #0
 8011298:	f47f adbb 	bne.w	8010e12 <_strtod_l+0x452>
 801129c:	2322      	movs	r3, #34	; 0x22
 801129e:	f8c9 3000 	str.w	r3, [r9]
 80112a2:	e5b6      	b.n	8010e12 <_strtod_l+0x452>
 80112a4:	4013      	ands	r3, r2
 80112a6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80112aa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80112ae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80112b2:	f04f 3aff 	mov.w	sl, #4294967295
 80112b6:	e76a      	b.n	801118e <_strtod_l+0x7ce>
 80112b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112ba:	b193      	cbz	r3, 80112e2 <_strtod_l+0x922>
 80112bc:	422b      	tst	r3, r5
 80112be:	f43f af66 	beq.w	801118e <_strtod_l+0x7ce>
 80112c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112c4:	9a04      	ldr	r2, [sp, #16]
 80112c6:	4650      	mov	r0, sl
 80112c8:	4659      	mov	r1, fp
 80112ca:	b173      	cbz	r3, 80112ea <_strtod_l+0x92a>
 80112cc:	f7ff fb5b 	bl	8010986 <sulp>
 80112d0:	4602      	mov	r2, r0
 80112d2:	460b      	mov	r3, r1
 80112d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80112d8:	f7ee fff0 	bl	80002bc <__adddf3>
 80112dc:	4682      	mov	sl, r0
 80112de:	468b      	mov	fp, r1
 80112e0:	e755      	b.n	801118e <_strtod_l+0x7ce>
 80112e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80112e4:	ea13 0f0a 	tst.w	r3, sl
 80112e8:	e7e9      	b.n	80112be <_strtod_l+0x8fe>
 80112ea:	f7ff fb4c 	bl	8010986 <sulp>
 80112ee:	4602      	mov	r2, r0
 80112f0:	460b      	mov	r3, r1
 80112f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80112f6:	f7ee ffdf 	bl	80002b8 <__aeabi_dsub>
 80112fa:	2200      	movs	r2, #0
 80112fc:	2300      	movs	r3, #0
 80112fe:	4682      	mov	sl, r0
 8011300:	468b      	mov	fp, r1
 8011302:	f7ef fbf9 	bl	8000af8 <__aeabi_dcmpeq>
 8011306:	2800      	cmp	r0, #0
 8011308:	f47f ae11 	bne.w	8010f2e <_strtod_l+0x56e>
 801130c:	e73f      	b.n	801118e <_strtod_l+0x7ce>
 801130e:	4641      	mov	r1, r8
 8011310:	4620      	mov	r0, r4
 8011312:	f002 fa1a 	bl	801374a <__ratio>
 8011316:	ec57 6b10 	vmov	r6, r7, d0
 801131a:	2200      	movs	r2, #0
 801131c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011320:	ee10 0a10 	vmov	r0, s0
 8011324:	4639      	mov	r1, r7
 8011326:	f7ef fbfb 	bl	8000b20 <__aeabi_dcmple>
 801132a:	2800      	cmp	r0, #0
 801132c:	d077      	beq.n	801141e <_strtod_l+0xa5e>
 801132e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011330:	2b00      	cmp	r3, #0
 8011332:	d04a      	beq.n	80113ca <_strtod_l+0xa0a>
 8011334:	4b68      	ldr	r3, [pc, #416]	; (80114d8 <_strtod_l+0xb18>)
 8011336:	2200      	movs	r2, #0
 8011338:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801133c:	4f66      	ldr	r7, [pc, #408]	; (80114d8 <_strtod_l+0xb18>)
 801133e:	2600      	movs	r6, #0
 8011340:	4b62      	ldr	r3, [pc, #392]	; (80114cc <_strtod_l+0xb0c>)
 8011342:	402b      	ands	r3, r5
 8011344:	930f      	str	r3, [sp, #60]	; 0x3c
 8011346:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011348:	4b64      	ldr	r3, [pc, #400]	; (80114dc <_strtod_l+0xb1c>)
 801134a:	429a      	cmp	r2, r3
 801134c:	f040 80ce 	bne.w	80114ec <_strtod_l+0xb2c>
 8011350:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011354:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011358:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801135c:	ec4b ab10 	vmov	d0, sl, fp
 8011360:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8011364:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011368:	f002 f92a 	bl	80135c0 <__ulp>
 801136c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011370:	ec53 2b10 	vmov	r2, r3, d0
 8011374:	f7ef f958 	bl	8000628 <__aeabi_dmul>
 8011378:	4652      	mov	r2, sl
 801137a:	465b      	mov	r3, fp
 801137c:	f7ee ff9e 	bl	80002bc <__adddf3>
 8011380:	460b      	mov	r3, r1
 8011382:	4952      	ldr	r1, [pc, #328]	; (80114cc <_strtod_l+0xb0c>)
 8011384:	4a56      	ldr	r2, [pc, #344]	; (80114e0 <_strtod_l+0xb20>)
 8011386:	4019      	ands	r1, r3
 8011388:	4291      	cmp	r1, r2
 801138a:	4682      	mov	sl, r0
 801138c:	d95b      	bls.n	8011446 <_strtod_l+0xa86>
 801138e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011390:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8011394:	4293      	cmp	r3, r2
 8011396:	d103      	bne.n	80113a0 <_strtod_l+0x9e0>
 8011398:	9b08      	ldr	r3, [sp, #32]
 801139a:	3301      	adds	r3, #1
 801139c:	f43f ad2e 	beq.w	8010dfc <_strtod_l+0x43c>
 80113a0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80114d0 <_strtod_l+0xb10>
 80113a4:	f04f 3aff 	mov.w	sl, #4294967295
 80113a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80113aa:	4648      	mov	r0, r9
 80113ac:	f001 fe71 	bl	8013092 <_Bfree>
 80113b0:	9905      	ldr	r1, [sp, #20]
 80113b2:	4648      	mov	r0, r9
 80113b4:	f001 fe6d 	bl	8013092 <_Bfree>
 80113b8:	4641      	mov	r1, r8
 80113ba:	4648      	mov	r0, r9
 80113bc:	f001 fe69 	bl	8013092 <_Bfree>
 80113c0:	4621      	mov	r1, r4
 80113c2:	4648      	mov	r0, r9
 80113c4:	f001 fe65 	bl	8013092 <_Bfree>
 80113c8:	e619      	b.n	8010ffe <_strtod_l+0x63e>
 80113ca:	f1ba 0f00 	cmp.w	sl, #0
 80113ce:	d11a      	bne.n	8011406 <_strtod_l+0xa46>
 80113d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80113d4:	b9eb      	cbnz	r3, 8011412 <_strtod_l+0xa52>
 80113d6:	2200      	movs	r2, #0
 80113d8:	4b3f      	ldr	r3, [pc, #252]	; (80114d8 <_strtod_l+0xb18>)
 80113da:	4630      	mov	r0, r6
 80113dc:	4639      	mov	r1, r7
 80113de:	f7ef fb95 	bl	8000b0c <__aeabi_dcmplt>
 80113e2:	b9c8      	cbnz	r0, 8011418 <_strtod_l+0xa58>
 80113e4:	4630      	mov	r0, r6
 80113e6:	4639      	mov	r1, r7
 80113e8:	2200      	movs	r2, #0
 80113ea:	4b3e      	ldr	r3, [pc, #248]	; (80114e4 <_strtod_l+0xb24>)
 80113ec:	f7ef f91c 	bl	8000628 <__aeabi_dmul>
 80113f0:	4606      	mov	r6, r0
 80113f2:	460f      	mov	r7, r1
 80113f4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80113f8:	9618      	str	r6, [sp, #96]	; 0x60
 80113fa:	9319      	str	r3, [sp, #100]	; 0x64
 80113fc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8011400:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011404:	e79c      	b.n	8011340 <_strtod_l+0x980>
 8011406:	f1ba 0f01 	cmp.w	sl, #1
 801140a:	d102      	bne.n	8011412 <_strtod_l+0xa52>
 801140c:	2d00      	cmp	r5, #0
 801140e:	f43f ad8e 	beq.w	8010f2e <_strtod_l+0x56e>
 8011412:	2200      	movs	r2, #0
 8011414:	4b34      	ldr	r3, [pc, #208]	; (80114e8 <_strtod_l+0xb28>)
 8011416:	e78f      	b.n	8011338 <_strtod_l+0x978>
 8011418:	2600      	movs	r6, #0
 801141a:	4f32      	ldr	r7, [pc, #200]	; (80114e4 <_strtod_l+0xb24>)
 801141c:	e7ea      	b.n	80113f4 <_strtod_l+0xa34>
 801141e:	4b31      	ldr	r3, [pc, #196]	; (80114e4 <_strtod_l+0xb24>)
 8011420:	4630      	mov	r0, r6
 8011422:	4639      	mov	r1, r7
 8011424:	2200      	movs	r2, #0
 8011426:	f7ef f8ff 	bl	8000628 <__aeabi_dmul>
 801142a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801142c:	4606      	mov	r6, r0
 801142e:	460f      	mov	r7, r1
 8011430:	b933      	cbnz	r3, 8011440 <_strtod_l+0xa80>
 8011432:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011436:	9010      	str	r0, [sp, #64]	; 0x40
 8011438:	9311      	str	r3, [sp, #68]	; 0x44
 801143a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801143e:	e7df      	b.n	8011400 <_strtod_l+0xa40>
 8011440:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8011444:	e7f9      	b.n	801143a <_strtod_l+0xa7a>
 8011446:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801144a:	9b04      	ldr	r3, [sp, #16]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d1ab      	bne.n	80113a8 <_strtod_l+0x9e8>
 8011450:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011454:	0d1b      	lsrs	r3, r3, #20
 8011456:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011458:	051b      	lsls	r3, r3, #20
 801145a:	429a      	cmp	r2, r3
 801145c:	465d      	mov	r5, fp
 801145e:	d1a3      	bne.n	80113a8 <_strtod_l+0x9e8>
 8011460:	4639      	mov	r1, r7
 8011462:	4630      	mov	r0, r6
 8011464:	f7ef fb90 	bl	8000b88 <__aeabi_d2iz>
 8011468:	f7ef f874 	bl	8000554 <__aeabi_i2d>
 801146c:	460b      	mov	r3, r1
 801146e:	4602      	mov	r2, r0
 8011470:	4639      	mov	r1, r7
 8011472:	4630      	mov	r0, r6
 8011474:	f7ee ff20 	bl	80002b8 <__aeabi_dsub>
 8011478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801147a:	4606      	mov	r6, r0
 801147c:	460f      	mov	r7, r1
 801147e:	b933      	cbnz	r3, 801148e <_strtod_l+0xace>
 8011480:	f1ba 0f00 	cmp.w	sl, #0
 8011484:	d103      	bne.n	801148e <_strtod_l+0xace>
 8011486:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801148a:	2d00      	cmp	r5, #0
 801148c:	d06d      	beq.n	801156a <_strtod_l+0xbaa>
 801148e:	a30a      	add	r3, pc, #40	; (adr r3, 80114b8 <_strtod_l+0xaf8>)
 8011490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011494:	4630      	mov	r0, r6
 8011496:	4639      	mov	r1, r7
 8011498:	f7ef fb38 	bl	8000b0c <__aeabi_dcmplt>
 801149c:	2800      	cmp	r0, #0
 801149e:	f47f acb8 	bne.w	8010e12 <_strtod_l+0x452>
 80114a2:	a307      	add	r3, pc, #28	; (adr r3, 80114c0 <_strtod_l+0xb00>)
 80114a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114a8:	4630      	mov	r0, r6
 80114aa:	4639      	mov	r1, r7
 80114ac:	f7ef fb4c 	bl	8000b48 <__aeabi_dcmpgt>
 80114b0:	2800      	cmp	r0, #0
 80114b2:	f43f af79 	beq.w	80113a8 <_strtod_l+0x9e8>
 80114b6:	e4ac      	b.n	8010e12 <_strtod_l+0x452>
 80114b8:	94a03595 	.word	0x94a03595
 80114bc:	3fdfffff 	.word	0x3fdfffff
 80114c0:	35afe535 	.word	0x35afe535
 80114c4:	3fe00000 	.word	0x3fe00000
 80114c8:	000fffff 	.word	0x000fffff
 80114cc:	7ff00000 	.word	0x7ff00000
 80114d0:	7fefffff 	.word	0x7fefffff
 80114d4:	39500000 	.word	0x39500000
 80114d8:	3ff00000 	.word	0x3ff00000
 80114dc:	7fe00000 	.word	0x7fe00000
 80114e0:	7c9fffff 	.word	0x7c9fffff
 80114e4:	3fe00000 	.word	0x3fe00000
 80114e8:	bff00000 	.word	0xbff00000
 80114ec:	9b04      	ldr	r3, [sp, #16]
 80114ee:	b333      	cbz	r3, 801153e <_strtod_l+0xb7e>
 80114f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80114f2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80114f6:	d822      	bhi.n	801153e <_strtod_l+0xb7e>
 80114f8:	a327      	add	r3, pc, #156	; (adr r3, 8011598 <_strtod_l+0xbd8>)
 80114fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114fe:	4630      	mov	r0, r6
 8011500:	4639      	mov	r1, r7
 8011502:	f7ef fb0d 	bl	8000b20 <__aeabi_dcmple>
 8011506:	b1a0      	cbz	r0, 8011532 <_strtod_l+0xb72>
 8011508:	4639      	mov	r1, r7
 801150a:	4630      	mov	r0, r6
 801150c:	f7ef fb64 	bl	8000bd8 <__aeabi_d2uiz>
 8011510:	2800      	cmp	r0, #0
 8011512:	bf08      	it	eq
 8011514:	2001      	moveq	r0, #1
 8011516:	f7ef f80d 	bl	8000534 <__aeabi_ui2d>
 801151a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801151c:	4606      	mov	r6, r0
 801151e:	460f      	mov	r7, r1
 8011520:	bb03      	cbnz	r3, 8011564 <_strtod_l+0xba4>
 8011522:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011526:	9012      	str	r0, [sp, #72]	; 0x48
 8011528:	9313      	str	r3, [sp, #76]	; 0x4c
 801152a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801152e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011534:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011536:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801153a:	1a9b      	subs	r3, r3, r2
 801153c:	930b      	str	r3, [sp, #44]	; 0x2c
 801153e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8011542:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8011546:	f002 f83b 	bl	80135c0 <__ulp>
 801154a:	4650      	mov	r0, sl
 801154c:	ec53 2b10 	vmov	r2, r3, d0
 8011550:	4659      	mov	r1, fp
 8011552:	f7ef f869 	bl	8000628 <__aeabi_dmul>
 8011556:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801155a:	f7ee feaf 	bl	80002bc <__adddf3>
 801155e:	4682      	mov	sl, r0
 8011560:	468b      	mov	fp, r1
 8011562:	e772      	b.n	801144a <_strtod_l+0xa8a>
 8011564:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8011568:	e7df      	b.n	801152a <_strtod_l+0xb6a>
 801156a:	a30d      	add	r3, pc, #52	; (adr r3, 80115a0 <_strtod_l+0xbe0>)
 801156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011570:	f7ef facc 	bl	8000b0c <__aeabi_dcmplt>
 8011574:	e79c      	b.n	80114b0 <_strtod_l+0xaf0>
 8011576:	2300      	movs	r3, #0
 8011578:	930d      	str	r3, [sp, #52]	; 0x34
 801157a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801157c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801157e:	6013      	str	r3, [r2, #0]
 8011580:	f7ff ba61 	b.w	8010a46 <_strtod_l+0x86>
 8011584:	2b65      	cmp	r3, #101	; 0x65
 8011586:	f04f 0200 	mov.w	r2, #0
 801158a:	f43f ab4e 	beq.w	8010c2a <_strtod_l+0x26a>
 801158e:	2101      	movs	r1, #1
 8011590:	4614      	mov	r4, r2
 8011592:	9104      	str	r1, [sp, #16]
 8011594:	f7ff bacb 	b.w	8010b2e <_strtod_l+0x16e>
 8011598:	ffc00000 	.word	0xffc00000
 801159c:	41dfffff 	.word	0x41dfffff
 80115a0:	94a03595 	.word	0x94a03595
 80115a4:	3fcfffff 	.word	0x3fcfffff

080115a8 <_strtod_r>:
 80115a8:	4b05      	ldr	r3, [pc, #20]	; (80115c0 <_strtod_r+0x18>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	b410      	push	{r4}
 80115ae:	6a1b      	ldr	r3, [r3, #32]
 80115b0:	4c04      	ldr	r4, [pc, #16]	; (80115c4 <_strtod_r+0x1c>)
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	bf08      	it	eq
 80115b6:	4623      	moveq	r3, r4
 80115b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115bc:	f7ff ba00 	b.w	80109c0 <_strtod_l>
 80115c0:	2000000c 	.word	0x2000000c
 80115c4:	20000070 	.word	0x20000070

080115c8 <_strtol_l.isra.0>:
 80115c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115cc:	4680      	mov	r8, r0
 80115ce:	4689      	mov	r9, r1
 80115d0:	4692      	mov	sl, r2
 80115d2:	461e      	mov	r6, r3
 80115d4:	460f      	mov	r7, r1
 80115d6:	463d      	mov	r5, r7
 80115d8:	9808      	ldr	r0, [sp, #32]
 80115da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80115de:	f001 fc67 	bl	8012eb0 <__locale_ctype_ptr_l>
 80115e2:	4420      	add	r0, r4
 80115e4:	7843      	ldrb	r3, [r0, #1]
 80115e6:	f013 0308 	ands.w	r3, r3, #8
 80115ea:	d132      	bne.n	8011652 <_strtol_l.isra.0+0x8a>
 80115ec:	2c2d      	cmp	r4, #45	; 0x2d
 80115ee:	d132      	bne.n	8011656 <_strtol_l.isra.0+0x8e>
 80115f0:	787c      	ldrb	r4, [r7, #1]
 80115f2:	1cbd      	adds	r5, r7, #2
 80115f4:	2201      	movs	r2, #1
 80115f6:	2e00      	cmp	r6, #0
 80115f8:	d05d      	beq.n	80116b6 <_strtol_l.isra.0+0xee>
 80115fa:	2e10      	cmp	r6, #16
 80115fc:	d109      	bne.n	8011612 <_strtol_l.isra.0+0x4a>
 80115fe:	2c30      	cmp	r4, #48	; 0x30
 8011600:	d107      	bne.n	8011612 <_strtol_l.isra.0+0x4a>
 8011602:	782b      	ldrb	r3, [r5, #0]
 8011604:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011608:	2b58      	cmp	r3, #88	; 0x58
 801160a:	d14f      	bne.n	80116ac <_strtol_l.isra.0+0xe4>
 801160c:	786c      	ldrb	r4, [r5, #1]
 801160e:	2610      	movs	r6, #16
 8011610:	3502      	adds	r5, #2
 8011612:	2a00      	cmp	r2, #0
 8011614:	bf14      	ite	ne
 8011616:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801161a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801161e:	2700      	movs	r7, #0
 8011620:	fbb1 fcf6 	udiv	ip, r1, r6
 8011624:	4638      	mov	r0, r7
 8011626:	fb06 1e1c 	mls	lr, r6, ip, r1
 801162a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801162e:	2b09      	cmp	r3, #9
 8011630:	d817      	bhi.n	8011662 <_strtol_l.isra.0+0x9a>
 8011632:	461c      	mov	r4, r3
 8011634:	42a6      	cmp	r6, r4
 8011636:	dd23      	ble.n	8011680 <_strtol_l.isra.0+0xb8>
 8011638:	1c7b      	adds	r3, r7, #1
 801163a:	d007      	beq.n	801164c <_strtol_l.isra.0+0x84>
 801163c:	4584      	cmp	ip, r0
 801163e:	d31c      	bcc.n	801167a <_strtol_l.isra.0+0xb2>
 8011640:	d101      	bne.n	8011646 <_strtol_l.isra.0+0x7e>
 8011642:	45a6      	cmp	lr, r4
 8011644:	db19      	blt.n	801167a <_strtol_l.isra.0+0xb2>
 8011646:	fb00 4006 	mla	r0, r0, r6, r4
 801164a:	2701      	movs	r7, #1
 801164c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011650:	e7eb      	b.n	801162a <_strtol_l.isra.0+0x62>
 8011652:	462f      	mov	r7, r5
 8011654:	e7bf      	b.n	80115d6 <_strtol_l.isra.0+0xe>
 8011656:	2c2b      	cmp	r4, #43	; 0x2b
 8011658:	bf04      	itt	eq
 801165a:	1cbd      	addeq	r5, r7, #2
 801165c:	787c      	ldrbeq	r4, [r7, #1]
 801165e:	461a      	mov	r2, r3
 8011660:	e7c9      	b.n	80115f6 <_strtol_l.isra.0+0x2e>
 8011662:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011666:	2b19      	cmp	r3, #25
 8011668:	d801      	bhi.n	801166e <_strtol_l.isra.0+0xa6>
 801166a:	3c37      	subs	r4, #55	; 0x37
 801166c:	e7e2      	b.n	8011634 <_strtol_l.isra.0+0x6c>
 801166e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011672:	2b19      	cmp	r3, #25
 8011674:	d804      	bhi.n	8011680 <_strtol_l.isra.0+0xb8>
 8011676:	3c57      	subs	r4, #87	; 0x57
 8011678:	e7dc      	b.n	8011634 <_strtol_l.isra.0+0x6c>
 801167a:	f04f 37ff 	mov.w	r7, #4294967295
 801167e:	e7e5      	b.n	801164c <_strtol_l.isra.0+0x84>
 8011680:	1c7b      	adds	r3, r7, #1
 8011682:	d108      	bne.n	8011696 <_strtol_l.isra.0+0xce>
 8011684:	2322      	movs	r3, #34	; 0x22
 8011686:	f8c8 3000 	str.w	r3, [r8]
 801168a:	4608      	mov	r0, r1
 801168c:	f1ba 0f00 	cmp.w	sl, #0
 8011690:	d107      	bne.n	80116a2 <_strtol_l.isra.0+0xda>
 8011692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011696:	b102      	cbz	r2, 801169a <_strtol_l.isra.0+0xd2>
 8011698:	4240      	negs	r0, r0
 801169a:	f1ba 0f00 	cmp.w	sl, #0
 801169e:	d0f8      	beq.n	8011692 <_strtol_l.isra.0+0xca>
 80116a0:	b10f      	cbz	r7, 80116a6 <_strtol_l.isra.0+0xde>
 80116a2:	f105 39ff 	add.w	r9, r5, #4294967295
 80116a6:	f8ca 9000 	str.w	r9, [sl]
 80116aa:	e7f2      	b.n	8011692 <_strtol_l.isra.0+0xca>
 80116ac:	2430      	movs	r4, #48	; 0x30
 80116ae:	2e00      	cmp	r6, #0
 80116b0:	d1af      	bne.n	8011612 <_strtol_l.isra.0+0x4a>
 80116b2:	2608      	movs	r6, #8
 80116b4:	e7ad      	b.n	8011612 <_strtol_l.isra.0+0x4a>
 80116b6:	2c30      	cmp	r4, #48	; 0x30
 80116b8:	d0a3      	beq.n	8011602 <_strtol_l.isra.0+0x3a>
 80116ba:	260a      	movs	r6, #10
 80116bc:	e7a9      	b.n	8011612 <_strtol_l.isra.0+0x4a>
	...

080116c0 <_strtol_r>:
 80116c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80116c2:	4c06      	ldr	r4, [pc, #24]	; (80116dc <_strtol_r+0x1c>)
 80116c4:	4d06      	ldr	r5, [pc, #24]	; (80116e0 <_strtol_r+0x20>)
 80116c6:	6824      	ldr	r4, [r4, #0]
 80116c8:	6a24      	ldr	r4, [r4, #32]
 80116ca:	2c00      	cmp	r4, #0
 80116cc:	bf08      	it	eq
 80116ce:	462c      	moveq	r4, r5
 80116d0:	9400      	str	r4, [sp, #0]
 80116d2:	f7ff ff79 	bl	80115c8 <_strtol_l.isra.0>
 80116d6:	b003      	add	sp, #12
 80116d8:	bd30      	pop	{r4, r5, pc}
 80116da:	bf00      	nop
 80116dc:	2000000c 	.word	0x2000000c
 80116e0:	20000070 	.word	0x20000070

080116e4 <_vsiprintf_r>:
 80116e4:	b500      	push	{lr}
 80116e6:	b09b      	sub	sp, #108	; 0x6c
 80116e8:	9100      	str	r1, [sp, #0]
 80116ea:	9104      	str	r1, [sp, #16]
 80116ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80116f0:	9105      	str	r1, [sp, #20]
 80116f2:	9102      	str	r1, [sp, #8]
 80116f4:	4905      	ldr	r1, [pc, #20]	; (801170c <_vsiprintf_r+0x28>)
 80116f6:	9103      	str	r1, [sp, #12]
 80116f8:	4669      	mov	r1, sp
 80116fa:	f002 f9a5 	bl	8013a48 <_svfiprintf_r>
 80116fe:	9b00      	ldr	r3, [sp, #0]
 8011700:	2200      	movs	r2, #0
 8011702:	701a      	strb	r2, [r3, #0]
 8011704:	b01b      	add	sp, #108	; 0x6c
 8011706:	f85d fb04 	ldr.w	pc, [sp], #4
 801170a:	bf00      	nop
 801170c:	ffff0208 	.word	0xffff0208

08011710 <vsiprintf>:
 8011710:	4613      	mov	r3, r2
 8011712:	460a      	mov	r2, r1
 8011714:	4601      	mov	r1, r0
 8011716:	4802      	ldr	r0, [pc, #8]	; (8011720 <vsiprintf+0x10>)
 8011718:	6800      	ldr	r0, [r0, #0]
 801171a:	f7ff bfe3 	b.w	80116e4 <_vsiprintf_r>
 801171e:	bf00      	nop
 8011720:	2000000c 	.word	0x2000000c

08011724 <__swbuf_r>:
 8011724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011726:	460e      	mov	r6, r1
 8011728:	4614      	mov	r4, r2
 801172a:	4605      	mov	r5, r0
 801172c:	b118      	cbz	r0, 8011736 <__swbuf_r+0x12>
 801172e:	6983      	ldr	r3, [r0, #24]
 8011730:	b90b      	cbnz	r3, 8011736 <__swbuf_r+0x12>
 8011732:	f001 f80d 	bl	8012750 <__sinit>
 8011736:	4b21      	ldr	r3, [pc, #132]	; (80117bc <__swbuf_r+0x98>)
 8011738:	429c      	cmp	r4, r3
 801173a:	d12a      	bne.n	8011792 <__swbuf_r+0x6e>
 801173c:	686c      	ldr	r4, [r5, #4]
 801173e:	69a3      	ldr	r3, [r4, #24]
 8011740:	60a3      	str	r3, [r4, #8]
 8011742:	89a3      	ldrh	r3, [r4, #12]
 8011744:	071a      	lsls	r2, r3, #28
 8011746:	d52e      	bpl.n	80117a6 <__swbuf_r+0x82>
 8011748:	6923      	ldr	r3, [r4, #16]
 801174a:	b363      	cbz	r3, 80117a6 <__swbuf_r+0x82>
 801174c:	6923      	ldr	r3, [r4, #16]
 801174e:	6820      	ldr	r0, [r4, #0]
 8011750:	1ac0      	subs	r0, r0, r3
 8011752:	6963      	ldr	r3, [r4, #20]
 8011754:	b2f6      	uxtb	r6, r6
 8011756:	4283      	cmp	r3, r0
 8011758:	4637      	mov	r7, r6
 801175a:	dc04      	bgt.n	8011766 <__swbuf_r+0x42>
 801175c:	4621      	mov	r1, r4
 801175e:	4628      	mov	r0, r5
 8011760:	f000 ff8c 	bl	801267c <_fflush_r>
 8011764:	bb28      	cbnz	r0, 80117b2 <__swbuf_r+0x8e>
 8011766:	68a3      	ldr	r3, [r4, #8]
 8011768:	3b01      	subs	r3, #1
 801176a:	60a3      	str	r3, [r4, #8]
 801176c:	6823      	ldr	r3, [r4, #0]
 801176e:	1c5a      	adds	r2, r3, #1
 8011770:	6022      	str	r2, [r4, #0]
 8011772:	701e      	strb	r6, [r3, #0]
 8011774:	6963      	ldr	r3, [r4, #20]
 8011776:	3001      	adds	r0, #1
 8011778:	4283      	cmp	r3, r0
 801177a:	d004      	beq.n	8011786 <__swbuf_r+0x62>
 801177c:	89a3      	ldrh	r3, [r4, #12]
 801177e:	07db      	lsls	r3, r3, #31
 8011780:	d519      	bpl.n	80117b6 <__swbuf_r+0x92>
 8011782:	2e0a      	cmp	r6, #10
 8011784:	d117      	bne.n	80117b6 <__swbuf_r+0x92>
 8011786:	4621      	mov	r1, r4
 8011788:	4628      	mov	r0, r5
 801178a:	f000 ff77 	bl	801267c <_fflush_r>
 801178e:	b190      	cbz	r0, 80117b6 <__swbuf_r+0x92>
 8011790:	e00f      	b.n	80117b2 <__swbuf_r+0x8e>
 8011792:	4b0b      	ldr	r3, [pc, #44]	; (80117c0 <__swbuf_r+0x9c>)
 8011794:	429c      	cmp	r4, r3
 8011796:	d101      	bne.n	801179c <__swbuf_r+0x78>
 8011798:	68ac      	ldr	r4, [r5, #8]
 801179a:	e7d0      	b.n	801173e <__swbuf_r+0x1a>
 801179c:	4b09      	ldr	r3, [pc, #36]	; (80117c4 <__swbuf_r+0xa0>)
 801179e:	429c      	cmp	r4, r3
 80117a0:	bf08      	it	eq
 80117a2:	68ec      	ldreq	r4, [r5, #12]
 80117a4:	e7cb      	b.n	801173e <__swbuf_r+0x1a>
 80117a6:	4621      	mov	r1, r4
 80117a8:	4628      	mov	r0, r5
 80117aa:	f000 f81f 	bl	80117ec <__swsetup_r>
 80117ae:	2800      	cmp	r0, #0
 80117b0:	d0cc      	beq.n	801174c <__swbuf_r+0x28>
 80117b2:	f04f 37ff 	mov.w	r7, #4294967295
 80117b6:	4638      	mov	r0, r7
 80117b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117ba:	bf00      	nop
 80117bc:	08014e58 	.word	0x08014e58
 80117c0:	08014e78 	.word	0x08014e78
 80117c4:	08014e38 	.word	0x08014e38

080117c8 <_write_r>:
 80117c8:	b538      	push	{r3, r4, r5, lr}
 80117ca:	4c07      	ldr	r4, [pc, #28]	; (80117e8 <_write_r+0x20>)
 80117cc:	4605      	mov	r5, r0
 80117ce:	4608      	mov	r0, r1
 80117d0:	4611      	mov	r1, r2
 80117d2:	2200      	movs	r2, #0
 80117d4:	6022      	str	r2, [r4, #0]
 80117d6:	461a      	mov	r2, r3
 80117d8:	f7f0 fe95 	bl	8002506 <_write>
 80117dc:	1c43      	adds	r3, r0, #1
 80117de:	d102      	bne.n	80117e6 <_write_r+0x1e>
 80117e0:	6823      	ldr	r3, [r4, #0]
 80117e2:	b103      	cbz	r3, 80117e6 <_write_r+0x1e>
 80117e4:	602b      	str	r3, [r5, #0]
 80117e6:	bd38      	pop	{r3, r4, r5, pc}
 80117e8:	200050a8 	.word	0x200050a8

080117ec <__swsetup_r>:
 80117ec:	4b32      	ldr	r3, [pc, #200]	; (80118b8 <__swsetup_r+0xcc>)
 80117ee:	b570      	push	{r4, r5, r6, lr}
 80117f0:	681d      	ldr	r5, [r3, #0]
 80117f2:	4606      	mov	r6, r0
 80117f4:	460c      	mov	r4, r1
 80117f6:	b125      	cbz	r5, 8011802 <__swsetup_r+0x16>
 80117f8:	69ab      	ldr	r3, [r5, #24]
 80117fa:	b913      	cbnz	r3, 8011802 <__swsetup_r+0x16>
 80117fc:	4628      	mov	r0, r5
 80117fe:	f000 ffa7 	bl	8012750 <__sinit>
 8011802:	4b2e      	ldr	r3, [pc, #184]	; (80118bc <__swsetup_r+0xd0>)
 8011804:	429c      	cmp	r4, r3
 8011806:	d10f      	bne.n	8011828 <__swsetup_r+0x3c>
 8011808:	686c      	ldr	r4, [r5, #4]
 801180a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801180e:	b29a      	uxth	r2, r3
 8011810:	0715      	lsls	r5, r2, #28
 8011812:	d42c      	bmi.n	801186e <__swsetup_r+0x82>
 8011814:	06d0      	lsls	r0, r2, #27
 8011816:	d411      	bmi.n	801183c <__swsetup_r+0x50>
 8011818:	2209      	movs	r2, #9
 801181a:	6032      	str	r2, [r6, #0]
 801181c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011820:	81a3      	strh	r3, [r4, #12]
 8011822:	f04f 30ff 	mov.w	r0, #4294967295
 8011826:	e03e      	b.n	80118a6 <__swsetup_r+0xba>
 8011828:	4b25      	ldr	r3, [pc, #148]	; (80118c0 <__swsetup_r+0xd4>)
 801182a:	429c      	cmp	r4, r3
 801182c:	d101      	bne.n	8011832 <__swsetup_r+0x46>
 801182e:	68ac      	ldr	r4, [r5, #8]
 8011830:	e7eb      	b.n	801180a <__swsetup_r+0x1e>
 8011832:	4b24      	ldr	r3, [pc, #144]	; (80118c4 <__swsetup_r+0xd8>)
 8011834:	429c      	cmp	r4, r3
 8011836:	bf08      	it	eq
 8011838:	68ec      	ldreq	r4, [r5, #12]
 801183a:	e7e6      	b.n	801180a <__swsetup_r+0x1e>
 801183c:	0751      	lsls	r1, r2, #29
 801183e:	d512      	bpl.n	8011866 <__swsetup_r+0x7a>
 8011840:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011842:	b141      	cbz	r1, 8011856 <__swsetup_r+0x6a>
 8011844:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011848:	4299      	cmp	r1, r3
 801184a:	d002      	beq.n	8011852 <__swsetup_r+0x66>
 801184c:	4630      	mov	r0, r6
 801184e:	f001 fff9 	bl	8013844 <_free_r>
 8011852:	2300      	movs	r3, #0
 8011854:	6363      	str	r3, [r4, #52]	; 0x34
 8011856:	89a3      	ldrh	r3, [r4, #12]
 8011858:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801185c:	81a3      	strh	r3, [r4, #12]
 801185e:	2300      	movs	r3, #0
 8011860:	6063      	str	r3, [r4, #4]
 8011862:	6923      	ldr	r3, [r4, #16]
 8011864:	6023      	str	r3, [r4, #0]
 8011866:	89a3      	ldrh	r3, [r4, #12]
 8011868:	f043 0308 	orr.w	r3, r3, #8
 801186c:	81a3      	strh	r3, [r4, #12]
 801186e:	6923      	ldr	r3, [r4, #16]
 8011870:	b94b      	cbnz	r3, 8011886 <__swsetup_r+0x9a>
 8011872:	89a3      	ldrh	r3, [r4, #12]
 8011874:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801187c:	d003      	beq.n	8011886 <__swsetup_r+0x9a>
 801187e:	4621      	mov	r1, r4
 8011880:	4630      	mov	r0, r6
 8011882:	f001 fb6d 	bl	8012f60 <__smakebuf_r>
 8011886:	89a2      	ldrh	r2, [r4, #12]
 8011888:	f012 0301 	ands.w	r3, r2, #1
 801188c:	d00c      	beq.n	80118a8 <__swsetup_r+0xbc>
 801188e:	2300      	movs	r3, #0
 8011890:	60a3      	str	r3, [r4, #8]
 8011892:	6963      	ldr	r3, [r4, #20]
 8011894:	425b      	negs	r3, r3
 8011896:	61a3      	str	r3, [r4, #24]
 8011898:	6923      	ldr	r3, [r4, #16]
 801189a:	b953      	cbnz	r3, 80118b2 <__swsetup_r+0xc6>
 801189c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80118a4:	d1ba      	bne.n	801181c <__swsetup_r+0x30>
 80118a6:	bd70      	pop	{r4, r5, r6, pc}
 80118a8:	0792      	lsls	r2, r2, #30
 80118aa:	bf58      	it	pl
 80118ac:	6963      	ldrpl	r3, [r4, #20]
 80118ae:	60a3      	str	r3, [r4, #8]
 80118b0:	e7f2      	b.n	8011898 <__swsetup_r+0xac>
 80118b2:	2000      	movs	r0, #0
 80118b4:	e7f7      	b.n	80118a6 <__swsetup_r+0xba>
 80118b6:	bf00      	nop
 80118b8:	2000000c 	.word	0x2000000c
 80118bc:	08014e58 	.word	0x08014e58
 80118c0:	08014e78 	.word	0x08014e78
 80118c4:	08014e38 	.word	0x08014e38

080118c8 <_close_r>:
 80118c8:	b538      	push	{r3, r4, r5, lr}
 80118ca:	4c06      	ldr	r4, [pc, #24]	; (80118e4 <_close_r+0x1c>)
 80118cc:	2300      	movs	r3, #0
 80118ce:	4605      	mov	r5, r0
 80118d0:	4608      	mov	r0, r1
 80118d2:	6023      	str	r3, [r4, #0]
 80118d4:	f7f2 fbeb 	bl	80040ae <_close>
 80118d8:	1c43      	adds	r3, r0, #1
 80118da:	d102      	bne.n	80118e2 <_close_r+0x1a>
 80118dc:	6823      	ldr	r3, [r4, #0]
 80118de:	b103      	cbz	r3, 80118e2 <_close_r+0x1a>
 80118e0:	602b      	str	r3, [r5, #0]
 80118e2:	bd38      	pop	{r3, r4, r5, pc}
 80118e4:	200050a8 	.word	0x200050a8

080118e8 <quorem>:
 80118e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118ec:	6903      	ldr	r3, [r0, #16]
 80118ee:	690c      	ldr	r4, [r1, #16]
 80118f0:	42a3      	cmp	r3, r4
 80118f2:	4680      	mov	r8, r0
 80118f4:	f2c0 8082 	blt.w	80119fc <quorem+0x114>
 80118f8:	3c01      	subs	r4, #1
 80118fa:	f101 0714 	add.w	r7, r1, #20
 80118fe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8011902:	f100 0614 	add.w	r6, r0, #20
 8011906:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801190a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801190e:	eb06 030c 	add.w	r3, r6, ip
 8011912:	3501      	adds	r5, #1
 8011914:	eb07 090c 	add.w	r9, r7, ip
 8011918:	9301      	str	r3, [sp, #4]
 801191a:	fbb0 f5f5 	udiv	r5, r0, r5
 801191e:	b395      	cbz	r5, 8011986 <quorem+0x9e>
 8011920:	f04f 0a00 	mov.w	sl, #0
 8011924:	4638      	mov	r0, r7
 8011926:	46b6      	mov	lr, r6
 8011928:	46d3      	mov	fp, sl
 801192a:	f850 2b04 	ldr.w	r2, [r0], #4
 801192e:	b293      	uxth	r3, r2
 8011930:	fb05 a303 	mla	r3, r5, r3, sl
 8011934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011938:	b29b      	uxth	r3, r3
 801193a:	ebab 0303 	sub.w	r3, fp, r3
 801193e:	0c12      	lsrs	r2, r2, #16
 8011940:	f8de b000 	ldr.w	fp, [lr]
 8011944:	fb05 a202 	mla	r2, r5, r2, sl
 8011948:	fa13 f38b 	uxtah	r3, r3, fp
 801194c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011950:	fa1f fb82 	uxth.w	fp, r2
 8011954:	f8de 2000 	ldr.w	r2, [lr]
 8011958:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801195c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011960:	b29b      	uxth	r3, r3
 8011962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011966:	4581      	cmp	r9, r0
 8011968:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801196c:	f84e 3b04 	str.w	r3, [lr], #4
 8011970:	d2db      	bcs.n	801192a <quorem+0x42>
 8011972:	f856 300c 	ldr.w	r3, [r6, ip]
 8011976:	b933      	cbnz	r3, 8011986 <quorem+0x9e>
 8011978:	9b01      	ldr	r3, [sp, #4]
 801197a:	3b04      	subs	r3, #4
 801197c:	429e      	cmp	r6, r3
 801197e:	461a      	mov	r2, r3
 8011980:	d330      	bcc.n	80119e4 <quorem+0xfc>
 8011982:	f8c8 4010 	str.w	r4, [r8, #16]
 8011986:	4640      	mov	r0, r8
 8011988:	f001 fda2 	bl	80134d0 <__mcmp>
 801198c:	2800      	cmp	r0, #0
 801198e:	db25      	blt.n	80119dc <quorem+0xf4>
 8011990:	3501      	adds	r5, #1
 8011992:	4630      	mov	r0, r6
 8011994:	f04f 0c00 	mov.w	ip, #0
 8011998:	f857 2b04 	ldr.w	r2, [r7], #4
 801199c:	f8d0 e000 	ldr.w	lr, [r0]
 80119a0:	b293      	uxth	r3, r2
 80119a2:	ebac 0303 	sub.w	r3, ip, r3
 80119a6:	0c12      	lsrs	r2, r2, #16
 80119a8:	fa13 f38e 	uxtah	r3, r3, lr
 80119ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80119b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80119b4:	b29b      	uxth	r3, r3
 80119b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80119ba:	45b9      	cmp	r9, r7
 80119bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80119c0:	f840 3b04 	str.w	r3, [r0], #4
 80119c4:	d2e8      	bcs.n	8011998 <quorem+0xb0>
 80119c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80119ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80119ce:	b92a      	cbnz	r2, 80119dc <quorem+0xf4>
 80119d0:	3b04      	subs	r3, #4
 80119d2:	429e      	cmp	r6, r3
 80119d4:	461a      	mov	r2, r3
 80119d6:	d30b      	bcc.n	80119f0 <quorem+0x108>
 80119d8:	f8c8 4010 	str.w	r4, [r8, #16]
 80119dc:	4628      	mov	r0, r5
 80119de:	b003      	add	sp, #12
 80119e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119e4:	6812      	ldr	r2, [r2, #0]
 80119e6:	3b04      	subs	r3, #4
 80119e8:	2a00      	cmp	r2, #0
 80119ea:	d1ca      	bne.n	8011982 <quorem+0x9a>
 80119ec:	3c01      	subs	r4, #1
 80119ee:	e7c5      	b.n	801197c <quorem+0x94>
 80119f0:	6812      	ldr	r2, [r2, #0]
 80119f2:	3b04      	subs	r3, #4
 80119f4:	2a00      	cmp	r2, #0
 80119f6:	d1ef      	bne.n	80119d8 <quorem+0xf0>
 80119f8:	3c01      	subs	r4, #1
 80119fa:	e7ea      	b.n	80119d2 <quorem+0xea>
 80119fc:	2000      	movs	r0, #0
 80119fe:	e7ee      	b.n	80119de <quorem+0xf6>

08011a00 <_dtoa_r>:
 8011a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a04:	ec57 6b10 	vmov	r6, r7, d0
 8011a08:	b097      	sub	sp, #92	; 0x5c
 8011a0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011a0c:	9106      	str	r1, [sp, #24]
 8011a0e:	4604      	mov	r4, r0
 8011a10:	920b      	str	r2, [sp, #44]	; 0x2c
 8011a12:	9312      	str	r3, [sp, #72]	; 0x48
 8011a14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011a18:	e9cd 6700 	strd	r6, r7, [sp]
 8011a1c:	b93d      	cbnz	r5, 8011a2e <_dtoa_r+0x2e>
 8011a1e:	2010      	movs	r0, #16
 8011a20:	f001 fade 	bl	8012fe0 <malloc>
 8011a24:	6260      	str	r0, [r4, #36]	; 0x24
 8011a26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011a2a:	6005      	str	r5, [r0, #0]
 8011a2c:	60c5      	str	r5, [r0, #12]
 8011a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a30:	6819      	ldr	r1, [r3, #0]
 8011a32:	b151      	cbz	r1, 8011a4a <_dtoa_r+0x4a>
 8011a34:	685a      	ldr	r2, [r3, #4]
 8011a36:	604a      	str	r2, [r1, #4]
 8011a38:	2301      	movs	r3, #1
 8011a3a:	4093      	lsls	r3, r2
 8011a3c:	608b      	str	r3, [r1, #8]
 8011a3e:	4620      	mov	r0, r4
 8011a40:	f001 fb27 	bl	8013092 <_Bfree>
 8011a44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a46:	2200      	movs	r2, #0
 8011a48:	601a      	str	r2, [r3, #0]
 8011a4a:	1e3b      	subs	r3, r7, #0
 8011a4c:	bfbb      	ittet	lt
 8011a4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011a52:	9301      	strlt	r3, [sp, #4]
 8011a54:	2300      	movge	r3, #0
 8011a56:	2201      	movlt	r2, #1
 8011a58:	bfac      	ite	ge
 8011a5a:	f8c8 3000 	strge.w	r3, [r8]
 8011a5e:	f8c8 2000 	strlt.w	r2, [r8]
 8011a62:	4baf      	ldr	r3, [pc, #700]	; (8011d20 <_dtoa_r+0x320>)
 8011a64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011a68:	ea33 0308 	bics.w	r3, r3, r8
 8011a6c:	d114      	bne.n	8011a98 <_dtoa_r+0x98>
 8011a6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011a70:	f242 730f 	movw	r3, #9999	; 0x270f
 8011a74:	6013      	str	r3, [r2, #0]
 8011a76:	9b00      	ldr	r3, [sp, #0]
 8011a78:	b923      	cbnz	r3, 8011a84 <_dtoa_r+0x84>
 8011a7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8011a7e:	2800      	cmp	r0, #0
 8011a80:	f000 8542 	beq.w	8012508 <_dtoa_r+0xb08>
 8011a84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011a86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8011d34 <_dtoa_r+0x334>
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	f000 8544 	beq.w	8012518 <_dtoa_r+0xb18>
 8011a90:	f10b 0303 	add.w	r3, fp, #3
 8011a94:	f000 bd3e 	b.w	8012514 <_dtoa_r+0xb14>
 8011a98:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	2300      	movs	r3, #0
 8011aa0:	4630      	mov	r0, r6
 8011aa2:	4639      	mov	r1, r7
 8011aa4:	f7ef f828 	bl	8000af8 <__aeabi_dcmpeq>
 8011aa8:	4681      	mov	r9, r0
 8011aaa:	b168      	cbz	r0, 8011ac8 <_dtoa_r+0xc8>
 8011aac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011aae:	2301      	movs	r3, #1
 8011ab0:	6013      	str	r3, [r2, #0]
 8011ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	f000 8524 	beq.w	8012502 <_dtoa_r+0xb02>
 8011aba:	4b9a      	ldr	r3, [pc, #616]	; (8011d24 <_dtoa_r+0x324>)
 8011abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011abe:	f103 3bff 	add.w	fp, r3, #4294967295
 8011ac2:	6013      	str	r3, [r2, #0]
 8011ac4:	f000 bd28 	b.w	8012518 <_dtoa_r+0xb18>
 8011ac8:	aa14      	add	r2, sp, #80	; 0x50
 8011aca:	a915      	add	r1, sp, #84	; 0x54
 8011acc:	ec47 6b10 	vmov	d0, r6, r7
 8011ad0:	4620      	mov	r0, r4
 8011ad2:	f001 fdeb 	bl	80136ac <__d2b>
 8011ad6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011ada:	9004      	str	r0, [sp, #16]
 8011adc:	2d00      	cmp	r5, #0
 8011ade:	d07c      	beq.n	8011bda <_dtoa_r+0x1da>
 8011ae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011ae4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011ae8:	46b2      	mov	sl, r6
 8011aea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011aee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011af2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8011af6:	2200      	movs	r2, #0
 8011af8:	4b8b      	ldr	r3, [pc, #556]	; (8011d28 <_dtoa_r+0x328>)
 8011afa:	4650      	mov	r0, sl
 8011afc:	4659      	mov	r1, fp
 8011afe:	f7ee fbdb 	bl	80002b8 <__aeabi_dsub>
 8011b02:	a381      	add	r3, pc, #516	; (adr r3, 8011d08 <_dtoa_r+0x308>)
 8011b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b08:	f7ee fd8e 	bl	8000628 <__aeabi_dmul>
 8011b0c:	a380      	add	r3, pc, #512	; (adr r3, 8011d10 <_dtoa_r+0x310>)
 8011b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b12:	f7ee fbd3 	bl	80002bc <__adddf3>
 8011b16:	4606      	mov	r6, r0
 8011b18:	4628      	mov	r0, r5
 8011b1a:	460f      	mov	r7, r1
 8011b1c:	f7ee fd1a 	bl	8000554 <__aeabi_i2d>
 8011b20:	a37d      	add	r3, pc, #500	; (adr r3, 8011d18 <_dtoa_r+0x318>)
 8011b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b26:	f7ee fd7f 	bl	8000628 <__aeabi_dmul>
 8011b2a:	4602      	mov	r2, r0
 8011b2c:	460b      	mov	r3, r1
 8011b2e:	4630      	mov	r0, r6
 8011b30:	4639      	mov	r1, r7
 8011b32:	f7ee fbc3 	bl	80002bc <__adddf3>
 8011b36:	4606      	mov	r6, r0
 8011b38:	460f      	mov	r7, r1
 8011b3a:	f7ef f825 	bl	8000b88 <__aeabi_d2iz>
 8011b3e:	2200      	movs	r2, #0
 8011b40:	4682      	mov	sl, r0
 8011b42:	2300      	movs	r3, #0
 8011b44:	4630      	mov	r0, r6
 8011b46:	4639      	mov	r1, r7
 8011b48:	f7ee ffe0 	bl	8000b0c <__aeabi_dcmplt>
 8011b4c:	b148      	cbz	r0, 8011b62 <_dtoa_r+0x162>
 8011b4e:	4650      	mov	r0, sl
 8011b50:	f7ee fd00 	bl	8000554 <__aeabi_i2d>
 8011b54:	4632      	mov	r2, r6
 8011b56:	463b      	mov	r3, r7
 8011b58:	f7ee ffce 	bl	8000af8 <__aeabi_dcmpeq>
 8011b5c:	b908      	cbnz	r0, 8011b62 <_dtoa_r+0x162>
 8011b5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b62:	f1ba 0f16 	cmp.w	sl, #22
 8011b66:	d859      	bhi.n	8011c1c <_dtoa_r+0x21c>
 8011b68:	4970      	ldr	r1, [pc, #448]	; (8011d2c <_dtoa_r+0x32c>)
 8011b6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011b72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b76:	f7ee ffe7 	bl	8000b48 <__aeabi_dcmpgt>
 8011b7a:	2800      	cmp	r0, #0
 8011b7c:	d050      	beq.n	8011c20 <_dtoa_r+0x220>
 8011b7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b82:	2300      	movs	r3, #0
 8011b84:	930f      	str	r3, [sp, #60]	; 0x3c
 8011b86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b88:	1b5d      	subs	r5, r3, r5
 8011b8a:	f1b5 0801 	subs.w	r8, r5, #1
 8011b8e:	bf49      	itett	mi
 8011b90:	f1c5 0301 	rsbmi	r3, r5, #1
 8011b94:	2300      	movpl	r3, #0
 8011b96:	9305      	strmi	r3, [sp, #20]
 8011b98:	f04f 0800 	movmi.w	r8, #0
 8011b9c:	bf58      	it	pl
 8011b9e:	9305      	strpl	r3, [sp, #20]
 8011ba0:	f1ba 0f00 	cmp.w	sl, #0
 8011ba4:	db3e      	blt.n	8011c24 <_dtoa_r+0x224>
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	44d0      	add	r8, sl
 8011baa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011bae:	9307      	str	r3, [sp, #28]
 8011bb0:	9b06      	ldr	r3, [sp, #24]
 8011bb2:	2b09      	cmp	r3, #9
 8011bb4:	f200 8090 	bhi.w	8011cd8 <_dtoa_r+0x2d8>
 8011bb8:	2b05      	cmp	r3, #5
 8011bba:	bfc4      	itt	gt
 8011bbc:	3b04      	subgt	r3, #4
 8011bbe:	9306      	strgt	r3, [sp, #24]
 8011bc0:	9b06      	ldr	r3, [sp, #24]
 8011bc2:	f1a3 0302 	sub.w	r3, r3, #2
 8011bc6:	bfcc      	ite	gt
 8011bc8:	2500      	movgt	r5, #0
 8011bca:	2501      	movle	r5, #1
 8011bcc:	2b03      	cmp	r3, #3
 8011bce:	f200 808f 	bhi.w	8011cf0 <_dtoa_r+0x2f0>
 8011bd2:	e8df f003 	tbb	[pc, r3]
 8011bd6:	7f7d      	.short	0x7f7d
 8011bd8:	7131      	.short	0x7131
 8011bda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8011bde:	441d      	add	r5, r3
 8011be0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8011be4:	2820      	cmp	r0, #32
 8011be6:	dd13      	ble.n	8011c10 <_dtoa_r+0x210>
 8011be8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8011bec:	9b00      	ldr	r3, [sp, #0]
 8011bee:	fa08 f800 	lsl.w	r8, r8, r0
 8011bf2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8011bf6:	fa23 f000 	lsr.w	r0, r3, r0
 8011bfa:	ea48 0000 	orr.w	r0, r8, r0
 8011bfe:	f7ee fc99 	bl	8000534 <__aeabi_ui2d>
 8011c02:	2301      	movs	r3, #1
 8011c04:	4682      	mov	sl, r0
 8011c06:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8011c0a:	3d01      	subs	r5, #1
 8011c0c:	9313      	str	r3, [sp, #76]	; 0x4c
 8011c0e:	e772      	b.n	8011af6 <_dtoa_r+0xf6>
 8011c10:	9b00      	ldr	r3, [sp, #0]
 8011c12:	f1c0 0020 	rsb	r0, r0, #32
 8011c16:	fa03 f000 	lsl.w	r0, r3, r0
 8011c1a:	e7f0      	b.n	8011bfe <_dtoa_r+0x1fe>
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	e7b1      	b.n	8011b84 <_dtoa_r+0x184>
 8011c20:	900f      	str	r0, [sp, #60]	; 0x3c
 8011c22:	e7b0      	b.n	8011b86 <_dtoa_r+0x186>
 8011c24:	9b05      	ldr	r3, [sp, #20]
 8011c26:	eba3 030a 	sub.w	r3, r3, sl
 8011c2a:	9305      	str	r3, [sp, #20]
 8011c2c:	f1ca 0300 	rsb	r3, sl, #0
 8011c30:	9307      	str	r3, [sp, #28]
 8011c32:	2300      	movs	r3, #0
 8011c34:	930e      	str	r3, [sp, #56]	; 0x38
 8011c36:	e7bb      	b.n	8011bb0 <_dtoa_r+0x1b0>
 8011c38:	2301      	movs	r3, #1
 8011c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8011c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	dd59      	ble.n	8011cf6 <_dtoa_r+0x2f6>
 8011c42:	9302      	str	r3, [sp, #8]
 8011c44:	4699      	mov	r9, r3
 8011c46:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011c48:	2200      	movs	r2, #0
 8011c4a:	6072      	str	r2, [r6, #4]
 8011c4c:	2204      	movs	r2, #4
 8011c4e:	f102 0014 	add.w	r0, r2, #20
 8011c52:	4298      	cmp	r0, r3
 8011c54:	6871      	ldr	r1, [r6, #4]
 8011c56:	d953      	bls.n	8011d00 <_dtoa_r+0x300>
 8011c58:	4620      	mov	r0, r4
 8011c5a:	f001 f9e6 	bl	801302a <_Balloc>
 8011c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c60:	6030      	str	r0, [r6, #0]
 8011c62:	f1b9 0f0e 	cmp.w	r9, #14
 8011c66:	f8d3 b000 	ldr.w	fp, [r3]
 8011c6a:	f200 80e6 	bhi.w	8011e3a <_dtoa_r+0x43a>
 8011c6e:	2d00      	cmp	r5, #0
 8011c70:	f000 80e3 	beq.w	8011e3a <_dtoa_r+0x43a>
 8011c74:	ed9d 7b00 	vldr	d7, [sp]
 8011c78:	f1ba 0f00 	cmp.w	sl, #0
 8011c7c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011c80:	dd74      	ble.n	8011d6c <_dtoa_r+0x36c>
 8011c82:	4a2a      	ldr	r2, [pc, #168]	; (8011d2c <_dtoa_r+0x32c>)
 8011c84:	f00a 030f 	and.w	r3, sl, #15
 8011c88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011c8c:	ed93 7b00 	vldr	d7, [r3]
 8011c90:	ea4f 162a 	mov.w	r6, sl, asr #4
 8011c94:	06f0      	lsls	r0, r6, #27
 8011c96:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011c9a:	d565      	bpl.n	8011d68 <_dtoa_r+0x368>
 8011c9c:	4b24      	ldr	r3, [pc, #144]	; (8011d30 <_dtoa_r+0x330>)
 8011c9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011ca2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011ca6:	f7ee fde9 	bl	800087c <__aeabi_ddiv>
 8011caa:	e9cd 0100 	strd	r0, r1, [sp]
 8011cae:	f006 060f 	and.w	r6, r6, #15
 8011cb2:	2503      	movs	r5, #3
 8011cb4:	4f1e      	ldr	r7, [pc, #120]	; (8011d30 <_dtoa_r+0x330>)
 8011cb6:	e04c      	b.n	8011d52 <_dtoa_r+0x352>
 8011cb8:	2301      	movs	r3, #1
 8011cba:	930a      	str	r3, [sp, #40]	; 0x28
 8011cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011cbe:	4453      	add	r3, sl
 8011cc0:	f103 0901 	add.w	r9, r3, #1
 8011cc4:	9302      	str	r3, [sp, #8]
 8011cc6:	464b      	mov	r3, r9
 8011cc8:	2b01      	cmp	r3, #1
 8011cca:	bfb8      	it	lt
 8011ccc:	2301      	movlt	r3, #1
 8011cce:	e7ba      	b.n	8011c46 <_dtoa_r+0x246>
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	e7b2      	b.n	8011c3a <_dtoa_r+0x23a>
 8011cd4:	2300      	movs	r3, #0
 8011cd6:	e7f0      	b.n	8011cba <_dtoa_r+0x2ba>
 8011cd8:	2501      	movs	r5, #1
 8011cda:	2300      	movs	r3, #0
 8011cdc:	9306      	str	r3, [sp, #24]
 8011cde:	950a      	str	r5, [sp, #40]	; 0x28
 8011ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ce4:	9302      	str	r3, [sp, #8]
 8011ce6:	4699      	mov	r9, r3
 8011ce8:	2200      	movs	r2, #0
 8011cea:	2312      	movs	r3, #18
 8011cec:	920b      	str	r2, [sp, #44]	; 0x2c
 8011cee:	e7aa      	b.n	8011c46 <_dtoa_r+0x246>
 8011cf0:	2301      	movs	r3, #1
 8011cf2:	930a      	str	r3, [sp, #40]	; 0x28
 8011cf4:	e7f4      	b.n	8011ce0 <_dtoa_r+0x2e0>
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	9302      	str	r3, [sp, #8]
 8011cfa:	4699      	mov	r9, r3
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	e7f5      	b.n	8011cec <_dtoa_r+0x2ec>
 8011d00:	3101      	adds	r1, #1
 8011d02:	6071      	str	r1, [r6, #4]
 8011d04:	0052      	lsls	r2, r2, #1
 8011d06:	e7a2      	b.n	8011c4e <_dtoa_r+0x24e>
 8011d08:	636f4361 	.word	0x636f4361
 8011d0c:	3fd287a7 	.word	0x3fd287a7
 8011d10:	8b60c8b3 	.word	0x8b60c8b3
 8011d14:	3fc68a28 	.word	0x3fc68a28
 8011d18:	509f79fb 	.word	0x509f79fb
 8011d1c:	3fd34413 	.word	0x3fd34413
 8011d20:	7ff00000 	.word	0x7ff00000
 8011d24:	08014fcc 	.word	0x08014fcc
 8011d28:	3ff80000 	.word	0x3ff80000
 8011d2c:	08014ed0 	.word	0x08014ed0
 8011d30:	08014ea8 	.word	0x08014ea8
 8011d34:	08014e31 	.word	0x08014e31
 8011d38:	07f1      	lsls	r1, r6, #31
 8011d3a:	d508      	bpl.n	8011d4e <_dtoa_r+0x34e>
 8011d3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011d44:	f7ee fc70 	bl	8000628 <__aeabi_dmul>
 8011d48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011d4c:	3501      	adds	r5, #1
 8011d4e:	1076      	asrs	r6, r6, #1
 8011d50:	3708      	adds	r7, #8
 8011d52:	2e00      	cmp	r6, #0
 8011d54:	d1f0      	bne.n	8011d38 <_dtoa_r+0x338>
 8011d56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011d5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d5e:	f7ee fd8d 	bl	800087c <__aeabi_ddiv>
 8011d62:	e9cd 0100 	strd	r0, r1, [sp]
 8011d66:	e01a      	b.n	8011d9e <_dtoa_r+0x39e>
 8011d68:	2502      	movs	r5, #2
 8011d6a:	e7a3      	b.n	8011cb4 <_dtoa_r+0x2b4>
 8011d6c:	f000 80a0 	beq.w	8011eb0 <_dtoa_r+0x4b0>
 8011d70:	f1ca 0600 	rsb	r6, sl, #0
 8011d74:	4b9f      	ldr	r3, [pc, #636]	; (8011ff4 <_dtoa_r+0x5f4>)
 8011d76:	4fa0      	ldr	r7, [pc, #640]	; (8011ff8 <_dtoa_r+0x5f8>)
 8011d78:	f006 020f 	and.w	r2, r6, #15
 8011d7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011d88:	f7ee fc4e 	bl	8000628 <__aeabi_dmul>
 8011d8c:	e9cd 0100 	strd	r0, r1, [sp]
 8011d90:	1136      	asrs	r6, r6, #4
 8011d92:	2300      	movs	r3, #0
 8011d94:	2502      	movs	r5, #2
 8011d96:	2e00      	cmp	r6, #0
 8011d98:	d17f      	bne.n	8011e9a <_dtoa_r+0x49a>
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d1e1      	bne.n	8011d62 <_dtoa_r+0x362>
 8011d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	f000 8087 	beq.w	8011eb4 <_dtoa_r+0x4b4>
 8011da6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011daa:	2200      	movs	r2, #0
 8011dac:	4b93      	ldr	r3, [pc, #588]	; (8011ffc <_dtoa_r+0x5fc>)
 8011dae:	4630      	mov	r0, r6
 8011db0:	4639      	mov	r1, r7
 8011db2:	f7ee feab 	bl	8000b0c <__aeabi_dcmplt>
 8011db6:	2800      	cmp	r0, #0
 8011db8:	d07c      	beq.n	8011eb4 <_dtoa_r+0x4b4>
 8011dba:	f1b9 0f00 	cmp.w	r9, #0
 8011dbe:	d079      	beq.n	8011eb4 <_dtoa_r+0x4b4>
 8011dc0:	9b02      	ldr	r3, [sp, #8]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	dd35      	ble.n	8011e32 <_dtoa_r+0x432>
 8011dc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011dca:	9308      	str	r3, [sp, #32]
 8011dcc:	4639      	mov	r1, r7
 8011dce:	2200      	movs	r2, #0
 8011dd0:	4b8b      	ldr	r3, [pc, #556]	; (8012000 <_dtoa_r+0x600>)
 8011dd2:	4630      	mov	r0, r6
 8011dd4:	f7ee fc28 	bl	8000628 <__aeabi_dmul>
 8011dd8:	e9cd 0100 	strd	r0, r1, [sp]
 8011ddc:	9f02      	ldr	r7, [sp, #8]
 8011dde:	3501      	adds	r5, #1
 8011de0:	4628      	mov	r0, r5
 8011de2:	f7ee fbb7 	bl	8000554 <__aeabi_i2d>
 8011de6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dea:	f7ee fc1d 	bl	8000628 <__aeabi_dmul>
 8011dee:	2200      	movs	r2, #0
 8011df0:	4b84      	ldr	r3, [pc, #528]	; (8012004 <_dtoa_r+0x604>)
 8011df2:	f7ee fa63 	bl	80002bc <__adddf3>
 8011df6:	4605      	mov	r5, r0
 8011df8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8011dfc:	2f00      	cmp	r7, #0
 8011dfe:	d15d      	bne.n	8011ebc <_dtoa_r+0x4bc>
 8011e00:	2200      	movs	r2, #0
 8011e02:	4b81      	ldr	r3, [pc, #516]	; (8012008 <_dtoa_r+0x608>)
 8011e04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e08:	f7ee fa56 	bl	80002b8 <__aeabi_dsub>
 8011e0c:	462a      	mov	r2, r5
 8011e0e:	4633      	mov	r3, r6
 8011e10:	e9cd 0100 	strd	r0, r1, [sp]
 8011e14:	f7ee fe98 	bl	8000b48 <__aeabi_dcmpgt>
 8011e18:	2800      	cmp	r0, #0
 8011e1a:	f040 8288 	bne.w	801232e <_dtoa_r+0x92e>
 8011e1e:	462a      	mov	r2, r5
 8011e20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011e24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e28:	f7ee fe70 	bl	8000b0c <__aeabi_dcmplt>
 8011e2c:	2800      	cmp	r0, #0
 8011e2e:	f040 827c 	bne.w	801232a <_dtoa_r+0x92a>
 8011e32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011e36:	e9cd 2300 	strd	r2, r3, [sp]
 8011e3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	f2c0 8150 	blt.w	80120e2 <_dtoa_r+0x6e2>
 8011e42:	f1ba 0f0e 	cmp.w	sl, #14
 8011e46:	f300 814c 	bgt.w	80120e2 <_dtoa_r+0x6e2>
 8011e4a:	4b6a      	ldr	r3, [pc, #424]	; (8011ff4 <_dtoa_r+0x5f4>)
 8011e4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011e50:	ed93 7b00 	vldr	d7, [r3]
 8011e54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011e5c:	f280 80d8 	bge.w	8012010 <_dtoa_r+0x610>
 8011e60:	f1b9 0f00 	cmp.w	r9, #0
 8011e64:	f300 80d4 	bgt.w	8012010 <_dtoa_r+0x610>
 8011e68:	f040 825e 	bne.w	8012328 <_dtoa_r+0x928>
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	4b66      	ldr	r3, [pc, #408]	; (8012008 <_dtoa_r+0x608>)
 8011e70:	ec51 0b17 	vmov	r0, r1, d7
 8011e74:	f7ee fbd8 	bl	8000628 <__aeabi_dmul>
 8011e78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e7c:	f7ee fe5a 	bl	8000b34 <__aeabi_dcmpge>
 8011e80:	464f      	mov	r7, r9
 8011e82:	464e      	mov	r6, r9
 8011e84:	2800      	cmp	r0, #0
 8011e86:	f040 8234 	bne.w	80122f2 <_dtoa_r+0x8f2>
 8011e8a:	2331      	movs	r3, #49	; 0x31
 8011e8c:	f10b 0501 	add.w	r5, fp, #1
 8011e90:	f88b 3000 	strb.w	r3, [fp]
 8011e94:	f10a 0a01 	add.w	sl, sl, #1
 8011e98:	e22f      	b.n	80122fa <_dtoa_r+0x8fa>
 8011e9a:	07f2      	lsls	r2, r6, #31
 8011e9c:	d505      	bpl.n	8011eaa <_dtoa_r+0x4aa>
 8011e9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ea2:	f7ee fbc1 	bl	8000628 <__aeabi_dmul>
 8011ea6:	3501      	adds	r5, #1
 8011ea8:	2301      	movs	r3, #1
 8011eaa:	1076      	asrs	r6, r6, #1
 8011eac:	3708      	adds	r7, #8
 8011eae:	e772      	b.n	8011d96 <_dtoa_r+0x396>
 8011eb0:	2502      	movs	r5, #2
 8011eb2:	e774      	b.n	8011d9e <_dtoa_r+0x39e>
 8011eb4:	f8cd a020 	str.w	sl, [sp, #32]
 8011eb8:	464f      	mov	r7, r9
 8011eba:	e791      	b.n	8011de0 <_dtoa_r+0x3e0>
 8011ebc:	4b4d      	ldr	r3, [pc, #308]	; (8011ff4 <_dtoa_r+0x5f4>)
 8011ebe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011ec2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8011ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d047      	beq.n	8011f5c <_dtoa_r+0x55c>
 8011ecc:	4602      	mov	r2, r0
 8011ece:	460b      	mov	r3, r1
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	494e      	ldr	r1, [pc, #312]	; (801200c <_dtoa_r+0x60c>)
 8011ed4:	f7ee fcd2 	bl	800087c <__aeabi_ddiv>
 8011ed8:	462a      	mov	r2, r5
 8011eda:	4633      	mov	r3, r6
 8011edc:	f7ee f9ec 	bl	80002b8 <__aeabi_dsub>
 8011ee0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011ee4:	465d      	mov	r5, fp
 8011ee6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011eea:	f7ee fe4d 	bl	8000b88 <__aeabi_d2iz>
 8011eee:	4606      	mov	r6, r0
 8011ef0:	f7ee fb30 	bl	8000554 <__aeabi_i2d>
 8011ef4:	4602      	mov	r2, r0
 8011ef6:	460b      	mov	r3, r1
 8011ef8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011efc:	f7ee f9dc 	bl	80002b8 <__aeabi_dsub>
 8011f00:	3630      	adds	r6, #48	; 0x30
 8011f02:	f805 6b01 	strb.w	r6, [r5], #1
 8011f06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011f0a:	e9cd 0100 	strd	r0, r1, [sp]
 8011f0e:	f7ee fdfd 	bl	8000b0c <__aeabi_dcmplt>
 8011f12:	2800      	cmp	r0, #0
 8011f14:	d163      	bne.n	8011fde <_dtoa_r+0x5de>
 8011f16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011f1a:	2000      	movs	r0, #0
 8011f1c:	4937      	ldr	r1, [pc, #220]	; (8011ffc <_dtoa_r+0x5fc>)
 8011f1e:	f7ee f9cb 	bl	80002b8 <__aeabi_dsub>
 8011f22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011f26:	f7ee fdf1 	bl	8000b0c <__aeabi_dcmplt>
 8011f2a:	2800      	cmp	r0, #0
 8011f2c:	f040 80b7 	bne.w	801209e <_dtoa_r+0x69e>
 8011f30:	eba5 030b 	sub.w	r3, r5, fp
 8011f34:	429f      	cmp	r7, r3
 8011f36:	f77f af7c 	ble.w	8011e32 <_dtoa_r+0x432>
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	4b30      	ldr	r3, [pc, #192]	; (8012000 <_dtoa_r+0x600>)
 8011f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011f42:	f7ee fb71 	bl	8000628 <__aeabi_dmul>
 8011f46:	2200      	movs	r2, #0
 8011f48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011f4c:	4b2c      	ldr	r3, [pc, #176]	; (8012000 <_dtoa_r+0x600>)
 8011f4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f52:	f7ee fb69 	bl	8000628 <__aeabi_dmul>
 8011f56:	e9cd 0100 	strd	r0, r1, [sp]
 8011f5a:	e7c4      	b.n	8011ee6 <_dtoa_r+0x4e6>
 8011f5c:	462a      	mov	r2, r5
 8011f5e:	4633      	mov	r3, r6
 8011f60:	f7ee fb62 	bl	8000628 <__aeabi_dmul>
 8011f64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011f68:	eb0b 0507 	add.w	r5, fp, r7
 8011f6c:	465e      	mov	r6, fp
 8011f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f72:	f7ee fe09 	bl	8000b88 <__aeabi_d2iz>
 8011f76:	4607      	mov	r7, r0
 8011f78:	f7ee faec 	bl	8000554 <__aeabi_i2d>
 8011f7c:	3730      	adds	r7, #48	; 0x30
 8011f7e:	4602      	mov	r2, r0
 8011f80:	460b      	mov	r3, r1
 8011f82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f86:	f7ee f997 	bl	80002b8 <__aeabi_dsub>
 8011f8a:	f806 7b01 	strb.w	r7, [r6], #1
 8011f8e:	42ae      	cmp	r6, r5
 8011f90:	e9cd 0100 	strd	r0, r1, [sp]
 8011f94:	f04f 0200 	mov.w	r2, #0
 8011f98:	d126      	bne.n	8011fe8 <_dtoa_r+0x5e8>
 8011f9a:	4b1c      	ldr	r3, [pc, #112]	; (801200c <_dtoa_r+0x60c>)
 8011f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011fa0:	f7ee f98c 	bl	80002bc <__adddf3>
 8011fa4:	4602      	mov	r2, r0
 8011fa6:	460b      	mov	r3, r1
 8011fa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011fac:	f7ee fdcc 	bl	8000b48 <__aeabi_dcmpgt>
 8011fb0:	2800      	cmp	r0, #0
 8011fb2:	d174      	bne.n	801209e <_dtoa_r+0x69e>
 8011fb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011fb8:	2000      	movs	r0, #0
 8011fba:	4914      	ldr	r1, [pc, #80]	; (801200c <_dtoa_r+0x60c>)
 8011fbc:	f7ee f97c 	bl	80002b8 <__aeabi_dsub>
 8011fc0:	4602      	mov	r2, r0
 8011fc2:	460b      	mov	r3, r1
 8011fc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011fc8:	f7ee fda0 	bl	8000b0c <__aeabi_dcmplt>
 8011fcc:	2800      	cmp	r0, #0
 8011fce:	f43f af30 	beq.w	8011e32 <_dtoa_r+0x432>
 8011fd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011fd6:	2b30      	cmp	r3, #48	; 0x30
 8011fd8:	f105 32ff 	add.w	r2, r5, #4294967295
 8011fdc:	d002      	beq.n	8011fe4 <_dtoa_r+0x5e4>
 8011fde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011fe2:	e04a      	b.n	801207a <_dtoa_r+0x67a>
 8011fe4:	4615      	mov	r5, r2
 8011fe6:	e7f4      	b.n	8011fd2 <_dtoa_r+0x5d2>
 8011fe8:	4b05      	ldr	r3, [pc, #20]	; (8012000 <_dtoa_r+0x600>)
 8011fea:	f7ee fb1d 	bl	8000628 <__aeabi_dmul>
 8011fee:	e9cd 0100 	strd	r0, r1, [sp]
 8011ff2:	e7bc      	b.n	8011f6e <_dtoa_r+0x56e>
 8011ff4:	08014ed0 	.word	0x08014ed0
 8011ff8:	08014ea8 	.word	0x08014ea8
 8011ffc:	3ff00000 	.word	0x3ff00000
 8012000:	40240000 	.word	0x40240000
 8012004:	401c0000 	.word	0x401c0000
 8012008:	40140000 	.word	0x40140000
 801200c:	3fe00000 	.word	0x3fe00000
 8012010:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012014:	465d      	mov	r5, fp
 8012016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801201a:	4630      	mov	r0, r6
 801201c:	4639      	mov	r1, r7
 801201e:	f7ee fc2d 	bl	800087c <__aeabi_ddiv>
 8012022:	f7ee fdb1 	bl	8000b88 <__aeabi_d2iz>
 8012026:	4680      	mov	r8, r0
 8012028:	f7ee fa94 	bl	8000554 <__aeabi_i2d>
 801202c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012030:	f7ee fafa 	bl	8000628 <__aeabi_dmul>
 8012034:	4602      	mov	r2, r0
 8012036:	460b      	mov	r3, r1
 8012038:	4630      	mov	r0, r6
 801203a:	4639      	mov	r1, r7
 801203c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012040:	f7ee f93a 	bl	80002b8 <__aeabi_dsub>
 8012044:	f805 6b01 	strb.w	r6, [r5], #1
 8012048:	eba5 060b 	sub.w	r6, r5, fp
 801204c:	45b1      	cmp	r9, r6
 801204e:	4602      	mov	r2, r0
 8012050:	460b      	mov	r3, r1
 8012052:	d139      	bne.n	80120c8 <_dtoa_r+0x6c8>
 8012054:	f7ee f932 	bl	80002bc <__adddf3>
 8012058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801205c:	4606      	mov	r6, r0
 801205e:	460f      	mov	r7, r1
 8012060:	f7ee fd72 	bl	8000b48 <__aeabi_dcmpgt>
 8012064:	b9c8      	cbnz	r0, 801209a <_dtoa_r+0x69a>
 8012066:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801206a:	4630      	mov	r0, r6
 801206c:	4639      	mov	r1, r7
 801206e:	f7ee fd43 	bl	8000af8 <__aeabi_dcmpeq>
 8012072:	b110      	cbz	r0, 801207a <_dtoa_r+0x67a>
 8012074:	f018 0f01 	tst.w	r8, #1
 8012078:	d10f      	bne.n	801209a <_dtoa_r+0x69a>
 801207a:	9904      	ldr	r1, [sp, #16]
 801207c:	4620      	mov	r0, r4
 801207e:	f001 f808 	bl	8013092 <_Bfree>
 8012082:	2300      	movs	r3, #0
 8012084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012086:	702b      	strb	r3, [r5, #0]
 8012088:	f10a 0301 	add.w	r3, sl, #1
 801208c:	6013      	str	r3, [r2, #0]
 801208e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012090:	2b00      	cmp	r3, #0
 8012092:	f000 8241 	beq.w	8012518 <_dtoa_r+0xb18>
 8012096:	601d      	str	r5, [r3, #0]
 8012098:	e23e      	b.n	8012518 <_dtoa_r+0xb18>
 801209a:	f8cd a020 	str.w	sl, [sp, #32]
 801209e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80120a2:	2a39      	cmp	r2, #57	; 0x39
 80120a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80120a8:	d108      	bne.n	80120bc <_dtoa_r+0x6bc>
 80120aa:	459b      	cmp	fp, r3
 80120ac:	d10a      	bne.n	80120c4 <_dtoa_r+0x6c4>
 80120ae:	9b08      	ldr	r3, [sp, #32]
 80120b0:	3301      	adds	r3, #1
 80120b2:	9308      	str	r3, [sp, #32]
 80120b4:	2330      	movs	r3, #48	; 0x30
 80120b6:	f88b 3000 	strb.w	r3, [fp]
 80120ba:	465b      	mov	r3, fp
 80120bc:	781a      	ldrb	r2, [r3, #0]
 80120be:	3201      	adds	r2, #1
 80120c0:	701a      	strb	r2, [r3, #0]
 80120c2:	e78c      	b.n	8011fde <_dtoa_r+0x5de>
 80120c4:	461d      	mov	r5, r3
 80120c6:	e7ea      	b.n	801209e <_dtoa_r+0x69e>
 80120c8:	2200      	movs	r2, #0
 80120ca:	4b9b      	ldr	r3, [pc, #620]	; (8012338 <_dtoa_r+0x938>)
 80120cc:	f7ee faac 	bl	8000628 <__aeabi_dmul>
 80120d0:	2200      	movs	r2, #0
 80120d2:	2300      	movs	r3, #0
 80120d4:	4606      	mov	r6, r0
 80120d6:	460f      	mov	r7, r1
 80120d8:	f7ee fd0e 	bl	8000af8 <__aeabi_dcmpeq>
 80120dc:	2800      	cmp	r0, #0
 80120de:	d09a      	beq.n	8012016 <_dtoa_r+0x616>
 80120e0:	e7cb      	b.n	801207a <_dtoa_r+0x67a>
 80120e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80120e4:	2a00      	cmp	r2, #0
 80120e6:	f000 808b 	beq.w	8012200 <_dtoa_r+0x800>
 80120ea:	9a06      	ldr	r2, [sp, #24]
 80120ec:	2a01      	cmp	r2, #1
 80120ee:	dc6e      	bgt.n	80121ce <_dtoa_r+0x7ce>
 80120f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80120f2:	2a00      	cmp	r2, #0
 80120f4:	d067      	beq.n	80121c6 <_dtoa_r+0x7c6>
 80120f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80120fa:	9f07      	ldr	r7, [sp, #28]
 80120fc:	9d05      	ldr	r5, [sp, #20]
 80120fe:	9a05      	ldr	r2, [sp, #20]
 8012100:	2101      	movs	r1, #1
 8012102:	441a      	add	r2, r3
 8012104:	4620      	mov	r0, r4
 8012106:	9205      	str	r2, [sp, #20]
 8012108:	4498      	add	r8, r3
 801210a:	f001 f8a0 	bl	801324e <__i2b>
 801210e:	4606      	mov	r6, r0
 8012110:	2d00      	cmp	r5, #0
 8012112:	dd0c      	ble.n	801212e <_dtoa_r+0x72e>
 8012114:	f1b8 0f00 	cmp.w	r8, #0
 8012118:	dd09      	ble.n	801212e <_dtoa_r+0x72e>
 801211a:	4545      	cmp	r5, r8
 801211c:	9a05      	ldr	r2, [sp, #20]
 801211e:	462b      	mov	r3, r5
 8012120:	bfa8      	it	ge
 8012122:	4643      	movge	r3, r8
 8012124:	1ad2      	subs	r2, r2, r3
 8012126:	9205      	str	r2, [sp, #20]
 8012128:	1aed      	subs	r5, r5, r3
 801212a:	eba8 0803 	sub.w	r8, r8, r3
 801212e:	9b07      	ldr	r3, [sp, #28]
 8012130:	b1eb      	cbz	r3, 801216e <_dtoa_r+0x76e>
 8012132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012134:	2b00      	cmp	r3, #0
 8012136:	d067      	beq.n	8012208 <_dtoa_r+0x808>
 8012138:	b18f      	cbz	r7, 801215e <_dtoa_r+0x75e>
 801213a:	4631      	mov	r1, r6
 801213c:	463a      	mov	r2, r7
 801213e:	4620      	mov	r0, r4
 8012140:	f001 f924 	bl	801338c <__pow5mult>
 8012144:	9a04      	ldr	r2, [sp, #16]
 8012146:	4601      	mov	r1, r0
 8012148:	4606      	mov	r6, r0
 801214a:	4620      	mov	r0, r4
 801214c:	f001 f888 	bl	8013260 <__multiply>
 8012150:	9904      	ldr	r1, [sp, #16]
 8012152:	9008      	str	r0, [sp, #32]
 8012154:	4620      	mov	r0, r4
 8012156:	f000 ff9c 	bl	8013092 <_Bfree>
 801215a:	9b08      	ldr	r3, [sp, #32]
 801215c:	9304      	str	r3, [sp, #16]
 801215e:	9b07      	ldr	r3, [sp, #28]
 8012160:	1bda      	subs	r2, r3, r7
 8012162:	d004      	beq.n	801216e <_dtoa_r+0x76e>
 8012164:	9904      	ldr	r1, [sp, #16]
 8012166:	4620      	mov	r0, r4
 8012168:	f001 f910 	bl	801338c <__pow5mult>
 801216c:	9004      	str	r0, [sp, #16]
 801216e:	2101      	movs	r1, #1
 8012170:	4620      	mov	r0, r4
 8012172:	f001 f86c 	bl	801324e <__i2b>
 8012176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012178:	4607      	mov	r7, r0
 801217a:	2b00      	cmp	r3, #0
 801217c:	f000 81d0 	beq.w	8012520 <_dtoa_r+0xb20>
 8012180:	461a      	mov	r2, r3
 8012182:	4601      	mov	r1, r0
 8012184:	4620      	mov	r0, r4
 8012186:	f001 f901 	bl	801338c <__pow5mult>
 801218a:	9b06      	ldr	r3, [sp, #24]
 801218c:	2b01      	cmp	r3, #1
 801218e:	4607      	mov	r7, r0
 8012190:	dc40      	bgt.n	8012214 <_dtoa_r+0x814>
 8012192:	9b00      	ldr	r3, [sp, #0]
 8012194:	2b00      	cmp	r3, #0
 8012196:	d139      	bne.n	801220c <_dtoa_r+0x80c>
 8012198:	9b01      	ldr	r3, [sp, #4]
 801219a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d136      	bne.n	8012210 <_dtoa_r+0x810>
 80121a2:	9b01      	ldr	r3, [sp, #4]
 80121a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80121a8:	0d1b      	lsrs	r3, r3, #20
 80121aa:	051b      	lsls	r3, r3, #20
 80121ac:	b12b      	cbz	r3, 80121ba <_dtoa_r+0x7ba>
 80121ae:	9b05      	ldr	r3, [sp, #20]
 80121b0:	3301      	adds	r3, #1
 80121b2:	9305      	str	r3, [sp, #20]
 80121b4:	f108 0801 	add.w	r8, r8, #1
 80121b8:	2301      	movs	r3, #1
 80121ba:	9307      	str	r3, [sp, #28]
 80121bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d12a      	bne.n	8012218 <_dtoa_r+0x818>
 80121c2:	2001      	movs	r0, #1
 80121c4:	e030      	b.n	8012228 <_dtoa_r+0x828>
 80121c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80121c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80121cc:	e795      	b.n	80120fa <_dtoa_r+0x6fa>
 80121ce:	9b07      	ldr	r3, [sp, #28]
 80121d0:	f109 37ff 	add.w	r7, r9, #4294967295
 80121d4:	42bb      	cmp	r3, r7
 80121d6:	bfbf      	itttt	lt
 80121d8:	9b07      	ldrlt	r3, [sp, #28]
 80121da:	9707      	strlt	r7, [sp, #28]
 80121dc:	1afa      	sublt	r2, r7, r3
 80121de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80121e0:	bfbb      	ittet	lt
 80121e2:	189b      	addlt	r3, r3, r2
 80121e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80121e6:	1bdf      	subge	r7, r3, r7
 80121e8:	2700      	movlt	r7, #0
 80121ea:	f1b9 0f00 	cmp.w	r9, #0
 80121ee:	bfb5      	itete	lt
 80121f0:	9b05      	ldrlt	r3, [sp, #20]
 80121f2:	9d05      	ldrge	r5, [sp, #20]
 80121f4:	eba3 0509 	sublt.w	r5, r3, r9
 80121f8:	464b      	movge	r3, r9
 80121fa:	bfb8      	it	lt
 80121fc:	2300      	movlt	r3, #0
 80121fe:	e77e      	b.n	80120fe <_dtoa_r+0x6fe>
 8012200:	9f07      	ldr	r7, [sp, #28]
 8012202:	9d05      	ldr	r5, [sp, #20]
 8012204:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012206:	e783      	b.n	8012110 <_dtoa_r+0x710>
 8012208:	9a07      	ldr	r2, [sp, #28]
 801220a:	e7ab      	b.n	8012164 <_dtoa_r+0x764>
 801220c:	2300      	movs	r3, #0
 801220e:	e7d4      	b.n	80121ba <_dtoa_r+0x7ba>
 8012210:	9b00      	ldr	r3, [sp, #0]
 8012212:	e7d2      	b.n	80121ba <_dtoa_r+0x7ba>
 8012214:	2300      	movs	r3, #0
 8012216:	9307      	str	r3, [sp, #28]
 8012218:	693b      	ldr	r3, [r7, #16]
 801221a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801221e:	6918      	ldr	r0, [r3, #16]
 8012220:	f000 ffc7 	bl	80131b2 <__hi0bits>
 8012224:	f1c0 0020 	rsb	r0, r0, #32
 8012228:	4440      	add	r0, r8
 801222a:	f010 001f 	ands.w	r0, r0, #31
 801222e:	d047      	beq.n	80122c0 <_dtoa_r+0x8c0>
 8012230:	f1c0 0320 	rsb	r3, r0, #32
 8012234:	2b04      	cmp	r3, #4
 8012236:	dd3b      	ble.n	80122b0 <_dtoa_r+0x8b0>
 8012238:	9b05      	ldr	r3, [sp, #20]
 801223a:	f1c0 001c 	rsb	r0, r0, #28
 801223e:	4403      	add	r3, r0
 8012240:	9305      	str	r3, [sp, #20]
 8012242:	4405      	add	r5, r0
 8012244:	4480      	add	r8, r0
 8012246:	9b05      	ldr	r3, [sp, #20]
 8012248:	2b00      	cmp	r3, #0
 801224a:	dd05      	ble.n	8012258 <_dtoa_r+0x858>
 801224c:	461a      	mov	r2, r3
 801224e:	9904      	ldr	r1, [sp, #16]
 8012250:	4620      	mov	r0, r4
 8012252:	f001 f8e9 	bl	8013428 <__lshift>
 8012256:	9004      	str	r0, [sp, #16]
 8012258:	f1b8 0f00 	cmp.w	r8, #0
 801225c:	dd05      	ble.n	801226a <_dtoa_r+0x86a>
 801225e:	4639      	mov	r1, r7
 8012260:	4642      	mov	r2, r8
 8012262:	4620      	mov	r0, r4
 8012264:	f001 f8e0 	bl	8013428 <__lshift>
 8012268:	4607      	mov	r7, r0
 801226a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801226c:	b353      	cbz	r3, 80122c4 <_dtoa_r+0x8c4>
 801226e:	4639      	mov	r1, r7
 8012270:	9804      	ldr	r0, [sp, #16]
 8012272:	f001 f92d 	bl	80134d0 <__mcmp>
 8012276:	2800      	cmp	r0, #0
 8012278:	da24      	bge.n	80122c4 <_dtoa_r+0x8c4>
 801227a:	2300      	movs	r3, #0
 801227c:	220a      	movs	r2, #10
 801227e:	9904      	ldr	r1, [sp, #16]
 8012280:	4620      	mov	r0, r4
 8012282:	f000 ff1d 	bl	80130c0 <__multadd>
 8012286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012288:	9004      	str	r0, [sp, #16]
 801228a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801228e:	2b00      	cmp	r3, #0
 8012290:	f000 814d 	beq.w	801252e <_dtoa_r+0xb2e>
 8012294:	2300      	movs	r3, #0
 8012296:	4631      	mov	r1, r6
 8012298:	220a      	movs	r2, #10
 801229a:	4620      	mov	r0, r4
 801229c:	f000 ff10 	bl	80130c0 <__multadd>
 80122a0:	9b02      	ldr	r3, [sp, #8]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	4606      	mov	r6, r0
 80122a6:	dc4f      	bgt.n	8012348 <_dtoa_r+0x948>
 80122a8:	9b06      	ldr	r3, [sp, #24]
 80122aa:	2b02      	cmp	r3, #2
 80122ac:	dd4c      	ble.n	8012348 <_dtoa_r+0x948>
 80122ae:	e011      	b.n	80122d4 <_dtoa_r+0x8d4>
 80122b0:	d0c9      	beq.n	8012246 <_dtoa_r+0x846>
 80122b2:	9a05      	ldr	r2, [sp, #20]
 80122b4:	331c      	adds	r3, #28
 80122b6:	441a      	add	r2, r3
 80122b8:	9205      	str	r2, [sp, #20]
 80122ba:	441d      	add	r5, r3
 80122bc:	4498      	add	r8, r3
 80122be:	e7c2      	b.n	8012246 <_dtoa_r+0x846>
 80122c0:	4603      	mov	r3, r0
 80122c2:	e7f6      	b.n	80122b2 <_dtoa_r+0x8b2>
 80122c4:	f1b9 0f00 	cmp.w	r9, #0
 80122c8:	dc38      	bgt.n	801233c <_dtoa_r+0x93c>
 80122ca:	9b06      	ldr	r3, [sp, #24]
 80122cc:	2b02      	cmp	r3, #2
 80122ce:	dd35      	ble.n	801233c <_dtoa_r+0x93c>
 80122d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80122d4:	9b02      	ldr	r3, [sp, #8]
 80122d6:	b963      	cbnz	r3, 80122f2 <_dtoa_r+0x8f2>
 80122d8:	4639      	mov	r1, r7
 80122da:	2205      	movs	r2, #5
 80122dc:	4620      	mov	r0, r4
 80122de:	f000 feef 	bl	80130c0 <__multadd>
 80122e2:	4601      	mov	r1, r0
 80122e4:	4607      	mov	r7, r0
 80122e6:	9804      	ldr	r0, [sp, #16]
 80122e8:	f001 f8f2 	bl	80134d0 <__mcmp>
 80122ec:	2800      	cmp	r0, #0
 80122ee:	f73f adcc 	bgt.w	8011e8a <_dtoa_r+0x48a>
 80122f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80122f4:	465d      	mov	r5, fp
 80122f6:	ea6f 0a03 	mvn.w	sl, r3
 80122fa:	f04f 0900 	mov.w	r9, #0
 80122fe:	4639      	mov	r1, r7
 8012300:	4620      	mov	r0, r4
 8012302:	f000 fec6 	bl	8013092 <_Bfree>
 8012306:	2e00      	cmp	r6, #0
 8012308:	f43f aeb7 	beq.w	801207a <_dtoa_r+0x67a>
 801230c:	f1b9 0f00 	cmp.w	r9, #0
 8012310:	d005      	beq.n	801231e <_dtoa_r+0x91e>
 8012312:	45b1      	cmp	r9, r6
 8012314:	d003      	beq.n	801231e <_dtoa_r+0x91e>
 8012316:	4649      	mov	r1, r9
 8012318:	4620      	mov	r0, r4
 801231a:	f000 feba 	bl	8013092 <_Bfree>
 801231e:	4631      	mov	r1, r6
 8012320:	4620      	mov	r0, r4
 8012322:	f000 feb6 	bl	8013092 <_Bfree>
 8012326:	e6a8      	b.n	801207a <_dtoa_r+0x67a>
 8012328:	2700      	movs	r7, #0
 801232a:	463e      	mov	r6, r7
 801232c:	e7e1      	b.n	80122f2 <_dtoa_r+0x8f2>
 801232e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012332:	463e      	mov	r6, r7
 8012334:	e5a9      	b.n	8011e8a <_dtoa_r+0x48a>
 8012336:	bf00      	nop
 8012338:	40240000 	.word	0x40240000
 801233c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801233e:	f8cd 9008 	str.w	r9, [sp, #8]
 8012342:	2b00      	cmp	r3, #0
 8012344:	f000 80fa 	beq.w	801253c <_dtoa_r+0xb3c>
 8012348:	2d00      	cmp	r5, #0
 801234a:	dd05      	ble.n	8012358 <_dtoa_r+0x958>
 801234c:	4631      	mov	r1, r6
 801234e:	462a      	mov	r2, r5
 8012350:	4620      	mov	r0, r4
 8012352:	f001 f869 	bl	8013428 <__lshift>
 8012356:	4606      	mov	r6, r0
 8012358:	9b07      	ldr	r3, [sp, #28]
 801235a:	2b00      	cmp	r3, #0
 801235c:	d04c      	beq.n	80123f8 <_dtoa_r+0x9f8>
 801235e:	6871      	ldr	r1, [r6, #4]
 8012360:	4620      	mov	r0, r4
 8012362:	f000 fe62 	bl	801302a <_Balloc>
 8012366:	6932      	ldr	r2, [r6, #16]
 8012368:	3202      	adds	r2, #2
 801236a:	4605      	mov	r5, r0
 801236c:	0092      	lsls	r2, r2, #2
 801236e:	f106 010c 	add.w	r1, r6, #12
 8012372:	300c      	adds	r0, #12
 8012374:	f000 fe4e 	bl	8013014 <memcpy>
 8012378:	2201      	movs	r2, #1
 801237a:	4629      	mov	r1, r5
 801237c:	4620      	mov	r0, r4
 801237e:	f001 f853 	bl	8013428 <__lshift>
 8012382:	9b00      	ldr	r3, [sp, #0]
 8012384:	f8cd b014 	str.w	fp, [sp, #20]
 8012388:	f003 0301 	and.w	r3, r3, #1
 801238c:	46b1      	mov	r9, r6
 801238e:	9307      	str	r3, [sp, #28]
 8012390:	4606      	mov	r6, r0
 8012392:	4639      	mov	r1, r7
 8012394:	9804      	ldr	r0, [sp, #16]
 8012396:	f7ff faa7 	bl	80118e8 <quorem>
 801239a:	4649      	mov	r1, r9
 801239c:	4605      	mov	r5, r0
 801239e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80123a2:	9804      	ldr	r0, [sp, #16]
 80123a4:	f001 f894 	bl	80134d0 <__mcmp>
 80123a8:	4632      	mov	r2, r6
 80123aa:	9000      	str	r0, [sp, #0]
 80123ac:	4639      	mov	r1, r7
 80123ae:	4620      	mov	r0, r4
 80123b0:	f001 f8a8 	bl	8013504 <__mdiff>
 80123b4:	68c3      	ldr	r3, [r0, #12]
 80123b6:	4602      	mov	r2, r0
 80123b8:	bb03      	cbnz	r3, 80123fc <_dtoa_r+0x9fc>
 80123ba:	4601      	mov	r1, r0
 80123bc:	9008      	str	r0, [sp, #32]
 80123be:	9804      	ldr	r0, [sp, #16]
 80123c0:	f001 f886 	bl	80134d0 <__mcmp>
 80123c4:	9a08      	ldr	r2, [sp, #32]
 80123c6:	4603      	mov	r3, r0
 80123c8:	4611      	mov	r1, r2
 80123ca:	4620      	mov	r0, r4
 80123cc:	9308      	str	r3, [sp, #32]
 80123ce:	f000 fe60 	bl	8013092 <_Bfree>
 80123d2:	9b08      	ldr	r3, [sp, #32]
 80123d4:	b9a3      	cbnz	r3, 8012400 <_dtoa_r+0xa00>
 80123d6:	9a06      	ldr	r2, [sp, #24]
 80123d8:	b992      	cbnz	r2, 8012400 <_dtoa_r+0xa00>
 80123da:	9a07      	ldr	r2, [sp, #28]
 80123dc:	b982      	cbnz	r2, 8012400 <_dtoa_r+0xa00>
 80123de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80123e2:	d029      	beq.n	8012438 <_dtoa_r+0xa38>
 80123e4:	9b00      	ldr	r3, [sp, #0]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	dd01      	ble.n	80123ee <_dtoa_r+0x9ee>
 80123ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80123ee:	9b05      	ldr	r3, [sp, #20]
 80123f0:	1c5d      	adds	r5, r3, #1
 80123f2:	f883 8000 	strb.w	r8, [r3]
 80123f6:	e782      	b.n	80122fe <_dtoa_r+0x8fe>
 80123f8:	4630      	mov	r0, r6
 80123fa:	e7c2      	b.n	8012382 <_dtoa_r+0x982>
 80123fc:	2301      	movs	r3, #1
 80123fe:	e7e3      	b.n	80123c8 <_dtoa_r+0x9c8>
 8012400:	9a00      	ldr	r2, [sp, #0]
 8012402:	2a00      	cmp	r2, #0
 8012404:	db04      	blt.n	8012410 <_dtoa_r+0xa10>
 8012406:	d125      	bne.n	8012454 <_dtoa_r+0xa54>
 8012408:	9a06      	ldr	r2, [sp, #24]
 801240a:	bb1a      	cbnz	r2, 8012454 <_dtoa_r+0xa54>
 801240c:	9a07      	ldr	r2, [sp, #28]
 801240e:	bb0a      	cbnz	r2, 8012454 <_dtoa_r+0xa54>
 8012410:	2b00      	cmp	r3, #0
 8012412:	ddec      	ble.n	80123ee <_dtoa_r+0x9ee>
 8012414:	2201      	movs	r2, #1
 8012416:	9904      	ldr	r1, [sp, #16]
 8012418:	4620      	mov	r0, r4
 801241a:	f001 f805 	bl	8013428 <__lshift>
 801241e:	4639      	mov	r1, r7
 8012420:	9004      	str	r0, [sp, #16]
 8012422:	f001 f855 	bl	80134d0 <__mcmp>
 8012426:	2800      	cmp	r0, #0
 8012428:	dc03      	bgt.n	8012432 <_dtoa_r+0xa32>
 801242a:	d1e0      	bne.n	80123ee <_dtoa_r+0x9ee>
 801242c:	f018 0f01 	tst.w	r8, #1
 8012430:	d0dd      	beq.n	80123ee <_dtoa_r+0x9ee>
 8012432:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012436:	d1d8      	bne.n	80123ea <_dtoa_r+0x9ea>
 8012438:	9b05      	ldr	r3, [sp, #20]
 801243a:	9a05      	ldr	r2, [sp, #20]
 801243c:	1c5d      	adds	r5, r3, #1
 801243e:	2339      	movs	r3, #57	; 0x39
 8012440:	7013      	strb	r3, [r2, #0]
 8012442:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012446:	2b39      	cmp	r3, #57	; 0x39
 8012448:	f105 32ff 	add.w	r2, r5, #4294967295
 801244c:	d04f      	beq.n	80124ee <_dtoa_r+0xaee>
 801244e:	3301      	adds	r3, #1
 8012450:	7013      	strb	r3, [r2, #0]
 8012452:	e754      	b.n	80122fe <_dtoa_r+0x8fe>
 8012454:	9a05      	ldr	r2, [sp, #20]
 8012456:	2b00      	cmp	r3, #0
 8012458:	f102 0501 	add.w	r5, r2, #1
 801245c:	dd06      	ble.n	801246c <_dtoa_r+0xa6c>
 801245e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012462:	d0e9      	beq.n	8012438 <_dtoa_r+0xa38>
 8012464:	f108 0801 	add.w	r8, r8, #1
 8012468:	9b05      	ldr	r3, [sp, #20]
 801246a:	e7c2      	b.n	80123f2 <_dtoa_r+0x9f2>
 801246c:	9a02      	ldr	r2, [sp, #8]
 801246e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8012472:	eba5 030b 	sub.w	r3, r5, fp
 8012476:	4293      	cmp	r3, r2
 8012478:	d021      	beq.n	80124be <_dtoa_r+0xabe>
 801247a:	2300      	movs	r3, #0
 801247c:	220a      	movs	r2, #10
 801247e:	9904      	ldr	r1, [sp, #16]
 8012480:	4620      	mov	r0, r4
 8012482:	f000 fe1d 	bl	80130c0 <__multadd>
 8012486:	45b1      	cmp	r9, r6
 8012488:	9004      	str	r0, [sp, #16]
 801248a:	f04f 0300 	mov.w	r3, #0
 801248e:	f04f 020a 	mov.w	r2, #10
 8012492:	4649      	mov	r1, r9
 8012494:	4620      	mov	r0, r4
 8012496:	d105      	bne.n	80124a4 <_dtoa_r+0xaa4>
 8012498:	f000 fe12 	bl	80130c0 <__multadd>
 801249c:	4681      	mov	r9, r0
 801249e:	4606      	mov	r6, r0
 80124a0:	9505      	str	r5, [sp, #20]
 80124a2:	e776      	b.n	8012392 <_dtoa_r+0x992>
 80124a4:	f000 fe0c 	bl	80130c0 <__multadd>
 80124a8:	4631      	mov	r1, r6
 80124aa:	4681      	mov	r9, r0
 80124ac:	2300      	movs	r3, #0
 80124ae:	220a      	movs	r2, #10
 80124b0:	4620      	mov	r0, r4
 80124b2:	f000 fe05 	bl	80130c0 <__multadd>
 80124b6:	4606      	mov	r6, r0
 80124b8:	e7f2      	b.n	80124a0 <_dtoa_r+0xaa0>
 80124ba:	f04f 0900 	mov.w	r9, #0
 80124be:	2201      	movs	r2, #1
 80124c0:	9904      	ldr	r1, [sp, #16]
 80124c2:	4620      	mov	r0, r4
 80124c4:	f000 ffb0 	bl	8013428 <__lshift>
 80124c8:	4639      	mov	r1, r7
 80124ca:	9004      	str	r0, [sp, #16]
 80124cc:	f001 f800 	bl	80134d0 <__mcmp>
 80124d0:	2800      	cmp	r0, #0
 80124d2:	dcb6      	bgt.n	8012442 <_dtoa_r+0xa42>
 80124d4:	d102      	bne.n	80124dc <_dtoa_r+0xadc>
 80124d6:	f018 0f01 	tst.w	r8, #1
 80124da:	d1b2      	bne.n	8012442 <_dtoa_r+0xa42>
 80124dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80124e0:	2b30      	cmp	r3, #48	; 0x30
 80124e2:	f105 32ff 	add.w	r2, r5, #4294967295
 80124e6:	f47f af0a 	bne.w	80122fe <_dtoa_r+0x8fe>
 80124ea:	4615      	mov	r5, r2
 80124ec:	e7f6      	b.n	80124dc <_dtoa_r+0xadc>
 80124ee:	4593      	cmp	fp, r2
 80124f0:	d105      	bne.n	80124fe <_dtoa_r+0xafe>
 80124f2:	2331      	movs	r3, #49	; 0x31
 80124f4:	f10a 0a01 	add.w	sl, sl, #1
 80124f8:	f88b 3000 	strb.w	r3, [fp]
 80124fc:	e6ff      	b.n	80122fe <_dtoa_r+0x8fe>
 80124fe:	4615      	mov	r5, r2
 8012500:	e79f      	b.n	8012442 <_dtoa_r+0xa42>
 8012502:	f8df b064 	ldr.w	fp, [pc, #100]	; 8012568 <_dtoa_r+0xb68>
 8012506:	e007      	b.n	8012518 <_dtoa_r+0xb18>
 8012508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801250a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801256c <_dtoa_r+0xb6c>
 801250e:	b11b      	cbz	r3, 8012518 <_dtoa_r+0xb18>
 8012510:	f10b 0308 	add.w	r3, fp, #8
 8012514:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012516:	6013      	str	r3, [r2, #0]
 8012518:	4658      	mov	r0, fp
 801251a:	b017      	add	sp, #92	; 0x5c
 801251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012520:	9b06      	ldr	r3, [sp, #24]
 8012522:	2b01      	cmp	r3, #1
 8012524:	f77f ae35 	ble.w	8012192 <_dtoa_r+0x792>
 8012528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801252a:	9307      	str	r3, [sp, #28]
 801252c:	e649      	b.n	80121c2 <_dtoa_r+0x7c2>
 801252e:	9b02      	ldr	r3, [sp, #8]
 8012530:	2b00      	cmp	r3, #0
 8012532:	dc03      	bgt.n	801253c <_dtoa_r+0xb3c>
 8012534:	9b06      	ldr	r3, [sp, #24]
 8012536:	2b02      	cmp	r3, #2
 8012538:	f73f aecc 	bgt.w	80122d4 <_dtoa_r+0x8d4>
 801253c:	465d      	mov	r5, fp
 801253e:	4639      	mov	r1, r7
 8012540:	9804      	ldr	r0, [sp, #16]
 8012542:	f7ff f9d1 	bl	80118e8 <quorem>
 8012546:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801254a:	f805 8b01 	strb.w	r8, [r5], #1
 801254e:	9a02      	ldr	r2, [sp, #8]
 8012550:	eba5 030b 	sub.w	r3, r5, fp
 8012554:	429a      	cmp	r2, r3
 8012556:	ddb0      	ble.n	80124ba <_dtoa_r+0xaba>
 8012558:	2300      	movs	r3, #0
 801255a:	220a      	movs	r2, #10
 801255c:	9904      	ldr	r1, [sp, #16]
 801255e:	4620      	mov	r0, r4
 8012560:	f000 fdae 	bl	80130c0 <__multadd>
 8012564:	9004      	str	r0, [sp, #16]
 8012566:	e7ea      	b.n	801253e <_dtoa_r+0xb3e>
 8012568:	08014fcb 	.word	0x08014fcb
 801256c:	08014e28 	.word	0x08014e28

08012570 <__sflush_r>:
 8012570:	898a      	ldrh	r2, [r1, #12]
 8012572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012576:	4605      	mov	r5, r0
 8012578:	0710      	lsls	r0, r2, #28
 801257a:	460c      	mov	r4, r1
 801257c:	d458      	bmi.n	8012630 <__sflush_r+0xc0>
 801257e:	684b      	ldr	r3, [r1, #4]
 8012580:	2b00      	cmp	r3, #0
 8012582:	dc05      	bgt.n	8012590 <__sflush_r+0x20>
 8012584:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012586:	2b00      	cmp	r3, #0
 8012588:	dc02      	bgt.n	8012590 <__sflush_r+0x20>
 801258a:	2000      	movs	r0, #0
 801258c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012590:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012592:	2e00      	cmp	r6, #0
 8012594:	d0f9      	beq.n	801258a <__sflush_r+0x1a>
 8012596:	2300      	movs	r3, #0
 8012598:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801259c:	682f      	ldr	r7, [r5, #0]
 801259e:	6a21      	ldr	r1, [r4, #32]
 80125a0:	602b      	str	r3, [r5, #0]
 80125a2:	d032      	beq.n	801260a <__sflush_r+0x9a>
 80125a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80125a6:	89a3      	ldrh	r3, [r4, #12]
 80125a8:	075a      	lsls	r2, r3, #29
 80125aa:	d505      	bpl.n	80125b8 <__sflush_r+0x48>
 80125ac:	6863      	ldr	r3, [r4, #4]
 80125ae:	1ac0      	subs	r0, r0, r3
 80125b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80125b2:	b10b      	cbz	r3, 80125b8 <__sflush_r+0x48>
 80125b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80125b6:	1ac0      	subs	r0, r0, r3
 80125b8:	2300      	movs	r3, #0
 80125ba:	4602      	mov	r2, r0
 80125bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80125be:	6a21      	ldr	r1, [r4, #32]
 80125c0:	4628      	mov	r0, r5
 80125c2:	47b0      	blx	r6
 80125c4:	1c43      	adds	r3, r0, #1
 80125c6:	89a3      	ldrh	r3, [r4, #12]
 80125c8:	d106      	bne.n	80125d8 <__sflush_r+0x68>
 80125ca:	6829      	ldr	r1, [r5, #0]
 80125cc:	291d      	cmp	r1, #29
 80125ce:	d848      	bhi.n	8012662 <__sflush_r+0xf2>
 80125d0:	4a29      	ldr	r2, [pc, #164]	; (8012678 <__sflush_r+0x108>)
 80125d2:	40ca      	lsrs	r2, r1
 80125d4:	07d6      	lsls	r6, r2, #31
 80125d6:	d544      	bpl.n	8012662 <__sflush_r+0xf2>
 80125d8:	2200      	movs	r2, #0
 80125da:	6062      	str	r2, [r4, #4]
 80125dc:	04d9      	lsls	r1, r3, #19
 80125de:	6922      	ldr	r2, [r4, #16]
 80125e0:	6022      	str	r2, [r4, #0]
 80125e2:	d504      	bpl.n	80125ee <__sflush_r+0x7e>
 80125e4:	1c42      	adds	r2, r0, #1
 80125e6:	d101      	bne.n	80125ec <__sflush_r+0x7c>
 80125e8:	682b      	ldr	r3, [r5, #0]
 80125ea:	b903      	cbnz	r3, 80125ee <__sflush_r+0x7e>
 80125ec:	6560      	str	r0, [r4, #84]	; 0x54
 80125ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80125f0:	602f      	str	r7, [r5, #0]
 80125f2:	2900      	cmp	r1, #0
 80125f4:	d0c9      	beq.n	801258a <__sflush_r+0x1a>
 80125f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80125fa:	4299      	cmp	r1, r3
 80125fc:	d002      	beq.n	8012604 <__sflush_r+0x94>
 80125fe:	4628      	mov	r0, r5
 8012600:	f001 f920 	bl	8013844 <_free_r>
 8012604:	2000      	movs	r0, #0
 8012606:	6360      	str	r0, [r4, #52]	; 0x34
 8012608:	e7c0      	b.n	801258c <__sflush_r+0x1c>
 801260a:	2301      	movs	r3, #1
 801260c:	4628      	mov	r0, r5
 801260e:	47b0      	blx	r6
 8012610:	1c41      	adds	r1, r0, #1
 8012612:	d1c8      	bne.n	80125a6 <__sflush_r+0x36>
 8012614:	682b      	ldr	r3, [r5, #0]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d0c5      	beq.n	80125a6 <__sflush_r+0x36>
 801261a:	2b1d      	cmp	r3, #29
 801261c:	d001      	beq.n	8012622 <__sflush_r+0xb2>
 801261e:	2b16      	cmp	r3, #22
 8012620:	d101      	bne.n	8012626 <__sflush_r+0xb6>
 8012622:	602f      	str	r7, [r5, #0]
 8012624:	e7b1      	b.n	801258a <__sflush_r+0x1a>
 8012626:	89a3      	ldrh	r3, [r4, #12]
 8012628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801262c:	81a3      	strh	r3, [r4, #12]
 801262e:	e7ad      	b.n	801258c <__sflush_r+0x1c>
 8012630:	690f      	ldr	r7, [r1, #16]
 8012632:	2f00      	cmp	r7, #0
 8012634:	d0a9      	beq.n	801258a <__sflush_r+0x1a>
 8012636:	0793      	lsls	r3, r2, #30
 8012638:	680e      	ldr	r6, [r1, #0]
 801263a:	bf08      	it	eq
 801263c:	694b      	ldreq	r3, [r1, #20]
 801263e:	600f      	str	r7, [r1, #0]
 8012640:	bf18      	it	ne
 8012642:	2300      	movne	r3, #0
 8012644:	eba6 0807 	sub.w	r8, r6, r7
 8012648:	608b      	str	r3, [r1, #8]
 801264a:	f1b8 0f00 	cmp.w	r8, #0
 801264e:	dd9c      	ble.n	801258a <__sflush_r+0x1a>
 8012650:	4643      	mov	r3, r8
 8012652:	463a      	mov	r2, r7
 8012654:	6a21      	ldr	r1, [r4, #32]
 8012656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012658:	4628      	mov	r0, r5
 801265a:	47b0      	blx	r6
 801265c:	2800      	cmp	r0, #0
 801265e:	dc06      	bgt.n	801266e <__sflush_r+0xfe>
 8012660:	89a3      	ldrh	r3, [r4, #12]
 8012662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012666:	81a3      	strh	r3, [r4, #12]
 8012668:	f04f 30ff 	mov.w	r0, #4294967295
 801266c:	e78e      	b.n	801258c <__sflush_r+0x1c>
 801266e:	4407      	add	r7, r0
 8012670:	eba8 0800 	sub.w	r8, r8, r0
 8012674:	e7e9      	b.n	801264a <__sflush_r+0xda>
 8012676:	bf00      	nop
 8012678:	20400001 	.word	0x20400001

0801267c <_fflush_r>:
 801267c:	b538      	push	{r3, r4, r5, lr}
 801267e:	690b      	ldr	r3, [r1, #16]
 8012680:	4605      	mov	r5, r0
 8012682:	460c      	mov	r4, r1
 8012684:	b1db      	cbz	r3, 80126be <_fflush_r+0x42>
 8012686:	b118      	cbz	r0, 8012690 <_fflush_r+0x14>
 8012688:	6983      	ldr	r3, [r0, #24]
 801268a:	b90b      	cbnz	r3, 8012690 <_fflush_r+0x14>
 801268c:	f000 f860 	bl	8012750 <__sinit>
 8012690:	4b0c      	ldr	r3, [pc, #48]	; (80126c4 <_fflush_r+0x48>)
 8012692:	429c      	cmp	r4, r3
 8012694:	d109      	bne.n	80126aa <_fflush_r+0x2e>
 8012696:	686c      	ldr	r4, [r5, #4]
 8012698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801269c:	b17b      	cbz	r3, 80126be <_fflush_r+0x42>
 801269e:	4621      	mov	r1, r4
 80126a0:	4628      	mov	r0, r5
 80126a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126a6:	f7ff bf63 	b.w	8012570 <__sflush_r>
 80126aa:	4b07      	ldr	r3, [pc, #28]	; (80126c8 <_fflush_r+0x4c>)
 80126ac:	429c      	cmp	r4, r3
 80126ae:	d101      	bne.n	80126b4 <_fflush_r+0x38>
 80126b0:	68ac      	ldr	r4, [r5, #8]
 80126b2:	e7f1      	b.n	8012698 <_fflush_r+0x1c>
 80126b4:	4b05      	ldr	r3, [pc, #20]	; (80126cc <_fflush_r+0x50>)
 80126b6:	429c      	cmp	r4, r3
 80126b8:	bf08      	it	eq
 80126ba:	68ec      	ldreq	r4, [r5, #12]
 80126bc:	e7ec      	b.n	8012698 <_fflush_r+0x1c>
 80126be:	2000      	movs	r0, #0
 80126c0:	bd38      	pop	{r3, r4, r5, pc}
 80126c2:	bf00      	nop
 80126c4:	08014e58 	.word	0x08014e58
 80126c8:	08014e78 	.word	0x08014e78
 80126cc:	08014e38 	.word	0x08014e38

080126d0 <std>:
 80126d0:	2300      	movs	r3, #0
 80126d2:	b510      	push	{r4, lr}
 80126d4:	4604      	mov	r4, r0
 80126d6:	e9c0 3300 	strd	r3, r3, [r0]
 80126da:	6083      	str	r3, [r0, #8]
 80126dc:	8181      	strh	r1, [r0, #12]
 80126de:	6643      	str	r3, [r0, #100]	; 0x64
 80126e0:	81c2      	strh	r2, [r0, #14]
 80126e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80126e6:	6183      	str	r3, [r0, #24]
 80126e8:	4619      	mov	r1, r3
 80126ea:	2208      	movs	r2, #8
 80126ec:	305c      	adds	r0, #92	; 0x5c
 80126ee:	f7fd f9b7 	bl	800fa60 <memset>
 80126f2:	4b05      	ldr	r3, [pc, #20]	; (8012708 <std+0x38>)
 80126f4:	6263      	str	r3, [r4, #36]	; 0x24
 80126f6:	4b05      	ldr	r3, [pc, #20]	; (801270c <std+0x3c>)
 80126f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80126fa:	4b05      	ldr	r3, [pc, #20]	; (8012710 <std+0x40>)
 80126fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80126fe:	4b05      	ldr	r3, [pc, #20]	; (8012714 <std+0x44>)
 8012700:	6224      	str	r4, [r4, #32]
 8012702:	6323      	str	r3, [r4, #48]	; 0x30
 8012704:	bd10      	pop	{r4, pc}
 8012706:	bf00      	nop
 8012708:	080108ed 	.word	0x080108ed
 801270c:	08010913 	.word	0x08010913
 8012710:	0801094b 	.word	0x0801094b
 8012714:	0801096f 	.word	0x0801096f

08012718 <_cleanup_r>:
 8012718:	4901      	ldr	r1, [pc, #4]	; (8012720 <_cleanup_r+0x8>)
 801271a:	f000 b885 	b.w	8012828 <_fwalk_reent>
 801271e:	bf00      	nop
 8012720:	0801267d 	.word	0x0801267d

08012724 <__sfmoreglue>:
 8012724:	b570      	push	{r4, r5, r6, lr}
 8012726:	1e4a      	subs	r2, r1, #1
 8012728:	2568      	movs	r5, #104	; 0x68
 801272a:	4355      	muls	r5, r2
 801272c:	460e      	mov	r6, r1
 801272e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012732:	f001 f8d5 	bl	80138e0 <_malloc_r>
 8012736:	4604      	mov	r4, r0
 8012738:	b140      	cbz	r0, 801274c <__sfmoreglue+0x28>
 801273a:	2100      	movs	r1, #0
 801273c:	e9c0 1600 	strd	r1, r6, [r0]
 8012740:	300c      	adds	r0, #12
 8012742:	60a0      	str	r0, [r4, #8]
 8012744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012748:	f7fd f98a 	bl	800fa60 <memset>
 801274c:	4620      	mov	r0, r4
 801274e:	bd70      	pop	{r4, r5, r6, pc}

08012750 <__sinit>:
 8012750:	6983      	ldr	r3, [r0, #24]
 8012752:	b510      	push	{r4, lr}
 8012754:	4604      	mov	r4, r0
 8012756:	bb33      	cbnz	r3, 80127a6 <__sinit+0x56>
 8012758:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801275c:	6503      	str	r3, [r0, #80]	; 0x50
 801275e:	4b12      	ldr	r3, [pc, #72]	; (80127a8 <__sinit+0x58>)
 8012760:	4a12      	ldr	r2, [pc, #72]	; (80127ac <__sinit+0x5c>)
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	6282      	str	r2, [r0, #40]	; 0x28
 8012766:	4298      	cmp	r0, r3
 8012768:	bf04      	itt	eq
 801276a:	2301      	moveq	r3, #1
 801276c:	6183      	streq	r3, [r0, #24]
 801276e:	f000 f81f 	bl	80127b0 <__sfp>
 8012772:	6060      	str	r0, [r4, #4]
 8012774:	4620      	mov	r0, r4
 8012776:	f000 f81b 	bl	80127b0 <__sfp>
 801277a:	60a0      	str	r0, [r4, #8]
 801277c:	4620      	mov	r0, r4
 801277e:	f000 f817 	bl	80127b0 <__sfp>
 8012782:	2200      	movs	r2, #0
 8012784:	60e0      	str	r0, [r4, #12]
 8012786:	2104      	movs	r1, #4
 8012788:	6860      	ldr	r0, [r4, #4]
 801278a:	f7ff ffa1 	bl	80126d0 <std>
 801278e:	2201      	movs	r2, #1
 8012790:	2109      	movs	r1, #9
 8012792:	68a0      	ldr	r0, [r4, #8]
 8012794:	f7ff ff9c 	bl	80126d0 <std>
 8012798:	2202      	movs	r2, #2
 801279a:	2112      	movs	r1, #18
 801279c:	68e0      	ldr	r0, [r4, #12]
 801279e:	f7ff ff97 	bl	80126d0 <std>
 80127a2:	2301      	movs	r3, #1
 80127a4:	61a3      	str	r3, [r4, #24]
 80127a6:	bd10      	pop	{r4, pc}
 80127a8:	08014d98 	.word	0x08014d98
 80127ac:	08012719 	.word	0x08012719

080127b0 <__sfp>:
 80127b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127b2:	4b1b      	ldr	r3, [pc, #108]	; (8012820 <__sfp+0x70>)
 80127b4:	681e      	ldr	r6, [r3, #0]
 80127b6:	69b3      	ldr	r3, [r6, #24]
 80127b8:	4607      	mov	r7, r0
 80127ba:	b913      	cbnz	r3, 80127c2 <__sfp+0x12>
 80127bc:	4630      	mov	r0, r6
 80127be:	f7ff ffc7 	bl	8012750 <__sinit>
 80127c2:	3648      	adds	r6, #72	; 0x48
 80127c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80127c8:	3b01      	subs	r3, #1
 80127ca:	d503      	bpl.n	80127d4 <__sfp+0x24>
 80127cc:	6833      	ldr	r3, [r6, #0]
 80127ce:	b133      	cbz	r3, 80127de <__sfp+0x2e>
 80127d0:	6836      	ldr	r6, [r6, #0]
 80127d2:	e7f7      	b.n	80127c4 <__sfp+0x14>
 80127d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80127d8:	b16d      	cbz	r5, 80127f6 <__sfp+0x46>
 80127da:	3468      	adds	r4, #104	; 0x68
 80127dc:	e7f4      	b.n	80127c8 <__sfp+0x18>
 80127de:	2104      	movs	r1, #4
 80127e0:	4638      	mov	r0, r7
 80127e2:	f7ff ff9f 	bl	8012724 <__sfmoreglue>
 80127e6:	6030      	str	r0, [r6, #0]
 80127e8:	2800      	cmp	r0, #0
 80127ea:	d1f1      	bne.n	80127d0 <__sfp+0x20>
 80127ec:	230c      	movs	r3, #12
 80127ee:	603b      	str	r3, [r7, #0]
 80127f0:	4604      	mov	r4, r0
 80127f2:	4620      	mov	r0, r4
 80127f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127f6:	4b0b      	ldr	r3, [pc, #44]	; (8012824 <__sfp+0x74>)
 80127f8:	6665      	str	r5, [r4, #100]	; 0x64
 80127fa:	e9c4 5500 	strd	r5, r5, [r4]
 80127fe:	60a5      	str	r5, [r4, #8]
 8012800:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8012804:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012808:	2208      	movs	r2, #8
 801280a:	4629      	mov	r1, r5
 801280c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012810:	f7fd f926 	bl	800fa60 <memset>
 8012814:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012818:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801281c:	e7e9      	b.n	80127f2 <__sfp+0x42>
 801281e:	bf00      	nop
 8012820:	08014d98 	.word	0x08014d98
 8012824:	ffff0001 	.word	0xffff0001

08012828 <_fwalk_reent>:
 8012828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801282c:	4680      	mov	r8, r0
 801282e:	4689      	mov	r9, r1
 8012830:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012834:	2600      	movs	r6, #0
 8012836:	b914      	cbnz	r4, 801283e <_fwalk_reent+0x16>
 8012838:	4630      	mov	r0, r6
 801283a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801283e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012842:	3f01      	subs	r7, #1
 8012844:	d501      	bpl.n	801284a <_fwalk_reent+0x22>
 8012846:	6824      	ldr	r4, [r4, #0]
 8012848:	e7f5      	b.n	8012836 <_fwalk_reent+0xe>
 801284a:	89ab      	ldrh	r3, [r5, #12]
 801284c:	2b01      	cmp	r3, #1
 801284e:	d907      	bls.n	8012860 <_fwalk_reent+0x38>
 8012850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012854:	3301      	adds	r3, #1
 8012856:	d003      	beq.n	8012860 <_fwalk_reent+0x38>
 8012858:	4629      	mov	r1, r5
 801285a:	4640      	mov	r0, r8
 801285c:	47c8      	blx	r9
 801285e:	4306      	orrs	r6, r0
 8012860:	3568      	adds	r5, #104	; 0x68
 8012862:	e7ee      	b.n	8012842 <_fwalk_reent+0x1a>

08012864 <rshift>:
 8012864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012866:	6906      	ldr	r6, [r0, #16]
 8012868:	114b      	asrs	r3, r1, #5
 801286a:	429e      	cmp	r6, r3
 801286c:	f100 0414 	add.w	r4, r0, #20
 8012870:	dd30      	ble.n	80128d4 <rshift+0x70>
 8012872:	f011 011f 	ands.w	r1, r1, #31
 8012876:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801287a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801287e:	d108      	bne.n	8012892 <rshift+0x2e>
 8012880:	4621      	mov	r1, r4
 8012882:	42b2      	cmp	r2, r6
 8012884:	460b      	mov	r3, r1
 8012886:	d211      	bcs.n	80128ac <rshift+0x48>
 8012888:	f852 3b04 	ldr.w	r3, [r2], #4
 801288c:	f841 3b04 	str.w	r3, [r1], #4
 8012890:	e7f7      	b.n	8012882 <rshift+0x1e>
 8012892:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8012896:	f1c1 0c20 	rsb	ip, r1, #32
 801289a:	40cd      	lsrs	r5, r1
 801289c:	3204      	adds	r2, #4
 801289e:	4623      	mov	r3, r4
 80128a0:	42b2      	cmp	r2, r6
 80128a2:	4617      	mov	r7, r2
 80128a4:	d30c      	bcc.n	80128c0 <rshift+0x5c>
 80128a6:	601d      	str	r5, [r3, #0]
 80128a8:	b105      	cbz	r5, 80128ac <rshift+0x48>
 80128aa:	3304      	adds	r3, #4
 80128ac:	1b1a      	subs	r2, r3, r4
 80128ae:	42a3      	cmp	r3, r4
 80128b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80128b4:	bf08      	it	eq
 80128b6:	2300      	moveq	r3, #0
 80128b8:	6102      	str	r2, [r0, #16]
 80128ba:	bf08      	it	eq
 80128bc:	6143      	streq	r3, [r0, #20]
 80128be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128c0:	683f      	ldr	r7, [r7, #0]
 80128c2:	fa07 f70c 	lsl.w	r7, r7, ip
 80128c6:	433d      	orrs	r5, r7
 80128c8:	f843 5b04 	str.w	r5, [r3], #4
 80128cc:	f852 5b04 	ldr.w	r5, [r2], #4
 80128d0:	40cd      	lsrs	r5, r1
 80128d2:	e7e5      	b.n	80128a0 <rshift+0x3c>
 80128d4:	4623      	mov	r3, r4
 80128d6:	e7e9      	b.n	80128ac <rshift+0x48>

080128d8 <__hexdig_fun>:
 80128d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80128dc:	2b09      	cmp	r3, #9
 80128de:	d802      	bhi.n	80128e6 <__hexdig_fun+0xe>
 80128e0:	3820      	subs	r0, #32
 80128e2:	b2c0      	uxtb	r0, r0
 80128e4:	4770      	bx	lr
 80128e6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80128ea:	2b05      	cmp	r3, #5
 80128ec:	d801      	bhi.n	80128f2 <__hexdig_fun+0x1a>
 80128ee:	3847      	subs	r0, #71	; 0x47
 80128f0:	e7f7      	b.n	80128e2 <__hexdig_fun+0xa>
 80128f2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80128f6:	2b05      	cmp	r3, #5
 80128f8:	d801      	bhi.n	80128fe <__hexdig_fun+0x26>
 80128fa:	3827      	subs	r0, #39	; 0x27
 80128fc:	e7f1      	b.n	80128e2 <__hexdig_fun+0xa>
 80128fe:	2000      	movs	r0, #0
 8012900:	4770      	bx	lr

08012902 <__gethex>:
 8012902:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012906:	b08b      	sub	sp, #44	; 0x2c
 8012908:	468a      	mov	sl, r1
 801290a:	9002      	str	r0, [sp, #8]
 801290c:	9816      	ldr	r0, [sp, #88]	; 0x58
 801290e:	9306      	str	r3, [sp, #24]
 8012910:	4690      	mov	r8, r2
 8012912:	f000 fadf 	bl	8012ed4 <__localeconv_l>
 8012916:	6803      	ldr	r3, [r0, #0]
 8012918:	9303      	str	r3, [sp, #12]
 801291a:	4618      	mov	r0, r3
 801291c:	f7ed fc70 	bl	8000200 <strlen>
 8012920:	9b03      	ldr	r3, [sp, #12]
 8012922:	9001      	str	r0, [sp, #4]
 8012924:	4403      	add	r3, r0
 8012926:	f04f 0b00 	mov.w	fp, #0
 801292a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801292e:	9307      	str	r3, [sp, #28]
 8012930:	f8da 3000 	ldr.w	r3, [sl]
 8012934:	3302      	adds	r3, #2
 8012936:	461f      	mov	r7, r3
 8012938:	f813 0b01 	ldrb.w	r0, [r3], #1
 801293c:	2830      	cmp	r0, #48	; 0x30
 801293e:	d06c      	beq.n	8012a1a <__gethex+0x118>
 8012940:	f7ff ffca 	bl	80128d8 <__hexdig_fun>
 8012944:	4604      	mov	r4, r0
 8012946:	2800      	cmp	r0, #0
 8012948:	d16a      	bne.n	8012a20 <__gethex+0x11e>
 801294a:	9a01      	ldr	r2, [sp, #4]
 801294c:	9903      	ldr	r1, [sp, #12]
 801294e:	4638      	mov	r0, r7
 8012950:	f001 fe08 	bl	8014564 <strncmp>
 8012954:	2800      	cmp	r0, #0
 8012956:	d166      	bne.n	8012a26 <__gethex+0x124>
 8012958:	9b01      	ldr	r3, [sp, #4]
 801295a:	5cf8      	ldrb	r0, [r7, r3]
 801295c:	18fe      	adds	r6, r7, r3
 801295e:	f7ff ffbb 	bl	80128d8 <__hexdig_fun>
 8012962:	2800      	cmp	r0, #0
 8012964:	d062      	beq.n	8012a2c <__gethex+0x12a>
 8012966:	4633      	mov	r3, r6
 8012968:	7818      	ldrb	r0, [r3, #0]
 801296a:	2830      	cmp	r0, #48	; 0x30
 801296c:	461f      	mov	r7, r3
 801296e:	f103 0301 	add.w	r3, r3, #1
 8012972:	d0f9      	beq.n	8012968 <__gethex+0x66>
 8012974:	f7ff ffb0 	bl	80128d8 <__hexdig_fun>
 8012978:	fab0 f580 	clz	r5, r0
 801297c:	096d      	lsrs	r5, r5, #5
 801297e:	4634      	mov	r4, r6
 8012980:	f04f 0b01 	mov.w	fp, #1
 8012984:	463a      	mov	r2, r7
 8012986:	4616      	mov	r6, r2
 8012988:	3201      	adds	r2, #1
 801298a:	7830      	ldrb	r0, [r6, #0]
 801298c:	f7ff ffa4 	bl	80128d8 <__hexdig_fun>
 8012990:	2800      	cmp	r0, #0
 8012992:	d1f8      	bne.n	8012986 <__gethex+0x84>
 8012994:	9a01      	ldr	r2, [sp, #4]
 8012996:	9903      	ldr	r1, [sp, #12]
 8012998:	4630      	mov	r0, r6
 801299a:	f001 fde3 	bl	8014564 <strncmp>
 801299e:	b950      	cbnz	r0, 80129b6 <__gethex+0xb4>
 80129a0:	b954      	cbnz	r4, 80129b8 <__gethex+0xb6>
 80129a2:	9b01      	ldr	r3, [sp, #4]
 80129a4:	18f4      	adds	r4, r6, r3
 80129a6:	4622      	mov	r2, r4
 80129a8:	4616      	mov	r6, r2
 80129aa:	3201      	adds	r2, #1
 80129ac:	7830      	ldrb	r0, [r6, #0]
 80129ae:	f7ff ff93 	bl	80128d8 <__hexdig_fun>
 80129b2:	2800      	cmp	r0, #0
 80129b4:	d1f8      	bne.n	80129a8 <__gethex+0xa6>
 80129b6:	b10c      	cbz	r4, 80129bc <__gethex+0xba>
 80129b8:	1ba4      	subs	r4, r4, r6
 80129ba:	00a4      	lsls	r4, r4, #2
 80129bc:	7833      	ldrb	r3, [r6, #0]
 80129be:	2b50      	cmp	r3, #80	; 0x50
 80129c0:	d001      	beq.n	80129c6 <__gethex+0xc4>
 80129c2:	2b70      	cmp	r3, #112	; 0x70
 80129c4:	d140      	bne.n	8012a48 <__gethex+0x146>
 80129c6:	7873      	ldrb	r3, [r6, #1]
 80129c8:	2b2b      	cmp	r3, #43	; 0x2b
 80129ca:	d031      	beq.n	8012a30 <__gethex+0x12e>
 80129cc:	2b2d      	cmp	r3, #45	; 0x2d
 80129ce:	d033      	beq.n	8012a38 <__gethex+0x136>
 80129d0:	1c71      	adds	r1, r6, #1
 80129d2:	f04f 0900 	mov.w	r9, #0
 80129d6:	7808      	ldrb	r0, [r1, #0]
 80129d8:	f7ff ff7e 	bl	80128d8 <__hexdig_fun>
 80129dc:	1e43      	subs	r3, r0, #1
 80129de:	b2db      	uxtb	r3, r3
 80129e0:	2b18      	cmp	r3, #24
 80129e2:	d831      	bhi.n	8012a48 <__gethex+0x146>
 80129e4:	f1a0 0210 	sub.w	r2, r0, #16
 80129e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80129ec:	f7ff ff74 	bl	80128d8 <__hexdig_fun>
 80129f0:	1e43      	subs	r3, r0, #1
 80129f2:	b2db      	uxtb	r3, r3
 80129f4:	2b18      	cmp	r3, #24
 80129f6:	d922      	bls.n	8012a3e <__gethex+0x13c>
 80129f8:	f1b9 0f00 	cmp.w	r9, #0
 80129fc:	d000      	beq.n	8012a00 <__gethex+0xfe>
 80129fe:	4252      	negs	r2, r2
 8012a00:	4414      	add	r4, r2
 8012a02:	f8ca 1000 	str.w	r1, [sl]
 8012a06:	b30d      	cbz	r5, 8012a4c <__gethex+0x14a>
 8012a08:	f1bb 0f00 	cmp.w	fp, #0
 8012a0c:	bf0c      	ite	eq
 8012a0e:	2706      	moveq	r7, #6
 8012a10:	2700      	movne	r7, #0
 8012a12:	4638      	mov	r0, r7
 8012a14:	b00b      	add	sp, #44	; 0x2c
 8012a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a1a:	f10b 0b01 	add.w	fp, fp, #1
 8012a1e:	e78a      	b.n	8012936 <__gethex+0x34>
 8012a20:	2500      	movs	r5, #0
 8012a22:	462c      	mov	r4, r5
 8012a24:	e7ae      	b.n	8012984 <__gethex+0x82>
 8012a26:	463e      	mov	r6, r7
 8012a28:	2501      	movs	r5, #1
 8012a2a:	e7c7      	b.n	80129bc <__gethex+0xba>
 8012a2c:	4604      	mov	r4, r0
 8012a2e:	e7fb      	b.n	8012a28 <__gethex+0x126>
 8012a30:	f04f 0900 	mov.w	r9, #0
 8012a34:	1cb1      	adds	r1, r6, #2
 8012a36:	e7ce      	b.n	80129d6 <__gethex+0xd4>
 8012a38:	f04f 0901 	mov.w	r9, #1
 8012a3c:	e7fa      	b.n	8012a34 <__gethex+0x132>
 8012a3e:	230a      	movs	r3, #10
 8012a40:	fb03 0202 	mla	r2, r3, r2, r0
 8012a44:	3a10      	subs	r2, #16
 8012a46:	e7cf      	b.n	80129e8 <__gethex+0xe6>
 8012a48:	4631      	mov	r1, r6
 8012a4a:	e7da      	b.n	8012a02 <__gethex+0x100>
 8012a4c:	1bf3      	subs	r3, r6, r7
 8012a4e:	3b01      	subs	r3, #1
 8012a50:	4629      	mov	r1, r5
 8012a52:	2b07      	cmp	r3, #7
 8012a54:	dc49      	bgt.n	8012aea <__gethex+0x1e8>
 8012a56:	9802      	ldr	r0, [sp, #8]
 8012a58:	f000 fae7 	bl	801302a <_Balloc>
 8012a5c:	9b01      	ldr	r3, [sp, #4]
 8012a5e:	f100 0914 	add.w	r9, r0, #20
 8012a62:	f04f 0b00 	mov.w	fp, #0
 8012a66:	f1c3 0301 	rsb	r3, r3, #1
 8012a6a:	4605      	mov	r5, r0
 8012a6c:	f8cd 9010 	str.w	r9, [sp, #16]
 8012a70:	46da      	mov	sl, fp
 8012a72:	9308      	str	r3, [sp, #32]
 8012a74:	42b7      	cmp	r7, r6
 8012a76:	d33b      	bcc.n	8012af0 <__gethex+0x1ee>
 8012a78:	9804      	ldr	r0, [sp, #16]
 8012a7a:	f840 ab04 	str.w	sl, [r0], #4
 8012a7e:	eba0 0009 	sub.w	r0, r0, r9
 8012a82:	1080      	asrs	r0, r0, #2
 8012a84:	6128      	str	r0, [r5, #16]
 8012a86:	0147      	lsls	r7, r0, #5
 8012a88:	4650      	mov	r0, sl
 8012a8a:	f000 fb92 	bl	80131b2 <__hi0bits>
 8012a8e:	f8d8 6000 	ldr.w	r6, [r8]
 8012a92:	1a3f      	subs	r7, r7, r0
 8012a94:	42b7      	cmp	r7, r6
 8012a96:	dd64      	ble.n	8012b62 <__gethex+0x260>
 8012a98:	1bbf      	subs	r7, r7, r6
 8012a9a:	4639      	mov	r1, r7
 8012a9c:	4628      	mov	r0, r5
 8012a9e:	f000 fea1 	bl	80137e4 <__any_on>
 8012aa2:	4682      	mov	sl, r0
 8012aa4:	b178      	cbz	r0, 8012ac6 <__gethex+0x1c4>
 8012aa6:	1e7b      	subs	r3, r7, #1
 8012aa8:	1159      	asrs	r1, r3, #5
 8012aaa:	f003 021f 	and.w	r2, r3, #31
 8012aae:	f04f 0a01 	mov.w	sl, #1
 8012ab2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012ab6:	fa0a f202 	lsl.w	r2, sl, r2
 8012aba:	420a      	tst	r2, r1
 8012abc:	d003      	beq.n	8012ac6 <__gethex+0x1c4>
 8012abe:	4553      	cmp	r3, sl
 8012ac0:	dc46      	bgt.n	8012b50 <__gethex+0x24e>
 8012ac2:	f04f 0a02 	mov.w	sl, #2
 8012ac6:	4639      	mov	r1, r7
 8012ac8:	4628      	mov	r0, r5
 8012aca:	f7ff fecb 	bl	8012864 <rshift>
 8012ace:	443c      	add	r4, r7
 8012ad0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012ad4:	42a3      	cmp	r3, r4
 8012ad6:	da52      	bge.n	8012b7e <__gethex+0x27c>
 8012ad8:	4629      	mov	r1, r5
 8012ada:	9802      	ldr	r0, [sp, #8]
 8012adc:	f000 fad9 	bl	8013092 <_Bfree>
 8012ae0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	6013      	str	r3, [r2, #0]
 8012ae6:	27a3      	movs	r7, #163	; 0xa3
 8012ae8:	e793      	b.n	8012a12 <__gethex+0x110>
 8012aea:	3101      	adds	r1, #1
 8012aec:	105b      	asrs	r3, r3, #1
 8012aee:	e7b0      	b.n	8012a52 <__gethex+0x150>
 8012af0:	1e73      	subs	r3, r6, #1
 8012af2:	9305      	str	r3, [sp, #20]
 8012af4:	9a07      	ldr	r2, [sp, #28]
 8012af6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012afa:	4293      	cmp	r3, r2
 8012afc:	d018      	beq.n	8012b30 <__gethex+0x22e>
 8012afe:	f1bb 0f20 	cmp.w	fp, #32
 8012b02:	d107      	bne.n	8012b14 <__gethex+0x212>
 8012b04:	9b04      	ldr	r3, [sp, #16]
 8012b06:	f8c3 a000 	str.w	sl, [r3]
 8012b0a:	3304      	adds	r3, #4
 8012b0c:	f04f 0a00 	mov.w	sl, #0
 8012b10:	9304      	str	r3, [sp, #16]
 8012b12:	46d3      	mov	fp, sl
 8012b14:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012b18:	f7ff fede 	bl	80128d8 <__hexdig_fun>
 8012b1c:	f000 000f 	and.w	r0, r0, #15
 8012b20:	fa00 f00b 	lsl.w	r0, r0, fp
 8012b24:	ea4a 0a00 	orr.w	sl, sl, r0
 8012b28:	f10b 0b04 	add.w	fp, fp, #4
 8012b2c:	9b05      	ldr	r3, [sp, #20]
 8012b2e:	e00d      	b.n	8012b4c <__gethex+0x24a>
 8012b30:	9b05      	ldr	r3, [sp, #20]
 8012b32:	9a08      	ldr	r2, [sp, #32]
 8012b34:	4413      	add	r3, r2
 8012b36:	42bb      	cmp	r3, r7
 8012b38:	d3e1      	bcc.n	8012afe <__gethex+0x1fc>
 8012b3a:	4618      	mov	r0, r3
 8012b3c:	9a01      	ldr	r2, [sp, #4]
 8012b3e:	9903      	ldr	r1, [sp, #12]
 8012b40:	9309      	str	r3, [sp, #36]	; 0x24
 8012b42:	f001 fd0f 	bl	8014564 <strncmp>
 8012b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b48:	2800      	cmp	r0, #0
 8012b4a:	d1d8      	bne.n	8012afe <__gethex+0x1fc>
 8012b4c:	461e      	mov	r6, r3
 8012b4e:	e791      	b.n	8012a74 <__gethex+0x172>
 8012b50:	1eb9      	subs	r1, r7, #2
 8012b52:	4628      	mov	r0, r5
 8012b54:	f000 fe46 	bl	80137e4 <__any_on>
 8012b58:	2800      	cmp	r0, #0
 8012b5a:	d0b2      	beq.n	8012ac2 <__gethex+0x1c0>
 8012b5c:	f04f 0a03 	mov.w	sl, #3
 8012b60:	e7b1      	b.n	8012ac6 <__gethex+0x1c4>
 8012b62:	da09      	bge.n	8012b78 <__gethex+0x276>
 8012b64:	1bf7      	subs	r7, r6, r7
 8012b66:	4629      	mov	r1, r5
 8012b68:	463a      	mov	r2, r7
 8012b6a:	9802      	ldr	r0, [sp, #8]
 8012b6c:	f000 fc5c 	bl	8013428 <__lshift>
 8012b70:	1be4      	subs	r4, r4, r7
 8012b72:	4605      	mov	r5, r0
 8012b74:	f100 0914 	add.w	r9, r0, #20
 8012b78:	f04f 0a00 	mov.w	sl, #0
 8012b7c:	e7a8      	b.n	8012ad0 <__gethex+0x1ce>
 8012b7e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012b82:	42a0      	cmp	r0, r4
 8012b84:	dd6a      	ble.n	8012c5c <__gethex+0x35a>
 8012b86:	1b04      	subs	r4, r0, r4
 8012b88:	42a6      	cmp	r6, r4
 8012b8a:	dc2e      	bgt.n	8012bea <__gethex+0x2e8>
 8012b8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012b90:	2b02      	cmp	r3, #2
 8012b92:	d022      	beq.n	8012bda <__gethex+0x2d8>
 8012b94:	2b03      	cmp	r3, #3
 8012b96:	d024      	beq.n	8012be2 <__gethex+0x2e0>
 8012b98:	2b01      	cmp	r3, #1
 8012b9a:	d115      	bne.n	8012bc8 <__gethex+0x2c6>
 8012b9c:	42a6      	cmp	r6, r4
 8012b9e:	d113      	bne.n	8012bc8 <__gethex+0x2c6>
 8012ba0:	2e01      	cmp	r6, #1
 8012ba2:	dc0b      	bgt.n	8012bbc <__gethex+0x2ba>
 8012ba4:	9a06      	ldr	r2, [sp, #24]
 8012ba6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012baa:	6013      	str	r3, [r2, #0]
 8012bac:	2301      	movs	r3, #1
 8012bae:	612b      	str	r3, [r5, #16]
 8012bb0:	f8c9 3000 	str.w	r3, [r9]
 8012bb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012bb6:	2762      	movs	r7, #98	; 0x62
 8012bb8:	601d      	str	r5, [r3, #0]
 8012bba:	e72a      	b.n	8012a12 <__gethex+0x110>
 8012bbc:	1e71      	subs	r1, r6, #1
 8012bbe:	4628      	mov	r0, r5
 8012bc0:	f000 fe10 	bl	80137e4 <__any_on>
 8012bc4:	2800      	cmp	r0, #0
 8012bc6:	d1ed      	bne.n	8012ba4 <__gethex+0x2a2>
 8012bc8:	4629      	mov	r1, r5
 8012bca:	9802      	ldr	r0, [sp, #8]
 8012bcc:	f000 fa61 	bl	8013092 <_Bfree>
 8012bd0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	6013      	str	r3, [r2, #0]
 8012bd6:	2750      	movs	r7, #80	; 0x50
 8012bd8:	e71b      	b.n	8012a12 <__gethex+0x110>
 8012bda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d0e1      	beq.n	8012ba4 <__gethex+0x2a2>
 8012be0:	e7f2      	b.n	8012bc8 <__gethex+0x2c6>
 8012be2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d1dd      	bne.n	8012ba4 <__gethex+0x2a2>
 8012be8:	e7ee      	b.n	8012bc8 <__gethex+0x2c6>
 8012bea:	1e67      	subs	r7, r4, #1
 8012bec:	f1ba 0f00 	cmp.w	sl, #0
 8012bf0:	d131      	bne.n	8012c56 <__gethex+0x354>
 8012bf2:	b127      	cbz	r7, 8012bfe <__gethex+0x2fc>
 8012bf4:	4639      	mov	r1, r7
 8012bf6:	4628      	mov	r0, r5
 8012bf8:	f000 fdf4 	bl	80137e4 <__any_on>
 8012bfc:	4682      	mov	sl, r0
 8012bfe:	117a      	asrs	r2, r7, #5
 8012c00:	2301      	movs	r3, #1
 8012c02:	f007 071f 	and.w	r7, r7, #31
 8012c06:	fa03 f707 	lsl.w	r7, r3, r7
 8012c0a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8012c0e:	4621      	mov	r1, r4
 8012c10:	421f      	tst	r7, r3
 8012c12:	4628      	mov	r0, r5
 8012c14:	bf18      	it	ne
 8012c16:	f04a 0a02 	orrne.w	sl, sl, #2
 8012c1a:	1b36      	subs	r6, r6, r4
 8012c1c:	f7ff fe22 	bl	8012864 <rshift>
 8012c20:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8012c24:	2702      	movs	r7, #2
 8012c26:	f1ba 0f00 	cmp.w	sl, #0
 8012c2a:	d048      	beq.n	8012cbe <__gethex+0x3bc>
 8012c2c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012c30:	2b02      	cmp	r3, #2
 8012c32:	d015      	beq.n	8012c60 <__gethex+0x35e>
 8012c34:	2b03      	cmp	r3, #3
 8012c36:	d017      	beq.n	8012c68 <__gethex+0x366>
 8012c38:	2b01      	cmp	r3, #1
 8012c3a:	d109      	bne.n	8012c50 <__gethex+0x34e>
 8012c3c:	f01a 0f02 	tst.w	sl, #2
 8012c40:	d006      	beq.n	8012c50 <__gethex+0x34e>
 8012c42:	f8d9 3000 	ldr.w	r3, [r9]
 8012c46:	ea4a 0a03 	orr.w	sl, sl, r3
 8012c4a:	f01a 0f01 	tst.w	sl, #1
 8012c4e:	d10e      	bne.n	8012c6e <__gethex+0x36c>
 8012c50:	f047 0710 	orr.w	r7, r7, #16
 8012c54:	e033      	b.n	8012cbe <__gethex+0x3bc>
 8012c56:	f04f 0a01 	mov.w	sl, #1
 8012c5a:	e7d0      	b.n	8012bfe <__gethex+0x2fc>
 8012c5c:	2701      	movs	r7, #1
 8012c5e:	e7e2      	b.n	8012c26 <__gethex+0x324>
 8012c60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012c62:	f1c3 0301 	rsb	r3, r3, #1
 8012c66:	9315      	str	r3, [sp, #84]	; 0x54
 8012c68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d0f0      	beq.n	8012c50 <__gethex+0x34e>
 8012c6e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8012c72:	f105 0314 	add.w	r3, r5, #20
 8012c76:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8012c7a:	eb03 010a 	add.w	r1, r3, sl
 8012c7e:	f04f 0c00 	mov.w	ip, #0
 8012c82:	4618      	mov	r0, r3
 8012c84:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c88:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012c8c:	d01c      	beq.n	8012cc8 <__gethex+0x3c6>
 8012c8e:	3201      	adds	r2, #1
 8012c90:	6002      	str	r2, [r0, #0]
 8012c92:	2f02      	cmp	r7, #2
 8012c94:	f105 0314 	add.w	r3, r5, #20
 8012c98:	d138      	bne.n	8012d0c <__gethex+0x40a>
 8012c9a:	f8d8 2000 	ldr.w	r2, [r8]
 8012c9e:	3a01      	subs	r2, #1
 8012ca0:	42b2      	cmp	r2, r6
 8012ca2:	d10a      	bne.n	8012cba <__gethex+0x3b8>
 8012ca4:	1171      	asrs	r1, r6, #5
 8012ca6:	2201      	movs	r2, #1
 8012ca8:	f006 061f 	and.w	r6, r6, #31
 8012cac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012cb0:	fa02 f606 	lsl.w	r6, r2, r6
 8012cb4:	421e      	tst	r6, r3
 8012cb6:	bf18      	it	ne
 8012cb8:	4617      	movne	r7, r2
 8012cba:	f047 0720 	orr.w	r7, r7, #32
 8012cbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012cc0:	601d      	str	r5, [r3, #0]
 8012cc2:	9b06      	ldr	r3, [sp, #24]
 8012cc4:	601c      	str	r4, [r3, #0]
 8012cc6:	e6a4      	b.n	8012a12 <__gethex+0x110>
 8012cc8:	4299      	cmp	r1, r3
 8012cca:	f843 cc04 	str.w	ip, [r3, #-4]
 8012cce:	d8d8      	bhi.n	8012c82 <__gethex+0x380>
 8012cd0:	68ab      	ldr	r3, [r5, #8]
 8012cd2:	4599      	cmp	r9, r3
 8012cd4:	db12      	blt.n	8012cfc <__gethex+0x3fa>
 8012cd6:	6869      	ldr	r1, [r5, #4]
 8012cd8:	9802      	ldr	r0, [sp, #8]
 8012cda:	3101      	adds	r1, #1
 8012cdc:	f000 f9a5 	bl	801302a <_Balloc>
 8012ce0:	692a      	ldr	r2, [r5, #16]
 8012ce2:	3202      	adds	r2, #2
 8012ce4:	f105 010c 	add.w	r1, r5, #12
 8012ce8:	4683      	mov	fp, r0
 8012cea:	0092      	lsls	r2, r2, #2
 8012cec:	300c      	adds	r0, #12
 8012cee:	f000 f991 	bl	8013014 <memcpy>
 8012cf2:	4629      	mov	r1, r5
 8012cf4:	9802      	ldr	r0, [sp, #8]
 8012cf6:	f000 f9cc 	bl	8013092 <_Bfree>
 8012cfa:	465d      	mov	r5, fp
 8012cfc:	692b      	ldr	r3, [r5, #16]
 8012cfe:	1c5a      	adds	r2, r3, #1
 8012d00:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8012d04:	612a      	str	r2, [r5, #16]
 8012d06:	2201      	movs	r2, #1
 8012d08:	615a      	str	r2, [r3, #20]
 8012d0a:	e7c2      	b.n	8012c92 <__gethex+0x390>
 8012d0c:	692a      	ldr	r2, [r5, #16]
 8012d0e:	454a      	cmp	r2, r9
 8012d10:	dd0b      	ble.n	8012d2a <__gethex+0x428>
 8012d12:	2101      	movs	r1, #1
 8012d14:	4628      	mov	r0, r5
 8012d16:	f7ff fda5 	bl	8012864 <rshift>
 8012d1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012d1e:	3401      	adds	r4, #1
 8012d20:	42a3      	cmp	r3, r4
 8012d22:	f6ff aed9 	blt.w	8012ad8 <__gethex+0x1d6>
 8012d26:	2701      	movs	r7, #1
 8012d28:	e7c7      	b.n	8012cba <__gethex+0x3b8>
 8012d2a:	f016 061f 	ands.w	r6, r6, #31
 8012d2e:	d0fa      	beq.n	8012d26 <__gethex+0x424>
 8012d30:	449a      	add	sl, r3
 8012d32:	f1c6 0620 	rsb	r6, r6, #32
 8012d36:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8012d3a:	f000 fa3a 	bl	80131b2 <__hi0bits>
 8012d3e:	42b0      	cmp	r0, r6
 8012d40:	dbe7      	blt.n	8012d12 <__gethex+0x410>
 8012d42:	e7f0      	b.n	8012d26 <__gethex+0x424>

08012d44 <L_shift>:
 8012d44:	f1c2 0208 	rsb	r2, r2, #8
 8012d48:	0092      	lsls	r2, r2, #2
 8012d4a:	b570      	push	{r4, r5, r6, lr}
 8012d4c:	f1c2 0620 	rsb	r6, r2, #32
 8012d50:	6843      	ldr	r3, [r0, #4]
 8012d52:	6804      	ldr	r4, [r0, #0]
 8012d54:	fa03 f506 	lsl.w	r5, r3, r6
 8012d58:	432c      	orrs	r4, r5
 8012d5a:	40d3      	lsrs	r3, r2
 8012d5c:	6004      	str	r4, [r0, #0]
 8012d5e:	f840 3f04 	str.w	r3, [r0, #4]!
 8012d62:	4288      	cmp	r0, r1
 8012d64:	d3f4      	bcc.n	8012d50 <L_shift+0xc>
 8012d66:	bd70      	pop	{r4, r5, r6, pc}

08012d68 <__match>:
 8012d68:	b530      	push	{r4, r5, lr}
 8012d6a:	6803      	ldr	r3, [r0, #0]
 8012d6c:	3301      	adds	r3, #1
 8012d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d72:	b914      	cbnz	r4, 8012d7a <__match+0x12>
 8012d74:	6003      	str	r3, [r0, #0]
 8012d76:	2001      	movs	r0, #1
 8012d78:	bd30      	pop	{r4, r5, pc}
 8012d7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d7e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012d82:	2d19      	cmp	r5, #25
 8012d84:	bf98      	it	ls
 8012d86:	3220      	addls	r2, #32
 8012d88:	42a2      	cmp	r2, r4
 8012d8a:	d0f0      	beq.n	8012d6e <__match+0x6>
 8012d8c:	2000      	movs	r0, #0
 8012d8e:	e7f3      	b.n	8012d78 <__match+0x10>

08012d90 <__hexnan>:
 8012d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d94:	680b      	ldr	r3, [r1, #0]
 8012d96:	6801      	ldr	r1, [r0, #0]
 8012d98:	115f      	asrs	r7, r3, #5
 8012d9a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8012d9e:	f013 031f 	ands.w	r3, r3, #31
 8012da2:	b087      	sub	sp, #28
 8012da4:	bf18      	it	ne
 8012da6:	3704      	addne	r7, #4
 8012da8:	2500      	movs	r5, #0
 8012daa:	1f3e      	subs	r6, r7, #4
 8012dac:	4682      	mov	sl, r0
 8012dae:	4690      	mov	r8, r2
 8012db0:	9301      	str	r3, [sp, #4]
 8012db2:	f847 5c04 	str.w	r5, [r7, #-4]
 8012db6:	46b1      	mov	r9, r6
 8012db8:	4634      	mov	r4, r6
 8012dba:	9502      	str	r5, [sp, #8]
 8012dbc:	46ab      	mov	fp, r5
 8012dbe:	784a      	ldrb	r2, [r1, #1]
 8012dc0:	1c4b      	adds	r3, r1, #1
 8012dc2:	9303      	str	r3, [sp, #12]
 8012dc4:	b342      	cbz	r2, 8012e18 <__hexnan+0x88>
 8012dc6:	4610      	mov	r0, r2
 8012dc8:	9105      	str	r1, [sp, #20]
 8012dca:	9204      	str	r2, [sp, #16]
 8012dcc:	f7ff fd84 	bl	80128d8 <__hexdig_fun>
 8012dd0:	2800      	cmp	r0, #0
 8012dd2:	d143      	bne.n	8012e5c <__hexnan+0xcc>
 8012dd4:	9a04      	ldr	r2, [sp, #16]
 8012dd6:	9905      	ldr	r1, [sp, #20]
 8012dd8:	2a20      	cmp	r2, #32
 8012dda:	d818      	bhi.n	8012e0e <__hexnan+0x7e>
 8012ddc:	9b02      	ldr	r3, [sp, #8]
 8012dde:	459b      	cmp	fp, r3
 8012de0:	dd13      	ble.n	8012e0a <__hexnan+0x7a>
 8012de2:	454c      	cmp	r4, r9
 8012de4:	d206      	bcs.n	8012df4 <__hexnan+0x64>
 8012de6:	2d07      	cmp	r5, #7
 8012de8:	dc04      	bgt.n	8012df4 <__hexnan+0x64>
 8012dea:	462a      	mov	r2, r5
 8012dec:	4649      	mov	r1, r9
 8012dee:	4620      	mov	r0, r4
 8012df0:	f7ff ffa8 	bl	8012d44 <L_shift>
 8012df4:	4544      	cmp	r4, r8
 8012df6:	d944      	bls.n	8012e82 <__hexnan+0xf2>
 8012df8:	2300      	movs	r3, #0
 8012dfa:	f1a4 0904 	sub.w	r9, r4, #4
 8012dfe:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e02:	f8cd b008 	str.w	fp, [sp, #8]
 8012e06:	464c      	mov	r4, r9
 8012e08:	461d      	mov	r5, r3
 8012e0a:	9903      	ldr	r1, [sp, #12]
 8012e0c:	e7d7      	b.n	8012dbe <__hexnan+0x2e>
 8012e0e:	2a29      	cmp	r2, #41	; 0x29
 8012e10:	d14a      	bne.n	8012ea8 <__hexnan+0x118>
 8012e12:	3102      	adds	r1, #2
 8012e14:	f8ca 1000 	str.w	r1, [sl]
 8012e18:	f1bb 0f00 	cmp.w	fp, #0
 8012e1c:	d044      	beq.n	8012ea8 <__hexnan+0x118>
 8012e1e:	454c      	cmp	r4, r9
 8012e20:	d206      	bcs.n	8012e30 <__hexnan+0xa0>
 8012e22:	2d07      	cmp	r5, #7
 8012e24:	dc04      	bgt.n	8012e30 <__hexnan+0xa0>
 8012e26:	462a      	mov	r2, r5
 8012e28:	4649      	mov	r1, r9
 8012e2a:	4620      	mov	r0, r4
 8012e2c:	f7ff ff8a 	bl	8012d44 <L_shift>
 8012e30:	4544      	cmp	r4, r8
 8012e32:	d928      	bls.n	8012e86 <__hexnan+0xf6>
 8012e34:	4643      	mov	r3, r8
 8012e36:	f854 2b04 	ldr.w	r2, [r4], #4
 8012e3a:	f843 2b04 	str.w	r2, [r3], #4
 8012e3e:	42a6      	cmp	r6, r4
 8012e40:	d2f9      	bcs.n	8012e36 <__hexnan+0xa6>
 8012e42:	2200      	movs	r2, #0
 8012e44:	f843 2b04 	str.w	r2, [r3], #4
 8012e48:	429e      	cmp	r6, r3
 8012e4a:	d2fb      	bcs.n	8012e44 <__hexnan+0xb4>
 8012e4c:	6833      	ldr	r3, [r6, #0]
 8012e4e:	b91b      	cbnz	r3, 8012e58 <__hexnan+0xc8>
 8012e50:	4546      	cmp	r6, r8
 8012e52:	d127      	bne.n	8012ea4 <__hexnan+0x114>
 8012e54:	2301      	movs	r3, #1
 8012e56:	6033      	str	r3, [r6, #0]
 8012e58:	2005      	movs	r0, #5
 8012e5a:	e026      	b.n	8012eaa <__hexnan+0x11a>
 8012e5c:	3501      	adds	r5, #1
 8012e5e:	2d08      	cmp	r5, #8
 8012e60:	f10b 0b01 	add.w	fp, fp, #1
 8012e64:	dd06      	ble.n	8012e74 <__hexnan+0xe4>
 8012e66:	4544      	cmp	r4, r8
 8012e68:	d9cf      	bls.n	8012e0a <__hexnan+0x7a>
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e70:	2501      	movs	r5, #1
 8012e72:	3c04      	subs	r4, #4
 8012e74:	6822      	ldr	r2, [r4, #0]
 8012e76:	f000 000f 	and.w	r0, r0, #15
 8012e7a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012e7e:	6020      	str	r0, [r4, #0]
 8012e80:	e7c3      	b.n	8012e0a <__hexnan+0x7a>
 8012e82:	2508      	movs	r5, #8
 8012e84:	e7c1      	b.n	8012e0a <__hexnan+0x7a>
 8012e86:	9b01      	ldr	r3, [sp, #4]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d0df      	beq.n	8012e4c <__hexnan+0xbc>
 8012e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8012e90:	f1c3 0320 	rsb	r3, r3, #32
 8012e94:	fa22 f303 	lsr.w	r3, r2, r3
 8012e98:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8012e9c:	401a      	ands	r2, r3
 8012e9e:	f847 2c04 	str.w	r2, [r7, #-4]
 8012ea2:	e7d3      	b.n	8012e4c <__hexnan+0xbc>
 8012ea4:	3e04      	subs	r6, #4
 8012ea6:	e7d1      	b.n	8012e4c <__hexnan+0xbc>
 8012ea8:	2004      	movs	r0, #4
 8012eaa:	b007      	add	sp, #28
 8012eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012eb0 <__locale_ctype_ptr_l>:
 8012eb0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8012eb4:	4770      	bx	lr
	...

08012eb8 <__locale_ctype_ptr>:
 8012eb8:	4b04      	ldr	r3, [pc, #16]	; (8012ecc <__locale_ctype_ptr+0x14>)
 8012eba:	4a05      	ldr	r2, [pc, #20]	; (8012ed0 <__locale_ctype_ptr+0x18>)
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	6a1b      	ldr	r3, [r3, #32]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	bf08      	it	eq
 8012ec4:	4613      	moveq	r3, r2
 8012ec6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8012eca:	4770      	bx	lr
 8012ecc:	2000000c 	.word	0x2000000c
 8012ed0:	20000070 	.word	0x20000070

08012ed4 <__localeconv_l>:
 8012ed4:	30f0      	adds	r0, #240	; 0xf0
 8012ed6:	4770      	bx	lr

08012ed8 <_localeconv_r>:
 8012ed8:	4b04      	ldr	r3, [pc, #16]	; (8012eec <_localeconv_r+0x14>)
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	6a18      	ldr	r0, [r3, #32]
 8012ede:	4b04      	ldr	r3, [pc, #16]	; (8012ef0 <_localeconv_r+0x18>)
 8012ee0:	2800      	cmp	r0, #0
 8012ee2:	bf08      	it	eq
 8012ee4:	4618      	moveq	r0, r3
 8012ee6:	30f0      	adds	r0, #240	; 0xf0
 8012ee8:	4770      	bx	lr
 8012eea:	bf00      	nop
 8012eec:	2000000c 	.word	0x2000000c
 8012ef0:	20000070 	.word	0x20000070

08012ef4 <_lseek_r>:
 8012ef4:	b538      	push	{r3, r4, r5, lr}
 8012ef6:	4c07      	ldr	r4, [pc, #28]	; (8012f14 <_lseek_r+0x20>)
 8012ef8:	4605      	mov	r5, r0
 8012efa:	4608      	mov	r0, r1
 8012efc:	4611      	mov	r1, r2
 8012efe:	2200      	movs	r2, #0
 8012f00:	6022      	str	r2, [r4, #0]
 8012f02:	461a      	mov	r2, r3
 8012f04:	f7f1 f8fa 	bl	80040fc <_lseek>
 8012f08:	1c43      	adds	r3, r0, #1
 8012f0a:	d102      	bne.n	8012f12 <_lseek_r+0x1e>
 8012f0c:	6823      	ldr	r3, [r4, #0]
 8012f0e:	b103      	cbz	r3, 8012f12 <_lseek_r+0x1e>
 8012f10:	602b      	str	r3, [r5, #0]
 8012f12:	bd38      	pop	{r3, r4, r5, pc}
 8012f14:	200050a8 	.word	0x200050a8

08012f18 <__swhatbuf_r>:
 8012f18:	b570      	push	{r4, r5, r6, lr}
 8012f1a:	460e      	mov	r6, r1
 8012f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f20:	2900      	cmp	r1, #0
 8012f22:	b096      	sub	sp, #88	; 0x58
 8012f24:	4614      	mov	r4, r2
 8012f26:	461d      	mov	r5, r3
 8012f28:	da07      	bge.n	8012f3a <__swhatbuf_r+0x22>
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	602b      	str	r3, [r5, #0]
 8012f2e:	89b3      	ldrh	r3, [r6, #12]
 8012f30:	061a      	lsls	r2, r3, #24
 8012f32:	d410      	bmi.n	8012f56 <__swhatbuf_r+0x3e>
 8012f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012f38:	e00e      	b.n	8012f58 <__swhatbuf_r+0x40>
 8012f3a:	466a      	mov	r2, sp
 8012f3c:	f001 fbf8 	bl	8014730 <_fstat_r>
 8012f40:	2800      	cmp	r0, #0
 8012f42:	dbf2      	blt.n	8012f2a <__swhatbuf_r+0x12>
 8012f44:	9a01      	ldr	r2, [sp, #4]
 8012f46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012f4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012f4e:	425a      	negs	r2, r3
 8012f50:	415a      	adcs	r2, r3
 8012f52:	602a      	str	r2, [r5, #0]
 8012f54:	e7ee      	b.n	8012f34 <__swhatbuf_r+0x1c>
 8012f56:	2340      	movs	r3, #64	; 0x40
 8012f58:	2000      	movs	r0, #0
 8012f5a:	6023      	str	r3, [r4, #0]
 8012f5c:	b016      	add	sp, #88	; 0x58
 8012f5e:	bd70      	pop	{r4, r5, r6, pc}

08012f60 <__smakebuf_r>:
 8012f60:	898b      	ldrh	r3, [r1, #12]
 8012f62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012f64:	079d      	lsls	r5, r3, #30
 8012f66:	4606      	mov	r6, r0
 8012f68:	460c      	mov	r4, r1
 8012f6a:	d507      	bpl.n	8012f7c <__smakebuf_r+0x1c>
 8012f6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012f70:	6023      	str	r3, [r4, #0]
 8012f72:	6123      	str	r3, [r4, #16]
 8012f74:	2301      	movs	r3, #1
 8012f76:	6163      	str	r3, [r4, #20]
 8012f78:	b002      	add	sp, #8
 8012f7a:	bd70      	pop	{r4, r5, r6, pc}
 8012f7c:	ab01      	add	r3, sp, #4
 8012f7e:	466a      	mov	r2, sp
 8012f80:	f7ff ffca 	bl	8012f18 <__swhatbuf_r>
 8012f84:	9900      	ldr	r1, [sp, #0]
 8012f86:	4605      	mov	r5, r0
 8012f88:	4630      	mov	r0, r6
 8012f8a:	f000 fca9 	bl	80138e0 <_malloc_r>
 8012f8e:	b948      	cbnz	r0, 8012fa4 <__smakebuf_r+0x44>
 8012f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f94:	059a      	lsls	r2, r3, #22
 8012f96:	d4ef      	bmi.n	8012f78 <__smakebuf_r+0x18>
 8012f98:	f023 0303 	bic.w	r3, r3, #3
 8012f9c:	f043 0302 	orr.w	r3, r3, #2
 8012fa0:	81a3      	strh	r3, [r4, #12]
 8012fa2:	e7e3      	b.n	8012f6c <__smakebuf_r+0xc>
 8012fa4:	4b0d      	ldr	r3, [pc, #52]	; (8012fdc <__smakebuf_r+0x7c>)
 8012fa6:	62b3      	str	r3, [r6, #40]	; 0x28
 8012fa8:	89a3      	ldrh	r3, [r4, #12]
 8012faa:	6020      	str	r0, [r4, #0]
 8012fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fb0:	81a3      	strh	r3, [r4, #12]
 8012fb2:	9b00      	ldr	r3, [sp, #0]
 8012fb4:	6163      	str	r3, [r4, #20]
 8012fb6:	9b01      	ldr	r3, [sp, #4]
 8012fb8:	6120      	str	r0, [r4, #16]
 8012fba:	b15b      	cbz	r3, 8012fd4 <__smakebuf_r+0x74>
 8012fbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012fc0:	4630      	mov	r0, r6
 8012fc2:	f001 fbc7 	bl	8014754 <_isatty_r>
 8012fc6:	b128      	cbz	r0, 8012fd4 <__smakebuf_r+0x74>
 8012fc8:	89a3      	ldrh	r3, [r4, #12]
 8012fca:	f023 0303 	bic.w	r3, r3, #3
 8012fce:	f043 0301 	orr.w	r3, r3, #1
 8012fd2:	81a3      	strh	r3, [r4, #12]
 8012fd4:	89a3      	ldrh	r3, [r4, #12]
 8012fd6:	431d      	orrs	r5, r3
 8012fd8:	81a5      	strh	r5, [r4, #12]
 8012fda:	e7cd      	b.n	8012f78 <__smakebuf_r+0x18>
 8012fdc:	08012719 	.word	0x08012719

08012fe0 <malloc>:
 8012fe0:	4b02      	ldr	r3, [pc, #8]	; (8012fec <malloc+0xc>)
 8012fe2:	4601      	mov	r1, r0
 8012fe4:	6818      	ldr	r0, [r3, #0]
 8012fe6:	f000 bc7b 	b.w	80138e0 <_malloc_r>
 8012fea:	bf00      	nop
 8012fec:	2000000c 	.word	0x2000000c

08012ff0 <__ascii_mbtowc>:
 8012ff0:	b082      	sub	sp, #8
 8012ff2:	b901      	cbnz	r1, 8012ff6 <__ascii_mbtowc+0x6>
 8012ff4:	a901      	add	r1, sp, #4
 8012ff6:	b142      	cbz	r2, 801300a <__ascii_mbtowc+0x1a>
 8012ff8:	b14b      	cbz	r3, 801300e <__ascii_mbtowc+0x1e>
 8012ffa:	7813      	ldrb	r3, [r2, #0]
 8012ffc:	600b      	str	r3, [r1, #0]
 8012ffe:	7812      	ldrb	r2, [r2, #0]
 8013000:	1c10      	adds	r0, r2, #0
 8013002:	bf18      	it	ne
 8013004:	2001      	movne	r0, #1
 8013006:	b002      	add	sp, #8
 8013008:	4770      	bx	lr
 801300a:	4610      	mov	r0, r2
 801300c:	e7fb      	b.n	8013006 <__ascii_mbtowc+0x16>
 801300e:	f06f 0001 	mvn.w	r0, #1
 8013012:	e7f8      	b.n	8013006 <__ascii_mbtowc+0x16>

08013014 <memcpy>:
 8013014:	b510      	push	{r4, lr}
 8013016:	1e43      	subs	r3, r0, #1
 8013018:	440a      	add	r2, r1
 801301a:	4291      	cmp	r1, r2
 801301c:	d100      	bne.n	8013020 <memcpy+0xc>
 801301e:	bd10      	pop	{r4, pc}
 8013020:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013024:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013028:	e7f7      	b.n	801301a <memcpy+0x6>

0801302a <_Balloc>:
 801302a:	b570      	push	{r4, r5, r6, lr}
 801302c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801302e:	4604      	mov	r4, r0
 8013030:	460e      	mov	r6, r1
 8013032:	b93d      	cbnz	r5, 8013044 <_Balloc+0x1a>
 8013034:	2010      	movs	r0, #16
 8013036:	f7ff ffd3 	bl	8012fe0 <malloc>
 801303a:	6260      	str	r0, [r4, #36]	; 0x24
 801303c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013040:	6005      	str	r5, [r0, #0]
 8013042:	60c5      	str	r5, [r0, #12]
 8013044:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013046:	68eb      	ldr	r3, [r5, #12]
 8013048:	b183      	cbz	r3, 801306c <_Balloc+0x42>
 801304a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801304c:	68db      	ldr	r3, [r3, #12]
 801304e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013052:	b9b8      	cbnz	r0, 8013084 <_Balloc+0x5a>
 8013054:	2101      	movs	r1, #1
 8013056:	fa01 f506 	lsl.w	r5, r1, r6
 801305a:	1d6a      	adds	r2, r5, #5
 801305c:	0092      	lsls	r2, r2, #2
 801305e:	4620      	mov	r0, r4
 8013060:	f000 fbe1 	bl	8013826 <_calloc_r>
 8013064:	b160      	cbz	r0, 8013080 <_Balloc+0x56>
 8013066:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801306a:	e00e      	b.n	801308a <_Balloc+0x60>
 801306c:	2221      	movs	r2, #33	; 0x21
 801306e:	2104      	movs	r1, #4
 8013070:	4620      	mov	r0, r4
 8013072:	f000 fbd8 	bl	8013826 <_calloc_r>
 8013076:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013078:	60e8      	str	r0, [r5, #12]
 801307a:	68db      	ldr	r3, [r3, #12]
 801307c:	2b00      	cmp	r3, #0
 801307e:	d1e4      	bne.n	801304a <_Balloc+0x20>
 8013080:	2000      	movs	r0, #0
 8013082:	bd70      	pop	{r4, r5, r6, pc}
 8013084:	6802      	ldr	r2, [r0, #0]
 8013086:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801308a:	2300      	movs	r3, #0
 801308c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013090:	e7f7      	b.n	8013082 <_Balloc+0x58>

08013092 <_Bfree>:
 8013092:	b570      	push	{r4, r5, r6, lr}
 8013094:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013096:	4606      	mov	r6, r0
 8013098:	460d      	mov	r5, r1
 801309a:	b93c      	cbnz	r4, 80130ac <_Bfree+0x1a>
 801309c:	2010      	movs	r0, #16
 801309e:	f7ff ff9f 	bl	8012fe0 <malloc>
 80130a2:	6270      	str	r0, [r6, #36]	; 0x24
 80130a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80130a8:	6004      	str	r4, [r0, #0]
 80130aa:	60c4      	str	r4, [r0, #12]
 80130ac:	b13d      	cbz	r5, 80130be <_Bfree+0x2c>
 80130ae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80130b0:	686a      	ldr	r2, [r5, #4]
 80130b2:	68db      	ldr	r3, [r3, #12]
 80130b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80130b8:	6029      	str	r1, [r5, #0]
 80130ba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80130be:	bd70      	pop	{r4, r5, r6, pc}

080130c0 <__multadd>:
 80130c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130c4:	690d      	ldr	r5, [r1, #16]
 80130c6:	461f      	mov	r7, r3
 80130c8:	4606      	mov	r6, r0
 80130ca:	460c      	mov	r4, r1
 80130cc:	f101 0c14 	add.w	ip, r1, #20
 80130d0:	2300      	movs	r3, #0
 80130d2:	f8dc 0000 	ldr.w	r0, [ip]
 80130d6:	b281      	uxth	r1, r0
 80130d8:	fb02 7101 	mla	r1, r2, r1, r7
 80130dc:	0c0f      	lsrs	r7, r1, #16
 80130de:	0c00      	lsrs	r0, r0, #16
 80130e0:	fb02 7000 	mla	r0, r2, r0, r7
 80130e4:	b289      	uxth	r1, r1
 80130e6:	3301      	adds	r3, #1
 80130e8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80130ec:	429d      	cmp	r5, r3
 80130ee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80130f2:	f84c 1b04 	str.w	r1, [ip], #4
 80130f6:	dcec      	bgt.n	80130d2 <__multadd+0x12>
 80130f8:	b1d7      	cbz	r7, 8013130 <__multadd+0x70>
 80130fa:	68a3      	ldr	r3, [r4, #8]
 80130fc:	42ab      	cmp	r3, r5
 80130fe:	dc12      	bgt.n	8013126 <__multadd+0x66>
 8013100:	6861      	ldr	r1, [r4, #4]
 8013102:	4630      	mov	r0, r6
 8013104:	3101      	adds	r1, #1
 8013106:	f7ff ff90 	bl	801302a <_Balloc>
 801310a:	6922      	ldr	r2, [r4, #16]
 801310c:	3202      	adds	r2, #2
 801310e:	f104 010c 	add.w	r1, r4, #12
 8013112:	4680      	mov	r8, r0
 8013114:	0092      	lsls	r2, r2, #2
 8013116:	300c      	adds	r0, #12
 8013118:	f7ff ff7c 	bl	8013014 <memcpy>
 801311c:	4621      	mov	r1, r4
 801311e:	4630      	mov	r0, r6
 8013120:	f7ff ffb7 	bl	8013092 <_Bfree>
 8013124:	4644      	mov	r4, r8
 8013126:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801312a:	3501      	adds	r5, #1
 801312c:	615f      	str	r7, [r3, #20]
 801312e:	6125      	str	r5, [r4, #16]
 8013130:	4620      	mov	r0, r4
 8013132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013136 <__s2b>:
 8013136:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801313a:	460c      	mov	r4, r1
 801313c:	4615      	mov	r5, r2
 801313e:	461f      	mov	r7, r3
 8013140:	2209      	movs	r2, #9
 8013142:	3308      	adds	r3, #8
 8013144:	4606      	mov	r6, r0
 8013146:	fb93 f3f2 	sdiv	r3, r3, r2
 801314a:	2100      	movs	r1, #0
 801314c:	2201      	movs	r2, #1
 801314e:	429a      	cmp	r2, r3
 8013150:	db20      	blt.n	8013194 <__s2b+0x5e>
 8013152:	4630      	mov	r0, r6
 8013154:	f7ff ff69 	bl	801302a <_Balloc>
 8013158:	9b08      	ldr	r3, [sp, #32]
 801315a:	6143      	str	r3, [r0, #20]
 801315c:	2d09      	cmp	r5, #9
 801315e:	f04f 0301 	mov.w	r3, #1
 8013162:	6103      	str	r3, [r0, #16]
 8013164:	dd19      	ble.n	801319a <__s2b+0x64>
 8013166:	f104 0809 	add.w	r8, r4, #9
 801316a:	46c1      	mov	r9, r8
 801316c:	442c      	add	r4, r5
 801316e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8013172:	4601      	mov	r1, r0
 8013174:	3b30      	subs	r3, #48	; 0x30
 8013176:	220a      	movs	r2, #10
 8013178:	4630      	mov	r0, r6
 801317a:	f7ff ffa1 	bl	80130c0 <__multadd>
 801317e:	45a1      	cmp	r9, r4
 8013180:	d1f5      	bne.n	801316e <__s2b+0x38>
 8013182:	eb08 0405 	add.w	r4, r8, r5
 8013186:	3c08      	subs	r4, #8
 8013188:	1b2d      	subs	r5, r5, r4
 801318a:	1963      	adds	r3, r4, r5
 801318c:	42bb      	cmp	r3, r7
 801318e:	db07      	blt.n	80131a0 <__s2b+0x6a>
 8013190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013194:	0052      	lsls	r2, r2, #1
 8013196:	3101      	adds	r1, #1
 8013198:	e7d9      	b.n	801314e <__s2b+0x18>
 801319a:	340a      	adds	r4, #10
 801319c:	2509      	movs	r5, #9
 801319e:	e7f3      	b.n	8013188 <__s2b+0x52>
 80131a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80131a4:	4601      	mov	r1, r0
 80131a6:	3b30      	subs	r3, #48	; 0x30
 80131a8:	220a      	movs	r2, #10
 80131aa:	4630      	mov	r0, r6
 80131ac:	f7ff ff88 	bl	80130c0 <__multadd>
 80131b0:	e7eb      	b.n	801318a <__s2b+0x54>

080131b2 <__hi0bits>:
 80131b2:	0c02      	lsrs	r2, r0, #16
 80131b4:	0412      	lsls	r2, r2, #16
 80131b6:	4603      	mov	r3, r0
 80131b8:	b9b2      	cbnz	r2, 80131e8 <__hi0bits+0x36>
 80131ba:	0403      	lsls	r3, r0, #16
 80131bc:	2010      	movs	r0, #16
 80131be:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80131c2:	bf04      	itt	eq
 80131c4:	021b      	lsleq	r3, r3, #8
 80131c6:	3008      	addeq	r0, #8
 80131c8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80131cc:	bf04      	itt	eq
 80131ce:	011b      	lsleq	r3, r3, #4
 80131d0:	3004      	addeq	r0, #4
 80131d2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80131d6:	bf04      	itt	eq
 80131d8:	009b      	lsleq	r3, r3, #2
 80131da:	3002      	addeq	r0, #2
 80131dc:	2b00      	cmp	r3, #0
 80131de:	db06      	blt.n	80131ee <__hi0bits+0x3c>
 80131e0:	005b      	lsls	r3, r3, #1
 80131e2:	d503      	bpl.n	80131ec <__hi0bits+0x3a>
 80131e4:	3001      	adds	r0, #1
 80131e6:	4770      	bx	lr
 80131e8:	2000      	movs	r0, #0
 80131ea:	e7e8      	b.n	80131be <__hi0bits+0xc>
 80131ec:	2020      	movs	r0, #32
 80131ee:	4770      	bx	lr

080131f0 <__lo0bits>:
 80131f0:	6803      	ldr	r3, [r0, #0]
 80131f2:	f013 0207 	ands.w	r2, r3, #7
 80131f6:	4601      	mov	r1, r0
 80131f8:	d00b      	beq.n	8013212 <__lo0bits+0x22>
 80131fa:	07da      	lsls	r2, r3, #31
 80131fc:	d423      	bmi.n	8013246 <__lo0bits+0x56>
 80131fe:	0798      	lsls	r0, r3, #30
 8013200:	bf49      	itett	mi
 8013202:	085b      	lsrmi	r3, r3, #1
 8013204:	089b      	lsrpl	r3, r3, #2
 8013206:	2001      	movmi	r0, #1
 8013208:	600b      	strmi	r3, [r1, #0]
 801320a:	bf5c      	itt	pl
 801320c:	600b      	strpl	r3, [r1, #0]
 801320e:	2002      	movpl	r0, #2
 8013210:	4770      	bx	lr
 8013212:	b298      	uxth	r0, r3
 8013214:	b9a8      	cbnz	r0, 8013242 <__lo0bits+0x52>
 8013216:	0c1b      	lsrs	r3, r3, #16
 8013218:	2010      	movs	r0, #16
 801321a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801321e:	bf04      	itt	eq
 8013220:	0a1b      	lsreq	r3, r3, #8
 8013222:	3008      	addeq	r0, #8
 8013224:	071a      	lsls	r2, r3, #28
 8013226:	bf04      	itt	eq
 8013228:	091b      	lsreq	r3, r3, #4
 801322a:	3004      	addeq	r0, #4
 801322c:	079a      	lsls	r2, r3, #30
 801322e:	bf04      	itt	eq
 8013230:	089b      	lsreq	r3, r3, #2
 8013232:	3002      	addeq	r0, #2
 8013234:	07da      	lsls	r2, r3, #31
 8013236:	d402      	bmi.n	801323e <__lo0bits+0x4e>
 8013238:	085b      	lsrs	r3, r3, #1
 801323a:	d006      	beq.n	801324a <__lo0bits+0x5a>
 801323c:	3001      	adds	r0, #1
 801323e:	600b      	str	r3, [r1, #0]
 8013240:	4770      	bx	lr
 8013242:	4610      	mov	r0, r2
 8013244:	e7e9      	b.n	801321a <__lo0bits+0x2a>
 8013246:	2000      	movs	r0, #0
 8013248:	4770      	bx	lr
 801324a:	2020      	movs	r0, #32
 801324c:	4770      	bx	lr

0801324e <__i2b>:
 801324e:	b510      	push	{r4, lr}
 8013250:	460c      	mov	r4, r1
 8013252:	2101      	movs	r1, #1
 8013254:	f7ff fee9 	bl	801302a <_Balloc>
 8013258:	2201      	movs	r2, #1
 801325a:	6144      	str	r4, [r0, #20]
 801325c:	6102      	str	r2, [r0, #16]
 801325e:	bd10      	pop	{r4, pc}

08013260 <__multiply>:
 8013260:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013264:	4614      	mov	r4, r2
 8013266:	690a      	ldr	r2, [r1, #16]
 8013268:	6923      	ldr	r3, [r4, #16]
 801326a:	429a      	cmp	r2, r3
 801326c:	bfb8      	it	lt
 801326e:	460b      	movlt	r3, r1
 8013270:	4688      	mov	r8, r1
 8013272:	bfbc      	itt	lt
 8013274:	46a0      	movlt	r8, r4
 8013276:	461c      	movlt	r4, r3
 8013278:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801327c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013280:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013284:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013288:	eb07 0609 	add.w	r6, r7, r9
 801328c:	42b3      	cmp	r3, r6
 801328e:	bfb8      	it	lt
 8013290:	3101      	addlt	r1, #1
 8013292:	f7ff feca 	bl	801302a <_Balloc>
 8013296:	f100 0514 	add.w	r5, r0, #20
 801329a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801329e:	462b      	mov	r3, r5
 80132a0:	2200      	movs	r2, #0
 80132a2:	4573      	cmp	r3, lr
 80132a4:	d316      	bcc.n	80132d4 <__multiply+0x74>
 80132a6:	f104 0214 	add.w	r2, r4, #20
 80132aa:	f108 0114 	add.w	r1, r8, #20
 80132ae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80132b2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80132b6:	9300      	str	r3, [sp, #0]
 80132b8:	9b00      	ldr	r3, [sp, #0]
 80132ba:	9201      	str	r2, [sp, #4]
 80132bc:	4293      	cmp	r3, r2
 80132be:	d80c      	bhi.n	80132da <__multiply+0x7a>
 80132c0:	2e00      	cmp	r6, #0
 80132c2:	dd03      	ble.n	80132cc <__multiply+0x6c>
 80132c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d05d      	beq.n	8013388 <__multiply+0x128>
 80132cc:	6106      	str	r6, [r0, #16]
 80132ce:	b003      	add	sp, #12
 80132d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132d4:	f843 2b04 	str.w	r2, [r3], #4
 80132d8:	e7e3      	b.n	80132a2 <__multiply+0x42>
 80132da:	f8b2 b000 	ldrh.w	fp, [r2]
 80132de:	f1bb 0f00 	cmp.w	fp, #0
 80132e2:	d023      	beq.n	801332c <__multiply+0xcc>
 80132e4:	4689      	mov	r9, r1
 80132e6:	46ac      	mov	ip, r5
 80132e8:	f04f 0800 	mov.w	r8, #0
 80132ec:	f859 4b04 	ldr.w	r4, [r9], #4
 80132f0:	f8dc a000 	ldr.w	sl, [ip]
 80132f4:	b2a3      	uxth	r3, r4
 80132f6:	fa1f fa8a 	uxth.w	sl, sl
 80132fa:	fb0b a303 	mla	r3, fp, r3, sl
 80132fe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013302:	f8dc 4000 	ldr.w	r4, [ip]
 8013306:	4443      	add	r3, r8
 8013308:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801330c:	fb0b 840a 	mla	r4, fp, sl, r8
 8013310:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8013314:	46e2      	mov	sl, ip
 8013316:	b29b      	uxth	r3, r3
 8013318:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801331c:	454f      	cmp	r7, r9
 801331e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013322:	f84a 3b04 	str.w	r3, [sl], #4
 8013326:	d82b      	bhi.n	8013380 <__multiply+0x120>
 8013328:	f8cc 8004 	str.w	r8, [ip, #4]
 801332c:	9b01      	ldr	r3, [sp, #4]
 801332e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8013332:	3204      	adds	r2, #4
 8013334:	f1ba 0f00 	cmp.w	sl, #0
 8013338:	d020      	beq.n	801337c <__multiply+0x11c>
 801333a:	682b      	ldr	r3, [r5, #0]
 801333c:	4689      	mov	r9, r1
 801333e:	46a8      	mov	r8, r5
 8013340:	f04f 0b00 	mov.w	fp, #0
 8013344:	f8b9 c000 	ldrh.w	ip, [r9]
 8013348:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801334c:	fb0a 440c 	mla	r4, sl, ip, r4
 8013350:	445c      	add	r4, fp
 8013352:	46c4      	mov	ip, r8
 8013354:	b29b      	uxth	r3, r3
 8013356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801335a:	f84c 3b04 	str.w	r3, [ip], #4
 801335e:	f859 3b04 	ldr.w	r3, [r9], #4
 8013362:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8013366:	0c1b      	lsrs	r3, r3, #16
 8013368:	fb0a b303 	mla	r3, sl, r3, fp
 801336c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8013370:	454f      	cmp	r7, r9
 8013372:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8013376:	d805      	bhi.n	8013384 <__multiply+0x124>
 8013378:	f8c8 3004 	str.w	r3, [r8, #4]
 801337c:	3504      	adds	r5, #4
 801337e:	e79b      	b.n	80132b8 <__multiply+0x58>
 8013380:	46d4      	mov	ip, sl
 8013382:	e7b3      	b.n	80132ec <__multiply+0x8c>
 8013384:	46e0      	mov	r8, ip
 8013386:	e7dd      	b.n	8013344 <__multiply+0xe4>
 8013388:	3e01      	subs	r6, #1
 801338a:	e799      	b.n	80132c0 <__multiply+0x60>

0801338c <__pow5mult>:
 801338c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013390:	4615      	mov	r5, r2
 8013392:	f012 0203 	ands.w	r2, r2, #3
 8013396:	4606      	mov	r6, r0
 8013398:	460f      	mov	r7, r1
 801339a:	d007      	beq.n	80133ac <__pow5mult+0x20>
 801339c:	3a01      	subs	r2, #1
 801339e:	4c21      	ldr	r4, [pc, #132]	; (8013424 <__pow5mult+0x98>)
 80133a0:	2300      	movs	r3, #0
 80133a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80133a6:	f7ff fe8b 	bl	80130c0 <__multadd>
 80133aa:	4607      	mov	r7, r0
 80133ac:	10ad      	asrs	r5, r5, #2
 80133ae:	d035      	beq.n	801341c <__pow5mult+0x90>
 80133b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80133b2:	b93c      	cbnz	r4, 80133c4 <__pow5mult+0x38>
 80133b4:	2010      	movs	r0, #16
 80133b6:	f7ff fe13 	bl	8012fe0 <malloc>
 80133ba:	6270      	str	r0, [r6, #36]	; 0x24
 80133bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80133c0:	6004      	str	r4, [r0, #0]
 80133c2:	60c4      	str	r4, [r0, #12]
 80133c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80133c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80133cc:	b94c      	cbnz	r4, 80133e2 <__pow5mult+0x56>
 80133ce:	f240 2171 	movw	r1, #625	; 0x271
 80133d2:	4630      	mov	r0, r6
 80133d4:	f7ff ff3b 	bl	801324e <__i2b>
 80133d8:	2300      	movs	r3, #0
 80133da:	f8c8 0008 	str.w	r0, [r8, #8]
 80133de:	4604      	mov	r4, r0
 80133e0:	6003      	str	r3, [r0, #0]
 80133e2:	f04f 0800 	mov.w	r8, #0
 80133e6:	07eb      	lsls	r3, r5, #31
 80133e8:	d50a      	bpl.n	8013400 <__pow5mult+0x74>
 80133ea:	4639      	mov	r1, r7
 80133ec:	4622      	mov	r2, r4
 80133ee:	4630      	mov	r0, r6
 80133f0:	f7ff ff36 	bl	8013260 <__multiply>
 80133f4:	4639      	mov	r1, r7
 80133f6:	4681      	mov	r9, r0
 80133f8:	4630      	mov	r0, r6
 80133fa:	f7ff fe4a 	bl	8013092 <_Bfree>
 80133fe:	464f      	mov	r7, r9
 8013400:	106d      	asrs	r5, r5, #1
 8013402:	d00b      	beq.n	801341c <__pow5mult+0x90>
 8013404:	6820      	ldr	r0, [r4, #0]
 8013406:	b938      	cbnz	r0, 8013418 <__pow5mult+0x8c>
 8013408:	4622      	mov	r2, r4
 801340a:	4621      	mov	r1, r4
 801340c:	4630      	mov	r0, r6
 801340e:	f7ff ff27 	bl	8013260 <__multiply>
 8013412:	6020      	str	r0, [r4, #0]
 8013414:	f8c0 8000 	str.w	r8, [r0]
 8013418:	4604      	mov	r4, r0
 801341a:	e7e4      	b.n	80133e6 <__pow5mult+0x5a>
 801341c:	4638      	mov	r0, r7
 801341e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013422:	bf00      	nop
 8013424:	08014f98 	.word	0x08014f98

08013428 <__lshift>:
 8013428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801342c:	460c      	mov	r4, r1
 801342e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013432:	6923      	ldr	r3, [r4, #16]
 8013434:	6849      	ldr	r1, [r1, #4]
 8013436:	eb0a 0903 	add.w	r9, sl, r3
 801343a:	68a3      	ldr	r3, [r4, #8]
 801343c:	4607      	mov	r7, r0
 801343e:	4616      	mov	r6, r2
 8013440:	f109 0501 	add.w	r5, r9, #1
 8013444:	42ab      	cmp	r3, r5
 8013446:	db32      	blt.n	80134ae <__lshift+0x86>
 8013448:	4638      	mov	r0, r7
 801344a:	f7ff fdee 	bl	801302a <_Balloc>
 801344e:	2300      	movs	r3, #0
 8013450:	4680      	mov	r8, r0
 8013452:	f100 0114 	add.w	r1, r0, #20
 8013456:	461a      	mov	r2, r3
 8013458:	4553      	cmp	r3, sl
 801345a:	db2b      	blt.n	80134b4 <__lshift+0x8c>
 801345c:	6920      	ldr	r0, [r4, #16]
 801345e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013462:	f104 0314 	add.w	r3, r4, #20
 8013466:	f016 021f 	ands.w	r2, r6, #31
 801346a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801346e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013472:	d025      	beq.n	80134c0 <__lshift+0x98>
 8013474:	f1c2 0e20 	rsb	lr, r2, #32
 8013478:	2000      	movs	r0, #0
 801347a:	681e      	ldr	r6, [r3, #0]
 801347c:	468a      	mov	sl, r1
 801347e:	4096      	lsls	r6, r2
 8013480:	4330      	orrs	r0, r6
 8013482:	f84a 0b04 	str.w	r0, [sl], #4
 8013486:	f853 0b04 	ldr.w	r0, [r3], #4
 801348a:	459c      	cmp	ip, r3
 801348c:	fa20 f00e 	lsr.w	r0, r0, lr
 8013490:	d814      	bhi.n	80134bc <__lshift+0x94>
 8013492:	6048      	str	r0, [r1, #4]
 8013494:	b108      	cbz	r0, 801349a <__lshift+0x72>
 8013496:	f109 0502 	add.w	r5, r9, #2
 801349a:	3d01      	subs	r5, #1
 801349c:	4638      	mov	r0, r7
 801349e:	f8c8 5010 	str.w	r5, [r8, #16]
 80134a2:	4621      	mov	r1, r4
 80134a4:	f7ff fdf5 	bl	8013092 <_Bfree>
 80134a8:	4640      	mov	r0, r8
 80134aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134ae:	3101      	adds	r1, #1
 80134b0:	005b      	lsls	r3, r3, #1
 80134b2:	e7c7      	b.n	8013444 <__lshift+0x1c>
 80134b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80134b8:	3301      	adds	r3, #1
 80134ba:	e7cd      	b.n	8013458 <__lshift+0x30>
 80134bc:	4651      	mov	r1, sl
 80134be:	e7dc      	b.n	801347a <__lshift+0x52>
 80134c0:	3904      	subs	r1, #4
 80134c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80134c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80134ca:	459c      	cmp	ip, r3
 80134cc:	d8f9      	bhi.n	80134c2 <__lshift+0x9a>
 80134ce:	e7e4      	b.n	801349a <__lshift+0x72>

080134d0 <__mcmp>:
 80134d0:	6903      	ldr	r3, [r0, #16]
 80134d2:	690a      	ldr	r2, [r1, #16]
 80134d4:	1a9b      	subs	r3, r3, r2
 80134d6:	b530      	push	{r4, r5, lr}
 80134d8:	d10c      	bne.n	80134f4 <__mcmp+0x24>
 80134da:	0092      	lsls	r2, r2, #2
 80134dc:	3014      	adds	r0, #20
 80134de:	3114      	adds	r1, #20
 80134e0:	1884      	adds	r4, r0, r2
 80134e2:	4411      	add	r1, r2
 80134e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80134e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80134ec:	4295      	cmp	r5, r2
 80134ee:	d003      	beq.n	80134f8 <__mcmp+0x28>
 80134f0:	d305      	bcc.n	80134fe <__mcmp+0x2e>
 80134f2:	2301      	movs	r3, #1
 80134f4:	4618      	mov	r0, r3
 80134f6:	bd30      	pop	{r4, r5, pc}
 80134f8:	42a0      	cmp	r0, r4
 80134fa:	d3f3      	bcc.n	80134e4 <__mcmp+0x14>
 80134fc:	e7fa      	b.n	80134f4 <__mcmp+0x24>
 80134fe:	f04f 33ff 	mov.w	r3, #4294967295
 8013502:	e7f7      	b.n	80134f4 <__mcmp+0x24>

08013504 <__mdiff>:
 8013504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013508:	460d      	mov	r5, r1
 801350a:	4607      	mov	r7, r0
 801350c:	4611      	mov	r1, r2
 801350e:	4628      	mov	r0, r5
 8013510:	4614      	mov	r4, r2
 8013512:	f7ff ffdd 	bl	80134d0 <__mcmp>
 8013516:	1e06      	subs	r6, r0, #0
 8013518:	d108      	bne.n	801352c <__mdiff+0x28>
 801351a:	4631      	mov	r1, r6
 801351c:	4638      	mov	r0, r7
 801351e:	f7ff fd84 	bl	801302a <_Balloc>
 8013522:	2301      	movs	r3, #1
 8013524:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801352c:	bfa4      	itt	ge
 801352e:	4623      	movge	r3, r4
 8013530:	462c      	movge	r4, r5
 8013532:	4638      	mov	r0, r7
 8013534:	6861      	ldr	r1, [r4, #4]
 8013536:	bfa6      	itte	ge
 8013538:	461d      	movge	r5, r3
 801353a:	2600      	movge	r6, #0
 801353c:	2601      	movlt	r6, #1
 801353e:	f7ff fd74 	bl	801302a <_Balloc>
 8013542:	692b      	ldr	r3, [r5, #16]
 8013544:	60c6      	str	r6, [r0, #12]
 8013546:	6926      	ldr	r6, [r4, #16]
 8013548:	f105 0914 	add.w	r9, r5, #20
 801354c:	f104 0214 	add.w	r2, r4, #20
 8013550:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013554:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8013558:	f100 0514 	add.w	r5, r0, #20
 801355c:	f04f 0e00 	mov.w	lr, #0
 8013560:	f852 ab04 	ldr.w	sl, [r2], #4
 8013564:	f859 4b04 	ldr.w	r4, [r9], #4
 8013568:	fa1e f18a 	uxtah	r1, lr, sl
 801356c:	b2a3      	uxth	r3, r4
 801356e:	1ac9      	subs	r1, r1, r3
 8013570:	0c23      	lsrs	r3, r4, #16
 8013572:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013576:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801357a:	b289      	uxth	r1, r1
 801357c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013580:	45c8      	cmp	r8, r9
 8013582:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013586:	4694      	mov	ip, r2
 8013588:	f845 3b04 	str.w	r3, [r5], #4
 801358c:	d8e8      	bhi.n	8013560 <__mdiff+0x5c>
 801358e:	45bc      	cmp	ip, r7
 8013590:	d304      	bcc.n	801359c <__mdiff+0x98>
 8013592:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013596:	b183      	cbz	r3, 80135ba <__mdiff+0xb6>
 8013598:	6106      	str	r6, [r0, #16]
 801359a:	e7c5      	b.n	8013528 <__mdiff+0x24>
 801359c:	f85c 1b04 	ldr.w	r1, [ip], #4
 80135a0:	fa1e f381 	uxtah	r3, lr, r1
 80135a4:	141a      	asrs	r2, r3, #16
 80135a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80135aa:	b29b      	uxth	r3, r3
 80135ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80135b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80135b4:	f845 3b04 	str.w	r3, [r5], #4
 80135b8:	e7e9      	b.n	801358e <__mdiff+0x8a>
 80135ba:	3e01      	subs	r6, #1
 80135bc:	e7e9      	b.n	8013592 <__mdiff+0x8e>
	...

080135c0 <__ulp>:
 80135c0:	4b12      	ldr	r3, [pc, #72]	; (801360c <__ulp+0x4c>)
 80135c2:	ee10 2a90 	vmov	r2, s1
 80135c6:	401a      	ands	r2, r3
 80135c8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	dd04      	ble.n	80135da <__ulp+0x1a>
 80135d0:	2000      	movs	r0, #0
 80135d2:	4619      	mov	r1, r3
 80135d4:	ec41 0b10 	vmov	d0, r0, r1
 80135d8:	4770      	bx	lr
 80135da:	425b      	negs	r3, r3
 80135dc:	151b      	asrs	r3, r3, #20
 80135de:	2b13      	cmp	r3, #19
 80135e0:	f04f 0000 	mov.w	r0, #0
 80135e4:	f04f 0100 	mov.w	r1, #0
 80135e8:	dc04      	bgt.n	80135f4 <__ulp+0x34>
 80135ea:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80135ee:	fa42 f103 	asr.w	r1, r2, r3
 80135f2:	e7ef      	b.n	80135d4 <__ulp+0x14>
 80135f4:	3b14      	subs	r3, #20
 80135f6:	2b1e      	cmp	r3, #30
 80135f8:	f04f 0201 	mov.w	r2, #1
 80135fc:	bfda      	itte	le
 80135fe:	f1c3 031f 	rsble	r3, r3, #31
 8013602:	fa02 f303 	lslle.w	r3, r2, r3
 8013606:	4613      	movgt	r3, r2
 8013608:	4618      	mov	r0, r3
 801360a:	e7e3      	b.n	80135d4 <__ulp+0x14>
 801360c:	7ff00000 	.word	0x7ff00000

08013610 <__b2d>:
 8013610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013612:	6905      	ldr	r5, [r0, #16]
 8013614:	f100 0714 	add.w	r7, r0, #20
 8013618:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801361c:	1f2e      	subs	r6, r5, #4
 801361e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8013622:	4620      	mov	r0, r4
 8013624:	f7ff fdc5 	bl	80131b2 <__hi0bits>
 8013628:	f1c0 0320 	rsb	r3, r0, #32
 801362c:	280a      	cmp	r0, #10
 801362e:	600b      	str	r3, [r1, #0]
 8013630:	f8df c074 	ldr.w	ip, [pc, #116]	; 80136a8 <__b2d+0x98>
 8013634:	dc14      	bgt.n	8013660 <__b2d+0x50>
 8013636:	f1c0 0e0b 	rsb	lr, r0, #11
 801363a:	fa24 f10e 	lsr.w	r1, r4, lr
 801363e:	42b7      	cmp	r7, r6
 8013640:	ea41 030c 	orr.w	r3, r1, ip
 8013644:	bf34      	ite	cc
 8013646:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801364a:	2100      	movcs	r1, #0
 801364c:	3015      	adds	r0, #21
 801364e:	fa04 f000 	lsl.w	r0, r4, r0
 8013652:	fa21 f10e 	lsr.w	r1, r1, lr
 8013656:	ea40 0201 	orr.w	r2, r0, r1
 801365a:	ec43 2b10 	vmov	d0, r2, r3
 801365e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013660:	42b7      	cmp	r7, r6
 8013662:	bf3a      	itte	cc
 8013664:	f1a5 0608 	subcc.w	r6, r5, #8
 8013668:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801366c:	2100      	movcs	r1, #0
 801366e:	380b      	subs	r0, #11
 8013670:	d015      	beq.n	801369e <__b2d+0x8e>
 8013672:	4084      	lsls	r4, r0
 8013674:	f1c0 0520 	rsb	r5, r0, #32
 8013678:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801367c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8013680:	42be      	cmp	r6, r7
 8013682:	fa21 fc05 	lsr.w	ip, r1, r5
 8013686:	ea44 030c 	orr.w	r3, r4, ip
 801368a:	bf8c      	ite	hi
 801368c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8013690:	2400      	movls	r4, #0
 8013692:	fa01 f000 	lsl.w	r0, r1, r0
 8013696:	40ec      	lsrs	r4, r5
 8013698:	ea40 0204 	orr.w	r2, r0, r4
 801369c:	e7dd      	b.n	801365a <__b2d+0x4a>
 801369e:	ea44 030c 	orr.w	r3, r4, ip
 80136a2:	460a      	mov	r2, r1
 80136a4:	e7d9      	b.n	801365a <__b2d+0x4a>
 80136a6:	bf00      	nop
 80136a8:	3ff00000 	.word	0x3ff00000

080136ac <__d2b>:
 80136ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136b0:	460e      	mov	r6, r1
 80136b2:	2101      	movs	r1, #1
 80136b4:	ec59 8b10 	vmov	r8, r9, d0
 80136b8:	4615      	mov	r5, r2
 80136ba:	f7ff fcb6 	bl	801302a <_Balloc>
 80136be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80136c2:	4607      	mov	r7, r0
 80136c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80136c8:	bb34      	cbnz	r4, 8013718 <__d2b+0x6c>
 80136ca:	9301      	str	r3, [sp, #4]
 80136cc:	f1b8 0300 	subs.w	r3, r8, #0
 80136d0:	d027      	beq.n	8013722 <__d2b+0x76>
 80136d2:	a802      	add	r0, sp, #8
 80136d4:	f840 3d08 	str.w	r3, [r0, #-8]!
 80136d8:	f7ff fd8a 	bl	80131f0 <__lo0bits>
 80136dc:	9900      	ldr	r1, [sp, #0]
 80136de:	b1f0      	cbz	r0, 801371e <__d2b+0x72>
 80136e0:	9a01      	ldr	r2, [sp, #4]
 80136e2:	f1c0 0320 	rsb	r3, r0, #32
 80136e6:	fa02 f303 	lsl.w	r3, r2, r3
 80136ea:	430b      	orrs	r3, r1
 80136ec:	40c2      	lsrs	r2, r0
 80136ee:	617b      	str	r3, [r7, #20]
 80136f0:	9201      	str	r2, [sp, #4]
 80136f2:	9b01      	ldr	r3, [sp, #4]
 80136f4:	61bb      	str	r3, [r7, #24]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	bf14      	ite	ne
 80136fa:	2102      	movne	r1, #2
 80136fc:	2101      	moveq	r1, #1
 80136fe:	6139      	str	r1, [r7, #16]
 8013700:	b1c4      	cbz	r4, 8013734 <__d2b+0x88>
 8013702:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013706:	4404      	add	r4, r0
 8013708:	6034      	str	r4, [r6, #0]
 801370a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801370e:	6028      	str	r0, [r5, #0]
 8013710:	4638      	mov	r0, r7
 8013712:	b003      	add	sp, #12
 8013714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801371c:	e7d5      	b.n	80136ca <__d2b+0x1e>
 801371e:	6179      	str	r1, [r7, #20]
 8013720:	e7e7      	b.n	80136f2 <__d2b+0x46>
 8013722:	a801      	add	r0, sp, #4
 8013724:	f7ff fd64 	bl	80131f0 <__lo0bits>
 8013728:	9b01      	ldr	r3, [sp, #4]
 801372a:	617b      	str	r3, [r7, #20]
 801372c:	2101      	movs	r1, #1
 801372e:	6139      	str	r1, [r7, #16]
 8013730:	3020      	adds	r0, #32
 8013732:	e7e5      	b.n	8013700 <__d2b+0x54>
 8013734:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013738:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801373c:	6030      	str	r0, [r6, #0]
 801373e:	6918      	ldr	r0, [r3, #16]
 8013740:	f7ff fd37 	bl	80131b2 <__hi0bits>
 8013744:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013748:	e7e1      	b.n	801370e <__d2b+0x62>

0801374a <__ratio>:
 801374a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801374e:	4688      	mov	r8, r1
 8013750:	4669      	mov	r1, sp
 8013752:	4681      	mov	r9, r0
 8013754:	f7ff ff5c 	bl	8013610 <__b2d>
 8013758:	a901      	add	r1, sp, #4
 801375a:	4640      	mov	r0, r8
 801375c:	ec57 6b10 	vmov	r6, r7, d0
 8013760:	f7ff ff56 	bl	8013610 <__b2d>
 8013764:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013768:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801376c:	eba3 0c02 	sub.w	ip, r3, r2
 8013770:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013774:	1a9b      	subs	r3, r3, r2
 8013776:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801377a:	ec5b ab10 	vmov	sl, fp, d0
 801377e:	2b00      	cmp	r3, #0
 8013780:	bfce      	itee	gt
 8013782:	463a      	movgt	r2, r7
 8013784:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013788:	465a      	movle	r2, fp
 801378a:	4659      	mov	r1, fp
 801378c:	463d      	mov	r5, r7
 801378e:	bfd4      	ite	le
 8013790:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8013794:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8013798:	4630      	mov	r0, r6
 801379a:	ee10 2a10 	vmov	r2, s0
 801379e:	460b      	mov	r3, r1
 80137a0:	4629      	mov	r1, r5
 80137a2:	f7ed f86b 	bl	800087c <__aeabi_ddiv>
 80137a6:	ec41 0b10 	vmov	d0, r0, r1
 80137aa:	b003      	add	sp, #12
 80137ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080137b0 <__copybits>:
 80137b0:	3901      	subs	r1, #1
 80137b2:	b510      	push	{r4, lr}
 80137b4:	1149      	asrs	r1, r1, #5
 80137b6:	6914      	ldr	r4, [r2, #16]
 80137b8:	3101      	adds	r1, #1
 80137ba:	f102 0314 	add.w	r3, r2, #20
 80137be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80137c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80137c6:	42a3      	cmp	r3, r4
 80137c8:	4602      	mov	r2, r0
 80137ca:	d303      	bcc.n	80137d4 <__copybits+0x24>
 80137cc:	2300      	movs	r3, #0
 80137ce:	428a      	cmp	r2, r1
 80137d0:	d305      	bcc.n	80137de <__copybits+0x2e>
 80137d2:	bd10      	pop	{r4, pc}
 80137d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80137d8:	f840 2b04 	str.w	r2, [r0], #4
 80137dc:	e7f3      	b.n	80137c6 <__copybits+0x16>
 80137de:	f842 3b04 	str.w	r3, [r2], #4
 80137e2:	e7f4      	b.n	80137ce <__copybits+0x1e>

080137e4 <__any_on>:
 80137e4:	f100 0214 	add.w	r2, r0, #20
 80137e8:	6900      	ldr	r0, [r0, #16]
 80137ea:	114b      	asrs	r3, r1, #5
 80137ec:	4298      	cmp	r0, r3
 80137ee:	b510      	push	{r4, lr}
 80137f0:	db11      	blt.n	8013816 <__any_on+0x32>
 80137f2:	dd0a      	ble.n	801380a <__any_on+0x26>
 80137f4:	f011 011f 	ands.w	r1, r1, #31
 80137f8:	d007      	beq.n	801380a <__any_on+0x26>
 80137fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80137fe:	fa24 f001 	lsr.w	r0, r4, r1
 8013802:	fa00 f101 	lsl.w	r1, r0, r1
 8013806:	428c      	cmp	r4, r1
 8013808:	d10b      	bne.n	8013822 <__any_on+0x3e>
 801380a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801380e:	4293      	cmp	r3, r2
 8013810:	d803      	bhi.n	801381a <__any_on+0x36>
 8013812:	2000      	movs	r0, #0
 8013814:	bd10      	pop	{r4, pc}
 8013816:	4603      	mov	r3, r0
 8013818:	e7f7      	b.n	801380a <__any_on+0x26>
 801381a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801381e:	2900      	cmp	r1, #0
 8013820:	d0f5      	beq.n	801380e <__any_on+0x2a>
 8013822:	2001      	movs	r0, #1
 8013824:	e7f6      	b.n	8013814 <__any_on+0x30>

08013826 <_calloc_r>:
 8013826:	b538      	push	{r3, r4, r5, lr}
 8013828:	fb02 f401 	mul.w	r4, r2, r1
 801382c:	4621      	mov	r1, r4
 801382e:	f000 f857 	bl	80138e0 <_malloc_r>
 8013832:	4605      	mov	r5, r0
 8013834:	b118      	cbz	r0, 801383e <_calloc_r+0x18>
 8013836:	4622      	mov	r2, r4
 8013838:	2100      	movs	r1, #0
 801383a:	f7fc f911 	bl	800fa60 <memset>
 801383e:	4628      	mov	r0, r5
 8013840:	bd38      	pop	{r3, r4, r5, pc}
	...

08013844 <_free_r>:
 8013844:	b538      	push	{r3, r4, r5, lr}
 8013846:	4605      	mov	r5, r0
 8013848:	2900      	cmp	r1, #0
 801384a:	d045      	beq.n	80138d8 <_free_r+0x94>
 801384c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013850:	1f0c      	subs	r4, r1, #4
 8013852:	2b00      	cmp	r3, #0
 8013854:	bfb8      	it	lt
 8013856:	18e4      	addlt	r4, r4, r3
 8013858:	f000 ffa5 	bl	80147a6 <__malloc_lock>
 801385c:	4a1f      	ldr	r2, [pc, #124]	; (80138dc <_free_r+0x98>)
 801385e:	6813      	ldr	r3, [r2, #0]
 8013860:	4610      	mov	r0, r2
 8013862:	b933      	cbnz	r3, 8013872 <_free_r+0x2e>
 8013864:	6063      	str	r3, [r4, #4]
 8013866:	6014      	str	r4, [r2, #0]
 8013868:	4628      	mov	r0, r5
 801386a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801386e:	f000 bf9b 	b.w	80147a8 <__malloc_unlock>
 8013872:	42a3      	cmp	r3, r4
 8013874:	d90c      	bls.n	8013890 <_free_r+0x4c>
 8013876:	6821      	ldr	r1, [r4, #0]
 8013878:	1862      	adds	r2, r4, r1
 801387a:	4293      	cmp	r3, r2
 801387c:	bf04      	itt	eq
 801387e:	681a      	ldreq	r2, [r3, #0]
 8013880:	685b      	ldreq	r3, [r3, #4]
 8013882:	6063      	str	r3, [r4, #4]
 8013884:	bf04      	itt	eq
 8013886:	1852      	addeq	r2, r2, r1
 8013888:	6022      	streq	r2, [r4, #0]
 801388a:	6004      	str	r4, [r0, #0]
 801388c:	e7ec      	b.n	8013868 <_free_r+0x24>
 801388e:	4613      	mov	r3, r2
 8013890:	685a      	ldr	r2, [r3, #4]
 8013892:	b10a      	cbz	r2, 8013898 <_free_r+0x54>
 8013894:	42a2      	cmp	r2, r4
 8013896:	d9fa      	bls.n	801388e <_free_r+0x4a>
 8013898:	6819      	ldr	r1, [r3, #0]
 801389a:	1858      	adds	r0, r3, r1
 801389c:	42a0      	cmp	r0, r4
 801389e:	d10b      	bne.n	80138b8 <_free_r+0x74>
 80138a0:	6820      	ldr	r0, [r4, #0]
 80138a2:	4401      	add	r1, r0
 80138a4:	1858      	adds	r0, r3, r1
 80138a6:	4282      	cmp	r2, r0
 80138a8:	6019      	str	r1, [r3, #0]
 80138aa:	d1dd      	bne.n	8013868 <_free_r+0x24>
 80138ac:	6810      	ldr	r0, [r2, #0]
 80138ae:	6852      	ldr	r2, [r2, #4]
 80138b0:	605a      	str	r2, [r3, #4]
 80138b2:	4401      	add	r1, r0
 80138b4:	6019      	str	r1, [r3, #0]
 80138b6:	e7d7      	b.n	8013868 <_free_r+0x24>
 80138b8:	d902      	bls.n	80138c0 <_free_r+0x7c>
 80138ba:	230c      	movs	r3, #12
 80138bc:	602b      	str	r3, [r5, #0]
 80138be:	e7d3      	b.n	8013868 <_free_r+0x24>
 80138c0:	6820      	ldr	r0, [r4, #0]
 80138c2:	1821      	adds	r1, r4, r0
 80138c4:	428a      	cmp	r2, r1
 80138c6:	bf04      	itt	eq
 80138c8:	6811      	ldreq	r1, [r2, #0]
 80138ca:	6852      	ldreq	r2, [r2, #4]
 80138cc:	6062      	str	r2, [r4, #4]
 80138ce:	bf04      	itt	eq
 80138d0:	1809      	addeq	r1, r1, r0
 80138d2:	6021      	streq	r1, [r4, #0]
 80138d4:	605c      	str	r4, [r3, #4]
 80138d6:	e7c7      	b.n	8013868 <_free_r+0x24>
 80138d8:	bd38      	pop	{r3, r4, r5, pc}
 80138da:	bf00      	nop
 80138dc:	200007b4 	.word	0x200007b4

080138e0 <_malloc_r>:
 80138e0:	b570      	push	{r4, r5, r6, lr}
 80138e2:	1ccd      	adds	r5, r1, #3
 80138e4:	f025 0503 	bic.w	r5, r5, #3
 80138e8:	3508      	adds	r5, #8
 80138ea:	2d0c      	cmp	r5, #12
 80138ec:	bf38      	it	cc
 80138ee:	250c      	movcc	r5, #12
 80138f0:	2d00      	cmp	r5, #0
 80138f2:	4606      	mov	r6, r0
 80138f4:	db01      	blt.n	80138fa <_malloc_r+0x1a>
 80138f6:	42a9      	cmp	r1, r5
 80138f8:	d903      	bls.n	8013902 <_malloc_r+0x22>
 80138fa:	230c      	movs	r3, #12
 80138fc:	6033      	str	r3, [r6, #0]
 80138fe:	2000      	movs	r0, #0
 8013900:	bd70      	pop	{r4, r5, r6, pc}
 8013902:	f000 ff50 	bl	80147a6 <__malloc_lock>
 8013906:	4a21      	ldr	r2, [pc, #132]	; (801398c <_malloc_r+0xac>)
 8013908:	6814      	ldr	r4, [r2, #0]
 801390a:	4621      	mov	r1, r4
 801390c:	b991      	cbnz	r1, 8013934 <_malloc_r+0x54>
 801390e:	4c20      	ldr	r4, [pc, #128]	; (8013990 <_malloc_r+0xb0>)
 8013910:	6823      	ldr	r3, [r4, #0]
 8013912:	b91b      	cbnz	r3, 801391c <_malloc_r+0x3c>
 8013914:	4630      	mov	r0, r6
 8013916:	f000 fde3 	bl	80144e0 <_sbrk_r>
 801391a:	6020      	str	r0, [r4, #0]
 801391c:	4629      	mov	r1, r5
 801391e:	4630      	mov	r0, r6
 8013920:	f000 fdde 	bl	80144e0 <_sbrk_r>
 8013924:	1c43      	adds	r3, r0, #1
 8013926:	d124      	bne.n	8013972 <_malloc_r+0x92>
 8013928:	230c      	movs	r3, #12
 801392a:	6033      	str	r3, [r6, #0]
 801392c:	4630      	mov	r0, r6
 801392e:	f000 ff3b 	bl	80147a8 <__malloc_unlock>
 8013932:	e7e4      	b.n	80138fe <_malloc_r+0x1e>
 8013934:	680b      	ldr	r3, [r1, #0]
 8013936:	1b5b      	subs	r3, r3, r5
 8013938:	d418      	bmi.n	801396c <_malloc_r+0x8c>
 801393a:	2b0b      	cmp	r3, #11
 801393c:	d90f      	bls.n	801395e <_malloc_r+0x7e>
 801393e:	600b      	str	r3, [r1, #0]
 8013940:	50cd      	str	r5, [r1, r3]
 8013942:	18cc      	adds	r4, r1, r3
 8013944:	4630      	mov	r0, r6
 8013946:	f000 ff2f 	bl	80147a8 <__malloc_unlock>
 801394a:	f104 000b 	add.w	r0, r4, #11
 801394e:	1d23      	adds	r3, r4, #4
 8013950:	f020 0007 	bic.w	r0, r0, #7
 8013954:	1ac3      	subs	r3, r0, r3
 8013956:	d0d3      	beq.n	8013900 <_malloc_r+0x20>
 8013958:	425a      	negs	r2, r3
 801395a:	50e2      	str	r2, [r4, r3]
 801395c:	e7d0      	b.n	8013900 <_malloc_r+0x20>
 801395e:	428c      	cmp	r4, r1
 8013960:	684b      	ldr	r3, [r1, #4]
 8013962:	bf16      	itet	ne
 8013964:	6063      	strne	r3, [r4, #4]
 8013966:	6013      	streq	r3, [r2, #0]
 8013968:	460c      	movne	r4, r1
 801396a:	e7eb      	b.n	8013944 <_malloc_r+0x64>
 801396c:	460c      	mov	r4, r1
 801396e:	6849      	ldr	r1, [r1, #4]
 8013970:	e7cc      	b.n	801390c <_malloc_r+0x2c>
 8013972:	1cc4      	adds	r4, r0, #3
 8013974:	f024 0403 	bic.w	r4, r4, #3
 8013978:	42a0      	cmp	r0, r4
 801397a:	d005      	beq.n	8013988 <_malloc_r+0xa8>
 801397c:	1a21      	subs	r1, r4, r0
 801397e:	4630      	mov	r0, r6
 8013980:	f000 fdae 	bl	80144e0 <_sbrk_r>
 8013984:	3001      	adds	r0, #1
 8013986:	d0cf      	beq.n	8013928 <_malloc_r+0x48>
 8013988:	6025      	str	r5, [r4, #0]
 801398a:	e7db      	b.n	8013944 <_malloc_r+0x64>
 801398c:	200007b4 	.word	0x200007b4
 8013990:	200007b8 	.word	0x200007b8

08013994 <__ssputs_r>:
 8013994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013998:	688e      	ldr	r6, [r1, #8]
 801399a:	429e      	cmp	r6, r3
 801399c:	4682      	mov	sl, r0
 801399e:	460c      	mov	r4, r1
 80139a0:	4690      	mov	r8, r2
 80139a2:	4699      	mov	r9, r3
 80139a4:	d837      	bhi.n	8013a16 <__ssputs_r+0x82>
 80139a6:	898a      	ldrh	r2, [r1, #12]
 80139a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80139ac:	d031      	beq.n	8013a12 <__ssputs_r+0x7e>
 80139ae:	6825      	ldr	r5, [r4, #0]
 80139b0:	6909      	ldr	r1, [r1, #16]
 80139b2:	1a6f      	subs	r7, r5, r1
 80139b4:	6965      	ldr	r5, [r4, #20]
 80139b6:	2302      	movs	r3, #2
 80139b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80139bc:	fb95 f5f3 	sdiv	r5, r5, r3
 80139c0:	f109 0301 	add.w	r3, r9, #1
 80139c4:	443b      	add	r3, r7
 80139c6:	429d      	cmp	r5, r3
 80139c8:	bf38      	it	cc
 80139ca:	461d      	movcc	r5, r3
 80139cc:	0553      	lsls	r3, r2, #21
 80139ce:	d530      	bpl.n	8013a32 <__ssputs_r+0x9e>
 80139d0:	4629      	mov	r1, r5
 80139d2:	f7ff ff85 	bl	80138e0 <_malloc_r>
 80139d6:	4606      	mov	r6, r0
 80139d8:	b950      	cbnz	r0, 80139f0 <__ssputs_r+0x5c>
 80139da:	230c      	movs	r3, #12
 80139dc:	f8ca 3000 	str.w	r3, [sl]
 80139e0:	89a3      	ldrh	r3, [r4, #12]
 80139e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139e6:	81a3      	strh	r3, [r4, #12]
 80139e8:	f04f 30ff 	mov.w	r0, #4294967295
 80139ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139f0:	463a      	mov	r2, r7
 80139f2:	6921      	ldr	r1, [r4, #16]
 80139f4:	f7ff fb0e 	bl	8013014 <memcpy>
 80139f8:	89a3      	ldrh	r3, [r4, #12]
 80139fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80139fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a02:	81a3      	strh	r3, [r4, #12]
 8013a04:	6126      	str	r6, [r4, #16]
 8013a06:	6165      	str	r5, [r4, #20]
 8013a08:	443e      	add	r6, r7
 8013a0a:	1bed      	subs	r5, r5, r7
 8013a0c:	6026      	str	r6, [r4, #0]
 8013a0e:	60a5      	str	r5, [r4, #8]
 8013a10:	464e      	mov	r6, r9
 8013a12:	454e      	cmp	r6, r9
 8013a14:	d900      	bls.n	8013a18 <__ssputs_r+0x84>
 8013a16:	464e      	mov	r6, r9
 8013a18:	4632      	mov	r2, r6
 8013a1a:	4641      	mov	r1, r8
 8013a1c:	6820      	ldr	r0, [r4, #0]
 8013a1e:	f000 fea9 	bl	8014774 <memmove>
 8013a22:	68a3      	ldr	r3, [r4, #8]
 8013a24:	1b9b      	subs	r3, r3, r6
 8013a26:	60a3      	str	r3, [r4, #8]
 8013a28:	6823      	ldr	r3, [r4, #0]
 8013a2a:	441e      	add	r6, r3
 8013a2c:	6026      	str	r6, [r4, #0]
 8013a2e:	2000      	movs	r0, #0
 8013a30:	e7dc      	b.n	80139ec <__ssputs_r+0x58>
 8013a32:	462a      	mov	r2, r5
 8013a34:	f000 feb9 	bl	80147aa <_realloc_r>
 8013a38:	4606      	mov	r6, r0
 8013a3a:	2800      	cmp	r0, #0
 8013a3c:	d1e2      	bne.n	8013a04 <__ssputs_r+0x70>
 8013a3e:	6921      	ldr	r1, [r4, #16]
 8013a40:	4650      	mov	r0, sl
 8013a42:	f7ff feff 	bl	8013844 <_free_r>
 8013a46:	e7c8      	b.n	80139da <__ssputs_r+0x46>

08013a48 <_svfiprintf_r>:
 8013a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a4c:	461d      	mov	r5, r3
 8013a4e:	898b      	ldrh	r3, [r1, #12]
 8013a50:	061f      	lsls	r7, r3, #24
 8013a52:	b09d      	sub	sp, #116	; 0x74
 8013a54:	4680      	mov	r8, r0
 8013a56:	460c      	mov	r4, r1
 8013a58:	4616      	mov	r6, r2
 8013a5a:	d50f      	bpl.n	8013a7c <_svfiprintf_r+0x34>
 8013a5c:	690b      	ldr	r3, [r1, #16]
 8013a5e:	b96b      	cbnz	r3, 8013a7c <_svfiprintf_r+0x34>
 8013a60:	2140      	movs	r1, #64	; 0x40
 8013a62:	f7ff ff3d 	bl	80138e0 <_malloc_r>
 8013a66:	6020      	str	r0, [r4, #0]
 8013a68:	6120      	str	r0, [r4, #16]
 8013a6a:	b928      	cbnz	r0, 8013a78 <_svfiprintf_r+0x30>
 8013a6c:	230c      	movs	r3, #12
 8013a6e:	f8c8 3000 	str.w	r3, [r8]
 8013a72:	f04f 30ff 	mov.w	r0, #4294967295
 8013a76:	e0c8      	b.n	8013c0a <_svfiprintf_r+0x1c2>
 8013a78:	2340      	movs	r3, #64	; 0x40
 8013a7a:	6163      	str	r3, [r4, #20]
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8013a80:	2320      	movs	r3, #32
 8013a82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013a86:	2330      	movs	r3, #48	; 0x30
 8013a88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013a8c:	9503      	str	r5, [sp, #12]
 8013a8e:	f04f 0b01 	mov.w	fp, #1
 8013a92:	4637      	mov	r7, r6
 8013a94:	463d      	mov	r5, r7
 8013a96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013a9a:	b10b      	cbz	r3, 8013aa0 <_svfiprintf_r+0x58>
 8013a9c:	2b25      	cmp	r3, #37	; 0x25
 8013a9e:	d13e      	bne.n	8013b1e <_svfiprintf_r+0xd6>
 8013aa0:	ebb7 0a06 	subs.w	sl, r7, r6
 8013aa4:	d00b      	beq.n	8013abe <_svfiprintf_r+0x76>
 8013aa6:	4653      	mov	r3, sl
 8013aa8:	4632      	mov	r2, r6
 8013aaa:	4621      	mov	r1, r4
 8013aac:	4640      	mov	r0, r8
 8013aae:	f7ff ff71 	bl	8013994 <__ssputs_r>
 8013ab2:	3001      	adds	r0, #1
 8013ab4:	f000 80a4 	beq.w	8013c00 <_svfiprintf_r+0x1b8>
 8013ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013aba:	4453      	add	r3, sl
 8013abc:	9309      	str	r3, [sp, #36]	; 0x24
 8013abe:	783b      	ldrb	r3, [r7, #0]
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	f000 809d 	beq.w	8013c00 <_svfiprintf_r+0x1b8>
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8013acc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013ad0:	9304      	str	r3, [sp, #16]
 8013ad2:	9307      	str	r3, [sp, #28]
 8013ad4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8013ada:	462f      	mov	r7, r5
 8013adc:	2205      	movs	r2, #5
 8013ade:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013ae2:	4850      	ldr	r0, [pc, #320]	; (8013c24 <_svfiprintf_r+0x1dc>)
 8013ae4:	f7ec fb94 	bl	8000210 <memchr>
 8013ae8:	9b04      	ldr	r3, [sp, #16]
 8013aea:	b9d0      	cbnz	r0, 8013b22 <_svfiprintf_r+0xda>
 8013aec:	06d9      	lsls	r1, r3, #27
 8013aee:	bf44      	itt	mi
 8013af0:	2220      	movmi	r2, #32
 8013af2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013af6:	071a      	lsls	r2, r3, #28
 8013af8:	bf44      	itt	mi
 8013afa:	222b      	movmi	r2, #43	; 0x2b
 8013afc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013b00:	782a      	ldrb	r2, [r5, #0]
 8013b02:	2a2a      	cmp	r2, #42	; 0x2a
 8013b04:	d015      	beq.n	8013b32 <_svfiprintf_r+0xea>
 8013b06:	9a07      	ldr	r2, [sp, #28]
 8013b08:	462f      	mov	r7, r5
 8013b0a:	2000      	movs	r0, #0
 8013b0c:	250a      	movs	r5, #10
 8013b0e:	4639      	mov	r1, r7
 8013b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b14:	3b30      	subs	r3, #48	; 0x30
 8013b16:	2b09      	cmp	r3, #9
 8013b18:	d94d      	bls.n	8013bb6 <_svfiprintf_r+0x16e>
 8013b1a:	b1b8      	cbz	r0, 8013b4c <_svfiprintf_r+0x104>
 8013b1c:	e00f      	b.n	8013b3e <_svfiprintf_r+0xf6>
 8013b1e:	462f      	mov	r7, r5
 8013b20:	e7b8      	b.n	8013a94 <_svfiprintf_r+0x4c>
 8013b22:	4a40      	ldr	r2, [pc, #256]	; (8013c24 <_svfiprintf_r+0x1dc>)
 8013b24:	1a80      	subs	r0, r0, r2
 8013b26:	fa0b f000 	lsl.w	r0, fp, r0
 8013b2a:	4318      	orrs	r0, r3
 8013b2c:	9004      	str	r0, [sp, #16]
 8013b2e:	463d      	mov	r5, r7
 8013b30:	e7d3      	b.n	8013ada <_svfiprintf_r+0x92>
 8013b32:	9a03      	ldr	r2, [sp, #12]
 8013b34:	1d11      	adds	r1, r2, #4
 8013b36:	6812      	ldr	r2, [r2, #0]
 8013b38:	9103      	str	r1, [sp, #12]
 8013b3a:	2a00      	cmp	r2, #0
 8013b3c:	db01      	blt.n	8013b42 <_svfiprintf_r+0xfa>
 8013b3e:	9207      	str	r2, [sp, #28]
 8013b40:	e004      	b.n	8013b4c <_svfiprintf_r+0x104>
 8013b42:	4252      	negs	r2, r2
 8013b44:	f043 0302 	orr.w	r3, r3, #2
 8013b48:	9207      	str	r2, [sp, #28]
 8013b4a:	9304      	str	r3, [sp, #16]
 8013b4c:	783b      	ldrb	r3, [r7, #0]
 8013b4e:	2b2e      	cmp	r3, #46	; 0x2e
 8013b50:	d10c      	bne.n	8013b6c <_svfiprintf_r+0x124>
 8013b52:	787b      	ldrb	r3, [r7, #1]
 8013b54:	2b2a      	cmp	r3, #42	; 0x2a
 8013b56:	d133      	bne.n	8013bc0 <_svfiprintf_r+0x178>
 8013b58:	9b03      	ldr	r3, [sp, #12]
 8013b5a:	1d1a      	adds	r2, r3, #4
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	9203      	str	r2, [sp, #12]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	bfb8      	it	lt
 8013b64:	f04f 33ff 	movlt.w	r3, #4294967295
 8013b68:	3702      	adds	r7, #2
 8013b6a:	9305      	str	r3, [sp, #20]
 8013b6c:	4d2e      	ldr	r5, [pc, #184]	; (8013c28 <_svfiprintf_r+0x1e0>)
 8013b6e:	7839      	ldrb	r1, [r7, #0]
 8013b70:	2203      	movs	r2, #3
 8013b72:	4628      	mov	r0, r5
 8013b74:	f7ec fb4c 	bl	8000210 <memchr>
 8013b78:	b138      	cbz	r0, 8013b8a <_svfiprintf_r+0x142>
 8013b7a:	2340      	movs	r3, #64	; 0x40
 8013b7c:	1b40      	subs	r0, r0, r5
 8013b7e:	fa03 f000 	lsl.w	r0, r3, r0
 8013b82:	9b04      	ldr	r3, [sp, #16]
 8013b84:	4303      	orrs	r3, r0
 8013b86:	3701      	adds	r7, #1
 8013b88:	9304      	str	r3, [sp, #16]
 8013b8a:	7839      	ldrb	r1, [r7, #0]
 8013b8c:	4827      	ldr	r0, [pc, #156]	; (8013c2c <_svfiprintf_r+0x1e4>)
 8013b8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013b92:	2206      	movs	r2, #6
 8013b94:	1c7e      	adds	r6, r7, #1
 8013b96:	f7ec fb3b 	bl	8000210 <memchr>
 8013b9a:	2800      	cmp	r0, #0
 8013b9c:	d038      	beq.n	8013c10 <_svfiprintf_r+0x1c8>
 8013b9e:	4b24      	ldr	r3, [pc, #144]	; (8013c30 <_svfiprintf_r+0x1e8>)
 8013ba0:	bb13      	cbnz	r3, 8013be8 <_svfiprintf_r+0x1a0>
 8013ba2:	9b03      	ldr	r3, [sp, #12]
 8013ba4:	3307      	adds	r3, #7
 8013ba6:	f023 0307 	bic.w	r3, r3, #7
 8013baa:	3308      	adds	r3, #8
 8013bac:	9303      	str	r3, [sp, #12]
 8013bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013bb0:	444b      	add	r3, r9
 8013bb2:	9309      	str	r3, [sp, #36]	; 0x24
 8013bb4:	e76d      	b.n	8013a92 <_svfiprintf_r+0x4a>
 8013bb6:	fb05 3202 	mla	r2, r5, r2, r3
 8013bba:	2001      	movs	r0, #1
 8013bbc:	460f      	mov	r7, r1
 8013bbe:	e7a6      	b.n	8013b0e <_svfiprintf_r+0xc6>
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	3701      	adds	r7, #1
 8013bc4:	9305      	str	r3, [sp, #20]
 8013bc6:	4619      	mov	r1, r3
 8013bc8:	250a      	movs	r5, #10
 8013bca:	4638      	mov	r0, r7
 8013bcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013bd0:	3a30      	subs	r2, #48	; 0x30
 8013bd2:	2a09      	cmp	r2, #9
 8013bd4:	d903      	bls.n	8013bde <_svfiprintf_r+0x196>
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d0c8      	beq.n	8013b6c <_svfiprintf_r+0x124>
 8013bda:	9105      	str	r1, [sp, #20]
 8013bdc:	e7c6      	b.n	8013b6c <_svfiprintf_r+0x124>
 8013bde:	fb05 2101 	mla	r1, r5, r1, r2
 8013be2:	2301      	movs	r3, #1
 8013be4:	4607      	mov	r7, r0
 8013be6:	e7f0      	b.n	8013bca <_svfiprintf_r+0x182>
 8013be8:	ab03      	add	r3, sp, #12
 8013bea:	9300      	str	r3, [sp, #0]
 8013bec:	4622      	mov	r2, r4
 8013bee:	4b11      	ldr	r3, [pc, #68]	; (8013c34 <_svfiprintf_r+0x1ec>)
 8013bf0:	a904      	add	r1, sp, #16
 8013bf2:	4640      	mov	r0, r8
 8013bf4:	f7fb ffd0 	bl	800fb98 <_printf_float>
 8013bf8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013bfc:	4681      	mov	r9, r0
 8013bfe:	d1d6      	bne.n	8013bae <_svfiprintf_r+0x166>
 8013c00:	89a3      	ldrh	r3, [r4, #12]
 8013c02:	065b      	lsls	r3, r3, #25
 8013c04:	f53f af35 	bmi.w	8013a72 <_svfiprintf_r+0x2a>
 8013c08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013c0a:	b01d      	add	sp, #116	; 0x74
 8013c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c10:	ab03      	add	r3, sp, #12
 8013c12:	9300      	str	r3, [sp, #0]
 8013c14:	4622      	mov	r2, r4
 8013c16:	4b07      	ldr	r3, [pc, #28]	; (8013c34 <_svfiprintf_r+0x1ec>)
 8013c18:	a904      	add	r1, sp, #16
 8013c1a:	4640      	mov	r0, r8
 8013c1c:	f7fc fa72 	bl	8010104 <_printf_i>
 8013c20:	e7ea      	b.n	8013bf8 <_svfiprintf_r+0x1b0>
 8013c22:	bf00      	nop
 8013c24:	08014fa4 	.word	0x08014fa4
 8013c28:	08014faa 	.word	0x08014faa
 8013c2c:	08014fae 	.word	0x08014fae
 8013c30:	0800fb99 	.word	0x0800fb99
 8013c34:	08013995 	.word	0x08013995

08013c38 <_sungetc_r>:
 8013c38:	b538      	push	{r3, r4, r5, lr}
 8013c3a:	1c4b      	adds	r3, r1, #1
 8013c3c:	4614      	mov	r4, r2
 8013c3e:	d103      	bne.n	8013c48 <_sungetc_r+0x10>
 8013c40:	f04f 35ff 	mov.w	r5, #4294967295
 8013c44:	4628      	mov	r0, r5
 8013c46:	bd38      	pop	{r3, r4, r5, pc}
 8013c48:	8993      	ldrh	r3, [r2, #12]
 8013c4a:	f023 0320 	bic.w	r3, r3, #32
 8013c4e:	8193      	strh	r3, [r2, #12]
 8013c50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013c52:	6852      	ldr	r2, [r2, #4]
 8013c54:	b2cd      	uxtb	r5, r1
 8013c56:	b18b      	cbz	r3, 8013c7c <_sungetc_r+0x44>
 8013c58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013c5a:	4293      	cmp	r3, r2
 8013c5c:	dd08      	ble.n	8013c70 <_sungetc_r+0x38>
 8013c5e:	6823      	ldr	r3, [r4, #0]
 8013c60:	1e5a      	subs	r2, r3, #1
 8013c62:	6022      	str	r2, [r4, #0]
 8013c64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013c68:	6863      	ldr	r3, [r4, #4]
 8013c6a:	3301      	adds	r3, #1
 8013c6c:	6063      	str	r3, [r4, #4]
 8013c6e:	e7e9      	b.n	8013c44 <_sungetc_r+0xc>
 8013c70:	4621      	mov	r1, r4
 8013c72:	f000 fd15 	bl	80146a0 <__submore>
 8013c76:	2800      	cmp	r0, #0
 8013c78:	d0f1      	beq.n	8013c5e <_sungetc_r+0x26>
 8013c7a:	e7e1      	b.n	8013c40 <_sungetc_r+0x8>
 8013c7c:	6921      	ldr	r1, [r4, #16]
 8013c7e:	6823      	ldr	r3, [r4, #0]
 8013c80:	b151      	cbz	r1, 8013c98 <_sungetc_r+0x60>
 8013c82:	4299      	cmp	r1, r3
 8013c84:	d208      	bcs.n	8013c98 <_sungetc_r+0x60>
 8013c86:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013c8a:	42a9      	cmp	r1, r5
 8013c8c:	d104      	bne.n	8013c98 <_sungetc_r+0x60>
 8013c8e:	3b01      	subs	r3, #1
 8013c90:	3201      	adds	r2, #1
 8013c92:	6023      	str	r3, [r4, #0]
 8013c94:	6062      	str	r2, [r4, #4]
 8013c96:	e7d5      	b.n	8013c44 <_sungetc_r+0xc>
 8013c98:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013ca0:	6363      	str	r3, [r4, #52]	; 0x34
 8013ca2:	2303      	movs	r3, #3
 8013ca4:	63a3      	str	r3, [r4, #56]	; 0x38
 8013ca6:	4623      	mov	r3, r4
 8013ca8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013cac:	6023      	str	r3, [r4, #0]
 8013cae:	2301      	movs	r3, #1
 8013cb0:	e7dc      	b.n	8013c6c <_sungetc_r+0x34>

08013cb2 <__ssrefill_r>:
 8013cb2:	b510      	push	{r4, lr}
 8013cb4:	460c      	mov	r4, r1
 8013cb6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013cb8:	b169      	cbz	r1, 8013cd6 <__ssrefill_r+0x24>
 8013cba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013cbe:	4299      	cmp	r1, r3
 8013cc0:	d001      	beq.n	8013cc6 <__ssrefill_r+0x14>
 8013cc2:	f7ff fdbf 	bl	8013844 <_free_r>
 8013cc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013cc8:	6063      	str	r3, [r4, #4]
 8013cca:	2000      	movs	r0, #0
 8013ccc:	6360      	str	r0, [r4, #52]	; 0x34
 8013cce:	b113      	cbz	r3, 8013cd6 <__ssrefill_r+0x24>
 8013cd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013cd2:	6023      	str	r3, [r4, #0]
 8013cd4:	bd10      	pop	{r4, pc}
 8013cd6:	6923      	ldr	r3, [r4, #16]
 8013cd8:	6023      	str	r3, [r4, #0]
 8013cda:	2300      	movs	r3, #0
 8013cdc:	6063      	str	r3, [r4, #4]
 8013cde:	89a3      	ldrh	r3, [r4, #12]
 8013ce0:	f043 0320 	orr.w	r3, r3, #32
 8013ce4:	81a3      	strh	r3, [r4, #12]
 8013ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8013cea:	e7f3      	b.n	8013cd4 <__ssrefill_r+0x22>

08013cec <__ssvfiscanf_r>:
 8013cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cf0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8013cf4:	460c      	mov	r4, r1
 8013cf6:	2100      	movs	r1, #0
 8013cf8:	9144      	str	r1, [sp, #272]	; 0x110
 8013cfa:	9145      	str	r1, [sp, #276]	; 0x114
 8013cfc:	499f      	ldr	r1, [pc, #636]	; (8013f7c <__ssvfiscanf_r+0x290>)
 8013cfe:	91a0      	str	r1, [sp, #640]	; 0x280
 8013d00:	f10d 0804 	add.w	r8, sp, #4
 8013d04:	499e      	ldr	r1, [pc, #632]	; (8013f80 <__ssvfiscanf_r+0x294>)
 8013d06:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8013f84 <__ssvfiscanf_r+0x298>
 8013d0a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8013d0e:	4606      	mov	r6, r0
 8013d10:	4692      	mov	sl, r2
 8013d12:	91a1      	str	r1, [sp, #644]	; 0x284
 8013d14:	9300      	str	r3, [sp, #0]
 8013d16:	270a      	movs	r7, #10
 8013d18:	f89a 3000 	ldrb.w	r3, [sl]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	f000 812a 	beq.w	8013f76 <__ssvfiscanf_r+0x28a>
 8013d22:	4655      	mov	r5, sl
 8013d24:	f7ff f8c8 	bl	8012eb8 <__locale_ctype_ptr>
 8013d28:	f815 bb01 	ldrb.w	fp, [r5], #1
 8013d2c:	4458      	add	r0, fp
 8013d2e:	7843      	ldrb	r3, [r0, #1]
 8013d30:	f013 0308 	ands.w	r3, r3, #8
 8013d34:	d01c      	beq.n	8013d70 <__ssvfiscanf_r+0x84>
 8013d36:	6863      	ldr	r3, [r4, #4]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	dd12      	ble.n	8013d62 <__ssvfiscanf_r+0x76>
 8013d3c:	f7ff f8bc 	bl	8012eb8 <__locale_ctype_ptr>
 8013d40:	6823      	ldr	r3, [r4, #0]
 8013d42:	781a      	ldrb	r2, [r3, #0]
 8013d44:	4410      	add	r0, r2
 8013d46:	7842      	ldrb	r2, [r0, #1]
 8013d48:	0712      	lsls	r2, r2, #28
 8013d4a:	d401      	bmi.n	8013d50 <__ssvfiscanf_r+0x64>
 8013d4c:	46aa      	mov	sl, r5
 8013d4e:	e7e3      	b.n	8013d18 <__ssvfiscanf_r+0x2c>
 8013d50:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013d52:	3201      	adds	r2, #1
 8013d54:	9245      	str	r2, [sp, #276]	; 0x114
 8013d56:	6862      	ldr	r2, [r4, #4]
 8013d58:	3301      	adds	r3, #1
 8013d5a:	3a01      	subs	r2, #1
 8013d5c:	6062      	str	r2, [r4, #4]
 8013d5e:	6023      	str	r3, [r4, #0]
 8013d60:	e7e9      	b.n	8013d36 <__ssvfiscanf_r+0x4a>
 8013d62:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013d64:	4621      	mov	r1, r4
 8013d66:	4630      	mov	r0, r6
 8013d68:	4798      	blx	r3
 8013d6a:	2800      	cmp	r0, #0
 8013d6c:	d0e6      	beq.n	8013d3c <__ssvfiscanf_r+0x50>
 8013d6e:	e7ed      	b.n	8013d4c <__ssvfiscanf_r+0x60>
 8013d70:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8013d74:	f040 8082 	bne.w	8013e7c <__ssvfiscanf_r+0x190>
 8013d78:	9343      	str	r3, [sp, #268]	; 0x10c
 8013d7a:	9341      	str	r3, [sp, #260]	; 0x104
 8013d7c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8013d80:	2b2a      	cmp	r3, #42	; 0x2a
 8013d82:	d103      	bne.n	8013d8c <__ssvfiscanf_r+0xa0>
 8013d84:	2310      	movs	r3, #16
 8013d86:	9341      	str	r3, [sp, #260]	; 0x104
 8013d88:	f10a 0502 	add.w	r5, sl, #2
 8013d8c:	46aa      	mov	sl, r5
 8013d8e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8013d92:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8013d96:	2a09      	cmp	r2, #9
 8013d98:	d922      	bls.n	8013de0 <__ssvfiscanf_r+0xf4>
 8013d9a:	2203      	movs	r2, #3
 8013d9c:	4879      	ldr	r0, [pc, #484]	; (8013f84 <__ssvfiscanf_r+0x298>)
 8013d9e:	f7ec fa37 	bl	8000210 <memchr>
 8013da2:	b138      	cbz	r0, 8013db4 <__ssvfiscanf_r+0xc8>
 8013da4:	eba0 0309 	sub.w	r3, r0, r9
 8013da8:	2001      	movs	r0, #1
 8013daa:	4098      	lsls	r0, r3
 8013dac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013dae:	4318      	orrs	r0, r3
 8013db0:	9041      	str	r0, [sp, #260]	; 0x104
 8013db2:	46aa      	mov	sl, r5
 8013db4:	f89a 3000 	ldrb.w	r3, [sl]
 8013db8:	2b67      	cmp	r3, #103	; 0x67
 8013dba:	f10a 0501 	add.w	r5, sl, #1
 8013dbe:	d82b      	bhi.n	8013e18 <__ssvfiscanf_r+0x12c>
 8013dc0:	2b65      	cmp	r3, #101	; 0x65
 8013dc2:	f080 809f 	bcs.w	8013f04 <__ssvfiscanf_r+0x218>
 8013dc6:	2b47      	cmp	r3, #71	; 0x47
 8013dc8:	d810      	bhi.n	8013dec <__ssvfiscanf_r+0x100>
 8013dca:	2b45      	cmp	r3, #69	; 0x45
 8013dcc:	f080 809a 	bcs.w	8013f04 <__ssvfiscanf_r+0x218>
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d06c      	beq.n	8013eae <__ssvfiscanf_r+0x1c2>
 8013dd4:	2b25      	cmp	r3, #37	; 0x25
 8013dd6:	d051      	beq.n	8013e7c <__ssvfiscanf_r+0x190>
 8013dd8:	2303      	movs	r3, #3
 8013dda:	9347      	str	r3, [sp, #284]	; 0x11c
 8013ddc:	9742      	str	r7, [sp, #264]	; 0x108
 8013dde:	e027      	b.n	8013e30 <__ssvfiscanf_r+0x144>
 8013de0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013de2:	fb07 1303 	mla	r3, r7, r3, r1
 8013de6:	3b30      	subs	r3, #48	; 0x30
 8013de8:	9343      	str	r3, [sp, #268]	; 0x10c
 8013dea:	e7cf      	b.n	8013d8c <__ssvfiscanf_r+0xa0>
 8013dec:	2b5b      	cmp	r3, #91	; 0x5b
 8013dee:	d06a      	beq.n	8013ec6 <__ssvfiscanf_r+0x1da>
 8013df0:	d80c      	bhi.n	8013e0c <__ssvfiscanf_r+0x120>
 8013df2:	2b58      	cmp	r3, #88	; 0x58
 8013df4:	d1f0      	bne.n	8013dd8 <__ssvfiscanf_r+0xec>
 8013df6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013dfc:	9241      	str	r2, [sp, #260]	; 0x104
 8013dfe:	2210      	movs	r2, #16
 8013e00:	9242      	str	r2, [sp, #264]	; 0x108
 8013e02:	2b6e      	cmp	r3, #110	; 0x6e
 8013e04:	bf8c      	ite	hi
 8013e06:	2304      	movhi	r3, #4
 8013e08:	2303      	movls	r3, #3
 8013e0a:	e010      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013e0c:	2b63      	cmp	r3, #99	; 0x63
 8013e0e:	d065      	beq.n	8013edc <__ssvfiscanf_r+0x1f0>
 8013e10:	2b64      	cmp	r3, #100	; 0x64
 8013e12:	d1e1      	bne.n	8013dd8 <__ssvfiscanf_r+0xec>
 8013e14:	9742      	str	r7, [sp, #264]	; 0x108
 8013e16:	e7f4      	b.n	8013e02 <__ssvfiscanf_r+0x116>
 8013e18:	2b70      	cmp	r3, #112	; 0x70
 8013e1a:	d04b      	beq.n	8013eb4 <__ssvfiscanf_r+0x1c8>
 8013e1c:	d826      	bhi.n	8013e6c <__ssvfiscanf_r+0x180>
 8013e1e:	2b6e      	cmp	r3, #110	; 0x6e
 8013e20:	d062      	beq.n	8013ee8 <__ssvfiscanf_r+0x1fc>
 8013e22:	d84c      	bhi.n	8013ebe <__ssvfiscanf_r+0x1d2>
 8013e24:	2b69      	cmp	r3, #105	; 0x69
 8013e26:	d1d7      	bne.n	8013dd8 <__ssvfiscanf_r+0xec>
 8013e28:	2300      	movs	r3, #0
 8013e2a:	9342      	str	r3, [sp, #264]	; 0x108
 8013e2c:	2303      	movs	r3, #3
 8013e2e:	9347      	str	r3, [sp, #284]	; 0x11c
 8013e30:	6863      	ldr	r3, [r4, #4]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	dd68      	ble.n	8013f08 <__ssvfiscanf_r+0x21c>
 8013e36:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013e38:	0659      	lsls	r1, r3, #25
 8013e3a:	d407      	bmi.n	8013e4c <__ssvfiscanf_r+0x160>
 8013e3c:	f7ff f83c 	bl	8012eb8 <__locale_ctype_ptr>
 8013e40:	6823      	ldr	r3, [r4, #0]
 8013e42:	781a      	ldrb	r2, [r3, #0]
 8013e44:	4410      	add	r0, r2
 8013e46:	7842      	ldrb	r2, [r0, #1]
 8013e48:	0712      	lsls	r2, r2, #28
 8013e4a:	d464      	bmi.n	8013f16 <__ssvfiscanf_r+0x22a>
 8013e4c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8013e4e:	2b02      	cmp	r3, #2
 8013e50:	dc73      	bgt.n	8013f3a <__ssvfiscanf_r+0x24e>
 8013e52:	466b      	mov	r3, sp
 8013e54:	4622      	mov	r2, r4
 8013e56:	a941      	add	r1, sp, #260	; 0x104
 8013e58:	4630      	mov	r0, r6
 8013e5a:	f000 f9d7 	bl	801420c <_scanf_chars>
 8013e5e:	2801      	cmp	r0, #1
 8013e60:	f000 8089 	beq.w	8013f76 <__ssvfiscanf_r+0x28a>
 8013e64:	2802      	cmp	r0, #2
 8013e66:	f47f af71 	bne.w	8013d4c <__ssvfiscanf_r+0x60>
 8013e6a:	e01d      	b.n	8013ea8 <__ssvfiscanf_r+0x1bc>
 8013e6c:	2b75      	cmp	r3, #117	; 0x75
 8013e6e:	d0d1      	beq.n	8013e14 <__ssvfiscanf_r+0x128>
 8013e70:	2b78      	cmp	r3, #120	; 0x78
 8013e72:	d0c0      	beq.n	8013df6 <__ssvfiscanf_r+0x10a>
 8013e74:	2b73      	cmp	r3, #115	; 0x73
 8013e76:	d1af      	bne.n	8013dd8 <__ssvfiscanf_r+0xec>
 8013e78:	2302      	movs	r3, #2
 8013e7a:	e7d8      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013e7c:	6863      	ldr	r3, [r4, #4]
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	dd0c      	ble.n	8013e9c <__ssvfiscanf_r+0x1b0>
 8013e82:	6823      	ldr	r3, [r4, #0]
 8013e84:	781a      	ldrb	r2, [r3, #0]
 8013e86:	455a      	cmp	r2, fp
 8013e88:	d175      	bne.n	8013f76 <__ssvfiscanf_r+0x28a>
 8013e8a:	3301      	adds	r3, #1
 8013e8c:	6862      	ldr	r2, [r4, #4]
 8013e8e:	6023      	str	r3, [r4, #0]
 8013e90:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8013e92:	3a01      	subs	r2, #1
 8013e94:	3301      	adds	r3, #1
 8013e96:	6062      	str	r2, [r4, #4]
 8013e98:	9345      	str	r3, [sp, #276]	; 0x114
 8013e9a:	e757      	b.n	8013d4c <__ssvfiscanf_r+0x60>
 8013e9c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013e9e:	4621      	mov	r1, r4
 8013ea0:	4630      	mov	r0, r6
 8013ea2:	4798      	blx	r3
 8013ea4:	2800      	cmp	r0, #0
 8013ea6:	d0ec      	beq.n	8013e82 <__ssvfiscanf_r+0x196>
 8013ea8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013eaa:	2800      	cmp	r0, #0
 8013eac:	d159      	bne.n	8013f62 <__ssvfiscanf_r+0x276>
 8013eae:	f04f 30ff 	mov.w	r0, #4294967295
 8013eb2:	e05c      	b.n	8013f6e <__ssvfiscanf_r+0x282>
 8013eb4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013eb6:	f042 0220 	orr.w	r2, r2, #32
 8013eba:	9241      	str	r2, [sp, #260]	; 0x104
 8013ebc:	e79b      	b.n	8013df6 <__ssvfiscanf_r+0x10a>
 8013ebe:	2308      	movs	r3, #8
 8013ec0:	9342      	str	r3, [sp, #264]	; 0x108
 8013ec2:	2304      	movs	r3, #4
 8013ec4:	e7b3      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013ec6:	4629      	mov	r1, r5
 8013ec8:	4640      	mov	r0, r8
 8013eca:	f000 fb19 	bl	8014500 <__sccl>
 8013ece:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ed4:	9341      	str	r3, [sp, #260]	; 0x104
 8013ed6:	4605      	mov	r5, r0
 8013ed8:	2301      	movs	r3, #1
 8013eda:	e7a8      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013edc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ee2:	9341      	str	r3, [sp, #260]	; 0x104
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	e7a2      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013ee8:	9841      	ldr	r0, [sp, #260]	; 0x104
 8013eea:	06c3      	lsls	r3, r0, #27
 8013eec:	f53f af2e 	bmi.w	8013d4c <__ssvfiscanf_r+0x60>
 8013ef0:	9b00      	ldr	r3, [sp, #0]
 8013ef2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013ef4:	1d19      	adds	r1, r3, #4
 8013ef6:	9100      	str	r1, [sp, #0]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	07c0      	lsls	r0, r0, #31
 8013efc:	bf4c      	ite	mi
 8013efe:	801a      	strhmi	r2, [r3, #0]
 8013f00:	601a      	strpl	r2, [r3, #0]
 8013f02:	e723      	b.n	8013d4c <__ssvfiscanf_r+0x60>
 8013f04:	2305      	movs	r3, #5
 8013f06:	e792      	b.n	8013e2e <__ssvfiscanf_r+0x142>
 8013f08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013f0a:	4621      	mov	r1, r4
 8013f0c:	4630      	mov	r0, r6
 8013f0e:	4798      	blx	r3
 8013f10:	2800      	cmp	r0, #0
 8013f12:	d090      	beq.n	8013e36 <__ssvfiscanf_r+0x14a>
 8013f14:	e7c8      	b.n	8013ea8 <__ssvfiscanf_r+0x1bc>
 8013f16:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013f18:	3201      	adds	r2, #1
 8013f1a:	9245      	str	r2, [sp, #276]	; 0x114
 8013f1c:	6862      	ldr	r2, [r4, #4]
 8013f1e:	3a01      	subs	r2, #1
 8013f20:	2a00      	cmp	r2, #0
 8013f22:	6062      	str	r2, [r4, #4]
 8013f24:	dd02      	ble.n	8013f2c <__ssvfiscanf_r+0x240>
 8013f26:	3301      	adds	r3, #1
 8013f28:	6023      	str	r3, [r4, #0]
 8013f2a:	e787      	b.n	8013e3c <__ssvfiscanf_r+0x150>
 8013f2c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013f2e:	4621      	mov	r1, r4
 8013f30:	4630      	mov	r0, r6
 8013f32:	4798      	blx	r3
 8013f34:	2800      	cmp	r0, #0
 8013f36:	d081      	beq.n	8013e3c <__ssvfiscanf_r+0x150>
 8013f38:	e7b6      	b.n	8013ea8 <__ssvfiscanf_r+0x1bc>
 8013f3a:	2b04      	cmp	r3, #4
 8013f3c:	dc06      	bgt.n	8013f4c <__ssvfiscanf_r+0x260>
 8013f3e:	466b      	mov	r3, sp
 8013f40:	4622      	mov	r2, r4
 8013f42:	a941      	add	r1, sp, #260	; 0x104
 8013f44:	4630      	mov	r0, r6
 8013f46:	f000 f9c5 	bl	80142d4 <_scanf_i>
 8013f4a:	e788      	b.n	8013e5e <__ssvfiscanf_r+0x172>
 8013f4c:	4b0e      	ldr	r3, [pc, #56]	; (8013f88 <__ssvfiscanf_r+0x29c>)
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	f43f aefc 	beq.w	8013d4c <__ssvfiscanf_r+0x60>
 8013f54:	466b      	mov	r3, sp
 8013f56:	4622      	mov	r2, r4
 8013f58:	a941      	add	r1, sp, #260	; 0x104
 8013f5a:	4630      	mov	r0, r6
 8013f5c:	f7fc f9e4 	bl	8010328 <_scanf_float>
 8013f60:	e77d      	b.n	8013e5e <__ssvfiscanf_r+0x172>
 8013f62:	89a3      	ldrh	r3, [r4, #12]
 8013f64:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013f68:	bf18      	it	ne
 8013f6a:	f04f 30ff 	movne.w	r0, #4294967295
 8013f6e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8013f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f76:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013f78:	e7f9      	b.n	8013f6e <__ssvfiscanf_r+0x282>
 8013f7a:	bf00      	nop
 8013f7c:	08013c39 	.word	0x08013c39
 8013f80:	08013cb3 	.word	0x08013cb3
 8013f84:	08014faa 	.word	0x08014faa
 8013f88:	08010329 	.word	0x08010329

08013f8c <__sfputc_r>:
 8013f8c:	6893      	ldr	r3, [r2, #8]
 8013f8e:	3b01      	subs	r3, #1
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	b410      	push	{r4}
 8013f94:	6093      	str	r3, [r2, #8]
 8013f96:	da08      	bge.n	8013faa <__sfputc_r+0x1e>
 8013f98:	6994      	ldr	r4, [r2, #24]
 8013f9a:	42a3      	cmp	r3, r4
 8013f9c:	db01      	blt.n	8013fa2 <__sfputc_r+0x16>
 8013f9e:	290a      	cmp	r1, #10
 8013fa0:	d103      	bne.n	8013faa <__sfputc_r+0x1e>
 8013fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fa6:	f7fd bbbd 	b.w	8011724 <__swbuf_r>
 8013faa:	6813      	ldr	r3, [r2, #0]
 8013fac:	1c58      	adds	r0, r3, #1
 8013fae:	6010      	str	r0, [r2, #0]
 8013fb0:	7019      	strb	r1, [r3, #0]
 8013fb2:	4608      	mov	r0, r1
 8013fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fb8:	4770      	bx	lr

08013fba <__sfputs_r>:
 8013fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fbc:	4606      	mov	r6, r0
 8013fbe:	460f      	mov	r7, r1
 8013fc0:	4614      	mov	r4, r2
 8013fc2:	18d5      	adds	r5, r2, r3
 8013fc4:	42ac      	cmp	r4, r5
 8013fc6:	d101      	bne.n	8013fcc <__sfputs_r+0x12>
 8013fc8:	2000      	movs	r0, #0
 8013fca:	e007      	b.n	8013fdc <__sfputs_r+0x22>
 8013fcc:	463a      	mov	r2, r7
 8013fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fd2:	4630      	mov	r0, r6
 8013fd4:	f7ff ffda 	bl	8013f8c <__sfputc_r>
 8013fd8:	1c43      	adds	r3, r0, #1
 8013fda:	d1f3      	bne.n	8013fc4 <__sfputs_r+0xa>
 8013fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013fe0 <_vfiprintf_r>:
 8013fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fe4:	460c      	mov	r4, r1
 8013fe6:	b09d      	sub	sp, #116	; 0x74
 8013fe8:	4617      	mov	r7, r2
 8013fea:	461d      	mov	r5, r3
 8013fec:	4606      	mov	r6, r0
 8013fee:	b118      	cbz	r0, 8013ff8 <_vfiprintf_r+0x18>
 8013ff0:	6983      	ldr	r3, [r0, #24]
 8013ff2:	b90b      	cbnz	r3, 8013ff8 <_vfiprintf_r+0x18>
 8013ff4:	f7fe fbac 	bl	8012750 <__sinit>
 8013ff8:	4b7c      	ldr	r3, [pc, #496]	; (80141ec <_vfiprintf_r+0x20c>)
 8013ffa:	429c      	cmp	r4, r3
 8013ffc:	d158      	bne.n	80140b0 <_vfiprintf_r+0xd0>
 8013ffe:	6874      	ldr	r4, [r6, #4]
 8014000:	89a3      	ldrh	r3, [r4, #12]
 8014002:	0718      	lsls	r0, r3, #28
 8014004:	d55e      	bpl.n	80140c4 <_vfiprintf_r+0xe4>
 8014006:	6923      	ldr	r3, [r4, #16]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d05b      	beq.n	80140c4 <_vfiprintf_r+0xe4>
 801400c:	2300      	movs	r3, #0
 801400e:	9309      	str	r3, [sp, #36]	; 0x24
 8014010:	2320      	movs	r3, #32
 8014012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014016:	2330      	movs	r3, #48	; 0x30
 8014018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801401c:	9503      	str	r5, [sp, #12]
 801401e:	f04f 0b01 	mov.w	fp, #1
 8014022:	46b8      	mov	r8, r7
 8014024:	4645      	mov	r5, r8
 8014026:	f815 3b01 	ldrb.w	r3, [r5], #1
 801402a:	b10b      	cbz	r3, 8014030 <_vfiprintf_r+0x50>
 801402c:	2b25      	cmp	r3, #37	; 0x25
 801402e:	d154      	bne.n	80140da <_vfiprintf_r+0xfa>
 8014030:	ebb8 0a07 	subs.w	sl, r8, r7
 8014034:	d00b      	beq.n	801404e <_vfiprintf_r+0x6e>
 8014036:	4653      	mov	r3, sl
 8014038:	463a      	mov	r2, r7
 801403a:	4621      	mov	r1, r4
 801403c:	4630      	mov	r0, r6
 801403e:	f7ff ffbc 	bl	8013fba <__sfputs_r>
 8014042:	3001      	adds	r0, #1
 8014044:	f000 80c2 	beq.w	80141cc <_vfiprintf_r+0x1ec>
 8014048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801404a:	4453      	add	r3, sl
 801404c:	9309      	str	r3, [sp, #36]	; 0x24
 801404e:	f898 3000 	ldrb.w	r3, [r8]
 8014052:	2b00      	cmp	r3, #0
 8014054:	f000 80ba 	beq.w	80141cc <_vfiprintf_r+0x1ec>
 8014058:	2300      	movs	r3, #0
 801405a:	f04f 32ff 	mov.w	r2, #4294967295
 801405e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014062:	9304      	str	r3, [sp, #16]
 8014064:	9307      	str	r3, [sp, #28]
 8014066:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801406a:	931a      	str	r3, [sp, #104]	; 0x68
 801406c:	46a8      	mov	r8, r5
 801406e:	2205      	movs	r2, #5
 8014070:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014074:	485e      	ldr	r0, [pc, #376]	; (80141f0 <_vfiprintf_r+0x210>)
 8014076:	f7ec f8cb 	bl	8000210 <memchr>
 801407a:	9b04      	ldr	r3, [sp, #16]
 801407c:	bb78      	cbnz	r0, 80140de <_vfiprintf_r+0xfe>
 801407e:	06d9      	lsls	r1, r3, #27
 8014080:	bf44      	itt	mi
 8014082:	2220      	movmi	r2, #32
 8014084:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014088:	071a      	lsls	r2, r3, #28
 801408a:	bf44      	itt	mi
 801408c:	222b      	movmi	r2, #43	; 0x2b
 801408e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014092:	782a      	ldrb	r2, [r5, #0]
 8014094:	2a2a      	cmp	r2, #42	; 0x2a
 8014096:	d02a      	beq.n	80140ee <_vfiprintf_r+0x10e>
 8014098:	9a07      	ldr	r2, [sp, #28]
 801409a:	46a8      	mov	r8, r5
 801409c:	2000      	movs	r0, #0
 801409e:	250a      	movs	r5, #10
 80140a0:	4641      	mov	r1, r8
 80140a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140a6:	3b30      	subs	r3, #48	; 0x30
 80140a8:	2b09      	cmp	r3, #9
 80140aa:	d969      	bls.n	8014180 <_vfiprintf_r+0x1a0>
 80140ac:	b360      	cbz	r0, 8014108 <_vfiprintf_r+0x128>
 80140ae:	e024      	b.n	80140fa <_vfiprintf_r+0x11a>
 80140b0:	4b50      	ldr	r3, [pc, #320]	; (80141f4 <_vfiprintf_r+0x214>)
 80140b2:	429c      	cmp	r4, r3
 80140b4:	d101      	bne.n	80140ba <_vfiprintf_r+0xda>
 80140b6:	68b4      	ldr	r4, [r6, #8]
 80140b8:	e7a2      	b.n	8014000 <_vfiprintf_r+0x20>
 80140ba:	4b4f      	ldr	r3, [pc, #316]	; (80141f8 <_vfiprintf_r+0x218>)
 80140bc:	429c      	cmp	r4, r3
 80140be:	bf08      	it	eq
 80140c0:	68f4      	ldreq	r4, [r6, #12]
 80140c2:	e79d      	b.n	8014000 <_vfiprintf_r+0x20>
 80140c4:	4621      	mov	r1, r4
 80140c6:	4630      	mov	r0, r6
 80140c8:	f7fd fb90 	bl	80117ec <__swsetup_r>
 80140cc:	2800      	cmp	r0, #0
 80140ce:	d09d      	beq.n	801400c <_vfiprintf_r+0x2c>
 80140d0:	f04f 30ff 	mov.w	r0, #4294967295
 80140d4:	b01d      	add	sp, #116	; 0x74
 80140d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140da:	46a8      	mov	r8, r5
 80140dc:	e7a2      	b.n	8014024 <_vfiprintf_r+0x44>
 80140de:	4a44      	ldr	r2, [pc, #272]	; (80141f0 <_vfiprintf_r+0x210>)
 80140e0:	1a80      	subs	r0, r0, r2
 80140e2:	fa0b f000 	lsl.w	r0, fp, r0
 80140e6:	4318      	orrs	r0, r3
 80140e8:	9004      	str	r0, [sp, #16]
 80140ea:	4645      	mov	r5, r8
 80140ec:	e7be      	b.n	801406c <_vfiprintf_r+0x8c>
 80140ee:	9a03      	ldr	r2, [sp, #12]
 80140f0:	1d11      	adds	r1, r2, #4
 80140f2:	6812      	ldr	r2, [r2, #0]
 80140f4:	9103      	str	r1, [sp, #12]
 80140f6:	2a00      	cmp	r2, #0
 80140f8:	db01      	blt.n	80140fe <_vfiprintf_r+0x11e>
 80140fa:	9207      	str	r2, [sp, #28]
 80140fc:	e004      	b.n	8014108 <_vfiprintf_r+0x128>
 80140fe:	4252      	negs	r2, r2
 8014100:	f043 0302 	orr.w	r3, r3, #2
 8014104:	9207      	str	r2, [sp, #28]
 8014106:	9304      	str	r3, [sp, #16]
 8014108:	f898 3000 	ldrb.w	r3, [r8]
 801410c:	2b2e      	cmp	r3, #46	; 0x2e
 801410e:	d10e      	bne.n	801412e <_vfiprintf_r+0x14e>
 8014110:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014114:	2b2a      	cmp	r3, #42	; 0x2a
 8014116:	d138      	bne.n	801418a <_vfiprintf_r+0x1aa>
 8014118:	9b03      	ldr	r3, [sp, #12]
 801411a:	1d1a      	adds	r2, r3, #4
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	9203      	str	r2, [sp, #12]
 8014120:	2b00      	cmp	r3, #0
 8014122:	bfb8      	it	lt
 8014124:	f04f 33ff 	movlt.w	r3, #4294967295
 8014128:	f108 0802 	add.w	r8, r8, #2
 801412c:	9305      	str	r3, [sp, #20]
 801412e:	4d33      	ldr	r5, [pc, #204]	; (80141fc <_vfiprintf_r+0x21c>)
 8014130:	f898 1000 	ldrb.w	r1, [r8]
 8014134:	2203      	movs	r2, #3
 8014136:	4628      	mov	r0, r5
 8014138:	f7ec f86a 	bl	8000210 <memchr>
 801413c:	b140      	cbz	r0, 8014150 <_vfiprintf_r+0x170>
 801413e:	2340      	movs	r3, #64	; 0x40
 8014140:	1b40      	subs	r0, r0, r5
 8014142:	fa03 f000 	lsl.w	r0, r3, r0
 8014146:	9b04      	ldr	r3, [sp, #16]
 8014148:	4303      	orrs	r3, r0
 801414a:	f108 0801 	add.w	r8, r8, #1
 801414e:	9304      	str	r3, [sp, #16]
 8014150:	f898 1000 	ldrb.w	r1, [r8]
 8014154:	482a      	ldr	r0, [pc, #168]	; (8014200 <_vfiprintf_r+0x220>)
 8014156:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801415a:	2206      	movs	r2, #6
 801415c:	f108 0701 	add.w	r7, r8, #1
 8014160:	f7ec f856 	bl	8000210 <memchr>
 8014164:	2800      	cmp	r0, #0
 8014166:	d037      	beq.n	80141d8 <_vfiprintf_r+0x1f8>
 8014168:	4b26      	ldr	r3, [pc, #152]	; (8014204 <_vfiprintf_r+0x224>)
 801416a:	bb1b      	cbnz	r3, 80141b4 <_vfiprintf_r+0x1d4>
 801416c:	9b03      	ldr	r3, [sp, #12]
 801416e:	3307      	adds	r3, #7
 8014170:	f023 0307 	bic.w	r3, r3, #7
 8014174:	3308      	adds	r3, #8
 8014176:	9303      	str	r3, [sp, #12]
 8014178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801417a:	444b      	add	r3, r9
 801417c:	9309      	str	r3, [sp, #36]	; 0x24
 801417e:	e750      	b.n	8014022 <_vfiprintf_r+0x42>
 8014180:	fb05 3202 	mla	r2, r5, r2, r3
 8014184:	2001      	movs	r0, #1
 8014186:	4688      	mov	r8, r1
 8014188:	e78a      	b.n	80140a0 <_vfiprintf_r+0xc0>
 801418a:	2300      	movs	r3, #0
 801418c:	f108 0801 	add.w	r8, r8, #1
 8014190:	9305      	str	r3, [sp, #20]
 8014192:	4619      	mov	r1, r3
 8014194:	250a      	movs	r5, #10
 8014196:	4640      	mov	r0, r8
 8014198:	f810 2b01 	ldrb.w	r2, [r0], #1
 801419c:	3a30      	subs	r2, #48	; 0x30
 801419e:	2a09      	cmp	r2, #9
 80141a0:	d903      	bls.n	80141aa <_vfiprintf_r+0x1ca>
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	d0c3      	beq.n	801412e <_vfiprintf_r+0x14e>
 80141a6:	9105      	str	r1, [sp, #20]
 80141a8:	e7c1      	b.n	801412e <_vfiprintf_r+0x14e>
 80141aa:	fb05 2101 	mla	r1, r5, r1, r2
 80141ae:	2301      	movs	r3, #1
 80141b0:	4680      	mov	r8, r0
 80141b2:	e7f0      	b.n	8014196 <_vfiprintf_r+0x1b6>
 80141b4:	ab03      	add	r3, sp, #12
 80141b6:	9300      	str	r3, [sp, #0]
 80141b8:	4622      	mov	r2, r4
 80141ba:	4b13      	ldr	r3, [pc, #76]	; (8014208 <_vfiprintf_r+0x228>)
 80141bc:	a904      	add	r1, sp, #16
 80141be:	4630      	mov	r0, r6
 80141c0:	f7fb fcea 	bl	800fb98 <_printf_float>
 80141c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80141c8:	4681      	mov	r9, r0
 80141ca:	d1d5      	bne.n	8014178 <_vfiprintf_r+0x198>
 80141cc:	89a3      	ldrh	r3, [r4, #12]
 80141ce:	065b      	lsls	r3, r3, #25
 80141d0:	f53f af7e 	bmi.w	80140d0 <_vfiprintf_r+0xf0>
 80141d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80141d6:	e77d      	b.n	80140d4 <_vfiprintf_r+0xf4>
 80141d8:	ab03      	add	r3, sp, #12
 80141da:	9300      	str	r3, [sp, #0]
 80141dc:	4622      	mov	r2, r4
 80141de:	4b0a      	ldr	r3, [pc, #40]	; (8014208 <_vfiprintf_r+0x228>)
 80141e0:	a904      	add	r1, sp, #16
 80141e2:	4630      	mov	r0, r6
 80141e4:	f7fb ff8e 	bl	8010104 <_printf_i>
 80141e8:	e7ec      	b.n	80141c4 <_vfiprintf_r+0x1e4>
 80141ea:	bf00      	nop
 80141ec:	08014e58 	.word	0x08014e58
 80141f0:	08014fa4 	.word	0x08014fa4
 80141f4:	08014e78 	.word	0x08014e78
 80141f8:	08014e38 	.word	0x08014e38
 80141fc:	08014faa 	.word	0x08014faa
 8014200:	08014fae 	.word	0x08014fae
 8014204:	0800fb99 	.word	0x0800fb99
 8014208:	08013fbb 	.word	0x08013fbb

0801420c <_scanf_chars>:
 801420c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014210:	4615      	mov	r5, r2
 8014212:	688a      	ldr	r2, [r1, #8]
 8014214:	4680      	mov	r8, r0
 8014216:	460c      	mov	r4, r1
 8014218:	b932      	cbnz	r2, 8014228 <_scanf_chars+0x1c>
 801421a:	698a      	ldr	r2, [r1, #24]
 801421c:	2a00      	cmp	r2, #0
 801421e:	bf14      	ite	ne
 8014220:	f04f 32ff 	movne.w	r2, #4294967295
 8014224:	2201      	moveq	r2, #1
 8014226:	608a      	str	r2, [r1, #8]
 8014228:	6822      	ldr	r2, [r4, #0]
 801422a:	06d1      	lsls	r1, r2, #27
 801422c:	bf5f      	itttt	pl
 801422e:	681a      	ldrpl	r2, [r3, #0]
 8014230:	1d11      	addpl	r1, r2, #4
 8014232:	6019      	strpl	r1, [r3, #0]
 8014234:	6817      	ldrpl	r7, [r2, #0]
 8014236:	2600      	movs	r6, #0
 8014238:	69a3      	ldr	r3, [r4, #24]
 801423a:	b1db      	cbz	r3, 8014274 <_scanf_chars+0x68>
 801423c:	2b01      	cmp	r3, #1
 801423e:	d107      	bne.n	8014250 <_scanf_chars+0x44>
 8014240:	682b      	ldr	r3, [r5, #0]
 8014242:	6962      	ldr	r2, [r4, #20]
 8014244:	781b      	ldrb	r3, [r3, #0]
 8014246:	5cd3      	ldrb	r3, [r2, r3]
 8014248:	b9a3      	cbnz	r3, 8014274 <_scanf_chars+0x68>
 801424a:	2e00      	cmp	r6, #0
 801424c:	d132      	bne.n	80142b4 <_scanf_chars+0xa8>
 801424e:	e006      	b.n	801425e <_scanf_chars+0x52>
 8014250:	2b02      	cmp	r3, #2
 8014252:	d007      	beq.n	8014264 <_scanf_chars+0x58>
 8014254:	2e00      	cmp	r6, #0
 8014256:	d12d      	bne.n	80142b4 <_scanf_chars+0xa8>
 8014258:	69a3      	ldr	r3, [r4, #24]
 801425a:	2b01      	cmp	r3, #1
 801425c:	d12a      	bne.n	80142b4 <_scanf_chars+0xa8>
 801425e:	2001      	movs	r0, #1
 8014260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014264:	f7fe fe28 	bl	8012eb8 <__locale_ctype_ptr>
 8014268:	682b      	ldr	r3, [r5, #0]
 801426a:	781b      	ldrb	r3, [r3, #0]
 801426c:	4418      	add	r0, r3
 801426e:	7843      	ldrb	r3, [r0, #1]
 8014270:	071b      	lsls	r3, r3, #28
 8014272:	d4ef      	bmi.n	8014254 <_scanf_chars+0x48>
 8014274:	6823      	ldr	r3, [r4, #0]
 8014276:	06da      	lsls	r2, r3, #27
 8014278:	bf5e      	ittt	pl
 801427a:	682b      	ldrpl	r3, [r5, #0]
 801427c:	781b      	ldrbpl	r3, [r3, #0]
 801427e:	703b      	strbpl	r3, [r7, #0]
 8014280:	682a      	ldr	r2, [r5, #0]
 8014282:	686b      	ldr	r3, [r5, #4]
 8014284:	f102 0201 	add.w	r2, r2, #1
 8014288:	602a      	str	r2, [r5, #0]
 801428a:	68a2      	ldr	r2, [r4, #8]
 801428c:	f103 33ff 	add.w	r3, r3, #4294967295
 8014290:	f102 32ff 	add.w	r2, r2, #4294967295
 8014294:	606b      	str	r3, [r5, #4]
 8014296:	f106 0601 	add.w	r6, r6, #1
 801429a:	bf58      	it	pl
 801429c:	3701      	addpl	r7, #1
 801429e:	60a2      	str	r2, [r4, #8]
 80142a0:	b142      	cbz	r2, 80142b4 <_scanf_chars+0xa8>
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	dcc8      	bgt.n	8014238 <_scanf_chars+0x2c>
 80142a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80142aa:	4629      	mov	r1, r5
 80142ac:	4640      	mov	r0, r8
 80142ae:	4798      	blx	r3
 80142b0:	2800      	cmp	r0, #0
 80142b2:	d0c1      	beq.n	8014238 <_scanf_chars+0x2c>
 80142b4:	6823      	ldr	r3, [r4, #0]
 80142b6:	f013 0310 	ands.w	r3, r3, #16
 80142ba:	d105      	bne.n	80142c8 <_scanf_chars+0xbc>
 80142bc:	68e2      	ldr	r2, [r4, #12]
 80142be:	3201      	adds	r2, #1
 80142c0:	60e2      	str	r2, [r4, #12]
 80142c2:	69a2      	ldr	r2, [r4, #24]
 80142c4:	b102      	cbz	r2, 80142c8 <_scanf_chars+0xbc>
 80142c6:	703b      	strb	r3, [r7, #0]
 80142c8:	6923      	ldr	r3, [r4, #16]
 80142ca:	441e      	add	r6, r3
 80142cc:	6126      	str	r6, [r4, #16]
 80142ce:	2000      	movs	r0, #0
 80142d0:	e7c6      	b.n	8014260 <_scanf_chars+0x54>
	...

080142d4 <_scanf_i>:
 80142d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142d8:	469a      	mov	sl, r3
 80142da:	4b74      	ldr	r3, [pc, #464]	; (80144ac <_scanf_i+0x1d8>)
 80142dc:	460c      	mov	r4, r1
 80142de:	4683      	mov	fp, r0
 80142e0:	4616      	mov	r6, r2
 80142e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80142e6:	b087      	sub	sp, #28
 80142e8:	ab03      	add	r3, sp, #12
 80142ea:	68a7      	ldr	r7, [r4, #8]
 80142ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80142f0:	4b6f      	ldr	r3, [pc, #444]	; (80144b0 <_scanf_i+0x1dc>)
 80142f2:	69a1      	ldr	r1, [r4, #24]
 80142f4:	4a6f      	ldr	r2, [pc, #444]	; (80144b4 <_scanf_i+0x1e0>)
 80142f6:	2903      	cmp	r1, #3
 80142f8:	bf08      	it	eq
 80142fa:	461a      	moveq	r2, r3
 80142fc:	1e7b      	subs	r3, r7, #1
 80142fe:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8014302:	bf84      	itt	hi
 8014304:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014308:	60a3      	strhi	r3, [r4, #8]
 801430a:	6823      	ldr	r3, [r4, #0]
 801430c:	9200      	str	r2, [sp, #0]
 801430e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8014312:	bf88      	it	hi
 8014314:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8014318:	f104 091c 	add.w	r9, r4, #28
 801431c:	6023      	str	r3, [r4, #0]
 801431e:	bf8c      	ite	hi
 8014320:	197f      	addhi	r7, r7, r5
 8014322:	2700      	movls	r7, #0
 8014324:	464b      	mov	r3, r9
 8014326:	f04f 0800 	mov.w	r8, #0
 801432a:	9301      	str	r3, [sp, #4]
 801432c:	6831      	ldr	r1, [r6, #0]
 801432e:	ab03      	add	r3, sp, #12
 8014330:	2202      	movs	r2, #2
 8014332:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8014336:	7809      	ldrb	r1, [r1, #0]
 8014338:	f7eb ff6a 	bl	8000210 <memchr>
 801433c:	9b01      	ldr	r3, [sp, #4]
 801433e:	b330      	cbz	r0, 801438e <_scanf_i+0xba>
 8014340:	f1b8 0f01 	cmp.w	r8, #1
 8014344:	d15a      	bne.n	80143fc <_scanf_i+0x128>
 8014346:	6862      	ldr	r2, [r4, #4]
 8014348:	b92a      	cbnz	r2, 8014356 <_scanf_i+0x82>
 801434a:	6822      	ldr	r2, [r4, #0]
 801434c:	2108      	movs	r1, #8
 801434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8014352:	6061      	str	r1, [r4, #4]
 8014354:	6022      	str	r2, [r4, #0]
 8014356:	6822      	ldr	r2, [r4, #0]
 8014358:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801435c:	6022      	str	r2, [r4, #0]
 801435e:	68a2      	ldr	r2, [r4, #8]
 8014360:	1e51      	subs	r1, r2, #1
 8014362:	60a1      	str	r1, [r4, #8]
 8014364:	b19a      	cbz	r2, 801438e <_scanf_i+0xba>
 8014366:	6832      	ldr	r2, [r6, #0]
 8014368:	1c51      	adds	r1, r2, #1
 801436a:	6031      	str	r1, [r6, #0]
 801436c:	7812      	ldrb	r2, [r2, #0]
 801436e:	701a      	strb	r2, [r3, #0]
 8014370:	1c5d      	adds	r5, r3, #1
 8014372:	6873      	ldr	r3, [r6, #4]
 8014374:	3b01      	subs	r3, #1
 8014376:	2b00      	cmp	r3, #0
 8014378:	6073      	str	r3, [r6, #4]
 801437a:	dc07      	bgt.n	801438c <_scanf_i+0xb8>
 801437c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014380:	4631      	mov	r1, r6
 8014382:	4658      	mov	r0, fp
 8014384:	4798      	blx	r3
 8014386:	2800      	cmp	r0, #0
 8014388:	f040 8086 	bne.w	8014498 <_scanf_i+0x1c4>
 801438c:	462b      	mov	r3, r5
 801438e:	f108 0801 	add.w	r8, r8, #1
 8014392:	f1b8 0f03 	cmp.w	r8, #3
 8014396:	d1c8      	bne.n	801432a <_scanf_i+0x56>
 8014398:	6862      	ldr	r2, [r4, #4]
 801439a:	b90a      	cbnz	r2, 80143a0 <_scanf_i+0xcc>
 801439c:	220a      	movs	r2, #10
 801439e:	6062      	str	r2, [r4, #4]
 80143a0:	6862      	ldr	r2, [r4, #4]
 80143a2:	4945      	ldr	r1, [pc, #276]	; (80144b8 <_scanf_i+0x1e4>)
 80143a4:	6960      	ldr	r0, [r4, #20]
 80143a6:	9301      	str	r3, [sp, #4]
 80143a8:	1a89      	subs	r1, r1, r2
 80143aa:	f000 f8a9 	bl	8014500 <__sccl>
 80143ae:	9b01      	ldr	r3, [sp, #4]
 80143b0:	f04f 0800 	mov.w	r8, #0
 80143b4:	461d      	mov	r5, r3
 80143b6:	68a3      	ldr	r3, [r4, #8]
 80143b8:	6822      	ldr	r2, [r4, #0]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d03a      	beq.n	8014434 <_scanf_i+0x160>
 80143be:	6831      	ldr	r1, [r6, #0]
 80143c0:	6960      	ldr	r0, [r4, #20]
 80143c2:	f891 c000 	ldrb.w	ip, [r1]
 80143c6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80143ca:	2800      	cmp	r0, #0
 80143cc:	d032      	beq.n	8014434 <_scanf_i+0x160>
 80143ce:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80143d2:	d121      	bne.n	8014418 <_scanf_i+0x144>
 80143d4:	0510      	lsls	r0, r2, #20
 80143d6:	d51f      	bpl.n	8014418 <_scanf_i+0x144>
 80143d8:	f108 0801 	add.w	r8, r8, #1
 80143dc:	b117      	cbz	r7, 80143e4 <_scanf_i+0x110>
 80143de:	3301      	adds	r3, #1
 80143e0:	3f01      	subs	r7, #1
 80143e2:	60a3      	str	r3, [r4, #8]
 80143e4:	6873      	ldr	r3, [r6, #4]
 80143e6:	3b01      	subs	r3, #1
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	6073      	str	r3, [r6, #4]
 80143ec:	dd1b      	ble.n	8014426 <_scanf_i+0x152>
 80143ee:	6833      	ldr	r3, [r6, #0]
 80143f0:	3301      	adds	r3, #1
 80143f2:	6033      	str	r3, [r6, #0]
 80143f4:	68a3      	ldr	r3, [r4, #8]
 80143f6:	3b01      	subs	r3, #1
 80143f8:	60a3      	str	r3, [r4, #8]
 80143fa:	e7dc      	b.n	80143b6 <_scanf_i+0xe2>
 80143fc:	f1b8 0f02 	cmp.w	r8, #2
 8014400:	d1ad      	bne.n	801435e <_scanf_i+0x8a>
 8014402:	6822      	ldr	r2, [r4, #0]
 8014404:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8014408:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801440c:	d1bf      	bne.n	801438e <_scanf_i+0xba>
 801440e:	2110      	movs	r1, #16
 8014410:	6061      	str	r1, [r4, #4]
 8014412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014416:	e7a1      	b.n	801435c <_scanf_i+0x88>
 8014418:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801441c:	6022      	str	r2, [r4, #0]
 801441e:	780b      	ldrb	r3, [r1, #0]
 8014420:	702b      	strb	r3, [r5, #0]
 8014422:	3501      	adds	r5, #1
 8014424:	e7de      	b.n	80143e4 <_scanf_i+0x110>
 8014426:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801442a:	4631      	mov	r1, r6
 801442c:	4658      	mov	r0, fp
 801442e:	4798      	blx	r3
 8014430:	2800      	cmp	r0, #0
 8014432:	d0df      	beq.n	80143f4 <_scanf_i+0x120>
 8014434:	6823      	ldr	r3, [r4, #0]
 8014436:	05d9      	lsls	r1, r3, #23
 8014438:	d50c      	bpl.n	8014454 <_scanf_i+0x180>
 801443a:	454d      	cmp	r5, r9
 801443c:	d908      	bls.n	8014450 <_scanf_i+0x17c>
 801443e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014442:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014446:	4632      	mov	r2, r6
 8014448:	4658      	mov	r0, fp
 801444a:	4798      	blx	r3
 801444c:	1e6f      	subs	r7, r5, #1
 801444e:	463d      	mov	r5, r7
 8014450:	454d      	cmp	r5, r9
 8014452:	d029      	beq.n	80144a8 <_scanf_i+0x1d4>
 8014454:	6822      	ldr	r2, [r4, #0]
 8014456:	f012 0210 	ands.w	r2, r2, #16
 801445a:	d113      	bne.n	8014484 <_scanf_i+0x1b0>
 801445c:	702a      	strb	r2, [r5, #0]
 801445e:	6863      	ldr	r3, [r4, #4]
 8014460:	9e00      	ldr	r6, [sp, #0]
 8014462:	4649      	mov	r1, r9
 8014464:	4658      	mov	r0, fp
 8014466:	47b0      	blx	r6
 8014468:	f8da 3000 	ldr.w	r3, [sl]
 801446c:	6821      	ldr	r1, [r4, #0]
 801446e:	1d1a      	adds	r2, r3, #4
 8014470:	f8ca 2000 	str.w	r2, [sl]
 8014474:	f011 0f20 	tst.w	r1, #32
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	d010      	beq.n	801449e <_scanf_i+0x1ca>
 801447c:	6018      	str	r0, [r3, #0]
 801447e:	68e3      	ldr	r3, [r4, #12]
 8014480:	3301      	adds	r3, #1
 8014482:	60e3      	str	r3, [r4, #12]
 8014484:	eba5 0509 	sub.w	r5, r5, r9
 8014488:	44a8      	add	r8, r5
 801448a:	6925      	ldr	r5, [r4, #16]
 801448c:	4445      	add	r5, r8
 801448e:	6125      	str	r5, [r4, #16]
 8014490:	2000      	movs	r0, #0
 8014492:	b007      	add	sp, #28
 8014494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014498:	f04f 0800 	mov.w	r8, #0
 801449c:	e7ca      	b.n	8014434 <_scanf_i+0x160>
 801449e:	07ca      	lsls	r2, r1, #31
 80144a0:	bf4c      	ite	mi
 80144a2:	8018      	strhmi	r0, [r3, #0]
 80144a4:	6018      	strpl	r0, [r3, #0]
 80144a6:	e7ea      	b.n	801447e <_scanf_i+0x1aa>
 80144a8:	2001      	movs	r0, #1
 80144aa:	e7f2      	b.n	8014492 <_scanf_i+0x1be>
 80144ac:	08014918 	.word	0x08014918
 80144b0:	080116c1 	.word	0x080116c1
 80144b4:	0801467d 	.word	0x0801467d
 80144b8:	08014fc5 	.word	0x08014fc5

080144bc <_read_r>:
 80144bc:	b538      	push	{r3, r4, r5, lr}
 80144be:	4c07      	ldr	r4, [pc, #28]	; (80144dc <_read_r+0x20>)
 80144c0:	4605      	mov	r5, r0
 80144c2:	4608      	mov	r0, r1
 80144c4:	4611      	mov	r1, r2
 80144c6:	2200      	movs	r2, #0
 80144c8:	6022      	str	r2, [r4, #0]
 80144ca:	461a      	mov	r2, r3
 80144cc:	f7ef fdd2 	bl	8004074 <_read>
 80144d0:	1c43      	adds	r3, r0, #1
 80144d2:	d102      	bne.n	80144da <_read_r+0x1e>
 80144d4:	6823      	ldr	r3, [r4, #0]
 80144d6:	b103      	cbz	r3, 80144da <_read_r+0x1e>
 80144d8:	602b      	str	r3, [r5, #0]
 80144da:	bd38      	pop	{r3, r4, r5, pc}
 80144dc:	200050a8 	.word	0x200050a8

080144e0 <_sbrk_r>:
 80144e0:	b538      	push	{r3, r4, r5, lr}
 80144e2:	4c06      	ldr	r4, [pc, #24]	; (80144fc <_sbrk_r+0x1c>)
 80144e4:	2300      	movs	r3, #0
 80144e6:	4605      	mov	r5, r0
 80144e8:	4608      	mov	r0, r1
 80144ea:	6023      	str	r3, [r4, #0]
 80144ec:	f7ef fe14 	bl	8004118 <_sbrk>
 80144f0:	1c43      	adds	r3, r0, #1
 80144f2:	d102      	bne.n	80144fa <_sbrk_r+0x1a>
 80144f4:	6823      	ldr	r3, [r4, #0]
 80144f6:	b103      	cbz	r3, 80144fa <_sbrk_r+0x1a>
 80144f8:	602b      	str	r3, [r5, #0]
 80144fa:	bd38      	pop	{r3, r4, r5, pc}
 80144fc:	200050a8 	.word	0x200050a8

08014500 <__sccl>:
 8014500:	b570      	push	{r4, r5, r6, lr}
 8014502:	780b      	ldrb	r3, [r1, #0]
 8014504:	2b5e      	cmp	r3, #94	; 0x5e
 8014506:	bf13      	iteet	ne
 8014508:	1c4a      	addne	r2, r1, #1
 801450a:	1c8a      	addeq	r2, r1, #2
 801450c:	784b      	ldrbeq	r3, [r1, #1]
 801450e:	2100      	movne	r1, #0
 8014510:	bf08      	it	eq
 8014512:	2101      	moveq	r1, #1
 8014514:	1e44      	subs	r4, r0, #1
 8014516:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801451a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801451e:	42ac      	cmp	r4, r5
 8014520:	d1fb      	bne.n	801451a <__sccl+0x1a>
 8014522:	b913      	cbnz	r3, 801452a <__sccl+0x2a>
 8014524:	3a01      	subs	r2, #1
 8014526:	4610      	mov	r0, r2
 8014528:	bd70      	pop	{r4, r5, r6, pc}
 801452a:	f081 0401 	eor.w	r4, r1, #1
 801452e:	54c4      	strb	r4, [r0, r3]
 8014530:	1c51      	adds	r1, r2, #1
 8014532:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8014536:	2d2d      	cmp	r5, #45	; 0x2d
 8014538:	f101 36ff 	add.w	r6, r1, #4294967295
 801453c:	460a      	mov	r2, r1
 801453e:	d006      	beq.n	801454e <__sccl+0x4e>
 8014540:	2d5d      	cmp	r5, #93	; 0x5d
 8014542:	d0f0      	beq.n	8014526 <__sccl+0x26>
 8014544:	b90d      	cbnz	r5, 801454a <__sccl+0x4a>
 8014546:	4632      	mov	r2, r6
 8014548:	e7ed      	b.n	8014526 <__sccl+0x26>
 801454a:	462b      	mov	r3, r5
 801454c:	e7ef      	b.n	801452e <__sccl+0x2e>
 801454e:	780e      	ldrb	r6, [r1, #0]
 8014550:	2e5d      	cmp	r6, #93	; 0x5d
 8014552:	d0fa      	beq.n	801454a <__sccl+0x4a>
 8014554:	42b3      	cmp	r3, r6
 8014556:	dcf8      	bgt.n	801454a <__sccl+0x4a>
 8014558:	3301      	adds	r3, #1
 801455a:	429e      	cmp	r6, r3
 801455c:	54c4      	strb	r4, [r0, r3]
 801455e:	dcfb      	bgt.n	8014558 <__sccl+0x58>
 8014560:	3102      	adds	r1, #2
 8014562:	e7e6      	b.n	8014532 <__sccl+0x32>

08014564 <strncmp>:
 8014564:	b510      	push	{r4, lr}
 8014566:	b16a      	cbz	r2, 8014584 <strncmp+0x20>
 8014568:	3901      	subs	r1, #1
 801456a:	1884      	adds	r4, r0, r2
 801456c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8014570:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8014574:	4293      	cmp	r3, r2
 8014576:	d103      	bne.n	8014580 <strncmp+0x1c>
 8014578:	42a0      	cmp	r0, r4
 801457a:	d001      	beq.n	8014580 <strncmp+0x1c>
 801457c:	2b00      	cmp	r3, #0
 801457e:	d1f5      	bne.n	801456c <strncmp+0x8>
 8014580:	1a98      	subs	r0, r3, r2
 8014582:	bd10      	pop	{r4, pc}
 8014584:	4610      	mov	r0, r2
 8014586:	e7fc      	b.n	8014582 <strncmp+0x1e>

08014588 <_strtoul_l.isra.0>:
 8014588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801458c:	4680      	mov	r8, r0
 801458e:	4689      	mov	r9, r1
 8014590:	4692      	mov	sl, r2
 8014592:	461e      	mov	r6, r3
 8014594:	460f      	mov	r7, r1
 8014596:	463d      	mov	r5, r7
 8014598:	9808      	ldr	r0, [sp, #32]
 801459a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801459e:	f7fe fc87 	bl	8012eb0 <__locale_ctype_ptr_l>
 80145a2:	4420      	add	r0, r4
 80145a4:	7843      	ldrb	r3, [r0, #1]
 80145a6:	f013 0308 	ands.w	r3, r3, #8
 80145aa:	d130      	bne.n	801460e <_strtoul_l.isra.0+0x86>
 80145ac:	2c2d      	cmp	r4, #45	; 0x2d
 80145ae:	d130      	bne.n	8014612 <_strtoul_l.isra.0+0x8a>
 80145b0:	787c      	ldrb	r4, [r7, #1]
 80145b2:	1cbd      	adds	r5, r7, #2
 80145b4:	2101      	movs	r1, #1
 80145b6:	2e00      	cmp	r6, #0
 80145b8:	d05c      	beq.n	8014674 <_strtoul_l.isra.0+0xec>
 80145ba:	2e10      	cmp	r6, #16
 80145bc:	d109      	bne.n	80145d2 <_strtoul_l.isra.0+0x4a>
 80145be:	2c30      	cmp	r4, #48	; 0x30
 80145c0:	d107      	bne.n	80145d2 <_strtoul_l.isra.0+0x4a>
 80145c2:	782b      	ldrb	r3, [r5, #0]
 80145c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80145c8:	2b58      	cmp	r3, #88	; 0x58
 80145ca:	d14e      	bne.n	801466a <_strtoul_l.isra.0+0xe2>
 80145cc:	786c      	ldrb	r4, [r5, #1]
 80145ce:	2610      	movs	r6, #16
 80145d0:	3502      	adds	r5, #2
 80145d2:	f04f 32ff 	mov.w	r2, #4294967295
 80145d6:	2300      	movs	r3, #0
 80145d8:	fbb2 f2f6 	udiv	r2, r2, r6
 80145dc:	fb06 fc02 	mul.w	ip, r6, r2
 80145e0:	ea6f 0c0c 	mvn.w	ip, ip
 80145e4:	4618      	mov	r0, r3
 80145e6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80145ea:	2f09      	cmp	r7, #9
 80145ec:	d817      	bhi.n	801461e <_strtoul_l.isra.0+0x96>
 80145ee:	463c      	mov	r4, r7
 80145f0:	42a6      	cmp	r6, r4
 80145f2:	dd23      	ble.n	801463c <_strtoul_l.isra.0+0xb4>
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	db1e      	blt.n	8014636 <_strtoul_l.isra.0+0xae>
 80145f8:	4282      	cmp	r2, r0
 80145fa:	d31c      	bcc.n	8014636 <_strtoul_l.isra.0+0xae>
 80145fc:	d101      	bne.n	8014602 <_strtoul_l.isra.0+0x7a>
 80145fe:	45a4      	cmp	ip, r4
 8014600:	db19      	blt.n	8014636 <_strtoul_l.isra.0+0xae>
 8014602:	fb00 4006 	mla	r0, r0, r6, r4
 8014606:	2301      	movs	r3, #1
 8014608:	f815 4b01 	ldrb.w	r4, [r5], #1
 801460c:	e7eb      	b.n	80145e6 <_strtoul_l.isra.0+0x5e>
 801460e:	462f      	mov	r7, r5
 8014610:	e7c1      	b.n	8014596 <_strtoul_l.isra.0+0xe>
 8014612:	2c2b      	cmp	r4, #43	; 0x2b
 8014614:	bf04      	itt	eq
 8014616:	1cbd      	addeq	r5, r7, #2
 8014618:	787c      	ldrbeq	r4, [r7, #1]
 801461a:	4619      	mov	r1, r3
 801461c:	e7cb      	b.n	80145b6 <_strtoul_l.isra.0+0x2e>
 801461e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8014622:	2f19      	cmp	r7, #25
 8014624:	d801      	bhi.n	801462a <_strtoul_l.isra.0+0xa2>
 8014626:	3c37      	subs	r4, #55	; 0x37
 8014628:	e7e2      	b.n	80145f0 <_strtoul_l.isra.0+0x68>
 801462a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801462e:	2f19      	cmp	r7, #25
 8014630:	d804      	bhi.n	801463c <_strtoul_l.isra.0+0xb4>
 8014632:	3c57      	subs	r4, #87	; 0x57
 8014634:	e7dc      	b.n	80145f0 <_strtoul_l.isra.0+0x68>
 8014636:	f04f 33ff 	mov.w	r3, #4294967295
 801463a:	e7e5      	b.n	8014608 <_strtoul_l.isra.0+0x80>
 801463c:	2b00      	cmp	r3, #0
 801463e:	da09      	bge.n	8014654 <_strtoul_l.isra.0+0xcc>
 8014640:	2322      	movs	r3, #34	; 0x22
 8014642:	f8c8 3000 	str.w	r3, [r8]
 8014646:	f04f 30ff 	mov.w	r0, #4294967295
 801464a:	f1ba 0f00 	cmp.w	sl, #0
 801464e:	d107      	bne.n	8014660 <_strtoul_l.isra.0+0xd8>
 8014650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014654:	b101      	cbz	r1, 8014658 <_strtoul_l.isra.0+0xd0>
 8014656:	4240      	negs	r0, r0
 8014658:	f1ba 0f00 	cmp.w	sl, #0
 801465c:	d0f8      	beq.n	8014650 <_strtoul_l.isra.0+0xc8>
 801465e:	b10b      	cbz	r3, 8014664 <_strtoul_l.isra.0+0xdc>
 8014660:	f105 39ff 	add.w	r9, r5, #4294967295
 8014664:	f8ca 9000 	str.w	r9, [sl]
 8014668:	e7f2      	b.n	8014650 <_strtoul_l.isra.0+0xc8>
 801466a:	2430      	movs	r4, #48	; 0x30
 801466c:	2e00      	cmp	r6, #0
 801466e:	d1b0      	bne.n	80145d2 <_strtoul_l.isra.0+0x4a>
 8014670:	2608      	movs	r6, #8
 8014672:	e7ae      	b.n	80145d2 <_strtoul_l.isra.0+0x4a>
 8014674:	2c30      	cmp	r4, #48	; 0x30
 8014676:	d0a4      	beq.n	80145c2 <_strtoul_l.isra.0+0x3a>
 8014678:	260a      	movs	r6, #10
 801467a:	e7aa      	b.n	80145d2 <_strtoul_l.isra.0+0x4a>

0801467c <_strtoul_r>:
 801467c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801467e:	4c06      	ldr	r4, [pc, #24]	; (8014698 <_strtoul_r+0x1c>)
 8014680:	4d06      	ldr	r5, [pc, #24]	; (801469c <_strtoul_r+0x20>)
 8014682:	6824      	ldr	r4, [r4, #0]
 8014684:	6a24      	ldr	r4, [r4, #32]
 8014686:	2c00      	cmp	r4, #0
 8014688:	bf08      	it	eq
 801468a:	462c      	moveq	r4, r5
 801468c:	9400      	str	r4, [sp, #0]
 801468e:	f7ff ff7b 	bl	8014588 <_strtoul_l.isra.0>
 8014692:	b003      	add	sp, #12
 8014694:	bd30      	pop	{r4, r5, pc}
 8014696:	bf00      	nop
 8014698:	2000000c 	.word	0x2000000c
 801469c:	20000070 	.word	0x20000070

080146a0 <__submore>:
 80146a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146a4:	460c      	mov	r4, r1
 80146a6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80146a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80146ac:	4299      	cmp	r1, r3
 80146ae:	d11d      	bne.n	80146ec <__submore+0x4c>
 80146b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80146b4:	f7ff f914 	bl	80138e0 <_malloc_r>
 80146b8:	b918      	cbnz	r0, 80146c2 <__submore+0x22>
 80146ba:	f04f 30ff 	mov.w	r0, #4294967295
 80146be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80146c6:	63a3      	str	r3, [r4, #56]	; 0x38
 80146c8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80146cc:	6360      	str	r0, [r4, #52]	; 0x34
 80146ce:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80146d2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80146d6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80146da:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80146de:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80146e2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80146e6:	6020      	str	r0, [r4, #0]
 80146e8:	2000      	movs	r0, #0
 80146ea:	e7e8      	b.n	80146be <__submore+0x1e>
 80146ec:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80146ee:	0077      	lsls	r7, r6, #1
 80146f0:	463a      	mov	r2, r7
 80146f2:	f000 f85a 	bl	80147aa <_realloc_r>
 80146f6:	4605      	mov	r5, r0
 80146f8:	2800      	cmp	r0, #0
 80146fa:	d0de      	beq.n	80146ba <__submore+0x1a>
 80146fc:	eb00 0806 	add.w	r8, r0, r6
 8014700:	4601      	mov	r1, r0
 8014702:	4632      	mov	r2, r6
 8014704:	4640      	mov	r0, r8
 8014706:	f7fe fc85 	bl	8013014 <memcpy>
 801470a:	f8c4 8000 	str.w	r8, [r4]
 801470e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8014712:	e7e9      	b.n	80146e8 <__submore+0x48>

08014714 <__ascii_wctomb>:
 8014714:	b149      	cbz	r1, 801472a <__ascii_wctomb+0x16>
 8014716:	2aff      	cmp	r2, #255	; 0xff
 8014718:	bf85      	ittet	hi
 801471a:	238a      	movhi	r3, #138	; 0x8a
 801471c:	6003      	strhi	r3, [r0, #0]
 801471e:	700a      	strbls	r2, [r1, #0]
 8014720:	f04f 30ff 	movhi.w	r0, #4294967295
 8014724:	bf98      	it	ls
 8014726:	2001      	movls	r0, #1
 8014728:	4770      	bx	lr
 801472a:	4608      	mov	r0, r1
 801472c:	4770      	bx	lr
	...

08014730 <_fstat_r>:
 8014730:	b538      	push	{r3, r4, r5, lr}
 8014732:	4c07      	ldr	r4, [pc, #28]	; (8014750 <_fstat_r+0x20>)
 8014734:	2300      	movs	r3, #0
 8014736:	4605      	mov	r5, r0
 8014738:	4608      	mov	r0, r1
 801473a:	4611      	mov	r1, r2
 801473c:	6023      	str	r3, [r4, #0]
 801473e:	f7ef fcc2 	bl	80040c6 <_fstat>
 8014742:	1c43      	adds	r3, r0, #1
 8014744:	d102      	bne.n	801474c <_fstat_r+0x1c>
 8014746:	6823      	ldr	r3, [r4, #0]
 8014748:	b103      	cbz	r3, 801474c <_fstat_r+0x1c>
 801474a:	602b      	str	r3, [r5, #0]
 801474c:	bd38      	pop	{r3, r4, r5, pc}
 801474e:	bf00      	nop
 8014750:	200050a8 	.word	0x200050a8

08014754 <_isatty_r>:
 8014754:	b538      	push	{r3, r4, r5, lr}
 8014756:	4c06      	ldr	r4, [pc, #24]	; (8014770 <_isatty_r+0x1c>)
 8014758:	2300      	movs	r3, #0
 801475a:	4605      	mov	r5, r0
 801475c:	4608      	mov	r0, r1
 801475e:	6023      	str	r3, [r4, #0]
 8014760:	f7ef fcc1 	bl	80040e6 <_isatty>
 8014764:	1c43      	adds	r3, r0, #1
 8014766:	d102      	bne.n	801476e <_isatty_r+0x1a>
 8014768:	6823      	ldr	r3, [r4, #0]
 801476a:	b103      	cbz	r3, 801476e <_isatty_r+0x1a>
 801476c:	602b      	str	r3, [r5, #0]
 801476e:	bd38      	pop	{r3, r4, r5, pc}
 8014770:	200050a8 	.word	0x200050a8

08014774 <memmove>:
 8014774:	4288      	cmp	r0, r1
 8014776:	b510      	push	{r4, lr}
 8014778:	eb01 0302 	add.w	r3, r1, r2
 801477c:	d807      	bhi.n	801478e <memmove+0x1a>
 801477e:	1e42      	subs	r2, r0, #1
 8014780:	4299      	cmp	r1, r3
 8014782:	d00a      	beq.n	801479a <memmove+0x26>
 8014784:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014788:	f802 4f01 	strb.w	r4, [r2, #1]!
 801478c:	e7f8      	b.n	8014780 <memmove+0xc>
 801478e:	4283      	cmp	r3, r0
 8014790:	d9f5      	bls.n	801477e <memmove+0xa>
 8014792:	1881      	adds	r1, r0, r2
 8014794:	1ad2      	subs	r2, r2, r3
 8014796:	42d3      	cmn	r3, r2
 8014798:	d100      	bne.n	801479c <memmove+0x28>
 801479a:	bd10      	pop	{r4, pc}
 801479c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80147a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80147a4:	e7f7      	b.n	8014796 <memmove+0x22>

080147a6 <__malloc_lock>:
 80147a6:	4770      	bx	lr

080147a8 <__malloc_unlock>:
 80147a8:	4770      	bx	lr

080147aa <_realloc_r>:
 80147aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147ac:	4607      	mov	r7, r0
 80147ae:	4614      	mov	r4, r2
 80147b0:	460e      	mov	r6, r1
 80147b2:	b921      	cbnz	r1, 80147be <_realloc_r+0x14>
 80147b4:	4611      	mov	r1, r2
 80147b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80147ba:	f7ff b891 	b.w	80138e0 <_malloc_r>
 80147be:	b922      	cbnz	r2, 80147ca <_realloc_r+0x20>
 80147c0:	f7ff f840 	bl	8013844 <_free_r>
 80147c4:	4625      	mov	r5, r4
 80147c6:	4628      	mov	r0, r5
 80147c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147ca:	f000 f814 	bl	80147f6 <_malloc_usable_size_r>
 80147ce:	42a0      	cmp	r0, r4
 80147d0:	d20f      	bcs.n	80147f2 <_realloc_r+0x48>
 80147d2:	4621      	mov	r1, r4
 80147d4:	4638      	mov	r0, r7
 80147d6:	f7ff f883 	bl	80138e0 <_malloc_r>
 80147da:	4605      	mov	r5, r0
 80147dc:	2800      	cmp	r0, #0
 80147de:	d0f2      	beq.n	80147c6 <_realloc_r+0x1c>
 80147e0:	4631      	mov	r1, r6
 80147e2:	4622      	mov	r2, r4
 80147e4:	f7fe fc16 	bl	8013014 <memcpy>
 80147e8:	4631      	mov	r1, r6
 80147ea:	4638      	mov	r0, r7
 80147ec:	f7ff f82a 	bl	8013844 <_free_r>
 80147f0:	e7e9      	b.n	80147c6 <_realloc_r+0x1c>
 80147f2:	4635      	mov	r5, r6
 80147f4:	e7e7      	b.n	80147c6 <_realloc_r+0x1c>

080147f6 <_malloc_usable_size_r>:
 80147f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80147fa:	1f18      	subs	r0, r3, #4
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	bfbc      	itt	lt
 8014800:	580b      	ldrlt	r3, [r1, r0]
 8014802:	18c0      	addlt	r0, r0, r3
 8014804:	4770      	bx	lr
	...

08014808 <_init>:
 8014808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801480a:	bf00      	nop
 801480c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801480e:	bc08      	pop	{r3}
 8014810:	469e      	mov	lr, r3
 8014812:	4770      	bx	lr

08014814 <_fini>:
 8014814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014816:	bf00      	nop
 8014818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801481a:	bc08      	pop	{r3}
 801481c:	469e      	mov	lr, r3
 801481e:	4770      	bx	lr
