# do LogicalStep_Lab5_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {P:/Lab5/LogicalStep_Lab5_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:17:15 on Jul 14,2017
# vcom -reportprogress 300 -93 -work work P:/Lab5/LogicalStep_Lab5_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicalStep_Lab5_top
# -- Compiling architecture SimpleCircuit of LogicalStep_Lab5_top
# End time: 21:17:15 on Jul 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/Lab5/cycle_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:17:16 on Jul 14,2017
# vcom -reportprogress 300 -93 -work work P:/Lab5/cycle_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cycle_generator
# -- Compiling architecture counter of cycle_generator
# End time: 21:17:16 on Jul 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
