INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 10:29:07 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 c_LSQ_y/loadQ/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_LSQ_y/storeQ/dataQ_14_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.640ns (10.907%)  route 5.228ns (89.093%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 6.467 - 5.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3661, unset)         1.593     1.593    c_LSQ_y/loadQ/clk
    SLICE_X67Y98         FDRE                                         r  c_LSQ_y/loadQ/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.269     1.862 r  c_LSQ_y/loadQ/head_reg[3]/Q
                         net (fo=143, routed)         0.795     2.657    c_LSQ_y/loadQ/head_reg[3]_0[3]
    SLICE_X64Y99         LUT4 (Prop_lut4_I0_O)        0.053     2.710 r  c_LSQ_y/loadQ/prevPriorityRequest_13_i_8/O
                         net (fo=9, routed)           0.426     3.136    c_LSQ_y/loadQ/prevPriorityRequest_13_i_8_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I3_O)        0.053     3.189 f  c_LSQ_y/loadQ/i__i_9/O
                         net (fo=1, routed)           0.605     3.793    c_LSQ_y/loadQ/i__i_9_n_0
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.053     3.846 r  c_LSQ_y/loadQ/i__i_5/O
                         net (fo=3, routed)           0.725     4.571    add_30/join_write_temp/allPValidAndGate/cnt_reg[4]_3
    SLICE_X66Y89         LUT6 (Prop_lut6_I4_O)        0.053     4.624 r  add_30/join_write_temp/allPValidAndGate/i_/O
                         net (fo=3, routed)           0.477     5.101    c_LSQ_y/STORE_DATA_PORT_LSQ_y/dataKnown_2_i_2
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.053     5.154 r  c_LSQ_y/STORE_DATA_PORT_LSQ_y/dataKnown_15_i_3/O
                         net (fo=16, routed)          0.658     5.812    c_LSQ_y/storeQ/storeQ_io_storeDataEnable_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I1_O)        0.053     5.865 r  c_LSQ_y/storeQ/dataKnown_14_i_2/O
                         net (fo=2, routed)           0.725     6.590    c_LSQ_y/storeQ/_T_8103
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.053     6.643 r  c_LSQ_y/storeQ/dataQ_14[31]_i_1__0/O
                         net (fo=32, routed)          0.818     7.461    c_LSQ_y/storeQ/dataQ_14
    SLICE_X67Y72         FDRE                                         r  c_LSQ_y/storeQ/dataQ_14_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3661, unset)         1.467     6.467    c_LSQ_y/storeQ/clk
    SLICE_X67Y72         FDRE                                         r  c_LSQ_y/storeQ/dataQ_14_reg[10]/C
                         clock pessimism              0.084     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X67Y72         FDRE (Setup_fdre_C_CE)      -0.244     6.272    c_LSQ_y/storeQ/dataQ_14_reg[10]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 -1.189    




