Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 15:53:40 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/UniformILPNew/fir_gen_UniformILPNew_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.885ns (27.813%)  route 2.297ns (72.187%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.758 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.955ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.868ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2118, routed)        2.345     3.296    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X124Y376       FDCE                                         r  Delay1No_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y376       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.374 r  Delay1No_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.391     3.765    Delay1No_instance/Q[23]
    SLICE_X128Y377       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.888 r  Delay1No_instance/shiftedFracY_d1[33]_i_5/O
                         net (fo=4, routed)           0.105     3.993    Delay1No_instance/shiftedFracY_d1[33]_i_5_n_0
    SLICE_X128Y378       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.092 r  Delay1No_instance/shiftedFracY_d1[49]_i_13/O
                         net (fo=3, routed)           0.272     4.364    Delay1No_instance/shiftedFracY_d1[49]_i_13_n_0
    SLICE_X126Y377       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.416 r  Delay1No_instance/shiftedFracY_d1[32]_i_13/O
                         net (fo=2, routed)           0.317     4.733    Delay1No_instance/shiftedFracY_d1[32]_i_13_n_0
    SLICE_X128Y378       LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     4.829 f  Delay1No_instance/shiftedFracY_d1[32]_i_7/O
                         net (fo=4, routed)           0.188     5.017    Delay1No_instance/shiftedFracY_d1[32]_i_7_n_0
    SLICE_X127Y378       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.140 r  Delay1No_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.370     5.510    Delay1No1_instance/Y_reg[23]_0
    SLICE_X129Y371       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     5.601 r  Delay1No1_instance/shiftedFracY_d1[36]_i_2/O
                         net (fo=4, routed)           0.336     5.937    Delay1No1_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X126Y370       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.062 r  Delay1No1_instance/shiftedFracY_d1[8]_i_1/O
                         net (fo=2, routed)           0.252     6.314    Delay1No_instance/Y_reg[26]_0[2]
    SLICE_X128Y371       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     6.412 r  Delay1No_instance/shiftedFracY_d1[24]_i_1/O
                         net (fo=1, routed)           0.066     6.478    Add_0_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X128Y371       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2118, routed)        2.098     6.758    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y371       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.450     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X128Y371       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.198    Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.720    




