# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" \
"../../../../project_1.srcs/sim_1/imports/Project1/Multiplexer/Multiplexer.srcs/sim_1/new/TB_Mux_2_to_1_4bit.vhd" \

# Do not sort compile order
nosort
