------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -6.545
TNS   : -6.545

Type  : Slow 1100mV 100C Model Setup 'reset'
Slack : -4.550
TNS   : -43.062

Type  : Slow 1100mV 100C Model Hold 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.581
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'reset'
Slack : 1.101
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'reset'
Slack : -0.291
TNS   : -3.708

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'in_clk_for_pll'
Slack : 9.730
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 24.259
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -5.823
TNS   : -5.823

Type  : Slow 1100mV -40C Model Setup 'reset'
Slack : -4.624
TNS   : -43.362

Type  : Slow 1100mV -40C Model Hold 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.464
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'reset'
Slack : 0.824
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'reset'
Slack : -0.205
TNS   : -2.882

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'in_clk_for_pll'
Slack : 9.754
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 24.188
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -5.113
TNS   : -5.113

Type  : Fast 1100mV 100C Model Setup 'reset'
Slack : -2.967
TNS   : -28.352

Type  : Fast 1100mV 100C Model Hold 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.244
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'reset'
Slack : 0.665
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'reset'
Slack : -0.485
TNS   : -10.012

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'in_clk_for_pll'
Slack : 9.347
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 24.552
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -3.956
TNS   : -3.956

Type  : Fast 1100mV -40C Model Setup 'reset'
Slack : -2.624
TNS   : -25.036

Type  : Fast 1100mV -40C Model Hold 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.216
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'reset'
Slack : 0.474
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'reset'
Slack : -0.488
TNS   : -10.191

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'in_clk_for_pll'
Slack : 9.274
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'inst_pll_for_clk_gen|fpga_built_in_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 24.545
TNS   : 0.000

------------------------------------------------------------
