\begin{appendices}
\chapter{Modules}
\section{Python implementation}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{python}{../Project/monexp.py}

\section{RSACore.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/RSACore.vhd}

\section{ControlFSM.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/ControlFSM.vhd}

\section{Datapath.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd}

\section{MonPro.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/monpro.vhd}

\section{Blakley.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/blakley.vhd}

\section{Register\_enable\_reset\_n.vhd}
\label{app:register_enable_reset_n}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/register_enable_reset_n.vhd}

\chapter{Testbenches}
\section{Blakley\_tb.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd}

\section{Monpro\_tb.vhd}
\inputminted[
framesep=2mm,
baselinestretch=1.2,
fontsize=\footnotesize,
linenos]{vhdl}{../Project/VHDL/RSA_module.srcs/sources_1/new/monpro_tb.vhd}


\end{appendices}