Analysis & Elaboration report for MIPS
Tue Nov  7 17:00:00 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Nov  7 17:00:00 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; MIPS                                        ;
; Top-level Entity Name              ; ULA                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ULA                ; MIPS               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov  7 16:59:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ULA/ULA.vhd
    Info (12022): Found design unit 1: ULA-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 25
    Info (12023): Found entity 1: ULA File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/slt.vhd
    Info (12022): Found design unit 1: slt-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/slt.vhd Line: 11
    Info (12023): Found entity 1: slt File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/slt.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/or_port.vhd
    Info (12022): Found design unit 1: or_port-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/or_port.vhd Line: 11
    Info (12023): Found entity 1: or_port File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/or_port.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/not_port.vhd
    Info (12022): Found design unit 1: not_port-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/not_port.vhd Line: 10
    Info (12023): Found entity 1: not_port File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/not_port.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_4to1.vhd Line: 13
    Info (12023): Found entity 1: mux_4to1 File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_2to1.vhd Line: 11
    Info (12023): Found entity 1: mux_2to1 File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/full_adder_1bit.vhd
    Info (12022): Found design unit 1: full_adder_1bit-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder_1bit.vhd Line: 13
    Info (12023): Found entity 1: full_adder_1bit File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder.vhd Line: 14
    Info (12023): Found entity 1: full_adder File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA/and_port.vhd
    Info (12022): Found design unit 1: and_port-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/and_port.vhd Line: 11
    Info (12023): Found entity 1: and_port File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/and_port.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file banco_registradores.vhd
    Info (12022): Found design unit 1: banco_registradores-behavioral File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd Line: 19
    Info (12023): Found entity 1: banco_registradores File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_5bits.vhd
    Info (12022): Found design unit 1: mux_2to1_5bits-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd Line: 11
    Info (12023): Found entity 1: mux_2to1_5bits File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd
    Info (12022): Found design unit 1: single_port_ram-rtl File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd Line: 27
    Info (12023): Found entity 1: single_port_ram File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register32.vhd
    Info (12022): Found design unit 1: register32-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd Line: 13
    Info (12023): Found entity 1: register32 File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MIPS.vhd
    Info (12022): Found design unit 1: MIPS-Behavior File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd Line: 24
    Info (12023): Found entity 1: MIPS File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd Line: 4
Info (12127): Elaborating entity "ULA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ULA.vhd(21): used implicit default value for signal "ZERO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 21
Info (12128): Elaborating entity "not_port" for hierarchy "not_port:not_a" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 41
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_a" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 55
Info (12128): Elaborating entity "or_port" for hierarchy "or_port:or_port" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 73
Info (12128): Elaborating entity "and_port" for hierarchy "and_port:and_port" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 81
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:mux_sel" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 89
Info (12128): Elaborating entity "full_adder" for hierarchy "full_adder:full_adder" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 100
Info (12128): Elaborating entity "full_adder_1bit" for hierarchy "full_adder:full_adder|full_adder_1bit:\FA:0:FA_i" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder.vhd Line: 21
Info (12128): Elaborating entity "slt" for hierarchy "slt:slt" File: /home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd Line: 111
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1557 megabytes
    Info: Processing ended: Tue Nov  7 17:00:00 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


