INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/synth/func/cu_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sim_1/new/cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_tb
