--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 17 14:50:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     RingOscillatorGenerate
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \RingOscillatorGenerate_reveal_coretop_instance/jtck[0]]
            896 items scored, 896 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 11.347ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25  (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.201ns  (33.6% logic, 66.4% route), 13 logic levels.

 Constraint Details:

     16.201ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 11.347ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0])
Route        10   e 1.388                                  addr[8]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i73_2_lut
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6393_4_lut_rep_120
Route        12   e 1.384                                  n7246
LUT4        ---     0.448              D to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6397_4_lut_4_lut
Route         1   e 0.020                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6779
MOFX0       ---     0.344             C0 to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26_bdd_4_lut_6473
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6474
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060_bdd_3_lut
Route         1   e 0.020                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7061
MUXL5       ---     0.212           ALUT to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3821_2_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_105
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3830_3_lut_4_lut_4_lut
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0]
                  --------
                   16.201  (33.6% logic, 66.4% route), 13 logic levels.


Error:  The following path violates requirements by 11.347ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i26  (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.201ns  (33.6% logic, 66.4% route), 13 logic levels.

 Constraint Details:

     16.201ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i26 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 11.347ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i26 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i26 (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0])
Route        10   e 1.388                                  addr[9]
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i73_2_lut
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6393_4_lut_rep_120
Route        12   e 1.384                                  n7246
LUT4        ---     0.448              D to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6397_4_lut_4_lut
Route         1   e 0.020                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6779
MOFX0       ---     0.344             C0 to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26_bdd_4_lut_6473
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6474
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060_bdd_3_lut
Route         1   e 0.020                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7061
MUXL5       ---     0.212           ALUT to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3821_2_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_105
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3830_3_lut_4_lut_4_lut
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0]
                  --------
                   16.201  (33.6% logic, 66.4% route), 13 logic levels.


Error:  The following path violates requirements by 11.215ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25  (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \RingOscillatorGenerate_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.069ns  (33.0% logic, 67.0% route), 13 logic levels.

 Constraint Details:

     16.069ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 11.215ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 (from \RingOscillatorGenerate_reveal_coretop_instance/jtck[0])
Route        10   e 1.388                                  addr[8]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i73_2_lut
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6393_4_lut_rep_120
Route        12   e 1.384                                  n7246
LUT4        ---     0.448              C to Z              i4971_3_lut
Route         1   e 0.020                                  n33
MUXL5       ---     0.212           ALUT to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26_bdd_4_lut_6473
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6474
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060_bdd_3_lut
Route         1   e 0.020                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7061
MUXL5       ---     0.212           ALUT to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3821_2_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_105
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3830_3_lut_4_lut_4_lut
Route         1   e 0.788                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0]
                  --------
                   16.069  (33.0% logic, 67.0% route), 13 logic levels.

Warning: 16.347 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fpga_clock]
            857 items scored, 857 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock +)
   Destination:    FD1P3AX    SP             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to fpga_clock +)

   Delay:                   9.739ns  (27.1% logic, 72.9% route), 6 logic levels.

 Constraint Details:

      9.739ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.998ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from fpga_clock)
Route         4   e 1.168                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_133
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_4_lut
Route         8   e 1.287                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
LUT4        ---     0.448              D to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         4   e 1.120                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_rep_105_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.516                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79
                  --------
                    9.739  (27.1% logic, 72.9% route), 6 logic levels.


Error:  The following path violates requirements by 4.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock +)
   Destination:    FD1P3AX    SP             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1  (to fpga_clock +)

   Delay:                   9.739ns  (27.1% logic, 72.9% route), 6 logic levels.

 Constraint Details:

      9.739ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.998ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from fpga_clock)
Route         4   e 1.168                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_133
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_4_lut
Route         8   e 1.287                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
LUT4        ---     0.448              D to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         4   e 1.120                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_rep_105_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.516                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79
                  --------
                    9.739  (27.1% logic, 72.9% route), 6 logic levels.


Error:  The following path violates requirements by 4.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock +)
   Destination:    FD1P3AX    SP             \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2  (to fpga_clock +)

   Delay:                   9.739ns  (27.1% logic, 72.9% route), 6 logic levels.

 Constraint Details:

      9.739ns data_path \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 4.998ns

 Path Details: \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from fpga_clock)
Route         4   e 1.168                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_133
Route         3   e 1.051                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
LUT4        ---     0.448              A to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_4_lut
Route         8   e 1.287                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
LUT4        ---     0.448              D to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         4   e 1.120                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
LUT4        ---     0.448              C to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_rep_105_4_lut
Route         2   e 0.954                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231
LUT4        ---     0.448              B to Z              \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.516                                  \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79
                  --------
                    9.739  (27.1% logic, 72.9% route), 6 logic levels.

Warning: 9.998 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\RingOscillatorGenerate_reveal_coretop_i|             |             |
nstance/jtck[0]]                        |     5.000 ns|    16.347 ns|    13 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clock]              |     5.000 ns|     9.998 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/tm_u/n13                              |      12|     442|     25.21%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/tm_u/n12                              |       1|     256|     14.60%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/tm_u/n42_adj_4997                     |       7|     245|     13.98%
                                        |        |        |
n7246                                   |      12|     224|     12.78%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/jtag_int_u/jtdo_N_4215                |       3|     190|     10.84%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/jtag_int_u/n7061                      |       1|     180|     10.27%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/jtag_int_u/n7060                      |       1|     179|     10.21%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/ringoscillatorgenerate_la0_inst_|        |        |
0/jtag_int_u/n7059                      |       1|     177|     10.10%
                                        |        |        |
\RingOscillatorGenerate_reveal_coretop_i|        |        |
nstance/n2383                           |      17|     176|     10.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1753  Score: 5558204

Constraints cover  4527 paths, 703 nets, and 1977 connections (29.5% coverage)


Peak memory: 99733504 bytes, TRCE: 5701632 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 
