// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1476\sampleModel1476_3_sub\Mysubsystem_4.v
// Created: 2024-08-12 09:29:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_4
// Source Path: sampleModel1476_3_sub/Subsystem/Mysubsystem_4
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_4
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk73_out1;  // uint8
  wire [7:0] cfblk141_out1;  // uint8


  assign dtc_out = In1;



  assign cfblk73_out1 = dtc_out;



  cfblk141 u_cfblk141 (.In1(cfblk73_out1),  // uint8
                       .Out1(cfblk141_out1)  // uint8
                       );

  assign Out1 = cfblk141_out1;

endmodule  // Mysubsystem_4

