
#ifndef _RED_RED_DH_
#define _RED_RED_DH_

#define REDWOOD_VERIOSN_REVB    0x00080324
#define REDWOOD_VERSION_REVA    0x00070919

#define RDW_MAC_USER_PAUSE_MCAST_DFLT_REVB		0xC2000001
#define RDW_MAC_USER_PAUSE_DFLT_REVB			0x88080101
#define RDW_MAC_USER_PAUSE_MCAST_HI_DFLT_REVB		0x180
#define RDW_VERSION_MISC_NF_STA_DFLT_REVB		0x00080324

#define RDW_MAC_USER_PAUSE_MCAST_HI_DFLT		0x100
#define RDW_MAC_USER_PAUSE_MCAST_DFLT			0x00C28001
#define RDW_MAC_USER_PAUSE_DFLT				0x08880101
#define RDW_VERSION_MISC_NF_STA_DFLT			0x00070919

#define RED_MISC_BASE_ADDR                                  0x00000000
#define RED_MISC_SIZE                                       0x00020000
#define RED_NF_BASE_ADDR                                    0x00020000
#define RED_NF_SIZE                                         0x00004000
#define RED_CI0_BASE_ADDR                                   0x00028000
#define RED_CI_BASE_ADDR                                    0x00028000
#define RED_CI_SIZE                                         0x00002000
#define RED_BI0_BASE_ADDR                                   0x0002a000
#define RED_BI_BASE_ADDR                                    0x0002a000
#define RED_BI_SIZE                                         0x00002000
#define RED_HI0_BASE_ADDR                                   0x00040000
#define RED_HI1_BASE_ADDR                                   0x00042000
#define RED_HI2_BASE_ADDR                                   0x00044000
#define RED_HI3_BASE_ADDR                                   0x00046000
#define RED_HI4_BASE_ADDR                                   0x00048000
#define RED_HI5_BASE_ADDR                                   0x0004a000
#define RED_HI6_BASE_ADDR                                   0x0004c000
#define RED_HI7_BASE_ADDR                                   0x0004e000
#define RED_HI_BASE_ADDR                                    0x00040000
#define RED_HI_SIZE                                         0x00002000
#define RED_NI0_BASE_ADDR                                   0x00050000
#define RED_NI1_BASE_ADDR                                   0x00052000
#define RED_NI2_BASE_ADDR                                   0x00054000
#define RED_NI3_BASE_ADDR                                   0x00056000
#define RED_NI_BASE_ADDR                                    0x00050000
#define RED_NI_SIZE                                         0x00002000
#define RED_SS0_BASE_ADDR                                   0x00060000
#define RED_SS1_BASE_ADDR                                   0x00064000
#define RED_SS2_BASE_ADDR                                   0x00068000
#define RED_SS3_BASE_ADDR                                   0x0006c000
#define RED_SS_BASE_ADDR                                    0x00060000
#define RED_SS_SIZE                                         0x00004000

#define RED_MISC_SW_RST_OFFSET                              0x0000
#define RED_MISC_SW_RST_SZ                                  17
#define RED_MISC_SW_RST                                     0x0000
#define RED_MISC_SW_RST_DEF                                 0x1ffff
#define RED_MISC_SW_RST_FLD_                                16,0


#define RED_MISC_GPIO_DATA_IN_OFFSET                        0x0001
#define RED_MISC_GPIO_DATA_IN_SZ                            24
#define RED_MISC_GPIO_DATA_IN                               0x0001
#define RED_MISC_GPIO_DATA_IN_DEF                           0x0
#define RED_MISC_GPIO_DATA_IN_FLD_                          23,0


#define RED_MISC_INT_GPIO_DATA_IN_OFFSET                    0x0002
#define RED_MISC_INT_GPIO_DATA_IN_SZ                        24
#define RED_MISC_INT_GPIO_DATA_IN                           0x0002
#define RED_MISC_INT_GPIO_DATA_IN_DEF                       0x0
#define RED_MISC_INT_GPIO_DATA_IN_FLD_                      23,0


#define RED_MISC_INT_GPIO_DATA_IN_MSK_OFFSET                0x0003
#define RED_MISC_INT_GPIO_DATA_IN_MSK_SZ                    24
#define RED_MISC_INT_GPIO_DATA_IN_MSK                       0x0003
#define RED_MISC_INT_GPIO_DATA_IN_MSK_DEF                   0x0
#define RED_MISC_INT_GPIO_DATA_IN_MSK_FLD_                  23,0


#define RED_MISC_INT_GPIO_DATA_IN_TST_OFFSET                0x0004
#define RED_MISC_INT_GPIO_DATA_IN_TST_SZ                    24
#define RED_MISC_INT_GPIO_DATA_IN_TST                       0x0004
#define RED_MISC_INT_GPIO_DATA_IN_TST_DEF                   0x0
#define RED_MISC_INT_GPIO_DATA_IN_TST_FLD_                  23,0


#define RED_MISC_GPIO_DATA_OUT_OFFSET                       0x0005
#define RED_MISC_GPIO_DATA_OUT_SZ                           24
#define RED_MISC_GPIO_DATA_OUT                              0x0005
#define RED_MISC_GPIO_DATA_OUT_DEF                          0x0
#define RED_MISC_GPIO_DATA_OUT_FLD_                         23,0


#define RED_MISC_GPIO_DATA_OE_OFFSET                        0x0006
#define RED_MISC_GPIO_DATA_OE_SZ                            24
#define RED_MISC_GPIO_DATA_OE                               0x0006
#define RED_MISC_GPIO_DATA_OE_DEF                           0x0
#define RED_MISC_GPIO_DATA_OE_FLD_                          23,0


#define RED_MISC_MDIO_MDC_OE_OFFSET                         0x0007
#define RED_MISC_MDIO_MDC_OE_SZ                             3
#define RED_MISC_MDIO_MDC_OE                                0x0007
#define RED_MISC_MDIO_MDC_OE_DEF                            0x0
#define RED_MISC_MDIO_MDC_OE_FLD_XGBE12                     0
#define RED_MISC_MDIO_MDC_OE_FLD_XGBE33                     1
#define RED_MISC_MDIO_MDC_OE_FLD_GBE                        2


#define RED_MISC_CFG_I2C_SLV_OFFSET                         0x0008
#define RED_MISC_CFG_I2C_SLV_SZ                             14
#define RED_MISC_CFG_I2C_SLV                                0x0008
#define RED_MISC_CFG_I2C_SLV_DEF                            0x2025
#define RED_MISC_CFG_I2C_SLV_FLD_TSUDAT                     9,0
#define RED_MISC_CFG_I2C_SLV_FLD_TSP                        13,10


#define RED_MISC_CFG_I2C_DRV_OFFSET                         0x0009
#define RED_MISC_CFG_I2C_DRV_SZ                             32
#define RED_MISC_CFG_I2C_DRV                                0x0009
#define RED_MISC_CFG_I2C_DRV_DEF                            0x1
#define RED_MISC_CFG_I2C_DRV_FLD_NAXI_WR_RSP                0
#define RED_MISC_CFG_I2C_DRV_FLD_NAXI_TIMEOUT_ENA           1
#define RED_MISC_CFG_I2C_DRV_FLD_NAXI_TIMEOUT_RLD           31,2


#define RED_MISC_TEST__EFUSE_OFFSET                         0x000a
#define RED_MISC_TEST__EFUSE_SZ                             1
#define RED_MISC_TEST__EFUSE                                0x000a
#define RED_MISC_TEST__EFUSE_DEF                            0x0
#define RED_MISC_TEST__EFUSE_FLD_FORCE_READ                 0


#define RED_MISC_TEST__EFUSE_READ_VALID_OFFSET              0x000b
#define RED_MISC_TEST__EFUSE_READ_VALID_SZ                  1
#define RED_MISC_TEST__EFUSE_READ_VALID                     0x000b
#define RED_MISC_TEST__EFUSE_READ_VALID_DEF                 0x0
#define RED_MISC_TEST__EFUSE_READ_VALID_FLD_                0


#define RED_MISC_CFG_JPC_OFFSET                             0x000c
#define RED_MISC_CFG_JPC_SZ                                 10
#define RED_MISC_CFG_JPC                                    0x000c
#define RED_MISC_CFG_JPC_DEF                                0x0
#define RED_MISC_CFG_JPC_FLD_CAPTURE_DR                     0
#define RED_MISC_CFG_JPC_FLD_UPDATE_DR                      1
#define RED_MISC_CFG_JPC_FLD_SHIFT_DR                       2
#define RED_MISC_CFG_JPC_FLD_SELECT_JPC_WDR                 3
#define RED_MISC_CFG_JPC_FLD_SELECT_JPC_WIR                 4
#define RED_MISC_CFG_JPC_FLD_SELECT_SMS_WDR                 5
#define RED_MISC_CFG_JPC_FLD_SELECT_SMS_WIR                 6
#define RED_MISC_CFG_JPC_FLD_TCK                            7
#define RED_MISC_CFG_JPC_FLD_TDI                            8
#define RED_MISC_CFG_JPC_FLD_SELECT_CPU_TCK                 9


#define RED_MISC_STA_JPC_OFFSET                             0x000d
#define RED_MISC_STA_JPC_SZ                                 1
#define RED_MISC_STA_JPC                                    0x000d
#define RED_MISC_STA_JPC_DEF                                0x0
#define RED_MISC_STA_JPC_FLD_SMSG_DATA                      0


#define RED_MISC_CFG_AVAGO_OFFSET                           0x000e
#define RED_MISC_CFG_AVAGO_SZ                               2
#define RED_MISC_CFG_AVAGO                                  0x000e
#define RED_MISC_CFG_AVAGO_DEF                              0x0
#define RED_MISC_CFG_AVAGO_FLD_MEM_BIST_LAUNCH              0
#define RED_MISC_CFG_AVAGO_FLD_MEM_BIST_RST_L               1


#define RED_MISC_STA_AVAGO_OFFSET                           0x000f
#define RED_MISC_STA_AVAGO_SZ                               2
#define RED_MISC_STA_AVAGO                                  0x000f
#define RED_MISC_STA_AVAGO_DEF                              0x0
#define RED_MISC_STA_AVAGO_FLD_MEM_BIST_GLOBAL_FAIL         0
#define RED_MISC_STA_AVAGO_FLD_MEM_BIST_READY               1


#define RED_MISC_CFG_PAD_OFFSET                             0x0010
#define RED_MISC_CFG_PAD_SZ                                 44
#define RED_MISC_CFG_PAD                                    0x0010
#define RED_MISC_CFG_PAD_00                                 0x0010
#define RED_MISC_CFG_PAD_00_DEF                             0xf
#define RED_MISC_CFG_PAD_01                                 0x0011
#define RED_MISC_CFG_PAD_01_DEF                             0x0
#define RED_MISC_CFG_PAD_FLD_HI_RX_ENDIAN_MODE              0
#define RED_MISC_CFG_PAD_00_FLD_HI_RX_ENDIAN_MODE           0
#define RED_MISC_CFG_PAD_FLD_HI_TX_ENDIAN_MODE              1
#define RED_MISC_CFG_PAD_00_FLD_HI_TX_ENDIAN_MODE           1
#define RED_MISC_CFG_PAD_FLD_NI_RX_ENDIAN_MODE              2
#define RED_MISC_CFG_PAD_00_FLD_NI_RX_ENDIAN_MODE           2
#define RED_MISC_CFG_PAD_FLD_NI_TX_ENDIAN_MODE              3
#define RED_MISC_CFG_PAD_00_FLD_NI_TX_ENDIAN_MODE           3
#define RED_MISC_CFG_PAD_FLD_HI_SYS_PLL_OBS_SEL             7,4
#define RED_MISC_CFG_PAD_00_FLD_HI_SYS_PLL_OBS_SEL          7,4
#define RED_MISC_CFG_PAD_FLD_NI_SYS_PLL_OBS_SEL             11,8
#define RED_MISC_CFG_PAD_00_FLD_NI_SYS_PLL_OBS_SEL          11,8
#define RED_MISC_CFG_PAD_FLD_DEBUG_DRV_IMP_CONFIG           13,12
#define RED_MISC_CFG_PAD_00_FLD_DEBUG_DRV_IMP_CONFIG        13,12
#define RED_MISC_CFG_PAD_FLD_DEBUG_SLEW_CONFIG              15,14
#define RED_MISC_CFG_PAD_00_FLD_DEBUG_SLEW_CONFIG           15,14
#define RED_MISC_CFG_PAD_FLD_NUOVA_PVT_OVERRIDE_DN          16
#define RED_MISC_CFG_PAD_00_FLD_NUOVA_PVT_OVERRIDE_DN       16
#define RED_MISC_CFG_PAD_FLD_NUOVA_PVT_OVERRIDE_UP          17
#define RED_MISC_CFG_PAD_00_FLD_NUOVA_PVT_OVERRIDE_UP       17
#define RED_MISC_CFG_PAD_FLD_NUOVA_PVT_OVR_DRV_DN           30,18
#define RED_MISC_CFG_PAD_00_FLD_NUOVA_PVT_OVR_DRV_DN        30,18
#define RED_MISC_CFG_PAD_FLD_NUOVA_PVT_OVR_DRV_UP           43,31
#define RED_MISC_CFG_PAD_00_FLD_NUOVA_PVT_OVR_DRV_UP_00     31
#define RED_MISC_CFG_PAD_01_FLD_NUOVA_PVT_OVR_DRV_UP_01     11,0


#define RED_MISC_STA_PAD_OFFSET                             0x0012
#define RED_MISC_STA_PAD_SZ                                 6
#define RED_MISC_STA_PAD                                    0x0012
#define RED_MISC_STA_PAD_DEF                                0x0
#define RED_MISC_STA_PAD_FLD_RED_PLL_HI_DLL_LOCK_312        0
#define RED_MISC_STA_PAD_FLD_RED_PLL_HI_PLL_LOCK_312        1
#define RED_MISC_STA_PAD_FLD_RED_PLL_NI_DLL_LOCK_312        2
#define RED_MISC_STA_PAD_FLD_RED_PLL_NI_PLL_LOCK_312        3
#define RED_MISC_STA_PAD_FLD_RED_PLL_SYS_DLL_LOCK_750       4
#define RED_MISC_STA_PAD_FLD_RED_PLL_SYS_PLL_LOCK_750       5


#define RED_MISC_INT_ERR_OFFSET                             0x0013
#define RED_MISC_INT_ERR_SZ                                 7
#define RED_MISC_INT_ERR                                    0x0013
#define RED_MISC_INT_ERR_DEF                                0x0
#define RED_MISC_INT_ERR_FLD_I2C_DRV_NAXI_RSP_AERR          0
#define RED_MISC_INT_ERR_FLD_I2C_DRV_NAXI_RSP_DERR          1
#define RED_MISC_INT_ERR_FLD_I2C_DRV_NAXI_RSP_TIMEOUT       2
#define RED_MISC_INT_ERR_FLD_I2C_DRV_NAXI_REQ_TIMEOUT       3
#define RED_MISC_INT_ERR_FLD_RNAXI_ADDRESS_ERROR            4
#define RED_MISC_INT_ERR_FLD_NAXI_RD_ADDRESS_ERROR          5
#define RED_MISC_INT_ERR_FLD_SBUS_WRITE_FAIL                6


#define RED_MISC_INT_ERR_MSK_OFFSET                         0x0014
#define RED_MISC_INT_ERR_MSK_SZ                             7
#define RED_MISC_INT_ERR_MSK                                0x0014
#define RED_MISC_INT_ERR_MSK_DEF                            0x0
#define RED_MISC_INT_ERR_MSK_FLD_I2C_DRV_NAXI_RSP_AERR      0
#define RED_MISC_INT_ERR_MSK_FLD_I2C_DRV_NAXI_RSP_DERR      1
#define RED_MISC_INT_ERR_MSK_FLD_I2C_DRV_NAXI_RSP_TIMEOUT   2
#define RED_MISC_INT_ERR_MSK_FLD_I2C_DRV_NAXI_REQ_TIMEOUT   3
#define RED_MISC_INT_ERR_MSK_FLD_RNAXI_ADDRESS_ERROR        4
#define RED_MISC_INT_ERR_MSK_FLD_NAXI_RD_ADDRESS_ERROR      5
#define RED_MISC_INT_ERR_MSK_FLD_SBUS_WRITE_FAIL            6


#define RED_MISC_INT_ERR_TST_OFFSET                         0x0015
#define RED_MISC_INT_ERR_TST_SZ                             7
#define RED_MISC_INT_ERR_TST                                0x0015
#define RED_MISC_INT_ERR_TST_DEF                            0x0
#define RED_MISC_INT_ERR_TST_FLD_I2C_DRV_NAXI_RSP_AERR      0
#define RED_MISC_INT_ERR_TST_FLD_I2C_DRV_NAXI_RSP_DERR      1
#define RED_MISC_INT_ERR_TST_FLD_I2C_DRV_NAXI_RSP_TIMEOUT   2
#define RED_MISC_INT_ERR_TST_FLD_I2C_DRV_NAXI_REQ_TIMEOUT   3
#define RED_MISC_INT_ERR_TST_FLD_RNAXI_ADDRESS_ERROR        4
#define RED_MISC_INT_ERR_TST_FLD_NAXI_RD_ADDRESS_ERROR      5
#define RED_MISC_INT_ERR_TST_FLD_SBUS_WRITE_FAIL            6


#define RED_MISC_STA_I2C_DRV_OFFSET                         0x0016
#define RED_MISC_STA_I2C_DRV_SZ                             28
#define RED_MISC_STA_I2C_DRV                                0x0016
#define RED_MISC_STA_I2C_DRV_DEF                            0x0
#define RED_MISC_STA_I2C_DRV_FLD_ERR_NAXI_TYPE              2,0
#define RED_MISC_STA_I2C_DRV_FLD_ERR_NAXI_ATTR              5,3
#define RED_MISC_STA_I2C_DRV_FLD_ERR_NAXI_ADDR              27,6


#define RED_MISC_STA_RNAXI_ERROR_ADDR_OFFSET                0x0017
#define RED_MISC_STA_RNAXI_ERROR_ADDR_SZ                    32
#define RED_MISC_STA_RNAXI_ERROR_ADDR                       0x0017
#define RED_MISC_STA_RNAXI_ERROR_ADDR_DEF                   0x0
#define RED_MISC_STA_RNAXI_ERROR_ADDR_FLD_                  31,0


#define RED_MISC_STA_NAXI_RD_ERROR_ADDR_OFFSET              0x0018
#define RED_MISC_STA_NAXI_RD_ERROR_ADDR_SZ                  32
#define RED_MISC_STA_NAXI_RD_ERROR_ADDR                     0x0018
#define RED_MISC_STA_NAXI_RD_ERROR_ADDR_DEF                 0x0
#define RED_MISC_STA_NAXI_RD_ERROR_ADDR_FLD_                31,0


#define RED_MISC_RNAXI_INTERRUPT_READ_OFFSET                0x0019
#define RED_MISC_RNAXI_INTERRUPT_READ_SZ                    1
#define RED_MISC_RNAXI_INTERRUPT_READ                       0x0019
#define RED_MISC_RNAXI_INTERRUPT_READ_DEF                   0x0
#define RED_MISC_RNAXI_INTERRUPT_READ_FLD_                  0


#define RED_MISC_CFG_DEBUG_PORT_OFFSET                      0x001a
#define RED_MISC_CFG_DEBUG_PORT_SZ                          5
#define RED_MISC_CFG_DEBUG_PORT                             0x001a
#define RED_MISC_CFG_DEBUG_PORT_DEF                         0x10
#define RED_MISC_CFG_DEBUG_PORT_FLD_EN                      0
#define RED_MISC_CFG_DEBUG_PORT_FLD_SELECT                  3,1
#define RED_MISC_CFG_DEBUG_PORT_FLD_OE                      4


#define RED_MISC_DEBUG_DATA_OFFSET                          0x001b
#define RED_MISC_DEBUG_DATA_SZ                              16
#define RED_MISC_DEBUG_DATA                                 0x001b
#define RED_MISC_DEBUG_DATA_DEF                             0x0
#define RED_MISC_DEBUG_DATA_FLD_                            15,0


#define RED_MISC_JTAG_ID_OFFSET                             0x001c
#define RED_MISC_JTAG_ID_SZ                                 32
#define RED_MISC_JTAG_ID                                    0x001c
#define RED_MISC_JTAG_ID_DEF                                0x0
#define RED_MISC_JTAG_ID_FLD_                               31,0


#define RED_MISC_DIE_ID_OFFSET                              0x0020
#define RED_MISC_DIE_ID_SZ                                  88
#define RED_MISC_DIE_ID                                     0x0020
#define RED_MISC_DIE_ID_00                                  0x0020
#define RED_MISC_DIE_ID_00_DEF                              0x0
#define RED_MISC_DIE_ID_01                                  0x0021
#define RED_MISC_DIE_ID_01_DEF                              0x0
#define RED_MISC_DIE_ID_02                                  0x0022
#define RED_MISC_DIE_ID_02_DEF                              0x0
#define RED_MISC_DIE_ID_FLD_                                87,0
#define RED_MISC_DIE_ID_00_FLD__00                          31,0
#define RED_MISC_DIE_ID_01_FLD__01                          31,0
#define RED_MISC_DIE_ID_02_FLD__02                          23,0


#define RED_MISC_MISC_VERSION_OFFSET                        0x0023
#define RED_MISC_MISC_VERSION_SZ                            32
#define RED_MISC_MISC_VERSION                               0x0023
#define RED_MISC_MISC_VERSION_DEF                           0x00070919
#define RED_MISC_MISC_VERSION_FLD_                          31,0


#define RED_MISC_STA_SPARE_OFFSET                           0x0024
#define RED_MISC_STA_SPARE_SZ                               32
#define RED_MISC_STA_SPARE                                  0x0024
#define RED_MISC_STA_SPARE_DEF                              RDW_VERSION_MISC_NF_STA_DFLT
#define RED_MISC_STA_SPARE_DEF_B                            RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_MISC_STA_SPARE_FLD_                             31,0


#define RED_MISC_DHS_SBUS_OFFSET                            0x10000
#define RED_MISC_DHS_SBUS_ARRAYSIZE                         65536
#define RED_MISC_DHS_SBUS_ARRAYSKIP                         1
#define RED_MISC_DHS_SBUS_SZ                                32
#define RED_MISC_DHS_SBUS                                   0x10000
#define RED_MISC_DHS_SBUS_DEF                               0x0
#define RED_MISC_DHS_SBUS_FLD_                              31,0


#define RED_NF_CFG_REG0_OFFSET                              0x0000
#define RED_NF_CFG_REG0_SZ                                  23
#define RED_NF_CFG_REG0                                     0x20000
#define RED_NF_CFG_REG0_DEF                                 0x0
#define RED_NF_CFG_REG0_FLD_NIF0_MASK                       10,0
#define RED_NF_CFG_REG0_FLD_NIF1_MASK                       22,12


#define RED_NF_CFG_REG1_OFFSET                              0x0001
#define RED_NF_CFG_REG1_SZ                                  26
#define RED_NF_CFG_REG1                                     0x20001
#define RED_NF_CFG_REG1_DEF                                 0x0
#define RED_NF_CFG_REG1_FLD_NIF2_MASK                       10,0
#define RED_NF_CFG_REG1_FLD_NIF3_MASK                       22,12
#define RED_NF_CFG_REG1_FLD_ECC_DBL_CRCTN                   24
#define RED_NF_CFG_REG1_FLD_ECC_DBL_DTCTN                   25


#define RED_NF_STA_ECC_CE_OFFSET                            0x0002
#define RED_NF_STA_ECC_CE_SZ                                20
#define RED_NF_STA_ECC_CE                                   0x20002
#define RED_NF_STA_ECC_CE_DEF                               0x0
#define RED_NF_STA_ECC_CE_FLD_MCST_ECC_CE_SYM               4,0
#define RED_NF_STA_ECC_CE_FLD_MCST_ECC_CE_ADDR              19,8


#define RED_NF_STA_ECC_UCE_OFFSET                           0x0003
#define RED_NF_STA_ECC_UCE_SZ                               20
#define RED_NF_STA_ECC_UCE                                  0x20003
#define RED_NF_STA_ECC_UCE_DEF                              0x0
#define RED_NF_STA_ECC_UCE_FLD_MCST_ECC_UCE_SYM             4,0
#define RED_NF_STA_ECC_UCE_FLD_MCST_ECC_UCE_ADDR            19,8


#define RED_NF_CNT_MCST_ECC_CE_OFFSET                       0x0004
#define RED_NF_CNT_MCST_ECC_CE_SZ                           8
#define RED_NF_CNT_MCST_ECC_CE                              0x20004
#define RED_NF_CNT_MCST_ECC_CE_DEF                          0x0
#define RED_NF_CNT_MCST_ECC_CE_FLD_                         7,0


#define RED_NF_CNT_MCST_ECC_UCE_OFFSET                      0x0005
#define RED_NF_CNT_MCST_ECC_UCE_SZ                          8
#define RED_NF_CNT_MCST_ECC_UCE                             0x20005
#define RED_NF_CNT_MCST_ECC_UCE_DEF                         0x0
#define RED_NF_CNT_MCST_ECC_UCE_FLD_                        7,0


#define RED_NF_INT_VEC_OFFSET                               0x0006
#define RED_NF_INT_VEC_SZ                                   2
#define RED_NF_INT_VEC                                      0x20006
#define RED_NF_INT_VEC_DEF                                  0x0
#define RED_NF_INT_VEC_FLD_MCST_ECC_CE                      0
#define RED_NF_INT_VEC_FLD_MCST_ECC_UCE                     1


#define RED_NF_INT_VEC_MSK_OFFSET                           0x0007
#define RED_NF_INT_VEC_MSK_SZ                               2
#define RED_NF_INT_VEC_MSK                                  0x20007
#define RED_NF_INT_VEC_MSK_DEF                              0x0
#define RED_NF_INT_VEC_MSK_FLD_MCST_ECC_CE                  0
#define RED_NF_INT_VEC_MSK_FLD_MCST_ECC_UCE                 1


#define RED_NF_INT_VEC_TST_OFFSET                           0x0008
#define RED_NF_INT_VEC_TST_SZ                               2
#define RED_NF_INT_VEC_TST                                  0x20008
#define RED_NF_INT_VEC_TST_DEF                              0x0
#define RED_NF_INT_VEC_TST_FLD_MCST_ECC_CE                  0
#define RED_NF_INT_VEC_TST_FLD_MCST_ECC_UCE                 1


#define RED_NF_CFG_MCST_MEMIF_OFFSET                        0x0009
#define RED_NF_CFG_MCST_MEMIF_SZ                            19
#define RED_NF_CFG_MCST_MEMIF                               0x20009
#define RED_NF_CFG_MCST_MEMIF_DEF                           0x0
#define RED_NF_CFG_MCST_MEMIF_FLD_COL_SEL                   3,0
#define RED_NF_CFG_MCST_MEMIF_FLD_ECC_BYPASS                4
#define RED_NF_CFG_MCST_MEMIF_FLD_FORCE_ENABLE              5
#define RED_NF_CFG_MCST_MEMIF_FLD_FORCE_DRDY                6
#define RED_NF_CFG_MCST_MEMIF_FLD_END                       18,7


#define RED_NF_DHS_MCST_MEMIF_CMD_OFFSET                    0x000a
#define RED_NF_DHS_MCST_MEMIF_CMD_SZ                        25
#define RED_NF_DHS_MCST_MEMIF_CMD                           0x2000a
#define RED_NF_DHS_MCST_MEMIF_CMD_DEF                       0xc00
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOINC               0
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOWR                1
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTORD                2
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_IMMWR                 3
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_IMMRD                 4
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOFILL              5
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOVRFY              6
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOTEST              7
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOFLIP              8
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_AUTOLOOP              9
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_DIRACC                10
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_DIRADDR               11
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_RESERVED              15,12
#define RED_NF_DHS_MCST_MEMIF_CMD_FLD_UNUSED_BITS           24,16


#define RED_NF_DHS_MCST_MEMIF_STA_OFFSET                    0x000b
#define RED_NF_DHS_MCST_MEMIF_STA_SZ                        6
#define RED_NF_DHS_MCST_MEMIF_STA                           0x2000b
#define RED_NF_DHS_MCST_MEMIF_STA_DEF                       0x0
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_AUTOWR_ERR            0
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_IMMWR_ERR             1
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_RD_VALID              2
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_WR_BUSY               3
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_AUTOTEST_DONE         4
#define RED_NF_DHS_MCST_MEMIF_STA_FLD_AUTOVRFY_ERR          5


#define RED_NF_DHS_MCST_MEMIF_ADDR_OFFSET                   0x000c
#define RED_NF_DHS_MCST_MEMIF_ADDR_SZ                       12
#define RED_NF_DHS_MCST_MEMIF_ADDR                          0x2000c
#define RED_NF_DHS_MCST_MEMIF_ADDR_DEF                      0x0
#define RED_NF_DHS_MCST_MEMIF_ADDR_FLD_FIELD                11,0


#define RED_NF_DHS_MCST_MEMIF_DATA_OFFSET                   0x1000
#define RED_NF_DHS_MCST_MEMIF_DATA_ARRAYSIZE                4096
#define RED_NF_DHS_MCST_MEMIF_DATA_ARRAYSKIP                1
#define RED_NF_DHS_MCST_MEMIF_DATA_SZ                       16
#define RED_NF_DHS_MCST_MEMIF_DATA                          0x21000
#define RED_NF_DHS_MCST_MEMIF_DATA_DEF                      0x0
#define RED_NF_DHS_MCST_MEMIF_DATA_FLD_MVCTR                9,0
#define RED_NF_DHS_MCST_MEMIF_DATA_FLD_DROP                 10
#define RED_NF_DHS_MCST_MEMIF_DATA_FLD_ECC                  15,11


#define RED_NF_CFG_DEBUG_OFFSET                             0x2000
#define RED_NF_CFG_DEBUG_SZ                                 5
#define RED_NF_CFG_DEBUG                                    0x22000
#define RED_NF_CFG_DEBUG_DEF                                0x0
#define RED_NF_CFG_DEBUG_FLD_ENABLE                         0
#define RED_NF_CFG_DEBUG_FLD_SELECT                         4,1


#define RED_NF_MISC_VERSION_OFFSET                          0x2001
#define RED_NF_MISC_VERSION_SZ                              32
#define RED_NF_MISC_VERSION                                 0x22001
#define RED_NF_MISC_VERSION_DEF                             0x00070919
#define RED_NF_MISC_VERSION_FLD_                            31,0


#define RED_NF_STA_SPARE_OFFSET                             0x2002
#define RED_NF_STA_SPARE_SZ                                 32
#define RED_NF_STA_SPARE                                    0x22002
#define RED_NF_STA_SPARE_DEF                                RDW_VERSION_MISC_NF_STA_DFLT
#define RED_NF_STA_SPARE_DEF_B                              RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_NF_STA_SPARE_FLD_                               31,0


#define RED_CI_DHS_MAC_STAT_OFFSET                          0x0000
#define RED_CI_DHS_MAC_STAT_ARRAYSIZE                       53
#define RED_CI_DHS_MAC_STAT_ARRAYSKIP                       1
#define RED_CI_DHS_MAC_STAT_SZ                              32
#define RED_CI0_DHS_MAC_STAT                                0x28000
#define RED_CI_DHS_MAC_STAT_DEF                             0x0
#define RED_CI_DHS_MAC_STAT_FLD_                            31,0


#define RED_CI_CNT_MAC_RX_OCTET_OFLO_OFFSET                 0x0040
#define RED_CI_CNT_MAC_RX_OCTET_OFLO_SZ                     32
#define RED_CI0_CNT_MAC_RX_OCTET_OFLO                       0x28040
#define RED_CI_CNT_MAC_RX_OCTET_OFLO_DEF                    0x0
#define RED_CI_CNT_MAC_RX_OCTET_OFLO_FLD_                   31,0


#define RED_CI_CNT_MAC_TX_OCTET_OFLO_OFFSET                 0x0041
#define RED_CI_CNT_MAC_TX_OCTET_OFLO_SZ                     32
#define RED_CI0_CNT_MAC_TX_OCTET_OFLO                       0x28041
#define RED_CI_CNT_MAC_TX_OCTET_OFLO_DEF                    0x0
#define RED_CI_CNT_MAC_TX_OCTET_OFLO_FLD_                   31,0


#define RED_CI_PORT_CFG_OFFSET                              0x0042
#define RED_CI_PORT_CFG_SZ                                  14
#define RED_CI0_PORT_CFG                                    0x28042
#define RED_CI_PORT_CFG_DEF                                 0x802
#define RED_CI_PORT_CFG_FLD_CIF_VNTAG_MODE                  0
#define RED_CI_PORT_CFG_FLD_CIF_VNTAG_PRSING_EN             1
#define RED_CI_PORT_CFG_FLD_NIF_PORTS_VNTAG_MODE            5,2
#define RED_CI_PORT_CFG_FLD_RX_VNTAG_PASSTHRU               6
#define RED_CI_PORT_CFG_FLD_TX_VNTAG_PASSTHRU               7
#define RED_CI_PORT_CFG_FLD_CMTAG_VERSION                   9,8
#define RED_CI_PORT_CFG_FLD_TX_ERR_EN                       10
#define RED_CI_PORT_CFG_FLD_RX_ERR_EN                       11
#define RED_CI_PORT_CFG_FLD_TX_DEBUG_EN                     12
#define RED_CI_PORT_CFG_FLD_RX_DEBUG_EN                     13


#define RED_CI_GBE_CFG_MAC_OFFSET                           0x0043
#define RED_CI_GBE_CFG_MAC_SZ                               10
#define RED_CI0_GBE_CFG_MAC                                 0x28043
#define RED_CI_GBE_CFG_MAC_DEF                              0x40
#define RED_CI_GBE_CFG_MAC_FLD_RUNT_PKT_SIZE                7,0
#define RED_CI_GBE_CFG_MAC_FLD_SW_RST                       8
#define RED_CI_GBE_CFG_MAC_FLD_MII_NIBBLE_SWAP              9


#define RED_CI_CFG_EG_NSPI_TIMER_OFFSET                     0x0044
#define RED_CI_CFG_EG_NSPI_TIMER_SZ                         16
#define RED_CI0_CFG_EG_NSPI_TIMER                           0x28044
#define RED_CI_CFG_EG_NSPI_TIMER_DEF                        0x20
#define RED_CI_CFG_EG_NSPI_TIMER_FLD_                       15,0


#define RED_CI_INT_VEC_OFFSET                               0x0045
#define RED_CI_INT_VEC_SZ                                   9
#define RED_CI0_INT_VEC                                     0x28045
#define RED_CI_INT_VEC_DEF                                  0x0
#define RED_CI_INT_VEC_FLD_TX_RUNT_PKT_DROP                 0
#define RED_CI_INT_VEC_FLD_RX_RUNT_PKT_DROP                 1
#define RED_CI_INT_VEC_FLD_FROM_SWITCH_DROP                 2
#define RED_CI_INT_VEC_FLD_FROM_HOST_MC_DROP                3
#define RED_CI_INT_VEC_FLD_FROM_HOST_UC_DROP                4
#define RED_CI_INT_VEC_FLD_TX_PRSR_L2_ERR                   5
#define RED_CI_INT_VEC_FLD_RX_PRSR_L2_ERR                   6
#define RED_CI_INT_VEC_FLD_TX_CRC_ERR                       7
#define RED_CI_INT_VEC_FLD_RX_CRC_ERR                       8


#define RED_CI_INT_VEC_MSK_OFFSET                           0x0046
#define RED_CI_INT_VEC_MSK_SZ                               9
#define RED_CI0_INT_VEC_MSK                                 0x28046
#define RED_CI_INT_VEC_MSK_DEF                              0x0
#define RED_CI_INT_VEC_MSK_FLD_TX_RUNT_PKT_DROP             0
#define RED_CI_INT_VEC_MSK_FLD_RX_RUNT_PKT_DROP             1
#define RED_CI_INT_VEC_MSK_FLD_FROM_SWITCH_DROP             2
#define RED_CI_INT_VEC_MSK_FLD_FROM_HOST_MC_DROP            3
#define RED_CI_INT_VEC_MSK_FLD_FROM_HOST_UC_DROP            4
#define RED_CI_INT_VEC_MSK_FLD_TX_PRSR_L2_ERR               5
#define RED_CI_INT_VEC_MSK_FLD_RX_PRSR_L2_ERR               6
#define RED_CI_INT_VEC_MSK_FLD_TX_CRC_ERR                   7
#define RED_CI_INT_VEC_MSK_FLD_RX_CRC_ERR                   8


#define RED_CI_INT_VEC_TST_OFFSET                           0x0047
#define RED_CI_INT_VEC_TST_SZ                               9
#define RED_CI0_INT_VEC_TST                                 0x28047
#define RED_CI_INT_VEC_TST_DEF                              0x0
#define RED_CI_INT_VEC_TST_FLD_TX_RUNT_PKT_DROP             0
#define RED_CI_INT_VEC_TST_FLD_RX_RUNT_PKT_DROP             1
#define RED_CI_INT_VEC_TST_FLD_FROM_SWITCH_DROP             2
#define RED_CI_INT_VEC_TST_FLD_FROM_HOST_MC_DROP            3
#define RED_CI_INT_VEC_TST_FLD_FROM_HOST_UC_DROP            4
#define RED_CI_INT_VEC_TST_FLD_TX_PRSR_L2_ERR               5
#define RED_CI_INT_VEC_TST_FLD_RX_PRSR_L2_ERR               6
#define RED_CI_INT_VEC_TST_FLD_TX_CRC_ERR                   7
#define RED_CI_INT_VEC_TST_FLD_RX_CRC_ERR                   8


#define RED_CI_INT_ERR_VEC_OFFSET                           0x0048
#define RED_CI_INT_ERR_VEC_SZ                               30
#define RED_CI0_INT_ERR_VEC                                 0x28048
#define RED_CI_INT_ERR_VEC_DEF                              0x0
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_IN_RX_ERR            0
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_GBOX2TO1_ERR         1
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_RUNT_DROP_ERR        2
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_PAD_DCPLR_ERR        3
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_CRC_CHK_ERR          4
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_CRC_DEL_ERR          5
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_PRSR_ERR             6
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_FIFO_ERR             7
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_QTAG_ERR             8
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_QTAG_DCPLR_ERR       9
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_VNTAG_ERR            10
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_PKTDRP_ERR           11
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_PAD_ERR              12
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_CRCGEN_ERR           13
#define RED_CI_INT_ERR_VEC_FLD_RXDPATH_OUT_ERR              14
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_IN_RX_ERR            15
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_GBOX2TO1_ERR         16
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_RUNT_DROP_ERR        17
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_PAD_DCPLR_ERR        18
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_CRC_CHK_ERR          19
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_CRC_DEL_ERR          20
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_PRSR_ERR             21
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_FIFO_ERR             22
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_QTAG_ERR             23
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_QTAG_DCPLR_ERR       24
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_VNTAG_ERR            25
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_PKTDRP_ERR           26
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_PAD_ERR              27
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_CRCGEN_ERR           28
#define RED_CI_INT_ERR_VEC_FLD_TXDPATH_OUT_ERR              29


#define RED_CI_INT_ERR_VEC_MSK_OFFSET                       0x0049
#define RED_CI_INT_ERR_VEC_MSK_SZ                           30
#define RED_CI0_INT_ERR_VEC_MSK                             0x28049
#define RED_CI_INT_ERR_VEC_MSK_DEF                          0x0
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_IN_RX_ERR        0
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_GBOX2TO1_ERR     1
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_RUNT_DROP_ERR    2
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_PAD_DCPLR_ERR    3
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_CRC_CHK_ERR      4
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_CRC_DEL_ERR      5
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_PRSR_ERR         6
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_FIFO_ERR         7
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_QTAG_ERR         8
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_QTAG_DCPLR_ERR   9
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_VNTAG_ERR        10
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_PKTDRP_ERR       11
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_PAD_ERR          12
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_CRCGEN_ERR       13
#define RED_CI_INT_ERR_VEC_MSK_FLD_RXDPATH_OUT_ERR          14
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_IN_RX_ERR        15
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_GBOX2TO1_ERR     16
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_RUNT_DROP_ERR    17
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_PAD_DCPLR_ERR    18
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_CRC_CHK_ERR      19
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_CRC_DEL_ERR      20
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_PRSR_ERR         21
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_FIFO_ERR         22
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_QTAG_ERR         23
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_QTAG_DCPLR_ERR   24
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_VNTAG_ERR        25
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_PKTDRP_ERR       26
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_PAD_ERR          27
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_CRCGEN_ERR       28
#define RED_CI_INT_ERR_VEC_MSK_FLD_TXDPATH_OUT_ERR          29


#define RED_CI_INT_ERR_VEC_TST_OFFSET                       0x004a
#define RED_CI_INT_ERR_VEC_TST_SZ                           30
#define RED_CI0_INT_ERR_VEC_TST                             0x2804a
#define RED_CI_INT_ERR_VEC_TST_DEF                          0x0
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_IN_RX_ERR        0
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_GBOX2TO1_ERR     1
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_RUNT_DROP_ERR    2
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_PAD_DCPLR_ERR    3
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_CRC_CHK_ERR      4
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_CRC_DEL_ERR      5
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_PRSR_ERR         6
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_FIFO_ERR         7
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_QTAG_ERR         8
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_QTAG_DCPLR_ERR   9
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_VNTAG_ERR        10
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_PKTDRP_ERR       11
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_PAD_ERR          12
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_CRCGEN_ERR       13
#define RED_CI_INT_ERR_VEC_TST_FLD_RXDPATH_OUT_ERR          14
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_IN_RX_ERR        15
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_GBOX2TO1_ERR     16
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_RUNT_DROP_ERR    17
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_PAD_DCPLR_ERR    18
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_CRC_CHK_ERR      19
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_CRC_DEL_ERR      20
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_PRSR_ERR         21
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_FIFO_ERR         22
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_QTAG_ERR         23
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_QTAG_DCPLR_ERR   24
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_VNTAG_ERR        25
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_PKTDRP_ERR       26
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_PAD_ERR          27
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_CRCGEN_ERR       28
#define RED_CI_INT_ERR_VEC_TST_FLD_TXDPATH_OUT_ERR          29


#define RED_CI_STA_TX_RUNT_PKT_SIZE_OFFSET                  0x004b
#define RED_CI_STA_TX_RUNT_PKT_SIZE_SZ                      8
#define RED_CI0_STA_TX_RUNT_PKT_SIZE                        0x2804b
#define RED_CI_STA_TX_RUNT_PKT_SIZE_DEF                     0x0
#define RED_CI_STA_TX_RUNT_PKT_SIZE_FLD_                    7,0


#define RED_CI_STA_RX_RUNT_PKT_SIZE_OFFSET                  0x004c
#define RED_CI_STA_RX_RUNT_PKT_SIZE_SZ                      8
#define RED_CI0_STA_RX_RUNT_PKT_SIZE                        0x2804c
#define RED_CI_STA_RX_RUNT_PKT_SIZE_DEF                     0x0
#define RED_CI_STA_RX_RUNT_PKT_SIZE_FLD_                    7,0


#define RED_CI_DHS_RX_FCOE_CNT_OFFSET                       0x0050
#define RED_CI_DHS_RX_FCOE_CNT_ARRAYSIZE                    4
#define RED_CI_DHS_RX_FCOE_CNT_ARRAYSKIP                    2
#define RED_CI_DHS_RX_FCOE_CNT_SZ                           36
#define RED_CI0_DHS_RX_FCOE_CNT                             0x28050
#define RED_CI0_DHS_RX_FCOE_CNT_00                          0x28050
#define RED_CI_DHS_RX_FCOE_CNT_00_DEF                       0x0
#define RED_CI0_DHS_RX_FCOE_CNT_01                          0x28051
#define RED_CI_DHS_RX_FCOE_CNT_01_DEF                       0x0
#define RED_CI_DHS_RX_FCOE_CNT_FLD_                         35,0
#define RED_CI_DHS_RX_FCOE_CNT_00_FLD__00                   31,0
#define RED_CI_DHS_RX_FCOE_CNT_01_FLD__01                   3,0
#define RED_CI_DHS_RX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_CI_DHS_RX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_CI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_CI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_CI_DHS_TX_FCOE_CNT_OFFSET                       0x0058
#define RED_CI_DHS_TX_FCOE_CNT_ARRAYSIZE                    4
#define RED_CI_DHS_TX_FCOE_CNT_ARRAYSKIP                    2
#define RED_CI_DHS_TX_FCOE_CNT_SZ                           36
#define RED_CI0_DHS_TX_FCOE_CNT                             0x28058
#define RED_CI0_DHS_TX_FCOE_CNT_00                          0x28058
#define RED_CI_DHS_TX_FCOE_CNT_00_DEF                       0x0
#define RED_CI0_DHS_TX_FCOE_CNT_01                          0x28059
#define RED_CI_DHS_TX_FCOE_CNT_01_DEF                       0x0
#define RED_CI_DHS_TX_FCOE_CNT_FLD_                         35,0
#define RED_CI_DHS_TX_FCOE_CNT_00_FLD__00                   31,0
#define RED_CI_DHS_TX_FCOE_CNT_01_FLD__01                   3,0
#define RED_CI_DHS_TX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_CI_DHS_TX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_CI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_CI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_CI_STA_STAT_UPPER_OFFSET                        0x0060
#define RED_CI_STA_STAT_UPPER_SZ                            4
#define RED_CI0_STA_STAT_UPPER                              0x28060
#define RED_CI_STA_STAT_UPPER_DEF                           0x0
#define RED_CI_STA_STAT_UPPER_FLD_                          3,0


#define RED_CI_CNT_TX_RUNT_PKT_DROP_OFFSET                  0x0061
#define RED_CI_CNT_TX_RUNT_PKT_DROP_SZ                      8
#define RED_CI0_CNT_TX_RUNT_PKT_DROP                        0x28061
#define RED_CI_CNT_TX_RUNT_PKT_DROP_DEF                     0x0
#define RED_CI_CNT_TX_RUNT_PKT_DROP_FLD_                    7,0


#define RED_CI_CNT_RX_RUNT_PKT_DROP_OFFSET                  0x0062
#define RED_CI_CNT_RX_RUNT_PKT_DROP_SZ                      8
#define RED_CI0_CNT_RX_RUNT_PKT_DROP                        0x28062
#define RED_CI_CNT_RX_RUNT_PKT_DROP_DEF                     0x0
#define RED_CI_CNT_RX_RUNT_PKT_DROP_FLD_                    7,0


#define RED_CI_CNT_SWITCH_DROP_OFFSET                       0x0063
#define RED_CI_CNT_SWITCH_DROP_SZ                           8
#define RED_CI0_CNT_SWITCH_DROP                             0x28063
#define RED_CI_CNT_SWITCH_DROP_DEF                          0x0
#define RED_CI_CNT_SWITCH_DROP_FLD_                         7,0


#define RED_CI_CNT_HOST_MC_DROP_OFFSET                      0x0064
#define RED_CI_CNT_HOST_MC_DROP_SZ                          8
#define RED_CI0_CNT_HOST_MC_DROP                            0x28064
#define RED_CI_CNT_HOST_MC_DROP_DEF                         0x0
#define RED_CI_CNT_HOST_MC_DROP_FLD_                        7,0


#define RED_CI_CNT_HOST_UC_DROP_OFFSET                      0x0065
#define RED_CI_CNT_HOST_UC_DROP_SZ                          8
#define RED_CI0_CNT_HOST_UC_DROP                            0x28065
#define RED_CI_CNT_HOST_UC_DROP_DEF                         0x0
#define RED_CI_CNT_HOST_UC_DROP_FLD_                        7,0


#define RED_CI_CNT_TX_CRC_ERR_OFFSET                        0x0066
#define RED_CI_CNT_TX_CRC_ERR_SZ                            4
#define RED_CI0_CNT_TX_CRC_ERR                              0x28066
#define RED_CI_CNT_TX_CRC_ERR_DEF                           0x0
#define RED_CI_CNT_TX_CRC_ERR_FLD_                          3,0


#define RED_CI_CNT_RX_CRC_ERR_OFFSET                        0x0067
#define RED_CI_CNT_RX_CRC_ERR_SZ                            4
#define RED_CI0_CNT_RX_CRC_ERR                              0x28067
#define RED_CI_CNT_RX_CRC_ERR_DEF                           0x0
#define RED_CI_CNT_RX_CRC_ERR_FLD_                          3,0


#define RED_CI_CFG_CI_VERSION_OFFSET                        0x0068
#define RED_CI_CFG_CI_VERSION_SZ                            32
#define RED_CI0_CFG_CI_VERSION                              0x28068
#define RED_CI_CFG_CI_VERSION_DEF                           0x00070919
#define RED_CI_CFG_CI_VERSION_FLD_                          31,0


#define RED_CI_STA_CI_SPARE_OFFSET                          0x0069
#define RED_CI_STA_CI_SPARE_SZ                              32
#define RED_CI0_STA_CI_SPARE                                0x28069
#define RED_CI_STA_CI_SPARE_DEF                             RDW_VERSION_MISC_NF_STA_DFLT
#define RED_CI_STA_CI_SPARE_DEF_B                           RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_CI_STA_CI_SPARE_FLD_                            31,0


#define RED_CI_CFG_DEBUG_OFFSET                             0x006a
#define RED_CI_CFG_DEBUG_SZ                                 12
#define RED_CI0_CFG_DEBUG                                   0x2806a
#define RED_CI_CFG_DEBUG_DEF                                0x0
#define RED_CI_CFG_DEBUG_FLD_ENABLE                         0
#define RED_CI_CFG_DEBUG_FLD_SELECT                         5,1
#define RED_CI_CFG_DEBUG_FLD_MUX_CTL                        11,6


#define RED_CI_DHS_FIN_OFFSET                               0x006c
#define RED_CI_DHS_FIN_SZ                                   70
#define RED_CI0_DHS_FIN                                     0x2806c
#define RED_CI0_DHS_FIN_00                                  0x2806c
#define RED_CI_DHS_FIN_00_DEF                               0x0
#define RED_CI0_DHS_FIN_01                                  0x2806d
#define RED_CI_DHS_FIN_01_DEF                               0x0
#define RED_CI0_DHS_FIN_02                                  0x2806e
#define RED_CI_DHS_FIN_02_DEF                               0x0
#define RED_CI_DHS_FIN_FLD_                                 69,0
#define RED_CI_DHS_FIN_00_FLD__00                           31,0
#define RED_CI_DHS_FIN_01_FLD__01                           31,0
#define RED_CI_DHS_FIN_02_FLD__02                           5,0


#define RED_CI_DHS_FOUT_OFFSET                              0x0070
#define RED_CI_DHS_FOUT_SZ                                  70
#define RED_CI0_DHS_FOUT                                    0x28070
#define RED_CI0_DHS_FOUT_00                                 0x28070
#define RED_CI_DHS_FOUT_00_DEF                              0x0
#define RED_CI0_DHS_FOUT_01                                 0x28071
#define RED_CI_DHS_FOUT_01_DEF                              0x0
#define RED_CI0_DHS_FOUT_02                                 0x28072
#define RED_CI_DHS_FOUT_02_DEF                              0x0
#define RED_CI_DHS_FOUT_FLD_                                69,0
#define RED_CI_DHS_FOUT_00_FLD__00                          31,0
#define RED_CI_DHS_FOUT_01_FLD__01                          31,0
#define RED_CI_DHS_FOUT_02_FLD__02                          5,0


#define RED_CI_CFG_ETH_TYPE_FCOE_OFFSET                     0x0073
#define RED_CI_CFG_ETH_TYPE_FCOE_SZ                         16
#define RED_CI0_CFG_ETH_TYPE_FCOE                           0x28073
#define RED_CI_CFG_ETH_TYPE_FCOE_DEF                        0x8906
#define RED_CI_CFG_ETH_TYPE_FCOE_FLD_                       15,0


#define RED_CI_CFG_ETH_TYPE_VNTAG_OFFSET                    0x0074
#define RED_CI_CFG_ETH_TYPE_VNTAG_SZ                        16
#define RED_CI0_CFG_ETH_TYPE_VNTAG                          0x28074
#define RED_CI_CFG_ETH_TYPE_VNTAG_DEF                       0x564e
#define RED_CI_CFG_ETH_TYPE_VNTAG_FLD_                      15,0


#define RED_CI_CFG_ETH_TYPE_STAG_OFFSET                     0x0075
#define RED_CI_CFG_ETH_TYPE_STAG_SZ                         16
#define RED_CI0_CFG_ETH_TYPE_STAG                           0x28075
#define RED_CI_CFG_ETH_TYPE_STAG_DEF                        0x88a8
#define RED_CI_CFG_ETH_TYPE_STAG_FLD_                       15,0


#define RED_CI_CFG_ETH_TYPE_CMD_OFFSET                      0x0076
#define RED_CI_CFG_ETH_TYPE_CMD_SZ                          16
#define RED_CI0_CFG_ETH_TYPE_CMD                            0x28076
#define RED_CI_CFG_ETH_TYPE_CMD_DEF                         0x8850
#define RED_CI_CFG_ETH_TYPE_CMD_FLD_                        15,0


#define RED_CI_CFG_ETH_TYPE_CMTAG_OFFSET                    0x0077
#define RED_CI_CFG_ETH_TYPE_CMTAG_SZ                        16
#define RED_CI0_CFG_ETH_TYPE_CMTAG                          0x28077
#define RED_CI_CFG_ETH_TYPE_CMTAG_DEF                       0x8904
#define RED_CI_CFG_ETH_TYPE_CMTAG_FLD_                      15,0


#define RED_CI_CFG_MAX_CMD_SIZE_OFFSET                      0x0078
#define RED_CI_CFG_MAX_CMD_SIZE_SZ                          8
#define RED_CI0_CFG_MAX_CMD_SIZE                            0x28078
#define RED_CI_CFG_MAX_CMD_SIZE_DEF                         0x4
#define RED_CI_CFG_MAX_CMD_SIZE_FLD_                        7,0


#define RED_CI_RX_VIF_MIN_OFFSET                            0x0079
#define RED_CI_RX_VIF_MIN_SZ                                12
#define RED_CI0_RX_VIF_MIN                                  0x28079
#define RED_CI_RX_VIF_MIN_DEF                               0x0
#define RED_CI_RX_VIF_MIN_FLD_                              11,0


#define RED_CI_RX_VIF_MAX_OFFSET                            0x007a
#define RED_CI_RX_VIF_MAX_SZ                                12
#define RED_CI0_RX_VIF_MAX                                  0x2807a
#define RED_CI_RX_VIF_MAX_DEF                               0x0
#define RED_CI_RX_VIF_MAX_FLD_                              11,0


#define RED_CI_RX_VIF_OFFSET_OFFSET                         0x007b
#define RED_CI_RX_VIF_OFFSET_SZ                             12
#define RED_CI0_RX_VIF_OFFSET                               0x2807b
#define RED_CI_RX_VIF_OFFSET_DEF                            0x0
#define RED_CI_RX_VIF_OFFSET_FLD_                           11,0


#define RED_CI_TX_VIF_MIN_OFFSET                            0x007c
#define RED_CI_TX_VIF_MIN_SZ                                12
#define RED_CI0_TX_VIF_MIN                                  0x2807c
#define RED_CI_TX_VIF_MIN_DEF                               0x0
#define RED_CI_TX_VIF_MIN_FLD_                              11,0


#define RED_CI_TX_VIF_MAX_OFFSET                            0x007d
#define RED_CI_TX_VIF_MAX_SZ                                12
#define RED_CI0_TX_VIF_MAX                                  0x2807d
#define RED_CI_TX_VIF_MAX_DEF                               0x0
#define RED_CI_TX_VIF_MAX_FLD_                              11,0


#define RED_CI_TX_VIF_OFFSET_OFFSET                         0x007e
#define RED_CI_TX_VIF_OFFSET_SZ                             12
#define RED_CI0_TX_VIF_OFFSET                               0x2807e
#define RED_CI_TX_VIF_OFFSET_DEF                            0x0
#define RED_CI_TX_VIF_OFFSET_FLD_                           11,0


#define RED_CI_FCOE_RX_DEFAULT_VNTAG_OFFSET                 0x007f
#define RED_CI_FCOE_RX_DEFAULT_VNTAG_SZ                     32
#define RED_CI0_FCOE_RX_DEFAULT_VNTAG                       0x2807f
#define RED_CI_FCOE_RX_DEFAULT_VNTAG_DEF                    0x0
#define RED_CI_FCOE_RX_DEFAULT_VNTAG_FLD_                   31,0


#define RED_CI_FCOE_TX_DEFAULT_VNTAG_OFFSET                 0x0080
#define RED_CI_FCOE_TX_DEFAULT_VNTAG_SZ                     32
#define RED_CI0_FCOE_TX_DEFAULT_VNTAG                       0x28080
#define RED_CI_FCOE_TX_DEFAULT_VNTAG_DEF                    0x0
#define RED_CI_FCOE_TX_DEFAULT_VNTAG_FLD_                   31,0


#define RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_OFFSET             0x0081
#define RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_SZ                 32
#define RED_CI0_NON_FCOE_RX_DEFAULT_VNTAG                   0x28081
#define RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_DEF                0x0
#define RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_FLD_               31,0


#define RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_OFFSET             0x0082
#define RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_SZ                 32
#define RED_CI0_NON_FCOE_TX_DEFAULT_VNTAG                   0x28082
#define RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_DEF                0x0
#define RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_FLD_               31,0


#define RED_CI_CLASS_XOFF_OFFSET                            0x0083
#define RED_CI_CLASS_XOFF_SZ                                20
#define RED_CI0_CLASS_XOFF                                  0x28083
#define RED_CI_CLASS_XOFF_DEF                               0x0
#define RED_CI_CLASS_XOFF_FLD_INC_SEL0                      4,0
#define RED_CI_CLASS_XOFF_FLD_INC_SEL1                      9,5
#define RED_CI_CLASS_XOFF_FLD_DURATION_INC_SEL0             14,10
#define RED_CI_CLASS_XOFF_FLD_DURATION_INC_SEL1             19,15


#define RED_CI_CNT_CLASS_XOFF_CNT0_OFFSET                   0x0084
#define RED_CI_CNT_CLASS_XOFF_CNT0_SZ                       16
#define RED_CI0_CNT_CLASS_XOFF_CNT0                         0x28084
#define RED_CI_CNT_CLASS_XOFF_CNT0_DEF                      0x0
#define RED_CI_CNT_CLASS_XOFF_CNT0_FLD_                     15,0


#define RED_CI_CNT_CLASS_XOFF_CNT1_OFFSET                   0x0085
#define RED_CI_CNT_CLASS_XOFF_CNT1_SZ                       16
#define RED_CI0_CNT_CLASS_XOFF_CNT1                         0x28085
#define RED_CI_CNT_CLASS_XOFF_CNT1_DEF                      0x0
#define RED_CI_CNT_CLASS_XOFF_CNT1_FLD_                     15,0


#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT0_OFFSET          0x0086
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT0_SZ              24
#define RED_CI0_CNT_CLASS_XOFF_DURATION_CNT0                0x28086
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT0_DEF             0x0
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT0_FLD_            23,0


#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT1_OFFSET          0x0087
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT1_SZ              24
#define RED_CI0_CNT_CLASS_XOFF_DURATION_CNT1                0x28087
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT1_DEF             0x0
#define RED_CI_CNT_CLASS_XOFF_DURATION_CNT1_FLD_            23,0


#define RED_CI_STA_TX_CLASS_XOFF_OFFSET                     0x0088
#define RED_CI_STA_TX_CLASS_XOFF_SZ                         9
#define RED_CI0_STA_TX_CLASS_XOFF                           0x28088
#define RED_CI_STA_TX_CLASS_XOFF_DEF                        0x0
#define RED_CI_STA_TX_CLASS_XOFF_FLD_                       8,0


#define RED_CI_STA_RX_CLASS_XOFF_OFFSET                     0x0089
#define RED_CI_STA_RX_CLASS_XOFF_SZ                         9
#define RED_CI0_STA_RX_CLASS_XOFF                           0x28089
#define RED_CI_STA_RX_CLASS_XOFF_DEF                        0x0
#define RED_CI_STA_RX_CLASS_XOFF_FLD_                       8,0


#define RED_CI_FCOE_QTAG_RX_OFFSET                          0x008a
#define RED_CI_FCOE_QTAG_RX_SZ                              19
#define RED_CI0_FCOE_QTAG_RX                                0x2808a
#define RED_CI_FCOE_QTAG_RX_DEF                             0x0
#define RED_CI_FCOE_QTAG_RX_FLD_DEFAULT_COS                 2,0
#define RED_CI_FCOE_QTAG_RX_FLD_DEFAULT_DP                  3
#define RED_CI_FCOE_QTAG_RX_FLD_DEFAULT_VLAN                15,4
#define RED_CI_FCOE_QTAG_RX_FLD_REWRITE_MODE                18,16


#define RED_CI_FCOE_QTAG_TX_OFFSET                          0x008b
#define RED_CI_FCOE_QTAG_TX_SZ                              19
#define RED_CI0_FCOE_QTAG_TX                                0x2808b
#define RED_CI_FCOE_QTAG_TX_DEF                             0x0
#define RED_CI_FCOE_QTAG_TX_FLD_DEFAULT_COS                 2,0
#define RED_CI_FCOE_QTAG_TX_FLD_DEFAULT_DP                  3
#define RED_CI_FCOE_QTAG_TX_FLD_DEFAULT_VLAN                15,4
#define RED_CI_FCOE_QTAG_TX_FLD_REWRITE_MODE                18,16


#define RED_CI_FCOE_RX_COS_MAP_OFFSET                       0x008c
#define RED_CI_FCOE_RX_COS_MAP_SZ                           64
#define RED_CI0_FCOE_RX_COS_MAP                             0x2808c
#define RED_CI0_FCOE_RX_COS_MAP_00                          0x2808c
#define RED_CI_FCOE_RX_COS_MAP_00_DEF                       0x76543210
#define RED_CI0_FCOE_RX_COS_MAP_01                          0x2808d
#define RED_CI_FCOE_RX_COS_MAP_01_DEF                       0xfedcba98
#define RED_CI_FCOE_RX_COS_MAP_FLD_                         63,0
#define RED_CI_FCOE_RX_COS_MAP_00_FLD__00                   31,0
#define RED_CI_FCOE_RX_COS_MAP_01_FLD__01                   31,0


#define RED_CI_FCOE_COS2Q_MAP_OFFSET                        0x008e
#define RED_CI_FCOE_COS2Q_MAP_SZ                            32
#define RED_CI0_FCOE_COS2Q_MAP                              0x2808e
#define RED_CI_FCOE_COS2Q_MAP_DEF                           0x0
#define RED_CI_FCOE_COS2Q_MAP_FLD_                          31,0


#define RED_CI_FCOE_TX_COS_MAP_OFFSET                       0x0090
#define RED_CI_FCOE_TX_COS_MAP_SZ                           64
#define RED_CI0_FCOE_TX_COS_MAP                             0x28090
#define RED_CI0_FCOE_TX_COS_MAP_00                          0x28090
#define RED_CI_FCOE_TX_COS_MAP_00_DEF                       0x76543210
#define RED_CI0_FCOE_TX_COS_MAP_01                          0x28091
#define RED_CI_FCOE_TX_COS_MAP_01_DEF                       0xfedcba98
#define RED_CI_FCOE_TX_COS_MAP_FLD_                         63,0
#define RED_CI_FCOE_TX_COS_MAP_00_FLD__00                   31,0
#define RED_CI_FCOE_TX_COS_MAP_01_FLD__01                   31,0


#define RED_CI_NON_FCOE_QTAG_RX_OFFSET                      0x0092
#define RED_CI_NON_FCOE_QTAG_RX_SZ                          19
#define RED_CI0_NON_FCOE_QTAG_RX                            0x28092
#define RED_CI_NON_FCOE_QTAG_RX_DEF                         0x0
#define RED_CI_NON_FCOE_QTAG_RX_FLD_DEFAULT_COS             2,0
#define RED_CI_NON_FCOE_QTAG_RX_FLD_DEFAULT_DP              3
#define RED_CI_NON_FCOE_QTAG_RX_FLD_DEFAULT_VLAN            15,4
#define RED_CI_NON_FCOE_QTAG_RX_FLD_REWRITE_MODE            18,16


#define RED_CI_NON_FCOE_QTAG_TX_OFFSET                      0x0093
#define RED_CI_NON_FCOE_QTAG_TX_SZ                          19
#define RED_CI0_NON_FCOE_QTAG_TX                            0x28093
#define RED_CI_NON_FCOE_QTAG_TX_DEF                         0x0
#define RED_CI_NON_FCOE_QTAG_TX_FLD_DEFAULT_COS             2,0
#define RED_CI_NON_FCOE_QTAG_TX_FLD_DEFAULT_DP              3
#define RED_CI_NON_FCOE_QTAG_TX_FLD_DEFAULT_VLAN            15,4
#define RED_CI_NON_FCOE_QTAG_TX_FLD_REWRITE_MODE            18,16


#define RED_CI_NON_FCOE_RX_COS_MAP_OFFSET                   0x0094
#define RED_CI_NON_FCOE_RX_COS_MAP_SZ                       64
#define RED_CI0_NON_FCOE_RX_COS_MAP                         0x28094
#define RED_CI0_NON_FCOE_RX_COS_MAP_00                      0x28094
#define RED_CI_NON_FCOE_RX_COS_MAP_00_DEF                   0x76543210
#define RED_CI0_NON_FCOE_RX_COS_MAP_01                      0x28095
#define RED_CI_NON_FCOE_RX_COS_MAP_01_DEF                   0xfedcba98
#define RED_CI_NON_FCOE_RX_COS_MAP_FLD_                     63,0
#define RED_CI_NON_FCOE_RX_COS_MAP_00_FLD__00               31,0
#define RED_CI_NON_FCOE_RX_COS_MAP_01_FLD__01               31,0


#define RED_CI_NON_FCOE_COS2Q_MAP_OFFSET                    0x0096
#define RED_CI_NON_FCOE_COS2Q_MAP_SZ                        32
#define RED_CI0_NON_FCOE_COS2Q_MAP                          0x28096
#define RED_CI_NON_FCOE_COS2Q_MAP_DEF                       0x0
#define RED_CI_NON_FCOE_COS2Q_MAP_FLD_                      31,0


#define RED_CI_NON_FCOE_TX_COS_MAP_OFFSET                   0x0098
#define RED_CI_NON_FCOE_TX_COS_MAP_SZ                       64
#define RED_CI0_NON_FCOE_TX_COS_MAP                         0x28098
#define RED_CI0_NON_FCOE_TX_COS_MAP_00                      0x28098
#define RED_CI_NON_FCOE_TX_COS_MAP_00_DEF                   0x76543210
#define RED_CI0_NON_FCOE_TX_COS_MAP_01                      0x28099
#define RED_CI_NON_FCOE_TX_COS_MAP_01_DEF                   0xfedcba98
#define RED_CI_NON_FCOE_TX_COS_MAP_FLD_                     63,0
#define RED_CI_NON_FCOE_TX_COS_MAP_00_FLD__00               31,0
#define RED_CI_NON_FCOE_TX_COS_MAP_01_FLD__01               31,0


#define RED_CI_FLOW_CONTROL_Q2COS_MAP_OFFSET                0x009a
#define RED_CI_FLOW_CONTROL_Q2COS_MAP_SZ                    32
#define RED_CI0_FLOW_CONTROL_Q2COS_MAP                      0x2809a
#define RED_CI_FLOW_CONTROL_Q2COS_MAP_DEF                   0x0
#define RED_CI_FLOW_CONTROL_Q2COS_MAP_FLD_                  31,0


#define RED_CI_FLOW_CONTROL_COS2Q_MAP_OFFSET                0x009b
#define RED_CI_FLOW_CONTROL_COS2Q_MAP_SZ                    32
#define RED_CI0_FLOW_CONTROL_COS2Q_MAP                      0x2809b
#define RED_CI_FLOW_CONTROL_COS2Q_MAP_DEF                   0x0
#define RED_CI_FLOW_CONTROL_COS2Q_MAP_FLD_                  31,0


#define RED_CI_GBE_CFG_OFFSET                               0x009c
#define RED_CI_GBE_CFG_SZ                                   32
#define RED_CI0_GBE_CFG                                     0x2809c
#define RED_CI_GBE_CFG_DEF                                  0x20180004
#define RED_CI_GBE_CFG_FLD_RX_AN_EN                         0
#define RED_CI_GBE_CFG_FLD_RX_BUSY_EN                       1
#define RED_CI_GBE_CFG_FLD_RX_CRC_CHK_EN                    2
#define RED_CI_GBE_CFG_FLD_TX_FORCE_XMIT_DATA               3
#define RED_CI_GBE_CFG_FLD_RX2TX_XOFF_EN                    4
#define RED_CI_GBE_CFG_FLD_RX2TX_XOFF_DELAY_TIME            14,5
#define RED_CI_GBE_CFG_FLD_PAUSE_TX_EN                      15
#define RED_CI_GBE_CFG_FLD_PAUSE_TIMER_ONLY                 16
#define RED_CI_GBE_CFG_FLD_IPG_TRANSMIT_TIME                26,17
#define RED_CI_GBE_CFG_FLD_RX_LINK_RST                      27
#define RED_CI_GBE_CFG_FLD_RX_JABBER_LEN_1518               28
#define RED_CI_GBE_CFG_FLD_RX_INRANGE_CHK_EN                29
#define RED_CI_GBE_CFG_FLD_RX_SW_RST                        30
#define RED_CI_GBE_CFG_FLD_TX_SW_RST                        31


#define RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_OFFSET             0x009d
#define RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_SZ                 16
#define RED_CI0_GBE_CFG_TX_AN_CONFIG_WORD                   0x2809d
#define RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_DEF                0x0
#define RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_FLD_               15,0


#define RED_CI_GBE_CFG_RX_OFFSET                            0x009e
#define RED_CI_GBE_CFG_RX_SZ                                22
#define RED_CI0_GBE_CFG_RX                                  0x2809e
#define RED_CI_GBE_CFG_RX_DEF                               0x1005f2
#define RED_CI_GBE_CFG_RX_FLD_MAX_SIZE                      13,0
#define RED_CI_GBE_CFG_RX_FLD_MIN_SIZE                      20,14
#define RED_CI_GBE_CFG_RX_FLD_FLUSH_EN                      21


#define RED_CI_GBE_CFG_PAUSE_TIME_OFFSET                    0x009f
#define RED_CI_GBE_CFG_PAUSE_TIME_SZ                        16
#define RED_CI0_GBE_CFG_PAUSE_TIME                          0x2809f
#define RED_CI_GBE_CFG_PAUSE_TIME_DEF                       0xffff
#define RED_CI_GBE_CFG_PAUSE_TIME_FLD_                      15,0


#define RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_OFFSET            0x00a0
#define RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_SZ                20
#define RED_CI0_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x280a0
#define RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF               0x0
#define RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_FLD_              19,0


#define RED_CI_GBE_CFG_PAUSE_FC_LIMIT_OFFSET                0x00a1
#define RED_CI_GBE_CFG_PAUSE_FC_LIMIT_SZ                    20
#define RED_CI0_GBE_CFG_PAUSE_FC_LIMIT                      0x280a1
#define RED_CI_GBE_CFG_PAUSE_FC_LIMIT_DEF                   0x1
#define RED_CI_GBE_CFG_PAUSE_FC_LIMIT_FLD_                  19,0


#define RED_CI_GBE_CFG_MII_MDC_PERIOD_OFFSET                0x00a2
#define RED_CI_GBE_CFG_MII_MDC_PERIOD_SZ                    8
#define RED_CI0_GBE_CFG_MII_MDC_PERIOD                      0x280a2
#define RED_CI_GBE_CFG_MII_MDC_PERIOD_DEF                   0x3c
#define RED_CI_GBE_CFG_MII_MDC_PERIOD_FLD_                  7,0


#define RED_CI_GBE_CFG_MII_MDIO_OFFSET                      0x00a3
#define RED_CI_GBE_CFG_MII_MDIO_SZ                          17
#define RED_CI0_GBE_CFG_MII_MDIO                            0x280a3
#define RED_CI_GBE_CFG_MII_MDIO_DEF                         0x13205
#define RED_CI_GBE_CFG_MII_MDIO_FLD_HOLD                    7,0
#define RED_CI_GBE_CFG_MII_MDIO_FLD_IN_RDY                  15,8
#define RED_CI_GBE_CFG_MII_MDIO_FLD_SW_RST                  16


#define RED_CI_GBE_CFG_MII_OFFSET                           0x00a4
#define RED_CI_GBE_CFG_MII_SZ                               29
#define RED_CI0_GBE_CFG_MII                                 0x280a4
#define RED_CI_GBE_CFG_MII_DEF                              0x0
#define RED_CI_GBE_CFG_MII_FLD_DIN                          15,0
#define RED_CI_GBE_CFG_MII_FLD_REGADDR                      20,16
#define RED_CI_GBE_CFG_MII_FLD_PHYADDR                      25,21
#define RED_CI_GBE_CFG_MII_FLD_READ_WRITE                   26
#define RED_CI_GBE_CFG_MII_FLD_SKIP_PREAMBLE                27
#define RED_CI_GBE_CFG_MII_FLD_GO                           28


#define RED_CI_GBE_STA_MII_OFFSET                           0x00a5
#define RED_CI_GBE_STA_MII_SZ                               17
#define RED_CI0_GBE_STA_MII                                 0x280a5
#define RED_CI_GBE_STA_MII_DEF                              0x0
#define RED_CI_GBE_STA_MII_FLD_DOUT                         15,0
#define RED_CI_GBE_STA_MII_FLD_BUSY                         16


#define RED_CI_GBE_CFG_RMA_OFFSET                           0x00a6
#define RED_CI_GBE_CFG_RMA_SZ                               3
#define RED_CI0_GBE_CFG_RMA                                 0x280a6
#define RED_CI_GBE_CFG_RMA_DEF                              0x4
#define RED_CI_GBE_CFG_RMA_FLD_IGNORE_CTL_DA                0
#define RED_CI_GBE_CFG_RMA_FLD_DONT_PAUSE                   1
#define RED_CI_GBE_CFG_RMA_FLD_RX_CTL_FRM_EN                2


#define RED_CI_GBE_CFG_RMA_FC_OFFSET                        0x00a7
#define RED_CI_GBE_CFG_RMA_FC_SZ                            32
#define RED_CI0_GBE_CFG_RMA_FC                              0x280a7
#define RED_CI_GBE_CFG_RMA_FC_DEF                           0x18808
#define RED_CI_GBE_CFG_RMA_FC_FLD_TYPE                      15,0
#define RED_CI_GBE_CFG_RMA_FC_FLD_OPCODE                    31,16


#define RED_CI_GBE_CFG_RMA_FC_DA_HI_OFFSET                  0x00a8
#define RED_CI_GBE_CFG_RMA_FC_DA_HI_SZ                      16
#define RED_CI0_GBE_CFG_RMA_FC_DA_HI                        0x280a8
#define RED_CI_GBE_CFG_RMA_FC_DA_HI_DEF                     0x180
#define RED_CI_GBE_CFG_RMA_FC_DA_HI_FLD_                    15,0


#define RED_CI_GBE_CFG_RMA_FC_DA_LO_OFFSET                  0x00a9
#define RED_CI_GBE_CFG_RMA_FC_DA_LO_SZ                      32
#define RED_CI0_GBE_CFG_RMA_FC_DA_LO                        0x280a9
#define RED_CI_GBE_CFG_RMA_FC_DA_LO_DEF                     0xc2000001
#define RED_CI_GBE_CFG_RMA_FC_DA_LO_FLD_                    31,0


#define RED_CI_GBE_CFG_RMA_SA_HI_OFFSET                     0x00aa
#define RED_CI_GBE_CFG_RMA_SA_HI_SZ                         16
#define RED_CI0_GBE_CFG_RMA_SA_HI                           0x280aa
#define RED_CI_GBE_CFG_RMA_SA_HI_DEF                        0x0
#define RED_CI_GBE_CFG_RMA_SA_HI_FLD_                       15,0


#define RED_CI_GBE_CFG_RMA_SA_LO_OFFSET                     0x00ab
#define RED_CI_GBE_CFG_RMA_SA_LO_SZ                         32
#define RED_CI0_GBE_CFG_RMA_SA_LO                           0x280ab
#define RED_CI_GBE_CFG_RMA_SA_LO_DEF                        0x0
#define RED_CI_GBE_CFG_RMA_SA_LO_FLD_                       31,0


#define RED_CI_GBE_CNT_RMA0_OFFSET                          0x00ac
#define RED_CI_GBE_CNT_RMA0_SZ                              32
#define RED_CI0_GBE_CNT_RMA0                                0x280ac
#define RED_CI_GBE_CNT_RMA0_DEF                             0x0
#define RED_CI_GBE_CNT_RMA0_FLD_DROP_CTL_PKT                31,0


#define RED_CI_GBE_CNT_RMA1_OFFSET                          0x00ad
#define RED_CI_GBE_CNT_RMA1_SZ                              32
#define RED_CI0_GBE_CNT_RMA1                                0x280ad
#define RED_CI_GBE_CNT_RMA1_DEF                             0x0
#define RED_CI_GBE_CNT_RMA1_FLD_RX_PAUSE                    31,0


#define RED_CI_GBE_CNT_RMA2_OFFSET                          0x00ae
#define RED_CI_GBE_CNT_RMA2_SZ                              32
#define RED_CI0_GBE_CNT_RMA2                                0x280ae
#define RED_CI_GBE_CNT_RMA2_DEF                             0x0
#define RED_CI_GBE_CNT_RMA2_FLD_RX_CTL_PKT                  31,0


#define RED_CI_GBE_INT_OFFSET                               0x00af
#define RED_CI_GBE_INT_SZ                                   16
#define RED_CI0_GBE_INT                                     0x280af
#define RED_CI_GBE_INT_DEF                                  0x1800
#define RED_CI_GBE_INT_FLD_RX_PKT_CRC_ERR                   0
#define RED_CI_GBE_INT_FLD_RX_SYMBOL_ERR                    1
#define RED_CI_GBE_INT_FLD_RX_SEQUENCE_ERR                  2
#define RED_CI_GBE_INT_FLD_RX_INVALID_CODE_ERR              3
#define RED_CI_GBE_INT_FLD_RMA_FC_ERR                       4
#define RED_CI_GBE_INT_FLD_RX_FIFO_OVFL                     5
#define RED_CI_GBE_INT_FLD_RX_FIFO_UDFL                     6
#define RED_CI_GBE_INT_FLD_RX_AN_COMPLETE                   7
#define RED_CI_GBE_INT_FLD_RX_OVERSIZE                      8
#define RED_CI_GBE_INT_FLD_RX_UNDERSIZE                     9
#define RED_CI_GBE_INT_FLD_RX_PKT_ERR                       10
#define RED_CI_GBE_INT_FLD_RX_IN_SYNC                       11
#define RED_CI_GBE_INT_FLD_RX_OUT_OF_SYNC                   12
#define RED_CI_GBE_INT_FLD_AN_FSM_TO_AN_ENABLE_ST           13
#define RED_CI_GBE_INT_FLD_TX_MIE_HDR_PARITY_ERR            14
#define RED_CI_GBE_INT_FLD_TX_MIE_PKT_CRC_ERR               15


#define RED_CI_GBE_INT_MSK_OFFSET                           0x00b0
#define RED_CI_GBE_INT_MSK_SZ                               16
#define RED_CI0_GBE_INT_MSK                                 0x280b0
#define RED_CI_GBE_INT_MSK_DEF                              0x1800
#define RED_CI_GBE_INT_MSK_FLD_RX_PKT_CRC_ERR               0
#define RED_CI_GBE_INT_MSK_FLD_RX_SYMBOL_ERR                1
#define RED_CI_GBE_INT_MSK_FLD_RX_SEQUENCE_ERR              2
#define RED_CI_GBE_INT_MSK_FLD_RX_INVALID_CODE_ERR          3
#define RED_CI_GBE_INT_MSK_FLD_RMA_FC_ERR                   4
#define RED_CI_GBE_INT_MSK_FLD_RX_FIFO_OVFL                 5
#define RED_CI_GBE_INT_MSK_FLD_RX_FIFO_UDFL                 6
#define RED_CI_GBE_INT_MSK_FLD_RX_AN_COMPLETE               7
#define RED_CI_GBE_INT_MSK_FLD_RX_OVERSIZE                  8
#define RED_CI_GBE_INT_MSK_FLD_RX_UNDERSIZE                 9
#define RED_CI_GBE_INT_MSK_FLD_RX_PKT_ERR                   10
#define RED_CI_GBE_INT_MSK_FLD_RX_IN_SYNC                   11
#define RED_CI_GBE_INT_MSK_FLD_RX_OUT_OF_SYNC               12
#define RED_CI_GBE_INT_MSK_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_CI_GBE_INT_MSK_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_CI_GBE_INT_MSK_FLD_TX_MIE_PKT_CRC_ERR           15


#define RED_CI_GBE_INT_TST_OFFSET                           0x00b1
#define RED_CI_GBE_INT_TST_SZ                               16
#define RED_CI0_GBE_INT_TST                                 0x280b1
#define RED_CI_GBE_INT_TST_DEF                              0x1800
#define RED_CI_GBE_INT_TST_FLD_RX_PKT_CRC_ERR               0
#define RED_CI_GBE_INT_TST_FLD_RX_SYMBOL_ERR                1
#define RED_CI_GBE_INT_TST_FLD_RX_SEQUENCE_ERR              2
#define RED_CI_GBE_INT_TST_FLD_RX_INVALID_CODE_ERR          3
#define RED_CI_GBE_INT_TST_FLD_RMA_FC_ERR                   4
#define RED_CI_GBE_INT_TST_FLD_RX_FIFO_OVFL                 5
#define RED_CI_GBE_INT_TST_FLD_RX_FIFO_UDFL                 6
#define RED_CI_GBE_INT_TST_FLD_RX_AN_COMPLETE               7
#define RED_CI_GBE_INT_TST_FLD_RX_OVERSIZE                  8
#define RED_CI_GBE_INT_TST_FLD_RX_UNDERSIZE                 9
#define RED_CI_GBE_INT_TST_FLD_RX_PKT_ERR                   10
#define RED_CI_GBE_INT_TST_FLD_RX_IN_SYNC                   11
#define RED_CI_GBE_INT_TST_FLD_RX_OUT_OF_SYNC               12
#define RED_CI_GBE_INT_TST_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_CI_GBE_INT_TST_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_CI_GBE_INT_TST_FLD_TX_MIE_PKT_CRC_ERR           15


#define RED_CI_GBE_STA_OFFSET                               0x00b2
#define RED_CI_GBE_STA_SZ                                   24
#define RED_CI0_GBE_STA                                     0x280b2
#define RED_CI_GBE_STA_DEF                                  0x0
#define RED_CI_GBE_STA_FLD_AN_RX_FLOW_CTRL_EN               0
#define RED_CI_GBE_STA_FLD_AN_TX_FLOW_CTRL_EN               1
#define RED_CI_GBE_STA_FLD_AN_FULL_DUPLEX                   2
#define RED_CI_GBE_STA_FLD_RX_AN_COMPLETE                   3
#define RED_CI_GBE_STA_FLD_RX_CONFIG_WORD                   19,4
#define RED_CI_GBE_STA_FLD_AN_FSM_STATE                     22,20
#define RED_CI_GBE_STA_FLD_RX_SYNCHRONIZED                  23


#define RED_CI_CFG_SPARE_OFFSET                             0x00b3
#define RED_CI_CFG_SPARE_SZ                                 8
#define RED_CI0_CFG_SPARE                                   0x280b3
#define RED_CI_CFG_SPARE_DEF                                0x0
#define RED_CI_CFG_SPARE_FLD_                               7,0


#define RED_CI_STA_SPARE_OFFSET                             0x00b4
#define RED_CI_STA_SPARE_SZ                                 8
#define RED_CI0_STA_SPARE                                   0x280b4
#define RED_CI_STA_SPARE_DEF                                0x0
#define RED_CI_STA_SPARE_FLD_                               7,0


#define RED_CI_GBE_CFG_PAUSE_OFFSET                         0x00b5
#define RED_CI_GBE_CFG_PAUSE_SZ                             20
#define RED_CI0_GBE_CFG_PAUSE                               0x280b5
#define RED_CI_GBE_CFG_PAUSE_DEF                            0x0
#define RED_CI_GBE_CFG_PAUSE_FLD_TX_PFC_EN                  0
#define RED_CI_GBE_CFG_PAUSE_FLD_TX_CFC_EN                  8,1
#define RED_CI_GBE_CFG_PAUSE_FLD_RX_PFC_EN                  9
#define RED_CI_GBE_CFG_PAUSE_FLD_RX_CFC_EN                  17,10
#define RED_CI_GBE_CFG_PAUSE_FLD_FC_TIMER_ONLY              18
#define RED_CI_GBE_CFG_PAUSE_FLD_RX_UCAST_EN                19


#define RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_OFFSET              0x00b6
#define RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_SZ                  16
#define RED_CI0_GBE_CFG_PAUSE_CFC_OPCODE                    0x280b6
#define RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_DEF                 0x101
#define RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_FLD_                15,0


#define RED_CI_GBE_CFG_PAUSE_0_TIME_OFFSET                  0x00b7
#define RED_CI_GBE_CFG_PAUSE_0_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_0_TIME                        0x280b7
#define RED_CI_GBE_CFG_PAUSE_0_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_0_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_1_TIME_OFFSET                  0x00b8
#define RED_CI_GBE_CFG_PAUSE_1_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_1_TIME                        0x280b8
#define RED_CI_GBE_CFG_PAUSE_1_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_1_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_2_TIME_OFFSET                  0x00b9
#define RED_CI_GBE_CFG_PAUSE_2_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_2_TIME                        0x280b9
#define RED_CI_GBE_CFG_PAUSE_2_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_2_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_3_TIME_OFFSET                  0x00ba
#define RED_CI_GBE_CFG_PAUSE_3_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_3_TIME                        0x280ba
#define RED_CI_GBE_CFG_PAUSE_3_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_3_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_4_TIME_OFFSET                  0x00bb
#define RED_CI_GBE_CFG_PAUSE_4_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_4_TIME                        0x280bb
#define RED_CI_GBE_CFG_PAUSE_4_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_4_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_5_TIME_OFFSET                  0x00bc
#define RED_CI_GBE_CFG_PAUSE_5_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_5_TIME                        0x280bc
#define RED_CI_GBE_CFG_PAUSE_5_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_5_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_6_TIME_OFFSET                  0x00bd
#define RED_CI_GBE_CFG_PAUSE_6_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_6_TIME                        0x280bd
#define RED_CI_GBE_CFG_PAUSE_6_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_6_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_PAUSE_7_TIME_OFFSET                  0x00be
#define RED_CI_GBE_CFG_PAUSE_7_TIME_SZ                      16
#define RED_CI0_GBE_CFG_PAUSE_7_TIME                        0x280be
#define RED_CI_GBE_CFG_PAUSE_7_TIME_DEF                     0xffff
#define RED_CI_GBE_CFG_PAUSE_7_TIME_FLD_                    15,0


#define RED_CI_GBE_CFG_TX_FLUSH_EN_OFFSET                   0x00bf
#define RED_CI_GBE_CFG_TX_FLUSH_EN_SZ                       1
#define RED_CI0_GBE_CFG_TX_FLUSH_EN                         0x280bf
#define RED_CI_GBE_CFG_TX_FLUSH_EN_DEF                      0x0
#define RED_CI_GBE_CFG_TX_FLUSH_EN_FLD_                     0


#define RED_BI_MYMAC_OFFSET                                 0x0000
#define RED_BI_MYMAC_SZ                                     248
#define RED_BI0_MYMAC                                       0x2a000
#define RED_BI0_MYMAC_00                                    0x2a000
#define RED_BI_MYMAC_00_DEF                                 0x0
#define RED_BI0_MYMAC_01                                    0x2a001
#define RED_BI_MYMAC_01_DEF                                 0x0
#define RED_BI0_MYMAC_02                                    0x2a002
#define RED_BI_MYMAC_02_DEF                                 0x0
#define RED_BI0_MYMAC_03                                    0x2a003
#define RED_BI_MYMAC_03_DEF                                 0x0
#define RED_BI0_MYMAC_04                                    0x2a004
#define RED_BI_MYMAC_04_DEF                                 0x0
#define RED_BI0_MYMAC_05                                    0x2a005
#define RED_BI_MYMAC_05_DEF                                 0x0
#define RED_BI0_MYMAC_06                                    0x2a006
#define RED_BI_MYMAC_06_DEF                                 0x0
#define RED_BI0_MYMAC_07                                    0x2a007
#define RED_BI_MYMAC_07_DEF                                 0x0
#define RED_BI_MYMAC_FLD_VLAN0                              11,0
#define RED_BI_MYMAC_00_FLD_VLAN0                           11,0
#define RED_BI_MYMAC_FLD_VLAN1                              23,12
#define RED_BI_MYMAC_00_FLD_VLAN1                           23,12
#define RED_BI_MYMAC_FLD_VLAN2                              35,24
#define RED_BI_MYMAC_00_FLD_VLAN2_00                        31,24
#define RED_BI_MYMAC_01_FLD_VLAN2_01                        3,0
#define RED_BI_MYMAC_FLD_VLAN3                              47,36
#define RED_BI_MYMAC_01_FLD_VLAN3                           15,4
#define RED_BI_MYMAC_FLD_VLAN_EN0                           48
#define RED_BI_MYMAC_01_FLD_VLAN_EN0                        16
#define RED_BI_MYMAC_FLD_VLAN_EN1                           49
#define RED_BI_MYMAC_01_FLD_VLAN_EN1                        17
#define RED_BI_MYMAC_FLD_VLAN_EN2                           50
#define RED_BI_MYMAC_01_FLD_VLAN_EN2                        18
#define RED_BI_MYMAC_FLD_VLAN_EN3                           51
#define RED_BI_MYMAC_01_FLD_VLAN_EN3                        19
#define RED_BI_MYMAC_FLD_MACDA0                             99,52
#define RED_BI_MYMAC_01_FLD_MACDA0_00                       31,20
#define RED_BI_MYMAC_02_FLD_MACDA0_01                       31,0
#define RED_BI_MYMAC_03_FLD_MACDA0_02                       3,0
#define RED_BI_MYMAC_FLD_MACDA1                             147,100
#define RED_BI_MYMAC_03_FLD_MACDA1_00                       31,4
#define RED_BI_MYMAC_04_FLD_MACDA1_01                       19,0
#define RED_BI_MYMAC_FLD_MACDA2                             195,148
#define RED_BI_MYMAC_04_FLD_MACDA2_00                       31,20
#define RED_BI_MYMAC_05_FLD_MACDA2_01                       31,0
#define RED_BI_MYMAC_06_FLD_MACDA2_02                       3,0
#define RED_BI_MYMAC_FLD_MACDA3                             243,196
#define RED_BI_MYMAC_06_FLD_MACDA3_00                       31,4
#define RED_BI_MYMAC_07_FLD_MACDA3_01                       19,0
#define RED_BI_MYMAC_FLD_MACDA_EN0                          244
#define RED_BI_MYMAC_07_FLD_MACDA_EN0                       20
#define RED_BI_MYMAC_FLD_MACDA_EN1                          245
#define RED_BI_MYMAC_07_FLD_MACDA_EN1                       21
#define RED_BI_MYMAC_FLD_MACDA_EN2                          246
#define RED_BI_MYMAC_07_FLD_MACDA_EN2                       22
#define RED_BI_MYMAC_FLD_MACDA_EN3                          247
#define RED_BI_MYMAC_07_FLD_MACDA_EN3                       23


#define RED_BI_RX_VIF_MIN_OFFSET                            0x0008
#define RED_BI_RX_VIF_MIN_SZ                                12
#define RED_BI0_RX_VIF_MIN                                  0x2a008
#define RED_BI_RX_VIF_MIN_DEF                               0x0
#define RED_BI_RX_VIF_MIN_FLD_                              11,0


#define RED_BI_RX_VIF_MAX_OFFSET                            0x0009
#define RED_BI_RX_VIF_MAX_SZ                                12
#define RED_BI0_RX_VIF_MAX                                  0x2a009
#define RED_BI_RX_VIF_MAX_DEF                               0x0
#define RED_BI_RX_VIF_MAX_FLD_                              11,0


#define RED_BI_RX_VIF_OFFSET_OFFSET                         0x000a
#define RED_BI_RX_VIF_OFFSET_SZ                             12
#define RED_BI0_RX_VIF_OFFSET                               0x2a00a
#define RED_BI_RX_VIF_OFFSET_DEF                            0x0
#define RED_BI_RX_VIF_OFFSET_FLD_                           11,0


#define RED_BI_TX_VIF_MIN_OFFSET                            0x000b
#define RED_BI_TX_VIF_MIN_SZ                                12
#define RED_BI0_TX_VIF_MIN                                  0x2a00b
#define RED_BI_TX_VIF_MIN_DEF                               0x0
#define RED_BI_TX_VIF_MIN_FLD_                              11,0


#define RED_BI_TX_VIF_MAX_OFFSET                            0x000c
#define RED_BI_TX_VIF_MAX_SZ                                12
#define RED_BI0_TX_VIF_MAX                                  0x2a00c
#define RED_BI_TX_VIF_MAX_DEF                               0x0
#define RED_BI_TX_VIF_MAX_FLD_                              11,0


#define RED_BI_TX_VIF_OFFSET_OFFSET                         0x000d
#define RED_BI_TX_VIF_OFFSET_SZ                             12
#define RED_BI0_TX_VIF_OFFSET                               0x2a00d
#define RED_BI_TX_VIF_OFFSET_DEF                            0x0
#define RED_BI_TX_VIF_OFFSET_FLD_                           11,0


#define RED_BI_FCOE_RX_DEFAULT_VNTAG_OFFSET                 0x000e
#define RED_BI_FCOE_RX_DEFAULT_VNTAG_SZ                     32
#define RED_BI0_FCOE_RX_DEFAULT_VNTAG                       0x2a00e
#define RED_BI_FCOE_RX_DEFAULT_VNTAG_DEF                    0x0
#define RED_BI_FCOE_RX_DEFAULT_VNTAG_FLD_                   31,0


#define RED_BI_FCOE_TX_DEFAULT_VNTAG_OFFSET                 0x000f
#define RED_BI_FCOE_TX_DEFAULT_VNTAG_SZ                     32
#define RED_BI0_FCOE_TX_DEFAULT_VNTAG                       0x2a00f
#define RED_BI_FCOE_TX_DEFAULT_VNTAG_DEF                    0x0
#define RED_BI_FCOE_TX_DEFAULT_VNTAG_FLD_                   31,0


#define RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_OFFSET             0x0010
#define RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_SZ                 32
#define RED_BI0_NON_FCOE_RX_DEFAULT_VNTAG                   0x2a010
#define RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_DEF                0x0
#define RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_FLD_               31,0


#define RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_OFFSET             0x0011
#define RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_SZ                 32
#define RED_BI0_NON_FCOE_TX_DEFAULT_VNTAG                   0x2a011
#define RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_DEF                0x0
#define RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_FLD_               31,0


#define RED_BI_CLASS_XOFF_OFFSET                            0x0012
#define RED_BI_CLASS_XOFF_SZ                                20
#define RED_BI0_CLASS_XOFF                                  0x2a012
#define RED_BI_CLASS_XOFF_DEF                               0x0
#define RED_BI_CLASS_XOFF_FLD_INC_SEL0                      4,0
#define RED_BI_CLASS_XOFF_FLD_INC_SEL1                      9,5
#define RED_BI_CLASS_XOFF_FLD_DURATION_INC_SEL0             14,10
#define RED_BI_CLASS_XOFF_FLD_DURATION_INC_SEL1             19,15


#define RED_BI_CNT_CLASS_XOFF_CNT0_OFFSET                   0x0013
#define RED_BI_CNT_CLASS_XOFF_CNT0_SZ                       16
#define RED_BI0_CNT_CLASS_XOFF_CNT0                         0x2a013
#define RED_BI_CNT_CLASS_XOFF_CNT0_DEF                      0x0
#define RED_BI_CNT_CLASS_XOFF_CNT0_FLD_                     15,0


#define RED_BI_CNT_CLASS_XOFF_CNT1_OFFSET                   0x0014
#define RED_BI_CNT_CLASS_XOFF_CNT1_SZ                       16
#define RED_BI0_CNT_CLASS_XOFF_CNT1                         0x2a014
#define RED_BI_CNT_CLASS_XOFF_CNT1_DEF                      0x0
#define RED_BI_CNT_CLASS_XOFF_CNT1_FLD_                     15,0


#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT0_OFFSET          0x0015
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT0_SZ              24
#define RED_BI0_CNT_CLASS_XOFF_DURATION_CNT0                0x2a015
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT0_DEF             0x0
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT0_FLD_            23,0


#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT1_OFFSET          0x0016
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT1_SZ              24
#define RED_BI0_CNT_CLASS_XOFF_DURATION_CNT1                0x2a016
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT1_DEF             0x0
#define RED_BI_CNT_CLASS_XOFF_DURATION_CNT1_FLD_            23,0


#define RED_BI_STA_TX_CLASS_XOFF_OFFSET                     0x0017
#define RED_BI_STA_TX_CLASS_XOFF_SZ                         9
#define RED_BI0_STA_TX_CLASS_XOFF                           0x2a017
#define RED_BI_STA_TX_CLASS_XOFF_DEF                        0x0
#define RED_BI_STA_TX_CLASS_XOFF_FLD_                       8,0


#define RED_BI_STA_RX_CLASS_XOFF_OFFSET                     0x0018
#define RED_BI_STA_RX_CLASS_XOFF_SZ                         9
#define RED_BI0_STA_RX_CLASS_XOFF                           0x2a018
#define RED_BI_STA_RX_CLASS_XOFF_DEF                        0x0
#define RED_BI_STA_RX_CLASS_XOFF_FLD_                       8,0


#define RED_BI_FCOE_QTAG_RX_OFFSET                          0x0019
#define RED_BI_FCOE_QTAG_RX_SZ                              19
#define RED_BI0_FCOE_QTAG_RX                                0x2a019
#define RED_BI_FCOE_QTAG_RX_DEF                             0x0
#define RED_BI_FCOE_QTAG_RX_FLD_DEFAULT_COS                 2,0
#define RED_BI_FCOE_QTAG_RX_FLD_DEFAULT_DP                  3
#define RED_BI_FCOE_QTAG_RX_FLD_DEFAULT_VLAN                15,4
#define RED_BI_FCOE_QTAG_RX_FLD_REWRITE_MODE                18,16


#define RED_BI_FCOE_QTAG_TX_OFFSET                          0x001a
#define RED_BI_FCOE_QTAG_TX_SZ                              19
#define RED_BI0_FCOE_QTAG_TX                                0x2a01a
#define RED_BI_FCOE_QTAG_TX_DEF                             0x0
#define RED_BI_FCOE_QTAG_TX_FLD_DEFAULT_COS                 2,0
#define RED_BI_FCOE_QTAG_TX_FLD_DEFAULT_DP                  3
#define RED_BI_FCOE_QTAG_TX_FLD_DEFAULT_VLAN                15,4
#define RED_BI_FCOE_QTAG_TX_FLD_REWRITE_MODE                18,16


#define RED_BI_FCOE_RX_COS_MAP_OFFSET                       0x001c
#define RED_BI_FCOE_RX_COS_MAP_SZ                           64
#define RED_BI0_FCOE_RX_COS_MAP                             0x2a01c
#define RED_BI0_FCOE_RX_COS_MAP_00                          0x2a01c
#define RED_BI_FCOE_RX_COS_MAP_00_DEF                       0x76543210
#define RED_BI0_FCOE_RX_COS_MAP_01                          0x2a01d
#define RED_BI_FCOE_RX_COS_MAP_01_DEF                       0xfedcba98
#define RED_BI_FCOE_RX_COS_MAP_FLD_                         63,0
#define RED_BI_FCOE_RX_COS_MAP_00_FLD__00                   31,0
#define RED_BI_FCOE_RX_COS_MAP_01_FLD__01                   31,0


#define RED_BI_FCOE_COS2Q_MAP_OFFSET                        0x001e
#define RED_BI_FCOE_COS2Q_MAP_SZ                            32
#define RED_BI0_FCOE_COS2Q_MAP                              0x2a01e
#define RED_BI_FCOE_COS2Q_MAP_DEF                           0x0
#define RED_BI_FCOE_COS2Q_MAP_FLD_                          31,0


#define RED_BI_FCOE_TX_COS_MAP_OFFSET                       0x0020
#define RED_BI_FCOE_TX_COS_MAP_SZ                           64
#define RED_BI0_FCOE_TX_COS_MAP                             0x2a020
#define RED_BI0_FCOE_TX_COS_MAP_00                          0x2a020
#define RED_BI_FCOE_TX_COS_MAP_00_DEF                       0x76543210
#define RED_BI0_FCOE_TX_COS_MAP_01                          0x2a021
#define RED_BI_FCOE_TX_COS_MAP_01_DEF                       0xfedcba98
#define RED_BI_FCOE_TX_COS_MAP_FLD_                         63,0
#define RED_BI_FCOE_TX_COS_MAP_00_FLD__00                   31,0
#define RED_BI_FCOE_TX_COS_MAP_01_FLD__01                   31,0


#define RED_BI_NON_FCOE_QTAG_RX_OFFSET                      0x0022
#define RED_BI_NON_FCOE_QTAG_RX_SZ                          19
#define RED_BI0_NON_FCOE_QTAG_RX                            0x2a022
#define RED_BI_NON_FCOE_QTAG_RX_DEF                         0x0
#define RED_BI_NON_FCOE_QTAG_RX_FLD_DEFAULT_COS             2,0
#define RED_BI_NON_FCOE_QTAG_RX_FLD_DEFAULT_DP              3
#define RED_BI_NON_FCOE_QTAG_RX_FLD_DEFAULT_VLAN            15,4
#define RED_BI_NON_FCOE_QTAG_RX_FLD_REWRITE_MODE            18,16


#define RED_BI_NON_FCOE_QTAG_TX_OFFSET                      0x0023
#define RED_BI_NON_FCOE_QTAG_TX_SZ                          19
#define RED_BI0_NON_FCOE_QTAG_TX                            0x2a023
#define RED_BI_NON_FCOE_QTAG_TX_DEF                         0x0
#define RED_BI_NON_FCOE_QTAG_TX_FLD_DEFAULT_COS             2,0
#define RED_BI_NON_FCOE_QTAG_TX_FLD_DEFAULT_DP              3
#define RED_BI_NON_FCOE_QTAG_TX_FLD_DEFAULT_VLAN            15,4
#define RED_BI_NON_FCOE_QTAG_TX_FLD_REWRITE_MODE            18,16


#define RED_BI_NON_FCOE_RX_COS_MAP_OFFSET                   0x0024
#define RED_BI_NON_FCOE_RX_COS_MAP_SZ                       64
#define RED_BI0_NON_FCOE_RX_COS_MAP                         0x2a024
#define RED_BI0_NON_FCOE_RX_COS_MAP_00                      0x2a024
#define RED_BI_NON_FCOE_RX_COS_MAP_00_DEF                   0x76543210
#define RED_BI0_NON_FCOE_RX_COS_MAP_01                      0x2a025
#define RED_BI_NON_FCOE_RX_COS_MAP_01_DEF                   0xfedcba98
#define RED_BI_NON_FCOE_RX_COS_MAP_FLD_                     63,0
#define RED_BI_NON_FCOE_RX_COS_MAP_00_FLD__00               31,0
#define RED_BI_NON_FCOE_RX_COS_MAP_01_FLD__01               31,0


#define RED_BI_NON_FCOE_COS2Q_MAP_OFFSET                    0x0026
#define RED_BI_NON_FCOE_COS2Q_MAP_SZ                        32
#define RED_BI0_NON_FCOE_COS2Q_MAP                          0x2a026
#define RED_BI_NON_FCOE_COS2Q_MAP_DEF                       0x0
#define RED_BI_NON_FCOE_COS2Q_MAP_FLD_                      31,0


#define RED_BI_NON_FCOE_TX_COS_MAP_OFFSET                   0x0028
#define RED_BI_NON_FCOE_TX_COS_MAP_SZ                       64
#define RED_BI0_NON_FCOE_TX_COS_MAP                         0x2a028
#define RED_BI0_NON_FCOE_TX_COS_MAP_00                      0x2a028
#define RED_BI_NON_FCOE_TX_COS_MAP_00_DEF                   0x76543210
#define RED_BI0_NON_FCOE_TX_COS_MAP_01                      0x2a029
#define RED_BI_NON_FCOE_TX_COS_MAP_01_DEF                   0xfedcba98
#define RED_BI_NON_FCOE_TX_COS_MAP_FLD_                     63,0
#define RED_BI_NON_FCOE_TX_COS_MAP_00_FLD__00               31,0
#define RED_BI_NON_FCOE_TX_COS_MAP_01_FLD__01               31,0


#define RED_BI_FLOW_CONTROL_Q2COS_MAP_OFFSET                0x002a
#define RED_BI_FLOW_CONTROL_Q2COS_MAP_SZ                    32
#define RED_BI0_FLOW_CONTROL_Q2COS_MAP                      0x2a02a
#define RED_BI_FLOW_CONTROL_Q2COS_MAP_DEF                   0x0
#define RED_BI_FLOW_CONTROL_Q2COS_MAP_FLD_                  31,0


#define RED_BI_FLOW_CONTROL_COS2Q_MAP_OFFSET                0x002b
#define RED_BI_FLOW_CONTROL_COS2Q_MAP_SZ                    32
#define RED_BI0_FLOW_CONTROL_COS2Q_MAP                      0x2a02b
#define RED_BI_FLOW_CONTROL_COS2Q_MAP_DEF                   0x0
#define RED_BI_FLOW_CONTROL_COS2Q_MAP_FLD_                  31,0


#define RED_BI_GBE_CFG_MAC_OFFSET                           0x002c
#define RED_BI_GBE_CFG_MAC_SZ                               10
#define RED_BI0_GBE_CFG_MAC                                 0x2a02c
#define RED_BI_GBE_CFG_MAC_DEF                              0x40
#define RED_BI_GBE_CFG_MAC_FLD_RUNT_PKT_SIZE                7,0
#define RED_BI_GBE_CFG_MAC_FLD_SW_RST                       8
#define RED_BI_GBE_CFG_MAC_FLD_MII_NIBBLE_SWAP              9


#define RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_OFFSET               0x002d
#define RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_SZ                   8
#define RED_BI0_CFG_MIN_PKT_SIZE_TO_PAD                     0x2a02d
#define RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_DEF                  0x3c
#define RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_FLD_                 7,0


#define RED_BI_CFG_BI_VERSION_OFFSET                        0x002e
#define RED_BI_CFG_BI_VERSION_SZ                            32
#define RED_BI0_CFG_BI_VERSION                              0x2a02e
#define RED_BI_CFG_BI_VERSION_DEF                           0x00070919
#define RED_BI_CFG_BI_VERSION_FLD_                          31,0


#define RED_BI_STA_BI_SPARE_OFFSET                          0x002f
#define RED_BI_STA_BI_SPARE_SZ                              32
#define RED_BI0_STA_BI_SPARE                                0x2a02f
#define RED_BI_STA_BI_SPARE_DEF                             RDW_VERSION_MISC_NF_STA_DFLT
#define RED_BI_STA_BI_SPARE_DEF_B                           RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_BI_STA_BI_SPARE_FLD_                            31,0


#define RED_BI_FWD_VECTOR0_OFFSET                           0x0030
#define RED_BI_FWD_VECTOR0_SZ                               32
#define RED_BI0_FWD_VECTOR0                                 0x2a030
#define RED_BI_FWD_VECTOR0_DEF                              0x0
#define RED_BI_FWD_VECTOR0_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR0_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR0_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR0_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR0_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR0_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR0_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR0_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR1_OFFSET                           0x0031
#define RED_BI_FWD_VECTOR1_SZ                               32
#define RED_BI0_FWD_VECTOR1                                 0x2a031
#define RED_BI_FWD_VECTOR1_DEF                              0x0
#define RED_BI_FWD_VECTOR1_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR1_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR1_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR1_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR1_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR1_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR1_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR1_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR2_OFFSET                           0x0032
#define RED_BI_FWD_VECTOR2_SZ                               32
#define RED_BI0_FWD_VECTOR2                                 0x2a032
#define RED_BI_FWD_VECTOR2_DEF                              0x0
#define RED_BI_FWD_VECTOR2_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR2_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR2_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR2_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR2_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR2_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR2_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR2_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR3_OFFSET                           0x0033
#define RED_BI_FWD_VECTOR3_SZ                               32
#define RED_BI0_FWD_VECTOR3                                 0x2a033
#define RED_BI_FWD_VECTOR3_DEF                              0x0
#define RED_BI_FWD_VECTOR3_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR3_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR3_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR3_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR3_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR3_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR3_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR3_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR4_OFFSET                           0x0034
#define RED_BI_FWD_VECTOR4_SZ                               32
#define RED_BI0_FWD_VECTOR4                                 0x2a034
#define RED_BI_FWD_VECTOR4_DEF                              0x0
#define RED_BI_FWD_VECTOR4_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR4_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR4_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR4_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR4_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR4_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR4_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR4_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR5_OFFSET                           0x0035
#define RED_BI_FWD_VECTOR5_SZ                               32
#define RED_BI0_FWD_VECTOR5                                 0x2a035
#define RED_BI_FWD_VECTOR5_DEF                              0x0
#define RED_BI_FWD_VECTOR5_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR5_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR5_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR5_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR5_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR5_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR5_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR5_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR6_OFFSET                           0x0036
#define RED_BI_FWD_VECTOR6_SZ                               32
#define RED_BI0_FWD_VECTOR6                                 0x2a036
#define RED_BI_FWD_VECTOR6_DEF                              0x0
#define RED_BI_FWD_VECTOR6_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR6_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR6_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR6_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR6_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR6_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR6_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR6_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR7_OFFSET                           0x0037
#define RED_BI_FWD_VECTOR7_SZ                               32
#define RED_BI0_FWD_VECTOR7                                 0x2a037
#define RED_BI_FWD_VECTOR7_DEF                              0x0
#define RED_BI_FWD_VECTOR7_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR7_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR7_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR7_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR7_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR7_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR7_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR7_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR8_OFFSET                           0x0038
#define RED_BI_FWD_VECTOR8_SZ                               32
#define RED_BI0_FWD_VECTOR8                                 0x2a038
#define RED_BI_FWD_VECTOR8_DEF                              0x0
#define RED_BI_FWD_VECTOR8_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR8_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR8_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR8_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR8_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR8_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR8_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR8_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR9_OFFSET                           0x0039
#define RED_BI_FWD_VECTOR9_SZ                               32
#define RED_BI0_FWD_VECTOR9                                 0x2a039
#define RED_BI_FWD_VECTOR9_DEF                              0x0
#define RED_BI_FWD_VECTOR9_FLD_ENTRY0                       2,0
#define RED_BI_FWD_VECTOR9_FLD_ENTRY1                       6,4
#define RED_BI_FWD_VECTOR9_FLD_ENTRY2                       10,8
#define RED_BI_FWD_VECTOR9_FLD_ENTRY3                       14,12
#define RED_BI_FWD_VECTOR9_FLD_ENTRY4                       18,16
#define RED_BI_FWD_VECTOR9_FLD_ENTRY5                       22,20
#define RED_BI_FWD_VECTOR9_FLD_ENTRY6                       26,24
#define RED_BI_FWD_VECTOR9_FLD_ENTRY7                       30,28


#define RED_BI_FWD_VECTOR10_OFFSET                          0x003a
#define RED_BI_FWD_VECTOR10_SZ                              32
#define RED_BI0_FWD_VECTOR10                                0x2a03a
#define RED_BI_FWD_VECTOR10_DEF                             0x0
#define RED_BI_FWD_VECTOR10_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR10_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR10_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR10_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR10_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR10_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR10_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR10_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR11_OFFSET                          0x003b
#define RED_BI_FWD_VECTOR11_SZ                              32
#define RED_BI0_FWD_VECTOR11                                0x2a03b
#define RED_BI_FWD_VECTOR11_DEF                             0x0
#define RED_BI_FWD_VECTOR11_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR11_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR11_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR11_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR11_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR11_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR11_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR11_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR12_OFFSET                          0x003c
#define RED_BI_FWD_VECTOR12_SZ                              32
#define RED_BI0_FWD_VECTOR12                                0x2a03c
#define RED_BI_FWD_VECTOR12_DEF                             0x0
#define RED_BI_FWD_VECTOR12_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR12_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR12_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR12_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR12_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR12_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR12_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR12_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR13_OFFSET                          0x003d
#define RED_BI_FWD_VECTOR13_SZ                              32
#define RED_BI0_FWD_VECTOR13                                0x2a03d
#define RED_BI_FWD_VECTOR13_DEF                             0x0
#define RED_BI_FWD_VECTOR13_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR13_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR13_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR13_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR13_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR13_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR13_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR13_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR14_OFFSET                          0x003e
#define RED_BI_FWD_VECTOR14_SZ                              32
#define RED_BI0_FWD_VECTOR14                                0x2a03e
#define RED_BI_FWD_VECTOR14_DEF                             0x0
#define RED_BI_FWD_VECTOR14_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR14_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR14_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR14_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR14_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR14_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR14_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR14_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR15_OFFSET                          0x003f
#define RED_BI_FWD_VECTOR15_SZ                              32
#define RED_BI0_FWD_VECTOR15                                0x2a03f
#define RED_BI_FWD_VECTOR15_DEF                             0x0
#define RED_BI_FWD_VECTOR15_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR15_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR15_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR15_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR15_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR15_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR15_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR15_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR16_OFFSET                          0x0040
#define RED_BI_FWD_VECTOR16_SZ                              32
#define RED_BI0_FWD_VECTOR16                                0x2a040
#define RED_BI_FWD_VECTOR16_DEF                             0x0
#define RED_BI_FWD_VECTOR16_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR16_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR16_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR16_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR16_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR16_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR16_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR16_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR17_OFFSET                          0x0041
#define RED_BI_FWD_VECTOR17_SZ                              32
#define RED_BI0_FWD_VECTOR17                                0x2a041
#define RED_BI_FWD_VECTOR17_DEF                             0x0
#define RED_BI_FWD_VECTOR17_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR17_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR17_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR17_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR17_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR17_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR17_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR17_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR18_OFFSET                          0x0042
#define RED_BI_FWD_VECTOR18_SZ                              32
#define RED_BI0_FWD_VECTOR18                                0x2a042
#define RED_BI_FWD_VECTOR18_DEF                             0x0
#define RED_BI_FWD_VECTOR18_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR18_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR18_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR18_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR18_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR18_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR18_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR18_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR19_OFFSET                          0x0043
#define RED_BI_FWD_VECTOR19_SZ                              32
#define RED_BI0_FWD_VECTOR19                                0x2a043
#define RED_BI_FWD_VECTOR19_DEF                             0x0
#define RED_BI_FWD_VECTOR19_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR19_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR19_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR19_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR19_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR19_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR19_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR19_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR20_OFFSET                          0x0044
#define RED_BI_FWD_VECTOR20_SZ                              32
#define RED_BI0_FWD_VECTOR20                                0x2a044
#define RED_BI_FWD_VECTOR20_DEF                             0x0
#define RED_BI_FWD_VECTOR20_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR20_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR20_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR20_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR20_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR20_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR20_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR20_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR21_OFFSET                          0x0045
#define RED_BI_FWD_VECTOR21_SZ                              32
#define RED_BI0_FWD_VECTOR21                                0x2a045
#define RED_BI_FWD_VECTOR21_DEF                             0x0
#define RED_BI_FWD_VECTOR21_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR21_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR21_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR21_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR21_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR21_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR21_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR21_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR22_OFFSET                          0x0046
#define RED_BI_FWD_VECTOR22_SZ                              32
#define RED_BI0_FWD_VECTOR22                                0x2a046
#define RED_BI_FWD_VECTOR22_DEF                             0x0
#define RED_BI_FWD_VECTOR22_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR22_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR22_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR22_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR22_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR22_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR22_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR22_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR23_OFFSET                          0x0047
#define RED_BI_FWD_VECTOR23_SZ                              32
#define RED_BI0_FWD_VECTOR23                                0x2a047
#define RED_BI_FWD_VECTOR23_DEF                             0x0
#define RED_BI_FWD_VECTOR23_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR23_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR23_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR23_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR23_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR23_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR23_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR23_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR24_OFFSET                          0x0048
#define RED_BI_FWD_VECTOR24_SZ                              32
#define RED_BI0_FWD_VECTOR24                                0x2a048
#define RED_BI_FWD_VECTOR24_DEF                             0x0
#define RED_BI_FWD_VECTOR24_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR24_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR24_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR24_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR24_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR24_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR24_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR24_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR25_OFFSET                          0x0049
#define RED_BI_FWD_VECTOR25_SZ                              32
#define RED_BI0_FWD_VECTOR25                                0x2a049
#define RED_BI_FWD_VECTOR25_DEF                             0x0
#define RED_BI_FWD_VECTOR25_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR25_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR25_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR25_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR25_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR25_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR25_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR25_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR26_OFFSET                          0x004a
#define RED_BI_FWD_VECTOR26_SZ                              32
#define RED_BI0_FWD_VECTOR26                                0x2a04a
#define RED_BI_FWD_VECTOR26_DEF                             0x0
#define RED_BI_FWD_VECTOR26_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR26_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR26_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR26_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR26_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR26_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR26_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR26_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR27_OFFSET                          0x004b
#define RED_BI_FWD_VECTOR27_SZ                              32
#define RED_BI0_FWD_VECTOR27                                0x2a04b
#define RED_BI_FWD_VECTOR27_DEF                             0x0
#define RED_BI_FWD_VECTOR27_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR27_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR27_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR27_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR27_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR27_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR27_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR27_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR28_OFFSET                          0x004c
#define RED_BI_FWD_VECTOR28_SZ                              32
#define RED_BI0_FWD_VECTOR28                                0x2a04c
#define RED_BI_FWD_VECTOR28_DEF                             0x0
#define RED_BI_FWD_VECTOR28_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR28_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR28_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR28_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR28_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR28_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR28_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR28_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR29_OFFSET                          0x004d
#define RED_BI_FWD_VECTOR29_SZ                              32
#define RED_BI0_FWD_VECTOR29                                0x2a04d
#define RED_BI_FWD_VECTOR29_DEF                             0x0
#define RED_BI_FWD_VECTOR29_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR29_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR29_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR29_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR29_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR29_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR29_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR29_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR30_OFFSET                          0x004e
#define RED_BI_FWD_VECTOR30_SZ                              32
#define RED_BI0_FWD_VECTOR30                                0x2a04e
#define RED_BI_FWD_VECTOR30_DEF                             0x0
#define RED_BI_FWD_VECTOR30_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR30_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR30_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR30_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR30_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR30_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR30_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR30_FLD_ENTRY7                      30,28


#define RED_BI_FWD_VECTOR31_OFFSET                          0x004f
#define RED_BI_FWD_VECTOR31_SZ                              32
#define RED_BI0_FWD_VECTOR31                                0x2a04f
#define RED_BI_FWD_VECTOR31_DEF                             0x0
#define RED_BI_FWD_VECTOR31_FLD_ENTRY0                      2,0
#define RED_BI_FWD_VECTOR31_FLD_ENTRY1                      6,4
#define RED_BI_FWD_VECTOR31_FLD_ENTRY2                      10,8
#define RED_BI_FWD_VECTOR31_FLD_ENTRY3                      14,12
#define RED_BI_FWD_VECTOR31_FLD_ENTRY4                      18,16
#define RED_BI_FWD_VECTOR31_FLD_ENTRY5                      22,20
#define RED_BI_FWD_VECTOR31_FLD_ENTRY6                      26,24
#define RED_BI_FWD_VECTOR31_FLD_ENTRY7                      30,28


#define RED_BI_CFG_EG_NSPI_TIMER_OFFSET                     0x0050
#define RED_BI_CFG_EG_NSPI_TIMER_SZ                         16
#define RED_BI0_CFG_EG_NSPI_TIMER                           0x2a050
#define RED_BI_CFG_EG_NSPI_TIMER_DEF                        0x20
#define RED_BI_CFG_EG_NSPI_TIMER_FLD_                       15,0


#define RED_BI_CFG_PAUSE_OFFSET                             0x0051
#define RED_BI_CFG_PAUSE_SZ                                 24
#define RED_BI0_CFG_PAUSE                                   0x2a051
#define RED_BI_CFG_PAUSE_DEF                                0xc00000
#define RED_BI_CFG_PAUSE_FLD_TX_WFC_EN                      0
#define RED_BI_CFG_PAUSE_FLD_TX_PFC_EN                      1
#define RED_BI_CFG_PAUSE_FLD_TX_CFC_EN                      9,2
#define RED_BI_CFG_PAUSE_FLD_RX_WFC_EN                      10
#define RED_BI_CFG_PAUSE_FLD_RX_PFC_EN                      11
#define RED_BI_CFG_PAUSE_FLD_RX_CFC_EN                      19,12
#define RED_BI_CFG_PAUSE_FLD_FC_TIMER_ONLY                  20
#define RED_BI_CFG_PAUSE_FLD_RX_UCAST_EN                    21
#define RED_BI_CFG_PAUSE_FLD_RX_MC_DROP_EN                  22
#define RED_BI_CFG_PAUSE_FLD_SEQ_TYPE                       23


#define RED_BI_CFG_PAUSE_CFC_OPCODE_OFFSET                  0x0052
#define RED_BI_CFG_PAUSE_CFC_OPCODE_SZ                      16
#define RED_BI0_CFG_PAUSE_CFC_OPCODE                        0x2a052
#define RED_BI_CFG_PAUSE_CFC_OPCODE_DEF                     0x101
#define RED_BI_CFG_PAUSE_CFC_OPCODE_FLD_                    15,0


#define RED_BI_CFG_PAUSE_TIME_OFFSET                        0x0053
#define RED_BI_CFG_PAUSE_TIME_SZ                            16
#define RED_BI0_CFG_PAUSE_TIME                              0x2a053
#define RED_BI_CFG_PAUSE_TIME_DEF                           0xffff
#define RED_BI_CFG_PAUSE_TIME_FLD_                          15,0


#define RED_BI_CFG_PAUSE_SAMPLE_TIMER_OFFSET                0x0054
#define RED_BI_CFG_PAUSE_SAMPLE_TIMER_SZ                    20
#define RED_BI0_CFG_PAUSE_SAMPLE_TIMER                      0x2a054
#define RED_BI_CFG_PAUSE_SAMPLE_TIMER_DEF                   0x0
#define RED_BI_CFG_PAUSE_SAMPLE_TIMER_FLD_                  19,0


#define RED_BI_CFG_PAUSE_FC_LIMIT_OFFSET                    0x0055
#define RED_BI_CFG_PAUSE_FC_LIMIT_SZ                        20
#define RED_BI0_CFG_PAUSE_FC_LIMIT                          0x2a055
#define RED_BI_CFG_PAUSE_FC_LIMIT_DEF                       0x0
#define RED_BI_CFG_PAUSE_FC_LIMIT_FLD_                      19,0


#define RED_BI_CFG_PAUSE_0_TIME_OFFSET                      0x0056
#define RED_BI_CFG_PAUSE_0_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_0_TIME                            0x2a056
#define RED_BI_CFG_PAUSE_0_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_0_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_1_TIME_OFFSET                      0x0057
#define RED_BI_CFG_PAUSE_1_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_1_TIME                            0x2a057
#define RED_BI_CFG_PAUSE_1_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_1_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_2_TIME_OFFSET                      0x0058
#define RED_BI_CFG_PAUSE_2_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_2_TIME                            0x2a058
#define RED_BI_CFG_PAUSE_2_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_2_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_3_TIME_OFFSET                      0x0059
#define RED_BI_CFG_PAUSE_3_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_3_TIME                            0x2a059
#define RED_BI_CFG_PAUSE_3_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_3_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_4_TIME_OFFSET                      0x005a
#define RED_BI_CFG_PAUSE_4_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_4_TIME                            0x2a05a
#define RED_BI_CFG_PAUSE_4_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_4_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_5_TIME_OFFSET                      0x005b
#define RED_BI_CFG_PAUSE_5_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_5_TIME                            0x2a05b
#define RED_BI_CFG_PAUSE_5_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_5_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_6_TIME_OFFSET                      0x005c
#define RED_BI_CFG_PAUSE_6_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_6_TIME                            0x2a05c
#define RED_BI_CFG_PAUSE_6_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_6_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_7_TIME_OFFSET                      0x005d
#define RED_BI_CFG_PAUSE_7_TIME_SZ                          4
#define RED_BI0_CFG_PAUSE_7_TIME                            0x2a05d
#define RED_BI_CFG_PAUSE_7_TIME_DEF                         0xf
#define RED_BI_CFG_PAUSE_7_TIME_FLD_                        3,0


#define RED_BI_CFG_PAUSE_TIME_UNIT_OFFSET                   0x005e
#define RED_BI_CFG_PAUSE_TIME_UNIT_SZ                       16
#define RED_BI0_CFG_PAUSE_TIME_UNIT                         0x2a05e
#define RED_BI_CFG_PAUSE_TIME_UNIT_DEF                      0x13
#define RED_BI_CFG_PAUSE_TIME_UNIT_FLD_                     15,0


#define RED_BI_CFG_PAUSE_FRAC_TIME_OFFSET                   0x005f
#define RED_BI_CFG_PAUSE_FRAC_TIME_SZ                       8
#define RED_BI0_CFG_PAUSE_FRAC_TIME                         0x2a05f
#define RED_BI_CFG_PAUSE_FRAC_TIME_DEF                      0x33
#define RED_BI_CFG_PAUSE_FRAC_TIME_FLD_                     7,0


#define RED_BI_CFG_RMA_SA_HI_OFFSET                         0x0060
#define RED_BI_CFG_RMA_SA_HI_SZ                             16
#define RED_BI0_CFG_RMA_SA_HI                               0x2a060
#define RED_BI_CFG_RMA_SA_HI_DEF                            0x0
#define RED_BI_CFG_RMA_SA_HI_FLD_                           15,0


#define RED_BI_CFG_RMA_SA_LO_OFFSET                         0x0061
#define RED_BI_CFG_RMA_SA_LO_SZ                             32
#define RED_BI0_CFG_RMA_SA_LO                               0x2a061
#define RED_BI_CFG_RMA_SA_LO_DEF                            0x0
#define RED_BI_CFG_RMA_SA_LO_FLD_                           31,0


#define RED_BI_CFG_CODE_PAUSE_OFFSET                        0x0062
#define RED_BI_CFG_CODE_PAUSE_SZ                            8
#define RED_BI0_CFG_CODE_PAUSE                              0x2a062
#define RED_BI_CFG_CODE_PAUSE_DEF                           0x9c
#define RED_BI_CFG_CODE_PAUSE_FLD_                          7,0


#define RED_BI_CFG_CODE_PAUSE_SUB_OFFSET                    0x0063
#define RED_BI_CFG_CODE_PAUSE_SUB_SZ                        8
#define RED_BI0_CFG_CODE_PAUSE_SUB                          0x2a063
#define RED_BI_CFG_CODE_PAUSE_SUB_DEF                       0xdc
#define RED_BI_CFG_CODE_PAUSE_SUB_FLD_                      7,0


#define RED_BI_GBE_CFG_OFFSET                               0x0064
#define RED_BI_GBE_CFG_SZ                                   32
#define RED_BI0_GBE_CFG                                     0x2a064
#define RED_BI_GBE_CFG_DEF                                  0x20180004
#define RED_BI_GBE_CFG_FLD_RX_AN_EN                         0
#define RED_BI_GBE_CFG_FLD_RX_BUSY_EN                       1
#define RED_BI_GBE_CFG_FLD_RX_CRC_CHK_EN                    2
#define RED_BI_GBE_CFG_FLD_TX_FORCE_XMIT_DATA               3
#define RED_BI_GBE_CFG_FLD_RX2TX_XOFF_EN                    4
#define RED_BI_GBE_CFG_FLD_RX2TX_XOFF_DELAY_TIME            14,5
#define RED_BI_GBE_CFG_FLD_PAUSE_TX_EN                      15
#define RED_BI_GBE_CFG_FLD_PAUSE_TIMER_ONLY                 16
#define RED_BI_GBE_CFG_FLD_IPG_TRANSMIT_TIME                26,17
#define RED_BI_GBE_CFG_FLD_RX_LINK_RST                      27
#define RED_BI_GBE_CFG_FLD_RX_JABBER_LEN_1518               28
#define RED_BI_GBE_CFG_FLD_RX_INRANGE_CHK_EN                29
#define RED_BI_GBE_CFG_FLD_RX_SW_RST                        30
#define RED_BI_GBE_CFG_FLD_TX_SW_RST                        31


#define RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_OFFSET             0x0065
#define RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_SZ                 16
#define RED_BI0_GBE_CFG_TX_AN_CONFIG_WORD                   0x2a065
#define RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_DEF                0x0
#define RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_FLD_               15,0


#define RED_BI_GBE_CFG_RX_OFFSET                            0x0066
#define RED_BI_GBE_CFG_RX_SZ                                22
#define RED_BI0_GBE_CFG_RX                                  0x2a066
#define RED_BI_GBE_CFG_RX_DEF                               0x1005f2
#define RED_BI_GBE_CFG_RX_FLD_MAX_SIZE                      13,0
#define RED_BI_GBE_CFG_RX_FLD_MIN_SIZE                      20,14
#define RED_BI_GBE_CFG_RX_FLD_FLUSH_EN                      21


#define RED_BI_GBE_CFG_PAUSE_TIME_OFFSET                    0x0067
#define RED_BI_GBE_CFG_PAUSE_TIME_SZ                        16
#define RED_BI0_GBE_CFG_PAUSE_TIME                          0x2a067
#define RED_BI_GBE_CFG_PAUSE_TIME_DEF                       0xffff
#define RED_BI_GBE_CFG_PAUSE_TIME_FLD_                      15,0


#define RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_OFFSET            0x0068
#define RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_SZ                20
#define RED_BI0_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x2a068
#define RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF               0x0
#define RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_FLD_              19,0


#define RED_BI_GBE_CFG_PAUSE_FC_LIMIT_OFFSET                0x0069
#define RED_BI_GBE_CFG_PAUSE_FC_LIMIT_SZ                    20
#define RED_BI0_GBE_CFG_PAUSE_FC_LIMIT                      0x2a069
#define RED_BI_GBE_CFG_PAUSE_FC_LIMIT_DEF                   0x1
#define RED_BI_GBE_CFG_PAUSE_FC_LIMIT_FLD_                  19,0


#define RED_BI_GBE_CFG_MII_MDC_PERIOD_OFFSET                0x006a
#define RED_BI_GBE_CFG_MII_MDC_PERIOD_SZ                    8
#define RED_BI0_GBE_CFG_MII_MDC_PERIOD                      0x2a06a
#define RED_BI_GBE_CFG_MII_MDC_PERIOD_DEF                   0x3c
#define RED_BI_GBE_CFG_MII_MDC_PERIOD_FLD_                  7,0


#define RED_BI_GBE_CFG_MII_MDIO_OFFSET                      0x006b
#define RED_BI_GBE_CFG_MII_MDIO_SZ                          17
#define RED_BI0_GBE_CFG_MII_MDIO                            0x2a06b
#define RED_BI_GBE_CFG_MII_MDIO_DEF                         0x13205
#define RED_BI_GBE_CFG_MII_MDIO_FLD_HOLD                    7,0
#define RED_BI_GBE_CFG_MII_MDIO_FLD_IN_RDY                  15,8
#define RED_BI_GBE_CFG_MII_MDIO_FLD_SW_RST                  16


#define RED_BI_GBE_CFG_MII_OFFSET                           0x006c
#define RED_BI_GBE_CFG_MII_SZ                               29
#define RED_BI0_GBE_CFG_MII                                 0x2a06c
#define RED_BI_GBE_CFG_MII_DEF                              0x0
#define RED_BI_GBE_CFG_MII_FLD_DIN                          15,0
#define RED_BI_GBE_CFG_MII_FLD_REGADDR                      20,16
#define RED_BI_GBE_CFG_MII_FLD_PHYADDR                      25,21
#define RED_BI_GBE_CFG_MII_FLD_READ_WRITE                   26
#define RED_BI_GBE_CFG_MII_FLD_SKIP_PREAMBLE                27
#define RED_BI_GBE_CFG_MII_FLD_GO                           28


#define RED_BI_GBE_STA_MII_OFFSET                           0x006d
#define RED_BI_GBE_STA_MII_SZ                               17
#define RED_BI0_GBE_STA_MII                                 0x2a06d
#define RED_BI_GBE_STA_MII_DEF                              0x0
#define RED_BI_GBE_STA_MII_FLD_DOUT                         15,0
#define RED_BI_GBE_STA_MII_FLD_BUSY                         16


#define RED_BI_GBE_CFG_RMA_OFFSET                           0x006e
#define RED_BI_GBE_CFG_RMA_SZ                               3
#define RED_BI0_GBE_CFG_RMA                                 0x2a06e
#define RED_BI_GBE_CFG_RMA_DEF                              0x4
#define RED_BI_GBE_CFG_RMA_FLD_IGNORE_CTL_DA                0
#define RED_BI_GBE_CFG_RMA_FLD_DONT_PAUSE                   1
#define RED_BI_GBE_CFG_RMA_FLD_RX_CTL_FRM_EN                2


#define RED_BI_GBE_CFG_RMA_FC_OFFSET                        0x006f
#define RED_BI_GBE_CFG_RMA_FC_SZ                            32
#define RED_BI0_GBE_CFG_RMA_FC                              0x2a06f
#define RED_BI_GBE_CFG_RMA_FC_DEF                           0x18808
#define RED_BI_GBE_CFG_RMA_FC_FLD_TYPE                      15,0
#define RED_BI_GBE_CFG_RMA_FC_FLD_OPCODE                    31,16


#define RED_BI_GBE_CFG_RMA_FC_DA_HI_OFFSET                  0x0070
#define RED_BI_GBE_CFG_RMA_FC_DA_HI_SZ                      16
#define RED_BI0_GBE_CFG_RMA_FC_DA_HI                        0x2a070
#define RED_BI_GBE_CFG_RMA_FC_DA_HI_DEF                     0x180
#define RED_BI_GBE_CFG_RMA_FC_DA_HI_FLD_                    15,0


#define RED_BI_GBE_CFG_RMA_FC_DA_LO_OFFSET                  0x0071
#define RED_BI_GBE_CFG_RMA_FC_DA_LO_SZ                      32
#define RED_BI0_GBE_CFG_RMA_FC_DA_LO                        0x2a071
#define RED_BI_GBE_CFG_RMA_FC_DA_LO_DEF                     0xc2000001
#define RED_BI_GBE_CFG_RMA_FC_DA_LO_FLD_                    31,0


#define RED_BI_GBE_CFG_RMA_SA_HI_OFFSET                     0x0072
#define RED_BI_GBE_CFG_RMA_SA_HI_SZ                         16
#define RED_BI0_GBE_CFG_RMA_SA_HI                           0x2a072
#define RED_BI_GBE_CFG_RMA_SA_HI_DEF                        0x0
#define RED_BI_GBE_CFG_RMA_SA_HI_FLD_                       15,0


#define RED_BI_GBE_CFG_RMA_SA_LO_OFFSET                     0x0073
#define RED_BI_GBE_CFG_RMA_SA_LO_SZ                         32
#define RED_BI0_GBE_CFG_RMA_SA_LO                           0x2a073
#define RED_BI_GBE_CFG_RMA_SA_LO_DEF                        0x0
#define RED_BI_GBE_CFG_RMA_SA_LO_FLD_                       31,0


#define RED_BI_GBE_CNT_RMA0_OFFSET                          0x0074
#define RED_BI_GBE_CNT_RMA0_SZ                              32
#define RED_BI0_GBE_CNT_RMA0                                0x2a074
#define RED_BI_GBE_CNT_RMA0_DEF                             0x0
#define RED_BI_GBE_CNT_RMA0_FLD_DROP_CTL_PKT                31,0


#define RED_BI_GBE_CNT_RMA1_OFFSET                          0x0075
#define RED_BI_GBE_CNT_RMA1_SZ                              32
#define RED_BI0_GBE_CNT_RMA1                                0x2a075
#define RED_BI_GBE_CNT_RMA1_DEF                             0x0
#define RED_BI_GBE_CNT_RMA1_FLD_RX_PAUSE                    31,0


#define RED_BI_GBE_CNT_RMA2_OFFSET                          0x0076
#define RED_BI_GBE_CNT_RMA2_SZ                              32
#define RED_BI0_GBE_CNT_RMA2                                0x2a076
#define RED_BI_GBE_CNT_RMA2_DEF                             0x0
#define RED_BI_GBE_CNT_RMA2_FLD_RX_CTL_PKT                  31,0


#define RED_BI_GBE_INT_OFFSET                               0x0077
#define RED_BI_GBE_INT_SZ                                   16
#define RED_BI0_GBE_INT                                     0x2a077
#define RED_BI_GBE_INT_DEF                                  0x1800
#define RED_BI_GBE_INT_FLD_RX_PKT_CRC_ERR                   0
#define RED_BI_GBE_INT_FLD_RX_SYMBOL_ERR                    1
#define RED_BI_GBE_INT_FLD_RX_SEQUENCE_ERR                  2
#define RED_BI_GBE_INT_FLD_RX_INVALID_CODE_ERR              3
#define RED_BI_GBE_INT_FLD_RMA_FC_ERR                       4
#define RED_BI_GBE_INT_FLD_RX_FIFO_OVFL                     5
#define RED_BI_GBE_INT_FLD_RX_FIFO_UDFL                     6
#define RED_BI_GBE_INT_FLD_RX_AN_COMPLETE                   7
#define RED_BI_GBE_INT_FLD_RX_OVERSIZE                      8
#define RED_BI_GBE_INT_FLD_RX_UNDERSIZE                     9
#define RED_BI_GBE_INT_FLD_RX_PKT_ERR                       10
#define RED_BI_GBE_INT_FLD_RX_IN_SYNC                       11
#define RED_BI_GBE_INT_FLD_RX_OUT_OF_SYNC                   12
#define RED_BI_GBE_INT_FLD_AN_FSM_TO_AN_ENABLE_ST           13
#define RED_BI_GBE_INT_FLD_TX_MIE_HDR_PARITY_ERR            14
#define RED_BI_GBE_INT_FLD_TX_MIE_PKT_CRC_ERR               15


#define RED_BI_GBE_INT_MSK_OFFSET                           0x0078
#define RED_BI_GBE_INT_MSK_SZ                               16
#define RED_BI0_GBE_INT_MSK                                 0x2a078
#define RED_BI_GBE_INT_MSK_DEF                              0x1800
#define RED_BI_GBE_INT_MSK_FLD_RX_PKT_CRC_ERR               0
#define RED_BI_GBE_INT_MSK_FLD_RX_SYMBOL_ERR                1
#define RED_BI_GBE_INT_MSK_FLD_RX_SEQUENCE_ERR              2
#define RED_BI_GBE_INT_MSK_FLD_RX_INVALID_CODE_ERR          3
#define RED_BI_GBE_INT_MSK_FLD_RMA_FC_ERR                   4
#define RED_BI_GBE_INT_MSK_FLD_RX_FIFO_OVFL                 5
#define RED_BI_GBE_INT_MSK_FLD_RX_FIFO_UDFL                 6
#define RED_BI_GBE_INT_MSK_FLD_RX_AN_COMPLETE               7
#define RED_BI_GBE_INT_MSK_FLD_RX_OVERSIZE                  8
#define RED_BI_GBE_INT_MSK_FLD_RX_UNDERSIZE                 9
#define RED_BI_GBE_INT_MSK_FLD_RX_PKT_ERR                   10
#define RED_BI_GBE_INT_MSK_FLD_RX_IN_SYNC                   11
#define RED_BI_GBE_INT_MSK_FLD_RX_OUT_OF_SYNC               12
#define RED_BI_GBE_INT_MSK_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_BI_GBE_INT_MSK_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_BI_GBE_INT_MSK_FLD_TX_MIE_PKT_CRC_ERR           15


#define RED_BI_GBE_INT_TST_OFFSET                           0x0079
#define RED_BI_GBE_INT_TST_SZ                               16
#define RED_BI0_GBE_INT_TST                                 0x2a079
#define RED_BI_GBE_INT_TST_DEF                              0x1800
#define RED_BI_GBE_INT_TST_FLD_RX_PKT_CRC_ERR               0
#define RED_BI_GBE_INT_TST_FLD_RX_SYMBOL_ERR                1
#define RED_BI_GBE_INT_TST_FLD_RX_SEQUENCE_ERR              2
#define RED_BI_GBE_INT_TST_FLD_RX_INVALID_CODE_ERR          3
#define RED_BI_GBE_INT_TST_FLD_RMA_FC_ERR                   4
#define RED_BI_GBE_INT_TST_FLD_RX_FIFO_OVFL                 5
#define RED_BI_GBE_INT_TST_FLD_RX_FIFO_UDFL                 6
#define RED_BI_GBE_INT_TST_FLD_RX_AN_COMPLETE               7
#define RED_BI_GBE_INT_TST_FLD_RX_OVERSIZE                  8
#define RED_BI_GBE_INT_TST_FLD_RX_UNDERSIZE                 9
#define RED_BI_GBE_INT_TST_FLD_RX_PKT_ERR                   10
#define RED_BI_GBE_INT_TST_FLD_RX_IN_SYNC                   11
#define RED_BI_GBE_INT_TST_FLD_RX_OUT_OF_SYNC               12
#define RED_BI_GBE_INT_TST_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_BI_GBE_INT_TST_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_BI_GBE_INT_TST_FLD_TX_MIE_PKT_CRC_ERR           15


#define RED_BI_GBE_STA_OFFSET                               0x007a
#define RED_BI_GBE_STA_SZ                                   24
#define RED_BI0_GBE_STA                                     0x2a07a
#define RED_BI_GBE_STA_DEF                                  0x0
#define RED_BI_GBE_STA_FLD_AN_RX_FLOW_CTRL_EN               0
#define RED_BI_GBE_STA_FLD_AN_TX_FLOW_CTRL_EN               1
#define RED_BI_GBE_STA_FLD_AN_FULL_DUPLEX                   2
#define RED_BI_GBE_STA_FLD_RX_AN_COMPLETE                   3
#define RED_BI_GBE_STA_FLD_RX_CONFIG_WORD                   19,4
#define RED_BI_GBE_STA_FLD_AN_FSM_STATE                     22,20
#define RED_BI_GBE_STA_FLD_RX_SYNCHRONIZED                  23


#define RED_BI_CFG_SPARE_OFFSET                             0x007b
#define RED_BI_CFG_SPARE_SZ                                 8
#define RED_BI0_CFG_SPARE                                   0x2a07b
#define RED_BI_CFG_SPARE_DEF                                0x0
#define RED_BI_CFG_SPARE_FLD_                               7,0


#define RED_BI_STA_SPARE_OFFSET                             0x007c
#define RED_BI_STA_SPARE_SZ                                 8
#define RED_BI0_STA_SPARE                                   0x2a07c
#define RED_BI_STA_SPARE_DEF                                0x0
#define RED_BI_STA_SPARE_FLD_                               7,0


#define RED_BI_GBE_CFG_PAUSE_OFFSET                         0x007d
#define RED_BI_GBE_CFG_PAUSE_SZ                             20
#define RED_BI0_GBE_CFG_PAUSE                               0x2a07d
#define RED_BI_GBE_CFG_PAUSE_DEF                            0x0
#define RED_BI_GBE_CFG_PAUSE_FLD_TX_PFC_EN                  0
#define RED_BI_GBE_CFG_PAUSE_FLD_TX_CFC_EN                  8,1
#define RED_BI_GBE_CFG_PAUSE_FLD_RX_PFC_EN                  9
#define RED_BI_GBE_CFG_PAUSE_FLD_RX_CFC_EN                  17,10
#define RED_BI_GBE_CFG_PAUSE_FLD_FC_TIMER_ONLY              18
#define RED_BI_GBE_CFG_PAUSE_FLD_RX_UCAST_EN                19


#define RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_OFFSET              0x007e
#define RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_SZ                  16
#define RED_BI0_GBE_CFG_PAUSE_CFC_OPCODE                    0x2a07e
#define RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_DEF                 0x101
#define RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_FLD_                15,0


#define RED_BI_GBE_CFG_TX_FLUSH_EN_OFFSET                   0x007f
#define RED_BI_GBE_CFG_TX_FLUSH_EN_SZ                       1
#define RED_BI0_GBE_CFG_TX_FLUSH_EN                         0x2a07f
#define RED_BI_GBE_CFG_TX_FLUSH_EN_DEF                      0x0
#define RED_BI_GBE_CFG_TX_FLUSH_EN_FLD_                     0


#define RED_BI_HASH_CHANNEL0_OFFSET                         0x0080
#define RED_BI_HASH_CHANNEL0_SZ                             17
#define RED_BI0_HASH_CHANNEL0                               0x2a080
#define RED_BI_HASH_CHANNEL0_DEF                            0x0
#define RED_BI_HASH_CHANNEL0_FLD_SELECT_FCOE                1,0
#define RED_BI_HASH_CHANNEL0_FLD_SELECT_NON_FCOE            3,2
#define RED_BI_HASH_CHANNEL0_FLD_FCOE_FIELD_SELECT          9,4
#define RED_BI_HASH_CHANNEL0_FLD_NON_FCOE_FIELD_SELECT      16,12


#define RED_BI_HASH_CHANNEL1_OFFSET                         0x0081
#define RED_BI_HASH_CHANNEL1_SZ                             17
#define RED_BI0_HASH_CHANNEL1                               0x2a081
#define RED_BI_HASH_CHANNEL1_DEF                            0x0
#define RED_BI_HASH_CHANNEL1_FLD_SELECT_FCOE                1,0
#define RED_BI_HASH_CHANNEL1_FLD_SELECT_NON_FCOE            3,2
#define RED_BI_HASH_CHANNEL1_FLD_FCOE_FIELD_SELECT          9,4
#define RED_BI_HASH_CHANNEL1_FLD_NON_FCOE_FIELD_SELECT      16,12


#define RED_BI_CNT_RX_MC_DROP_OFFSET                        0x0082
#define RED_BI_CNT_RX_MC_DROP_SZ                            32
#define RED_BI0_CNT_RX_MC_DROP                              0x2a082
#define RED_BI_CNT_RX_MC_DROP_DEF                           0x0
#define RED_BI_CNT_RX_MC_DROP_FLD_                          31,0


#define RED_BI_CNT_RX_FWD_DROP_OFFSET                       0x0083
#define RED_BI_CNT_RX_FWD_DROP_SZ                           32
#define RED_BI0_CNT_RX_FWD_DROP                             0x2a083
#define RED_BI_CNT_RX_FWD_DROP_DEF                          0x0
#define RED_BI_CNT_RX_FWD_DROP_FLD_                         31,0


#define RED_BI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_OFFSET      0x0084
#define RED_BI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_SZ          32
#define RED_BI0_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x2a084
#define RED_BI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF         0x0
#define RED_BI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_FLD_        31,0


#define RED_BI_CNT_TX_LB_DROP_OFFSET                        0x0085
#define RED_BI_CNT_TX_LB_DROP_SZ                            16
#define RED_BI0_CNT_TX_LB_DROP                              0x2a085
#define RED_BI_CNT_TX_LB_DROP_DEF                           0x0
#define RED_BI_CNT_TX_LB_DROP_FLD_                          15,0


#define RED_BI_CNT_RX_ALLOW_VNTAG_DROP_OFFSET               0x0086
#define RED_BI_CNT_RX_ALLOW_VNTAG_DROP_SZ                   16
#define RED_BI0_CNT_RX_ALLOW_VNTAG_DROP                     0x2a086
#define RED_BI_CNT_RX_ALLOW_VNTAG_DROP_DEF                  0x0
#define RED_BI_CNT_RX_ALLOW_VNTAG_DROP_FLD_                 15,0


#define RED_BI_CNT_RX_ECHANNEL_DROP_OFFSET                  0x0087
#define RED_BI_CNT_RX_ECHANNEL_DROP_SZ                      8
#define RED_BI0_CNT_RX_ECHANNEL_DROP                        0x2a087
#define RED_BI_CNT_RX_ECHANNEL_DROP_DEF                     0x0
#define RED_BI_CNT_RX_ECHANNEL_DROP_FLD_                    7,0


#define RED_BI_PKT_LPBK_OFFSET                              0x0088
#define RED_BI_PKT_LPBK_SZ                                  1
#define RED_BI0_PKT_LPBK                                    0x2a088
#define RED_BI_PKT_LPBK_DEF                                 0x0
#define RED_BI_PKT_LPBK_FLD_                                0


#define RED_BI_PORT_CFG_OFFSET                              0x0089
#define RED_BI_PORT_CFG_SZ                                  12
#define RED_BI0_PORT_CFG                                    0x2a089
#define RED_BI_PORT_CFG_DEF                                 0x8
#define RED_BI_PORT_CFG_FLD_IS_VNTAG                        0
#define RED_BI_PORT_CFG_FLD_RX_VNTAG_PASSTHRU               1
#define RED_BI_PORT_CFG_FLD_TX_VNTAG_PASSTHRU               2
#define RED_BI_PORT_CFG_FLD_RX_ALLOW_VNTAG                  3
#define RED_BI_PORT_CFG_FLD_CMTAG_VERSION                   5,4
#define RED_BI_PORT_CFG_FLD_FCOE_IS_T11                     6
#define RED_BI_PORT_CFG_FLD_FCOE_T11_VERSION                10,7
#define RED_BI_PORT_CFG_FLD_TX_ERR_EN                       11


#define RED_BI_INTR_OFFSET                                  0x008a
#define RED_BI_INTR_SZ                                      6
#define RED_BI0_INTR                                        0x2a08a
#define RED_BI_INTR_DEF                                     0x0
#define RED_BI_INTR_FLD_RX_FIFO_OVFL                        0
#define RED_BI_INTR_FLD_TX_PKT_ERR                          1
#define RED_BI_INTR_FLD_VIF_OUT_OF_RANGE                    2
#define RED_BI_INTR_FLD_RUNT_PKT_DROP                       3
#define RED_BI_INTR_FLD_TX_CRC_ERR                          4
#define RED_BI_INTR_FLD_TX_PRSR_L2_ERR                      5


#define RED_BI_INTR_MSK_OFFSET                              0x008b
#define RED_BI_INTR_MSK_SZ                                  6
#define RED_BI0_INTR_MSK                                    0x2a08b
#define RED_BI_INTR_MSK_DEF                                 0x0
#define RED_BI_INTR_MSK_FLD_RX_FIFO_OVFL                    0
#define RED_BI_INTR_MSK_FLD_TX_PKT_ERR                      1
#define RED_BI_INTR_MSK_FLD_VIF_OUT_OF_RANGE                2
#define RED_BI_INTR_MSK_FLD_RUNT_PKT_DROP                   3
#define RED_BI_INTR_MSK_FLD_TX_CRC_ERR                      4
#define RED_BI_INTR_MSK_FLD_TX_PRSR_L2_ERR                  5


#define RED_BI_INTR_TST_OFFSET                              0x008c
#define RED_BI_INTR_TST_SZ                                  6
#define RED_BI0_INTR_TST                                    0x2a08c
#define RED_BI_INTR_TST_DEF                                 0x0
#define RED_BI_INTR_TST_FLD_RX_FIFO_OVFL                    0
#define RED_BI_INTR_TST_FLD_TX_PKT_ERR                      1
#define RED_BI_INTR_TST_FLD_VIF_OUT_OF_RANGE                2
#define RED_BI_INTR_TST_FLD_RUNT_PKT_DROP                   3
#define RED_BI_INTR_TST_FLD_TX_CRC_ERR                      4
#define RED_BI_INTR_TST_FLD_TX_PRSR_L2_ERR                  5


#define RED_BI_STA_RX_RUNT_PKT_SIZE_OFFSET                  0x008d
#define RED_BI_STA_RX_RUNT_PKT_SIZE_SZ                      8
#define RED_BI0_STA_RX_RUNT_PKT_SIZE                        0x2a08d
#define RED_BI_STA_RX_RUNT_PKT_SIZE_DEF                     0x0
#define RED_BI_STA_RX_RUNT_PKT_SIZE_FLD_                    7,0


#define RED_BI_CNT_RX_RUNT_PKT_DROP_OFFSET                  0x008e
#define RED_BI_CNT_RX_RUNT_PKT_DROP_SZ                      8
#define RED_BI0_CNT_RX_RUNT_PKT_DROP                        0x2a08e
#define RED_BI_CNT_RX_RUNT_PKT_DROP_DEF                     0x0
#define RED_BI_CNT_RX_RUNT_PKT_DROP_FLD_                    7,0


#define RED_BI_DHS_RX_FCOE_CNT_OFFSET                       0x0090
#define RED_BI_DHS_RX_FCOE_CNT_ARRAYSIZE                    4
#define RED_BI_DHS_RX_FCOE_CNT_ARRAYSKIP                    2
#define RED_BI_DHS_RX_FCOE_CNT_SZ                           36
#define RED_BI0_DHS_RX_FCOE_CNT                             0x2a090
#define RED_BI0_DHS_RX_FCOE_CNT_00                          0x2a090
#define RED_BI_DHS_RX_FCOE_CNT_00_DEF                       0x0
#define RED_BI0_DHS_RX_FCOE_CNT_01                          0x2a091
#define RED_BI_DHS_RX_FCOE_CNT_01_DEF                       0x0
#define RED_BI_DHS_RX_FCOE_CNT_FLD_                         35,0
#define RED_BI_DHS_RX_FCOE_CNT_00_FLD__00                   31,0
#define RED_BI_DHS_RX_FCOE_CNT_01_FLD__01                   3,0
#define RED_BI_DHS_RX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_BI_DHS_RX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_BI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_BI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_BI_DHS_TX_FCOE_CNT_OFFSET                       0x0098
#define RED_BI_DHS_TX_FCOE_CNT_ARRAYSIZE                    4
#define RED_BI_DHS_TX_FCOE_CNT_ARRAYSKIP                    2
#define RED_BI_DHS_TX_FCOE_CNT_SZ                           36
#define RED_BI0_DHS_TX_FCOE_CNT                             0x2a098
#define RED_BI0_DHS_TX_FCOE_CNT_00                          0x2a098
#define RED_BI_DHS_TX_FCOE_CNT_00_DEF                       0x0
#define RED_BI0_DHS_TX_FCOE_CNT_01                          0x2a099
#define RED_BI_DHS_TX_FCOE_CNT_01_DEF                       0x0
#define RED_BI_DHS_TX_FCOE_CNT_FLD_                         35,0
#define RED_BI_DHS_TX_FCOE_CNT_00_FLD__00                   31,0
#define RED_BI_DHS_TX_FCOE_CNT_01_FLD__01                   3,0
#define RED_BI_DHS_TX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_BI_DHS_TX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_BI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_BI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_BI_STA_STAT_UPPER_OFFSET                        0x00a0
#define RED_BI_STA_STAT_UPPER_SZ                            4
#define RED_BI0_STA_STAT_UPPER                              0x2a0a0
#define RED_BI_STA_STAT_UPPER_DEF                           0x0
#define RED_BI_STA_STAT_UPPER_FLD_                          3,0


#define RED_BI_DHS_MAC_STAT_OFFSET                          0x00c0
#define RED_BI_DHS_MAC_STAT_ARRAYSIZE                       53
#define RED_BI_DHS_MAC_STAT_ARRAYSKIP                       1
#define RED_BI_DHS_MAC_STAT_SZ                              32
#define RED_BI0_DHS_MAC_STAT                                0x2a0c0
#define RED_BI_DHS_MAC_STAT_DEF                             0x0
#define RED_BI_DHS_MAC_STAT_FLD_                            31,0


#define RED_BI_CNT_MAC_RX_OCTET_OFLO_OFFSET                 0x0100
#define RED_BI_CNT_MAC_RX_OCTET_OFLO_SZ                     32
#define RED_BI0_CNT_MAC_RX_OCTET_OFLO                       0x2a100
#define RED_BI_CNT_MAC_RX_OCTET_OFLO_DEF                    0x0
#define RED_BI_CNT_MAC_RX_OCTET_OFLO_FLD_                   31,0


#define RED_BI_CNT_MAC_TX_OCTET_OFLO_OFFSET                 0x0101
#define RED_BI_CNT_MAC_TX_OCTET_OFLO_SZ                     32
#define RED_BI0_CNT_MAC_TX_OCTET_OFLO                       0x2a101
#define RED_BI_CNT_MAC_TX_OCTET_OFLO_DEF                    0x0
#define RED_BI_CNT_MAC_TX_OCTET_OFLO_FLD_                   31,0


#define RED_BI_CFG_ETHERCHANNEL_OFFSET                      0x0102
#define RED_BI_CFG_ETHERCHANNEL_SZ                          8
#define RED_BI0_CFG_ETHERCHANNEL                            0x2a102
#define RED_BI_CFG_ETHERCHANNEL_DEF                         0x0
#define RED_BI_CFG_ETHERCHANNEL_FLD_NIF_MAP0                3,0
#define RED_BI_CFG_ETHERCHANNEL_FLD_NIF_MAP1                7,4


#define RED_BI_CFG_OFFSET                                   0x0103
#define RED_BI_CFG_SZ                                       1
#define RED_BI0_CFG                                         0x2a103
#define RED_BI_CFG_DEF                                      0x1
#define RED_BI_CFG_FLD_DROP_ON_ERR                          0


#define RED_BI_CFG_ETH_TYPE_FCOE_OFFSET                     0x0104
#define RED_BI_CFG_ETH_TYPE_FCOE_SZ                         16
#define RED_BI0_CFG_ETH_TYPE_FCOE                           0x2a104
#define RED_BI_CFG_ETH_TYPE_FCOE_DEF                        0x8906
#define RED_BI_CFG_ETH_TYPE_FCOE_FLD_                       15,0


#define RED_BI_CFG_ETH_TYPE_VNTAG_OFFSET                    0x0105
#define RED_BI_CFG_ETH_TYPE_VNTAG_SZ                        16
#define RED_BI0_CFG_ETH_TYPE_VNTAG                          0x2a105
#define RED_BI_CFG_ETH_TYPE_VNTAG_DEF                       0x564e
#define RED_BI_CFG_ETH_TYPE_VNTAG_FLD_                      15,0


#define RED_BI_CFG_ETH_TYPE_STAG_OFFSET                     0x0106
#define RED_BI_CFG_ETH_TYPE_STAG_SZ                         16
#define RED_BI0_CFG_ETH_TYPE_STAG                           0x2a106
#define RED_BI_CFG_ETH_TYPE_STAG_DEF                        0x88a8
#define RED_BI_CFG_ETH_TYPE_STAG_FLD_                       15,0


#define RED_BI_CFG_ETH_TYPE_CMD_OFFSET                      0x0107
#define RED_BI_CFG_ETH_TYPE_CMD_SZ                          16
#define RED_BI0_CFG_ETH_TYPE_CMD                            0x2a107
#define RED_BI_CFG_ETH_TYPE_CMD_DEF                         0x8850
#define RED_BI_CFG_ETH_TYPE_CMD_FLD_                        15,0


#define RED_BI_CFG_ETH_TYPE_CMTAG_OFFSET                    0x0108
#define RED_BI_CFG_ETH_TYPE_CMTAG_SZ                        16
#define RED_BI0_CFG_ETH_TYPE_CMTAG                          0x2a108
#define RED_BI_CFG_ETH_TYPE_CMTAG_DEF                       0x8904
#define RED_BI_CFG_ETH_TYPE_CMTAG_FLD_                      15,0


#define RED_BI_CFG_MAX_CMD_SIZE_OFFSET                      0x0109
#define RED_BI_CFG_MAX_CMD_SIZE_SZ                          8
#define RED_BI0_CFG_MAX_CMD_SIZE                            0x2a109
#define RED_BI_CFG_MAX_CMD_SIZE_DEF                         0x4
#define RED_BI_CFG_MAX_CMD_SIZE_FLD_                        7,0


#define RED_BI_CFG_DEBUG_OFFSET                             0x010a
#define RED_BI_CFG_DEBUG_SZ                                 7
#define RED_BI0_CFG_DEBUG                                   0x2a10a
#define RED_BI_CFG_DEBUG_DEF                                0x0
#define RED_BI_CFG_DEBUG_FLD_ENABLE                         0
#define RED_BI_CFG_DEBUG_FLD_SELECT                         4,1
#define RED_BI_CFG_DEBUG_FLD_FIN_ENABLE                     5
#define RED_BI_CFG_DEBUG_FLD_FOUT_ENABLE                    6


#define RED_BI_DHS_FIN_OFFSET                               0x010c
#define RED_BI_DHS_FIN_SZ                                   70
#define RED_BI0_DHS_FIN                                     0x2a10c
#define RED_BI0_DHS_FIN_00                                  0x2a10c
#define RED_BI_DHS_FIN_00_DEF                               0x0
#define RED_BI0_DHS_FIN_01                                  0x2a10d
#define RED_BI_DHS_FIN_01_DEF                               0x0
#define RED_BI0_DHS_FIN_02                                  0x2a10e
#define RED_BI_DHS_FIN_02_DEF                               0x0
#define RED_BI_DHS_FIN_FLD_                                 69,0
#define RED_BI_DHS_FIN_00_FLD__00                           31,0
#define RED_BI_DHS_FIN_01_FLD__01                           31,0
#define RED_BI_DHS_FIN_02_FLD__02                           5,0


#define RED_BI_DHS_FOUT_OFFSET                              0x0110
#define RED_BI_DHS_FOUT_SZ                                  70
#define RED_BI0_DHS_FOUT                                    0x2a110
#define RED_BI0_DHS_FOUT_00                                 0x2a110
#define RED_BI_DHS_FOUT_00_DEF                              0x0
#define RED_BI0_DHS_FOUT_01                                 0x2a111
#define RED_BI_DHS_FOUT_01_DEF                              0x0
#define RED_BI0_DHS_FOUT_02                                 0x2a112
#define RED_BI_DHS_FOUT_02_DEF                              0x0
#define RED_BI_DHS_FOUT_FLD_                                69,0
#define RED_BI_DHS_FOUT_00_FLD__00                          31,0
#define RED_BI_DHS_FOUT_01_FLD__01                          31,0
#define RED_BI_DHS_FOUT_02_FLD__02                          5,0


#define RED_HI_MAC_CFG_OFFSET                               0x0000
#define RED_HI_MAC_CFG_SZ                                   33
#define RED_HI0_MAC_CFG                                     0x40000
#define RED_HI0_MAC_CFG_00                                  0x40000
#define RED_HI_MAC_CFG_00_DEF                               0xc803740c
#define RED_HI0_MAC_CFG_01                                  0x40001
#define RED_HI_MAC_CFG_01_DEF                               0x1
#define RED_HI_MAC_CFG_FLD_TX_IPG_LENGTH                    6,0
#define RED_HI_MAC_CFG_00_FLD_TX_IPG_LENGTH                 6,0
#define RED_HI_MAC_CFG_FLD_ENABLE_RX                        7
#define RED_HI_MAC_CFG_00_FLD_ENABLE_RX                     7
#define RED_HI_MAC_CFG_FLD_ENABLE_TX                        8
#define RED_HI_MAC_CFG_00_FLD_ENABLE_TX                     8
#define RED_HI_MAC_CFG_FLD_MAC_MODE                         9
#define RED_HI_MAC_CFG_00_FLD_MAC_MODE                      9
#define RED_HI_MAC_CFG_FLD_PROMIS_EN                        10
#define RED_HI_MAC_CFG_00_FLD_PROMIS_EN                     10
#define RED_HI_MAC_CFG_FLD_PAD_EN                           11
#define RED_HI_MAC_CFG_00_FLD_PAD_EN                        11
#define RED_HI_MAC_CFG_FLD_CRC_FWD                          12
#define RED_HI_MAC_CFG_00_FLD_CRC_FWD                       12
#define RED_HI_MAC_CFG_FLD_PAUSE_FWD                        13
#define RED_HI_MAC_CFG_00_FLD_PAUSE_FWD                     13
#define RED_HI_MAC_CFG_FLD_PAUSE_IGNORE                     14
#define RED_HI_MAC_CFG_00_FLD_PAUSE_IGNORE                  14
#define RED_HI_MAC_CFG_FLD_TX_ADDR_INS                      15
#define RED_HI_MAC_CFG_00_FLD_TX_ADDR_INS                   15
#define RED_HI_MAC_CFG_FLD_CMD_FRM_ENA                      16
#define RED_HI_MAC_CFG_00_FLD_CMD_FRM_ENA                   16
#define RED_HI_MAC_CFG_FLD_RX_ERR_FRM_DISC                  17
#define RED_HI_MAC_CFG_00_FLD_RX_ERR_FRM_DISC               17
#define RED_HI_MAC_CFG_FLD_FORCE_SEND_IDLE                  18
#define RED_HI_MAC_CFG_00_FLD_FORCE_SEND_IDLE               18
#define RED_HI_MAC_CFG_FLD_FORCE_SEND_RF                    19
#define RED_HI_MAC_CFG_00_FLD_FORCE_SEND_RF                 19
#define RED_HI_MAC_CFG_FLD_NO_LGTH_CHECK                    20
#define RED_HI_MAC_CFG_00_FLD_NO_LGTH_CHECK                 20
#define RED_HI_MAC_CFG_FLD_TX_SCRAMBLE_EN                   21
#define RED_HI_MAC_CFG_00_FLD_TX_SCRAMBLE_EN                21
#define RED_HI_MAC_CFG_FLD_TX_DYNAMIC_MAP_EN                22
#define RED_HI_MAC_CFG_00_FLD_TX_DYNAMIC_MAP_EN             22
#define RED_HI_MAC_CFG_FLD_RX_SCRAMBLE_EN                   23
#define RED_HI_MAC_CFG_00_FLD_RX_SCRAMBLE_EN                23
#define RED_HI_MAC_CFG_FLD_RX_DYNAMIC_MAP_EN                24
#define RED_HI_MAC_CFG_00_FLD_RX_DYNAMIC_MAP_EN             24
#define RED_HI_MAC_CFG_FLD_RX0_LANE_MAP                     26,25
#define RED_HI_MAC_CFG_00_FLD_RX0_LANE_MAP                  26,25
#define RED_HI_MAC_CFG_FLD_RX1_LANE_MAP                     28,27
#define RED_HI_MAC_CFG_00_FLD_RX1_LANE_MAP                  28,27
#define RED_HI_MAC_CFG_FLD_RX2_LANE_MAP                     30,29
#define RED_HI_MAC_CFG_00_FLD_RX2_LANE_MAP                  30,29
#define RED_HI_MAC_CFG_FLD_RX3_LANE_MAP                     32,31
#define RED_HI_MAC_CFG_00_FLD_RX3_LANE_MAP_00               31
#define RED_HI_MAC_CFG_01_FLD_RX3_LANE_MAP_01               0
#define RED_HI1_MAC_CFG                                     0x42000
#define RED_HI1_MAC_CFG_00                                  0x42000
#define RED_HI1_MAC_CFG_01                                  0x42001
#define RED_HI2_MAC_CFG                                     0x44000
#define RED_HI2_MAC_CFG_00                                  0x44000
#define RED_HI2_MAC_CFG_01                                  0x44001
#define RED_HI3_MAC_CFG                                     0x46000
#define RED_HI3_MAC_CFG_00                                  0x46000
#define RED_HI3_MAC_CFG_01                                  0x46001
#define RED_HI4_MAC_CFG                                     0x48000
#define RED_HI4_MAC_CFG_00                                  0x48000
#define RED_HI4_MAC_CFG_01                                  0x48001
#define RED_HI5_MAC_CFG                                     0x4a000
#define RED_HI5_MAC_CFG_00                                  0x4a000
#define RED_HI5_MAC_CFG_01                                  0x4a001
#define RED_HI6_MAC_CFG                                     0x4c000
#define RED_HI6_MAC_CFG_00                                  0x4c000
#define RED_HI6_MAC_CFG_01                                  0x4c001
#define RED_HI7_MAC_CFG                                     0x4e000
#define RED_HI7_MAC_CFG_00                                  0x4e000
#define RED_HI7_MAC_CFG_01                                  0x4e001


#define RED_HI_MAC_CFG_EXT_OFFSET                           0x0002
#define RED_HI_MAC_CFG_EXT_SZ                               14
#define RED_HI0_MAC_CFG_EXT                                 0x40002
#define RED_HI_MAC_CFG_EXT_DEF                              0x20e4
#define RED_HI_MAC_CFG_EXT_FLD_TX0_LANE_MAP                 1,0
#define RED_HI_MAC_CFG_EXT_FLD_TX1_LANE_MAP                 3,2
#define RED_HI_MAC_CFG_EXT_FLD_TX2_LANE_MAP                 5,4
#define RED_HI_MAC_CFG_EXT_FLD_TX3_LANE_MAP                 7,6
#define RED_HI_MAC_CFG_EXT_FLD_TX_ERR_CHG_DIS               8
#define RED_HI_MAC_CFG_EXT_FLD_TX_FLUSH                     9
#define RED_HI_MAC_CFG_EXT_FLD_TX_NO_DROP_ON_FAULT          10
#define RED_HI_MAC_CFG_EXT_FLD_TX_STOP_ON_FAULT             11
#define RED_HI_MAC_CFG_EXT_FLD_FORCE_DESKEW_ERR             12
#define RED_HI_MAC_CFG_EXT_FLD_RX_INRANGE_CHK_EN            13
#define RED_HI1_MAC_CFG_EXT                                 0x42002
#define RED_HI2_MAC_CFG_EXT                                 0x44002
#define RED_HI3_MAC_CFG_EXT                                 0x46002
#define RED_HI4_MAC_CFG_EXT                                 0x48002
#define RED_HI5_MAC_CFG_EXT                                 0x4a002
#define RED_HI6_MAC_CFG_EXT                                 0x4c002
#define RED_HI7_MAC_CFG_EXT                                 0x4e002


#define RED_HI_MAC_ADDR_HI_OFFSET                           0x0003
#define RED_HI_MAC_ADDR_HI_SZ                               16
#define RED_HI0_MAC_ADDR_HI                                 0x40003
#define RED_HI_MAC_ADDR_HI_DEF                              0x0
#define RED_HI_MAC_ADDR_HI_FLD_                             15,0
#define RED_HI1_MAC_ADDR_HI                                 0x42003
#define RED_HI2_MAC_ADDR_HI                                 0x44003
#define RED_HI3_MAC_ADDR_HI                                 0x46003
#define RED_HI4_MAC_ADDR_HI                                 0x48003
#define RED_HI5_MAC_ADDR_HI                                 0x4a003
#define RED_HI6_MAC_ADDR_HI                                 0x4c003
#define RED_HI7_MAC_ADDR_HI                                 0x4e003


#define RED_HI_MAC_ADDR_LO_OFFSET                           0x0004
#define RED_HI_MAC_ADDR_LO_SZ                               32
#define RED_HI0_MAC_ADDR_LO                                 0x40004
#define RED_HI_MAC_ADDR_LO_DEF                              0x0
#define RED_HI_MAC_ADDR_LO_FLD_                             31,0
#define RED_HI1_MAC_ADDR_LO                                 0x42004
#define RED_HI2_MAC_ADDR_LO                                 0x44004
#define RED_HI3_MAC_ADDR_LO                                 0x46004
#define RED_HI4_MAC_ADDR_LO                                 0x48004
#define RED_HI5_MAC_ADDR_LO                                 0x4a004
#define RED_HI6_MAC_ADDR_LO                                 0x4c004
#define RED_HI7_MAC_ADDR_LO                                 0x4e004


#define RED_HI_MAC_FRM_LENGTH_MAX_OFFSET                    0x0005
#define RED_HI_MAC_FRM_LENGTH_MAX_SZ                        15
#define RED_HI0_MAC_FRM_LENGTH_MAX                          0x40005
#define RED_HI_MAC_FRM_LENGTH_MAX_DEF                       0x5ee
#define RED_HI_MAC_FRM_LENGTH_MAX_FLD_                      14,0
#define RED_HI1_MAC_FRM_LENGTH_MAX                          0x42005
#define RED_HI2_MAC_FRM_LENGTH_MAX                          0x44005
#define RED_HI3_MAC_FRM_LENGTH_MAX                          0x46005
#define RED_HI4_MAC_FRM_LENGTH_MAX                          0x48005
#define RED_HI5_MAC_FRM_LENGTH_MAX                          0x4a005
#define RED_HI6_MAC_FRM_LENGTH_MAX                          0x4c005
#define RED_HI7_MAC_FRM_LENGTH_MAX                          0x4e005


#define RED_HI_MAC_PAUSE_QUANT_OFFSET                       0x0006
#define RED_HI_MAC_PAUSE_QUANT_SZ                           16
#define RED_HI0_MAC_PAUSE_QUANT                             0x40006
#define RED_HI_MAC_PAUSE_QUANT_DEF                          0x0
#define RED_HI_MAC_PAUSE_QUANT_FLD_                         15,0
#define RED_HI1_MAC_PAUSE_QUANT                             0x42006
#define RED_HI2_MAC_PAUSE_QUANT                             0x44006
#define RED_HI3_MAC_PAUSE_QUANT                             0x46006
#define RED_HI4_MAC_PAUSE_QUANT                             0x48006
#define RED_HI5_MAC_PAUSE_QUANT                             0x4a006
#define RED_HI6_MAC_PAUSE_QUANT                             0x4c006
#define RED_HI7_MAC_PAUSE_QUANT                             0x4e006


#define RED_HI_MAC_RX_SECTION_OFFSET                        0x0007
#define RED_HI_MAC_RX_SECTION_SZ                            32
#define RED_HI0_MAC_RX_SECTION                              0x40007
#define RED_HI_MAC_RX_SECTION_DEF                           0x80000
#define RED_HI_MAC_RX_SECTION_FLD_E                         15,0
#define RED_HI_MAC_RX_SECTION_FLD_                          31,16
#define RED_HI1_MAC_RX_SECTION                              0x42007
#define RED_HI2_MAC_RX_SECTION                              0x44007
#define RED_HI3_MAC_RX_SECTION                              0x46007
#define RED_HI4_MAC_RX_SECTION                              0x48007
#define RED_HI5_MAC_RX_SECTION                              0x4a007
#define RED_HI6_MAC_RX_SECTION                              0x4c007
#define RED_HI7_MAC_RX_SECTION                              0x4e007


#define RED_HI_MAC_TX_SECTION_OFFSET                        0x0008
#define RED_HI_MAC_TX_SECTION_SZ                            32
#define RED_HI0_MAC_TX_SECTION                              0x40008
#define RED_HI_MAC_TX_SECTION_DEF                           0x80004
#define RED_HI_MAC_TX_SECTION_FLD_E                         15,0
#define RED_HI_MAC_TX_SECTION_FLD_                          31,16
#define RED_HI1_MAC_TX_SECTION                              0x42008
#define RED_HI2_MAC_TX_SECTION                              0x44008
#define RED_HI3_MAC_TX_SECTION                              0x46008
#define RED_HI4_MAC_TX_SECTION                              0x48008
#define RED_HI5_MAC_TX_SECTION                              0x4a008
#define RED_HI6_MAC_TX_SECTION                              0x4c008
#define RED_HI7_MAC_TX_SECTION                              0x4e008


#define RED_HI_MAC_DIAG_OFFSET                              0x0009
#define RED_HI_MAC_DIAG_SZ                                  19
#define RED_HI0_MAC_DIAG                                    0x40009
#define RED_HI_MAC_DIAG_DEF                                 0x800
#define RED_HI_MAC_DIAG_FLD_INS_CONT_ERR                    0
#define RED_HI_MAC_DIAG_FLD_INS_DISP_ERR                    4,1
#define RED_HI_MAC_DIAG_FLD_INS_INV_CODE                    8,5
#define RED_HI_MAC_DIAG_FLD_INV_CODE                        18,9
#define RED_HI1_MAC_DIAG                                    0x42009
#define RED_HI2_MAC_DIAG                                    0x44009
#define RED_HI3_MAC_DIAG                                    0x46009
#define RED_HI4_MAC_DIAG                                    0x48009
#define RED_HI5_MAC_DIAG                                    0x4a009
#define RED_HI6_MAC_DIAG                                    0x4c009
#define RED_HI7_MAC_DIAG                                    0x4e009


#define RED_HI_MAC_USER_PAUSE_OFFSET                        0x000a
#define RED_HI_MAC_USER_PAUSE_SZ                            34
#define RED_HI0_MAC_USER_PAUSE                              0x4000a
#define RED_HI0_MAC_USER_PAUSE_00                           0x4000a
#define RED_HI_MAC_USER_PAUSE_00_DEF                        RDW_MAC_USER_PAUSE_DFLT
#define RED_HI_MAC_USER_PAUSE_00_DEF_B                      RDW_MAC_USER_PAUSE_DFLT_REVB
#define RED_HI0_MAC_USER_PAUSE_01                           0x4000b
#define RED_HI_MAC_USER_PAUSE_01_DEF                        0x1
#define RED_HI_MAC_USER_PAUSE_FLD_OP                        15,0
#define RED_HI_MAC_USER_PAUSE_00_FLD_OP                     15,0
#define RED_HI_MAC_USER_PAUSE_FLD_TYPE                      31,16
#define RED_HI_MAC_USER_PAUSE_00_FLD_TYPE                   31,16
#define RED_HI_MAC_USER_PAUSE_FLD_MCAST_ENA                 32
#define RED_HI_MAC_USER_PAUSE_01_FLD_MCAST_ENA              0
#define RED_HI_MAC_USER_PAUSE_FLD_UCAST_ENA                 33
#define RED_HI_MAC_USER_PAUSE_01_FLD_UCAST_ENA              1
#define RED_HI1_MAC_USER_PAUSE                              0x4200a
#define RED_HI1_MAC_USER_PAUSE_00                           0x4200a
#define RED_HI1_MAC_USER_PAUSE_01                           0x4200b
#define RED_HI2_MAC_USER_PAUSE                              0x4400a
#define RED_HI2_MAC_USER_PAUSE_00                           0x4400a
#define RED_HI2_MAC_USER_PAUSE_01                           0x4400b
#define RED_HI3_MAC_USER_PAUSE                              0x4600a
#define RED_HI3_MAC_USER_PAUSE_00                           0x4600a
#define RED_HI3_MAC_USER_PAUSE_01                           0x4600b
#define RED_HI4_MAC_USER_PAUSE                              0x4800a
#define RED_HI4_MAC_USER_PAUSE_00                           0x4800a
#define RED_HI4_MAC_USER_PAUSE_01                           0x4800b
#define RED_HI5_MAC_USER_PAUSE                              0x4a00a
#define RED_HI5_MAC_USER_PAUSE_00                           0x4a00a
#define RED_HI5_MAC_USER_PAUSE_01                           0x4a00b
#define RED_HI6_MAC_USER_PAUSE                              0x4c00a
#define RED_HI6_MAC_USER_PAUSE_00                           0x4c00a
#define RED_HI6_MAC_USER_PAUSE_01                           0x4c00b
#define RED_HI7_MAC_USER_PAUSE                              0x4e00a
#define RED_HI7_MAC_USER_PAUSE_00                           0x4e00a
#define RED_HI7_MAC_USER_PAUSE_01                           0x4e00b


#define RED_HI_MAC_USER_PAUSE_MCAST_HI_OFFSET               0x000c
#define RED_HI_MAC_USER_PAUSE_MCAST_HI_SZ                   16
#define RED_HI0_MAC_USER_PAUSE_MCAST_HI                     0x4000c
#define RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF                  RDW_MAC_USER_PAUSE_MCAST_HI_DFLT
#define RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B                RDW_MAC_USER_PAUSE_MCAST_HI_DFLT_REVB
#define RED_HI_MAC_USER_PAUSE_MCAST_HI_FLD_                 15,0
#define RED_HI1_MAC_USER_PAUSE_MCAST_HI                     0x4200c
#define RED_HI2_MAC_USER_PAUSE_MCAST_HI                     0x4400c
#define RED_HI3_MAC_USER_PAUSE_MCAST_HI                     0x4600c
#define RED_HI4_MAC_USER_PAUSE_MCAST_HI                     0x4800c
#define RED_HI5_MAC_USER_PAUSE_MCAST_HI                     0x4a00c
#define RED_HI6_MAC_USER_PAUSE_MCAST_HI                     0x4c00c
#define RED_HI7_MAC_USER_PAUSE_MCAST_HI                     0x4e00c


#define RED_HI_MAC_USER_PAUSE_MCAST_LO_OFFSET               0x000d
#define RED_HI_MAC_USER_PAUSE_MCAST_LO_SZ                   32
#define RED_HI0_MAC_USER_PAUSE_MCAST_LO                     0x4000d
#define RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF                  RDW_MAC_USER_PAUSE_MCAST_DFLT
#define RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B                RDW_MAC_USER_PAUSE_MCAST_DFLT_REVB
#define RED_HI_MAC_USER_PAUSE_MCAST_LO_FLD_                 31,0
#define RED_HI1_MAC_USER_PAUSE_MCAST_LO                     0x4200d
#define RED_HI2_MAC_USER_PAUSE_MCAST_LO                     0x4400d
#define RED_HI3_MAC_USER_PAUSE_MCAST_LO                     0x4600d
#define RED_HI4_MAC_USER_PAUSE_MCAST_LO                     0x4800d
#define RED_HI5_MAC_USER_PAUSE_MCAST_LO                     0x4a00d
#define RED_HI6_MAC_USER_PAUSE_MCAST_LO                     0x4c00d
#define RED_HI7_MAC_USER_PAUSE_MCAST_LO                     0x4e00d


#define RED_HI_MAC_EXT_LPBK_OFFSET                          0x000e
#define RED_HI_MAC_EXT_LPBK_SZ                              4
#define RED_HI0_MAC_EXT_LPBK                                0x4000e
#define RED_HI_MAC_EXT_LPBK_DEF                             0x0
#define RED_HI_MAC_EXT_LPBK_FLD_                            3,0
#define RED_HI1_MAC_EXT_LPBK                                0x4200e
#define RED_HI2_MAC_EXT_LPBK                                0x4400e
#define RED_HI3_MAC_EXT_LPBK                                0x4600e
#define RED_HI4_MAC_EXT_LPBK                                0x4800e
#define RED_HI5_MAC_EXT_LPBK                                0x4a00e
#define RED_HI6_MAC_EXT_LPBK                                0x4c00e
#define RED_HI7_MAC_EXT_LPBK                                0x4e00e


#define RED_HI_MAC_STATUS_OFFSET                            0x000f
#define RED_HI_MAC_STATUS_SZ                                3
#define RED_HI0_MAC_STATUS                                  0x4000f
#define RED_HI_MAC_STATUS_DEF                               0x0
#define RED_HI_MAC_STATUS_FLD_LOC_FAULT                     0
#define RED_HI_MAC_STATUS_FLD_REM_FAULT                     1
#define RED_HI_MAC_STATUS_FLD_PAUSE_ON                      2
#define RED_HI1_MAC_STATUS                                  0x4200f
#define RED_HI2_MAC_STATUS                                  0x4400f
#define RED_HI3_MAC_STATUS                                  0x4600f
#define RED_HI4_MAC_STATUS                                  0x4800f
#define RED_HI5_MAC_STATUS                                  0x4a00f
#define RED_HI6_MAC_STATUS                                  0x4c00f
#define RED_HI7_MAC_STATUS                                  0x4e00f


#define RED_HI_MAC_PCS_STATUS_OFFSET                        0x0010
#define RED_HI_MAC_PCS_STATUS_SZ                            22
#define RED_HI0_MAC_PCS_STATUS                              0x40010
#define RED_HI_MAC_PCS_STATUS_DEF                           0x0
#define RED_HI_MAC_PCS_STATUS_FLD_ALIGN_DONE                0
#define RED_HI_MAC_PCS_STATUS_FLD_MATCH_FAULT               1
#define RED_HI_MAC_PCS_STATUS_FLD_DISP_ERR                  5,2
#define RED_HI_MAC_PCS_STATUS_FLD_CHAR_ERR                  9,6
#define RED_HI_MAC_PCS_STATUS_FLD_CG_ALIGN                  13,10
#define RED_HI_MAC_PCS_STATUS_FLD_SYNC                      17,14
#define RED_HI_MAC_PCS_STATUS_FLD_PAT                       21,18
#define RED_HI1_MAC_PCS_STATUS                              0x42010
#define RED_HI2_MAC_PCS_STATUS                              0x44010
#define RED_HI3_MAC_PCS_STATUS                              0x46010
#define RED_HI4_MAC_PCS_STATUS                              0x48010
#define RED_HI5_MAC_PCS_STATUS                              0x4a010
#define RED_HI6_MAC_PCS_STATUS                              0x4c010
#define RED_HI7_MAC_PCS_STATUS                              0x4e010


#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_OFFSET 0x0011
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_SZ     16
#define RED_HI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x40011
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF    0x0
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_FLD_   15,0
#define RED_HI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x42011
#define RED_HI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x44011
#define RED_HI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x46011
#define RED_HI4_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x48011
#define RED_HI5_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x4a011
#define RED_HI6_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x4c011
#define RED_HI7_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x4e011


#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_OFFSET 0x0012
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_SZ     16
#define RED_HI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x40012
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF    0x0
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_FLD_   15,0
#define RED_HI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x42012
#define RED_HI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x44012
#define RED_HI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x46012
#define RED_HI4_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x48012
#define RED_HI5_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x4a012
#define RED_HI6_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x4c012
#define RED_HI7_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x4e012


#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_OFFSET 0x0013
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_SZ   16
#define RED_HI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x40013
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF  0x0
#define RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_FLD_ 15,0
#define RED_HI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x42013
#define RED_HI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x44013
#define RED_HI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x46013
#define RED_HI4_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x48013
#define RED_HI5_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x4a013
#define RED_HI6_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x4c013
#define RED_HI7_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x4e013


#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_OFFSET 0x0014
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_SZ   16
#define RED_HI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x40014
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF  0x0
#define RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_FLD_ 15,0
#define RED_HI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x42014
#define RED_HI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x44014
#define RED_HI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x46014
#define RED_HI4_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x48014
#define RED_HI5_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x4a014
#define RED_HI6_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x4c014
#define RED_HI7_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x4e014


#define RED_HI_MAC_STA_DSKWDBG_STM_OFFSET                   0x0015
#define RED_HI_MAC_STA_DSKWDBG_STM_SZ                       15
#define RED_HI0_MAC_STA_DSKWDBG_STM                         0x40015
#define RED_HI_MAC_STA_DSKWDBG_STM_DEF                      0x0
#define RED_HI_MAC_STA_DSKWDBG_STM_FLD_                     14,0
#define RED_HI1_MAC_STA_DSKWDBG_STM                         0x42015
#define RED_HI2_MAC_STA_DSKWDBG_STM                         0x44015
#define RED_HI3_MAC_STA_DSKWDBG_STM                         0x46015
#define RED_HI4_MAC_STA_DSKWDBG_STM                         0x48015
#define RED_HI5_MAC_STA_DSKWDBG_STM                         0x4a015
#define RED_HI6_MAC_STA_DSKWDBG_STM                         0x4c015
#define RED_HI7_MAC_STA_DSKWDBG_STM                         0x4e015


#define RED_HI_SW_RST_OFFSET                                0x0016
#define RED_HI_SW_RST_SZ                                    18
#define RED_HI0_SW_RST                                      0x40016
#define RED_HI_SW_RST_DEF                                   0x0
#define RED_HI_SW_RST_FLD_PORT                              0
#define RED_HI_SW_RST_FLD_XGXS                              1
#define RED_HI_SW_RST_FLD_MAC                               2
#define RED_HI_SW_RST_FLD_GBOX_RX                           6,3
#define RED_HI_SW_RST_FLD_GBOX_TX                           10,7
#define RED_HI_SW_RST_FLD_CLKDIV_RX                         14,11
#define RED_HI_SW_RST_FLD_CLKDIV_TX                         15
#define RED_HI_SW_RST_FLD_RESET_10B20B                      16
#define RED_HI_SW_RST_FLD_STAT                              17
#define RED_HI1_SW_RST                                      0x42016
#define RED_HI2_SW_RST                                      0x44016
#define RED_HI3_SW_RST                                      0x46016
#define RED_HI4_SW_RST                                      0x48016
#define RED_HI5_SW_RST                                      0x4a016
#define RED_HI6_SW_RST                                      0x4c016
#define RED_HI7_SW_RST                                      0x4e016


#define RED_HI_STA_1G_MODE_OFFSET                           0x0017
#define RED_HI_STA_1G_MODE_SZ                               1
#define RED_HI0_STA_1G_MODE                                 0x40017
#define RED_HI_STA_1G_MODE_DEF                              0x0
#define RED_HI_STA_1G_MODE_FLD_                             0
#define RED_HI1_STA_1G_MODE                                 0x42017
#define RED_HI2_STA_1G_MODE                                 0x44017
#define RED_HI3_STA_1G_MODE                                 0x46017
#define RED_HI4_STA_1G_MODE                                 0x48017
#define RED_HI5_STA_1G_MODE                                 0x4a017
#define RED_HI6_STA_1G_MODE                                 0x4c017
#define RED_HI7_STA_1G_MODE                                 0x4e017


#define RED_HI_PKT_LPBK_OFFSET                              0x0018
#define RED_HI_PKT_LPBK_SZ                                  1
#define RED_HI0_PKT_LPBK                                    0x40018
#define RED_HI_PKT_LPBK_DEF                                 0x0
#define RED_HI_PKT_LPBK_FLD_                                0
#define RED_HI1_PKT_LPBK                                    0x42018
#define RED_HI2_PKT_LPBK                                    0x44018
#define RED_HI3_PKT_LPBK                                    0x46018
#define RED_HI4_PKT_LPBK                                    0x48018
#define RED_HI5_PKT_LPBK                                    0x4a018
#define RED_HI6_PKT_LPBK                                    0x4c018
#define RED_HI7_PKT_LPBK                                    0x4e018


#define RED_HI_IGNORE_RX_SIG_STRENGTH_OFFSET                0x0019
#define RED_HI_IGNORE_RX_SIG_STRENGTH_SZ                    4
#define RED_HI0_IGNORE_RX_SIG_STRENGTH                      0x40019
#define RED_HI_IGNORE_RX_SIG_STRENGTH_DEF                   0x0
#define RED_HI_IGNORE_RX_SIG_STRENGTH_FLD_L0                0
#define RED_HI_IGNORE_RX_SIG_STRENGTH_FLD_L1                1
#define RED_HI_IGNORE_RX_SIG_STRENGTH_FLD_L2                2
#define RED_HI_IGNORE_RX_SIG_STRENGTH_FLD_L3                3
#define RED_HI1_IGNORE_RX_SIG_STRENGTH                      0x42019
#define RED_HI2_IGNORE_RX_SIG_STRENGTH                      0x44019
#define RED_HI3_IGNORE_RX_SIG_STRENGTH                      0x46019
#define RED_HI4_IGNORE_RX_SIG_STRENGTH                      0x48019
#define RED_HI5_IGNORE_RX_SIG_STRENGTH                      0x4a019
#define RED_HI6_IGNORE_RX_SIG_STRENGTH                      0x4c019
#define RED_HI7_IGNORE_RX_SIG_STRENGTH                      0x4e019


#define RED_HI_GBE_CFG_MAC_OFFSET                           0x001a
#define RED_HI_GBE_CFG_MAC_SZ                               8
#define RED_HI0_GBE_CFG_MAC                                 0x4001a
#define RED_HI_GBE_CFG_MAC_DEF                              0x40
#define RED_HI_GBE_CFG_MAC_FLD_RUNT_PKT_SIZE                7,0
#define RED_HI1_GBE_CFG_MAC                                 0x4201a
#define RED_HI2_GBE_CFG_MAC                                 0x4401a
#define RED_HI3_GBE_CFG_MAC                                 0x4601a
#define RED_HI4_GBE_CFG_MAC                                 0x4801a
#define RED_HI5_GBE_CFG_MAC                                 0x4a01a
#define RED_HI6_GBE_CFG_MAC                                 0x4c01a
#define RED_HI7_GBE_CFG_MAC                                 0x4e01a


#define RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_OFFSET               0x001b
#define RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_SZ                   8
#define RED_HI0_CFG_MIN_PKT_SIZE_TO_PAD                     0x4001b
#define RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF                  0x3c
#define RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_FLD_                 7,0
#define RED_HI1_CFG_MIN_PKT_SIZE_TO_PAD                     0x4201b
#define RED_HI2_CFG_MIN_PKT_SIZE_TO_PAD                     0x4401b
#define RED_HI3_CFG_MIN_PKT_SIZE_TO_PAD                     0x4601b
#define RED_HI4_CFG_MIN_PKT_SIZE_TO_PAD                     0x4801b
#define RED_HI5_CFG_MIN_PKT_SIZE_TO_PAD                     0x4a01b
#define RED_HI6_CFG_MIN_PKT_SIZE_TO_PAD                     0x4c01b
#define RED_HI7_CFG_MIN_PKT_SIZE_TO_PAD                     0x4e01b


#define RED_HI_GBE_CFG_GBE_OFFSET                           0x001c
#define RED_HI_GBE_CFG_GBE_SZ                               1
#define RED_HI0_GBE_CFG_GBE                                 0x4001c
#define RED_HI_GBE_CFG_GBE_DEF                              0x0
#define RED_HI_GBE_CFG_GBE_FLD_CLOCK_ENABLE                 0
#define RED_HI1_GBE_CFG_GBE                                 0x4201c
#define RED_HI2_GBE_CFG_GBE                                 0x4401c
#define RED_HI3_GBE_CFG_GBE                                 0x4601c
#define RED_HI4_GBE_CFG_GBE                                 0x4801c
#define RED_HI5_GBE_CFG_GBE                                 0x4a01c
#define RED_HI6_GBE_CFG_GBE                                 0x4c01c
#define RED_HI7_GBE_CFG_GBE                                 0x4e01c


#define RED_HI_PORT_CFG_OFFSET                              0x001d
#define RED_HI_PORT_CFG_SZ                                  12
#define RED_HI0_PORT_CFG                                    0x4001d
#define RED_HI_PORT_CFG_DEF                                 0x808
#define RED_HI_PORT_CFG_FLD_IS_VNTAG                        0
#define RED_HI_PORT_CFG_FLD_RX_VNTAG_PASSTHRU               1
#define RED_HI_PORT_CFG_FLD_TX_VNTAG_PASSTHRU               2
#define RED_HI_PORT_CFG_FLD_RX_ALLOW_VNTAG                  3
#define RED_HI_PORT_CFG_FLD_CMTAG_VERSION                   5,4
#define RED_HI_PORT_CFG_FLD_FCOE_IS_T11                     6
#define RED_HI_PORT_CFG_FLD_FCOE_T11_VERSION                10,7
#define RED_HI_PORT_CFG_FLD_TX_ERR_EN                       11
#define RED_HI1_PORT_CFG                                    0x4201d
#define RED_HI2_PORT_CFG                                    0x4401d
#define RED_HI3_PORT_CFG                                    0x4601d
#define RED_HI4_PORT_CFG                                    0x4801d
#define RED_HI5_PORT_CFG                                    0x4a01d
#define RED_HI6_PORT_CFG                                    0x4c01d
#define RED_HI7_PORT_CFG                                    0x4e01d


#define RED_HI_HASH_CHANNEL0_OFFSET                         0x001e
#define RED_HI_HASH_CHANNEL0_SZ                             17
#define RED_HI0_HASH_CHANNEL0                               0x4001e
#define RED_HI_HASH_CHANNEL0_DEF                            0x0
#define RED_HI_HASH_CHANNEL0_FLD_SELECT_FCOE                1,0
#define RED_HI_HASH_CHANNEL0_FLD_SELECT_NON_FCOE            3,2
#define RED_HI_HASH_CHANNEL0_FLD_FCOE_FIELD_SELECT          9,4
#define RED_HI_HASH_CHANNEL0_FLD_NON_FCOE_FIELD_SELECT      16,12
#define RED_HI1_HASH_CHANNEL0                               0x4201e
#define RED_HI2_HASH_CHANNEL0                               0x4401e
#define RED_HI3_HASH_CHANNEL0                               0x4601e
#define RED_HI4_HASH_CHANNEL0                               0x4801e
#define RED_HI5_HASH_CHANNEL0                               0x4a01e
#define RED_HI6_HASH_CHANNEL0                               0x4c01e
#define RED_HI7_HASH_CHANNEL0                               0x4e01e


#define RED_HI_HASH_CHANNEL1_OFFSET                         0x001f
#define RED_HI_HASH_CHANNEL1_SZ                             17
#define RED_HI0_HASH_CHANNEL1                               0x4001f
#define RED_HI_HASH_CHANNEL1_DEF                            0x0
#define RED_HI_HASH_CHANNEL1_FLD_SELECT_FCOE                1,0
#define RED_HI_HASH_CHANNEL1_FLD_SELECT_NON_FCOE            3,2
#define RED_HI_HASH_CHANNEL1_FLD_FCOE_FIELD_SELECT          9,4
#define RED_HI_HASH_CHANNEL1_FLD_NON_FCOE_FIELD_SELECT      16,12
#define RED_HI1_HASH_CHANNEL1                               0x4201f
#define RED_HI2_HASH_CHANNEL1                               0x4401f
#define RED_HI3_HASH_CHANNEL1                               0x4601f
#define RED_HI4_HASH_CHANNEL1                               0x4801f
#define RED_HI5_HASH_CHANNEL1                               0x4a01f
#define RED_HI6_HASH_CHANNEL1                               0x4c01f
#define RED_HI7_HASH_CHANNEL1                               0x4e01f


#define RED_HI_MYMAC_OFFSET                                 0x0020
#define RED_HI_MYMAC_SZ                                     248
#define RED_HI0_MYMAC                                       0x40020
#define RED_HI0_MYMAC_00                                    0x40020
#define RED_HI_MYMAC_00_DEF                                 0x0
#define RED_HI0_MYMAC_01                                    0x40021
#define RED_HI_MYMAC_01_DEF                                 0x0
#define RED_HI0_MYMAC_02                                    0x40022
#define RED_HI_MYMAC_02_DEF                                 0x0
#define RED_HI0_MYMAC_03                                    0x40023
#define RED_HI_MYMAC_03_DEF                                 0x0
#define RED_HI0_MYMAC_04                                    0x40024
#define RED_HI_MYMAC_04_DEF                                 0x0
#define RED_HI0_MYMAC_05                                    0x40025
#define RED_HI_MYMAC_05_DEF                                 0x0
#define RED_HI0_MYMAC_06                                    0x40026
#define RED_HI_MYMAC_06_DEF                                 0x0
#define RED_HI0_MYMAC_07                                    0x40027
#define RED_HI_MYMAC_07_DEF                                 0x0
#define RED_HI_MYMAC_FLD_VLAN0                              11,0
#define RED_HI_MYMAC_00_FLD_VLAN0                           11,0
#define RED_HI_MYMAC_FLD_VLAN1                              23,12
#define RED_HI_MYMAC_00_FLD_VLAN1                           23,12
#define RED_HI_MYMAC_FLD_VLAN2                              35,24
#define RED_HI_MYMAC_00_FLD_VLAN2_00                        31,24
#define RED_HI_MYMAC_01_FLD_VLAN2_01                        3,0
#define RED_HI_MYMAC_FLD_VLAN3                              47,36
#define RED_HI_MYMAC_01_FLD_VLAN3                           15,4
#define RED_HI_MYMAC_FLD_VLAN_EN0                           48
#define RED_HI_MYMAC_01_FLD_VLAN_EN0                        16
#define RED_HI_MYMAC_FLD_VLAN_EN1                           49
#define RED_HI_MYMAC_01_FLD_VLAN_EN1                        17
#define RED_HI_MYMAC_FLD_VLAN_EN2                           50
#define RED_HI_MYMAC_01_FLD_VLAN_EN2                        18
#define RED_HI_MYMAC_FLD_VLAN_EN3                           51
#define RED_HI_MYMAC_01_FLD_VLAN_EN3                        19
#define RED_HI_MYMAC_FLD_MACDA0                             99,52
#define RED_HI_MYMAC_01_FLD_MACDA0_00                       31,20
#define RED_HI_MYMAC_02_FLD_MACDA0_01                       31,0
#define RED_HI_MYMAC_03_FLD_MACDA0_02                       3,0
#define RED_HI_MYMAC_FLD_MACDA1                             147,100
#define RED_HI_MYMAC_03_FLD_MACDA1_00                       31,4
#define RED_HI_MYMAC_04_FLD_MACDA1_01                       19,0
#define RED_HI_MYMAC_FLD_MACDA2                             195,148
#define RED_HI_MYMAC_04_FLD_MACDA2_00                       31,20
#define RED_HI_MYMAC_05_FLD_MACDA2_01                       31,0
#define RED_HI_MYMAC_06_FLD_MACDA2_02                       3,0
#define RED_HI_MYMAC_FLD_MACDA3                             243,196
#define RED_HI_MYMAC_06_FLD_MACDA3_00                       31,4
#define RED_HI_MYMAC_07_FLD_MACDA3_01                       19,0
#define RED_HI_MYMAC_FLD_MACDA_EN0                          244
#define RED_HI_MYMAC_07_FLD_MACDA_EN0                       20
#define RED_HI_MYMAC_FLD_MACDA_EN1                          245
#define RED_HI_MYMAC_07_FLD_MACDA_EN1                       21
#define RED_HI_MYMAC_FLD_MACDA_EN2                          246
#define RED_HI_MYMAC_07_FLD_MACDA_EN2                       22
#define RED_HI_MYMAC_FLD_MACDA_EN3                          247
#define RED_HI_MYMAC_07_FLD_MACDA_EN3                       23
#define RED_HI1_MYMAC                                       0x42020
#define RED_HI1_MYMAC_00                                    0x42020
#define RED_HI1_MYMAC_01                                    0x42021
#define RED_HI1_MYMAC_02                                    0x42022
#define RED_HI1_MYMAC_03                                    0x42023
#define RED_HI1_MYMAC_04                                    0x42024
#define RED_HI1_MYMAC_05                                    0x42025
#define RED_HI1_MYMAC_06                                    0x42026
#define RED_HI1_MYMAC_07                                    0x42027
#define RED_HI2_MYMAC                                       0x44020
#define RED_HI2_MYMAC_00                                    0x44020
#define RED_HI2_MYMAC_01                                    0x44021
#define RED_HI2_MYMAC_02                                    0x44022
#define RED_HI2_MYMAC_03                                    0x44023
#define RED_HI2_MYMAC_04                                    0x44024
#define RED_HI2_MYMAC_05                                    0x44025
#define RED_HI2_MYMAC_06                                    0x44026
#define RED_HI2_MYMAC_07                                    0x44027
#define RED_HI3_MYMAC                                       0x46020
#define RED_HI3_MYMAC_00                                    0x46020
#define RED_HI3_MYMAC_01                                    0x46021
#define RED_HI3_MYMAC_02                                    0x46022
#define RED_HI3_MYMAC_03                                    0x46023
#define RED_HI3_MYMAC_04                                    0x46024
#define RED_HI3_MYMAC_05                                    0x46025
#define RED_HI3_MYMAC_06                                    0x46026
#define RED_HI3_MYMAC_07                                    0x46027
#define RED_HI4_MYMAC                                       0x48020
#define RED_HI4_MYMAC_00                                    0x48020
#define RED_HI4_MYMAC_01                                    0x48021
#define RED_HI4_MYMAC_02                                    0x48022
#define RED_HI4_MYMAC_03                                    0x48023
#define RED_HI4_MYMAC_04                                    0x48024
#define RED_HI4_MYMAC_05                                    0x48025
#define RED_HI4_MYMAC_06                                    0x48026
#define RED_HI4_MYMAC_07                                    0x48027
#define RED_HI5_MYMAC                                       0x4a020
#define RED_HI5_MYMAC_00                                    0x4a020
#define RED_HI5_MYMAC_01                                    0x4a021
#define RED_HI5_MYMAC_02                                    0x4a022
#define RED_HI5_MYMAC_03                                    0x4a023
#define RED_HI5_MYMAC_04                                    0x4a024
#define RED_HI5_MYMAC_05                                    0x4a025
#define RED_HI5_MYMAC_06                                    0x4a026
#define RED_HI5_MYMAC_07                                    0x4a027
#define RED_HI6_MYMAC                                       0x4c020
#define RED_HI6_MYMAC_00                                    0x4c020
#define RED_HI6_MYMAC_01                                    0x4c021
#define RED_HI6_MYMAC_02                                    0x4c022
#define RED_HI6_MYMAC_03                                    0x4c023
#define RED_HI6_MYMAC_04                                    0x4c024
#define RED_HI6_MYMAC_05                                    0x4c025
#define RED_HI6_MYMAC_06                                    0x4c026
#define RED_HI6_MYMAC_07                                    0x4c027
#define RED_HI7_MYMAC                                       0x4e020
#define RED_HI7_MYMAC_00                                    0x4e020
#define RED_HI7_MYMAC_01                                    0x4e021
#define RED_HI7_MYMAC_02                                    0x4e022
#define RED_HI7_MYMAC_03                                    0x4e023
#define RED_HI7_MYMAC_04                                    0x4e024
#define RED_HI7_MYMAC_05                                    0x4e025
#define RED_HI7_MYMAC_06                                    0x4e026
#define RED_HI7_MYMAC_07                                    0x4e027


#define RED_HI_RX_VIF_MIN_OFFSET                            0x0028
#define RED_HI_RX_VIF_MIN_SZ                                12
#define RED_HI0_RX_VIF_MIN                                  0x40028
#define RED_HI_RX_VIF_MIN_DEF                               0x0
#define RED_HI_RX_VIF_MIN_FLD_                              11,0
#define RED_HI1_RX_VIF_MIN                                  0x42028
#define RED_HI2_RX_VIF_MIN                                  0x44028
#define RED_HI3_RX_VIF_MIN                                  0x46028
#define RED_HI4_RX_VIF_MIN                                  0x48028
#define RED_HI5_RX_VIF_MIN                                  0x4a028
#define RED_HI6_RX_VIF_MIN                                  0x4c028
#define RED_HI7_RX_VIF_MIN                                  0x4e028


#define RED_HI_RX_VIF_MAX_OFFSET                            0x0029
#define RED_HI_RX_VIF_MAX_SZ                                12
#define RED_HI0_RX_VIF_MAX                                  0x40029
#define RED_HI_RX_VIF_MAX_DEF                               0x0
#define RED_HI_RX_VIF_MAX_FLD_                              11,0
#define RED_HI1_RX_VIF_MAX                                  0x42029
#define RED_HI2_RX_VIF_MAX                                  0x44029
#define RED_HI3_RX_VIF_MAX                                  0x46029
#define RED_HI4_RX_VIF_MAX                                  0x48029
#define RED_HI5_RX_VIF_MAX                                  0x4a029
#define RED_HI6_RX_VIF_MAX                                  0x4c029
#define RED_HI7_RX_VIF_MAX                                  0x4e029


#define RED_HI_RX_VIF_OFFSET_OFFSET                         0x002a
#define RED_HI_RX_VIF_OFFSET_SZ                             12
#define RED_HI0_RX_VIF_OFFSET                               0x4002a
#define RED_HI_RX_VIF_OFFSET_DEF                            0x0
#define RED_HI_RX_VIF_OFFSET_FLD_                           11,0
#define RED_HI1_RX_VIF_OFFSET                               0x4202a
#define RED_HI2_RX_VIF_OFFSET                               0x4402a
#define RED_HI3_RX_VIF_OFFSET                               0x4602a
#define RED_HI4_RX_VIF_OFFSET                               0x4802a
#define RED_HI5_RX_VIF_OFFSET                               0x4a02a
#define RED_HI6_RX_VIF_OFFSET                               0x4c02a
#define RED_HI7_RX_VIF_OFFSET                               0x4e02a


#define RED_HI_TX_VIF_MIN_OFFSET                            0x002b
#define RED_HI_TX_VIF_MIN_SZ                                12
#define RED_HI0_TX_VIF_MIN                                  0x4002b
#define RED_HI_TX_VIF_MIN_DEF                               0x0
#define RED_HI_TX_VIF_MIN_FLD_                              11,0
#define RED_HI1_TX_VIF_MIN                                  0x4202b
#define RED_HI2_TX_VIF_MIN                                  0x4402b
#define RED_HI3_TX_VIF_MIN                                  0x4602b
#define RED_HI4_TX_VIF_MIN                                  0x4802b
#define RED_HI5_TX_VIF_MIN                                  0x4a02b
#define RED_HI6_TX_VIF_MIN                                  0x4c02b
#define RED_HI7_TX_VIF_MIN                                  0x4e02b


#define RED_HI_TX_VIF_MAX_OFFSET                            0x002c
#define RED_HI_TX_VIF_MAX_SZ                                12
#define RED_HI0_TX_VIF_MAX                                  0x4002c
#define RED_HI_TX_VIF_MAX_DEF                               0x0
#define RED_HI_TX_VIF_MAX_FLD_                              11,0
#define RED_HI1_TX_VIF_MAX                                  0x4202c
#define RED_HI2_TX_VIF_MAX                                  0x4402c
#define RED_HI3_TX_VIF_MAX                                  0x4602c
#define RED_HI4_TX_VIF_MAX                                  0x4802c
#define RED_HI5_TX_VIF_MAX                                  0x4a02c
#define RED_HI6_TX_VIF_MAX                                  0x4c02c
#define RED_HI7_TX_VIF_MAX                                  0x4e02c


#define RED_HI_TX_VIF_OFFSET_OFFSET                         0x002d
#define RED_HI_TX_VIF_OFFSET_SZ                             12
#define RED_HI0_TX_VIF_OFFSET                               0x4002d
#define RED_HI_TX_VIF_OFFSET_DEF                            0x0
#define RED_HI_TX_VIF_OFFSET_FLD_                           11,0
#define RED_HI1_TX_VIF_OFFSET                               0x4202d
#define RED_HI2_TX_VIF_OFFSET                               0x4402d
#define RED_HI3_TX_VIF_OFFSET                               0x4602d
#define RED_HI4_TX_VIF_OFFSET                               0x4802d
#define RED_HI5_TX_VIF_OFFSET                               0x4a02d
#define RED_HI6_TX_VIF_OFFSET                               0x4c02d
#define RED_HI7_TX_VIF_OFFSET                               0x4e02d


#define RED_HI_FCOE_RX_DEFAULT_VNTAG_OFFSET                 0x002e
#define RED_HI_FCOE_RX_DEFAULT_VNTAG_SZ                     32
#define RED_HI0_FCOE_RX_DEFAULT_VNTAG                       0x4002e
#define RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF                    0x0
#define RED_HI_FCOE_RX_DEFAULT_VNTAG_FLD_                   31,0
#define RED_HI1_FCOE_RX_DEFAULT_VNTAG                       0x4202e
#define RED_HI2_FCOE_RX_DEFAULT_VNTAG                       0x4402e
#define RED_HI3_FCOE_RX_DEFAULT_VNTAG                       0x4602e
#define RED_HI4_FCOE_RX_DEFAULT_VNTAG                       0x4802e
#define RED_HI5_FCOE_RX_DEFAULT_VNTAG                       0x4a02e
#define RED_HI6_FCOE_RX_DEFAULT_VNTAG                       0x4c02e
#define RED_HI7_FCOE_RX_DEFAULT_VNTAG                       0x4e02e


#define RED_HI_FCOE_TX_DEFAULT_VNTAG_OFFSET                 0x002f
#define RED_HI_FCOE_TX_DEFAULT_VNTAG_SZ                     32
#define RED_HI0_FCOE_TX_DEFAULT_VNTAG                       0x4002f
#define RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF                    0x0
#define RED_HI_FCOE_TX_DEFAULT_VNTAG_FLD_                   31,0
#define RED_HI1_FCOE_TX_DEFAULT_VNTAG                       0x4202f
#define RED_HI2_FCOE_TX_DEFAULT_VNTAG                       0x4402f
#define RED_HI3_FCOE_TX_DEFAULT_VNTAG                       0x4602f
#define RED_HI4_FCOE_TX_DEFAULT_VNTAG                       0x4802f
#define RED_HI5_FCOE_TX_DEFAULT_VNTAG                       0x4a02f
#define RED_HI6_FCOE_TX_DEFAULT_VNTAG                       0x4c02f
#define RED_HI7_FCOE_TX_DEFAULT_VNTAG                       0x4e02f


#define RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_OFFSET             0x0030
#define RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_SZ                 32
#define RED_HI0_NON_FCOE_RX_DEFAULT_VNTAG                   0x40030
#define RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF                0x0
#define RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_FLD_               31,0
#define RED_HI1_NON_FCOE_RX_DEFAULT_VNTAG                   0x42030
#define RED_HI2_NON_FCOE_RX_DEFAULT_VNTAG                   0x44030
#define RED_HI3_NON_FCOE_RX_DEFAULT_VNTAG                   0x46030
#define RED_HI4_NON_FCOE_RX_DEFAULT_VNTAG                   0x48030
#define RED_HI5_NON_FCOE_RX_DEFAULT_VNTAG                   0x4a030
#define RED_HI6_NON_FCOE_RX_DEFAULT_VNTAG                   0x4c030
#define RED_HI7_NON_FCOE_RX_DEFAULT_VNTAG                   0x4e030


#define RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_OFFSET             0x0031
#define RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_SZ                 32
#define RED_HI0_NON_FCOE_TX_DEFAULT_VNTAG                   0x40031
#define RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF                0x0
#define RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_FLD_               31,0
#define RED_HI1_NON_FCOE_TX_DEFAULT_VNTAG                   0x42031
#define RED_HI2_NON_FCOE_TX_DEFAULT_VNTAG                   0x44031
#define RED_HI3_NON_FCOE_TX_DEFAULT_VNTAG                   0x46031
#define RED_HI4_NON_FCOE_TX_DEFAULT_VNTAG                   0x48031
#define RED_HI5_NON_FCOE_TX_DEFAULT_VNTAG                   0x4a031
#define RED_HI6_NON_FCOE_TX_DEFAULT_VNTAG                   0x4c031
#define RED_HI7_NON_FCOE_TX_DEFAULT_VNTAG                   0x4e031


#define RED_HI_CLASS_XOFF_OFFSET                            0x0032
#define RED_HI_CLASS_XOFF_SZ                                20
#define RED_HI0_CLASS_XOFF                                  0x40032
#define RED_HI_CLASS_XOFF_DEF                               0x0
#define RED_HI_CLASS_XOFF_FLD_INC_SEL0                      4,0
#define RED_HI_CLASS_XOFF_FLD_INC_SEL1                      9,5
#define RED_HI_CLASS_XOFF_FLD_DURATION_INC_SEL0             14,10
#define RED_HI_CLASS_XOFF_FLD_DURATION_INC_SEL1             19,15
#define RED_HI1_CLASS_XOFF                                  0x42032
#define RED_HI2_CLASS_XOFF                                  0x44032
#define RED_HI3_CLASS_XOFF                                  0x46032
#define RED_HI4_CLASS_XOFF                                  0x48032
#define RED_HI5_CLASS_XOFF                                  0x4a032
#define RED_HI6_CLASS_XOFF                                  0x4c032
#define RED_HI7_CLASS_XOFF                                  0x4e032


#define RED_HI_CNT_CLASS_XOFF_CNT0_OFFSET                   0x0033
#define RED_HI_CNT_CLASS_XOFF_CNT0_SZ                       16
#define RED_HI0_CNT_CLASS_XOFF_CNT0                         0x40033
#define RED_HI_CNT_CLASS_XOFF_CNT0_DEF                      0x0
#define RED_HI_CNT_CLASS_XOFF_CNT0_FLD_                     15,0
#define RED_HI1_CNT_CLASS_XOFF_CNT0                         0x42033
#define RED_HI2_CNT_CLASS_XOFF_CNT0                         0x44033
#define RED_HI3_CNT_CLASS_XOFF_CNT0                         0x46033
#define RED_HI4_CNT_CLASS_XOFF_CNT0                         0x48033
#define RED_HI5_CNT_CLASS_XOFF_CNT0                         0x4a033
#define RED_HI6_CNT_CLASS_XOFF_CNT0                         0x4c033
#define RED_HI7_CNT_CLASS_XOFF_CNT0                         0x4e033


#define RED_HI_CNT_CLASS_XOFF_CNT1_OFFSET                   0x0034
#define RED_HI_CNT_CLASS_XOFF_CNT1_SZ                       16
#define RED_HI0_CNT_CLASS_XOFF_CNT1                         0x40034
#define RED_HI_CNT_CLASS_XOFF_CNT1_DEF                      0x0
#define RED_HI_CNT_CLASS_XOFF_CNT1_FLD_                     15,0
#define RED_HI1_CNT_CLASS_XOFF_CNT1                         0x42034
#define RED_HI2_CNT_CLASS_XOFF_CNT1                         0x44034
#define RED_HI3_CNT_CLASS_XOFF_CNT1                         0x46034
#define RED_HI4_CNT_CLASS_XOFF_CNT1                         0x48034
#define RED_HI5_CNT_CLASS_XOFF_CNT1                         0x4a034
#define RED_HI6_CNT_CLASS_XOFF_CNT1                         0x4c034
#define RED_HI7_CNT_CLASS_XOFF_CNT1                         0x4e034


#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_OFFSET          0x0035
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_SZ              24
#define RED_HI0_CNT_CLASS_XOFF_DURATION_CNT0                0x40035
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF             0x0
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_FLD_            23,0
#define RED_HI1_CNT_CLASS_XOFF_DURATION_CNT0                0x42035
#define RED_HI2_CNT_CLASS_XOFF_DURATION_CNT0                0x44035
#define RED_HI3_CNT_CLASS_XOFF_DURATION_CNT0                0x46035
#define RED_HI4_CNT_CLASS_XOFF_DURATION_CNT0                0x48035
#define RED_HI5_CNT_CLASS_XOFF_DURATION_CNT0                0x4a035
#define RED_HI6_CNT_CLASS_XOFF_DURATION_CNT0                0x4c035
#define RED_HI7_CNT_CLASS_XOFF_DURATION_CNT0                0x4e035


#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_OFFSET          0x0036
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_SZ              24
#define RED_HI0_CNT_CLASS_XOFF_DURATION_CNT1                0x40036
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF             0x0
#define RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_FLD_            23,0
#define RED_HI1_CNT_CLASS_XOFF_DURATION_CNT1                0x42036
#define RED_HI2_CNT_CLASS_XOFF_DURATION_CNT1                0x44036
#define RED_HI3_CNT_CLASS_XOFF_DURATION_CNT1                0x46036
#define RED_HI4_CNT_CLASS_XOFF_DURATION_CNT1                0x48036
#define RED_HI5_CNT_CLASS_XOFF_DURATION_CNT1                0x4a036
#define RED_HI6_CNT_CLASS_XOFF_DURATION_CNT1                0x4c036
#define RED_HI7_CNT_CLASS_XOFF_DURATION_CNT1                0x4e036


#define RED_HI_STA_TX_CLASS_XOFF_OFFSET                     0x0037
#define RED_HI_STA_TX_CLASS_XOFF_SZ                         9
#define RED_HI0_STA_TX_CLASS_XOFF                           0x40037
#define RED_HI_STA_TX_CLASS_XOFF_DEF                        0x0
#define RED_HI_STA_TX_CLASS_XOFF_FLD_                       8,0
#define RED_HI1_STA_TX_CLASS_XOFF                           0x42037
#define RED_HI2_STA_TX_CLASS_XOFF                           0x44037
#define RED_HI3_STA_TX_CLASS_XOFF                           0x46037
#define RED_HI4_STA_TX_CLASS_XOFF                           0x48037
#define RED_HI5_STA_TX_CLASS_XOFF                           0x4a037
#define RED_HI6_STA_TX_CLASS_XOFF                           0x4c037
#define RED_HI7_STA_TX_CLASS_XOFF                           0x4e037


#define RED_HI_STA_RX_CLASS_XOFF_OFFSET                     0x0038
#define RED_HI_STA_RX_CLASS_XOFF_SZ                         9
#define RED_HI0_STA_RX_CLASS_XOFF                           0x40038
#define RED_HI_STA_RX_CLASS_XOFF_DEF                        0x0
#define RED_HI_STA_RX_CLASS_XOFF_FLD_                       8,0
#define RED_HI1_STA_RX_CLASS_XOFF                           0x42038
#define RED_HI2_STA_RX_CLASS_XOFF                           0x44038
#define RED_HI3_STA_RX_CLASS_XOFF                           0x46038
#define RED_HI4_STA_RX_CLASS_XOFF                           0x48038
#define RED_HI5_STA_RX_CLASS_XOFF                           0x4a038
#define RED_HI6_STA_RX_CLASS_XOFF                           0x4c038
#define RED_HI7_STA_RX_CLASS_XOFF                           0x4e038


#define RED_HI_FCOE_QTAG_RX_OFFSET                          0x0039
#define RED_HI_FCOE_QTAG_RX_SZ                              19
#define RED_HI0_FCOE_QTAG_RX                                0x40039
#define RED_HI_FCOE_QTAG_RX_DEF                             0x0
#define RED_HI_FCOE_QTAG_RX_FLD_DEFAULT_COS                 2,0
#define RED_HI_FCOE_QTAG_RX_FLD_DEFAULT_DP                  3
#define RED_HI_FCOE_QTAG_RX_FLD_DEFAULT_VLAN                15,4
#define RED_HI_FCOE_QTAG_RX_FLD_REWRITE_MODE                18,16
#define RED_HI1_FCOE_QTAG_RX                                0x42039
#define RED_HI2_FCOE_QTAG_RX                                0x44039
#define RED_HI3_FCOE_QTAG_RX                                0x46039
#define RED_HI4_FCOE_QTAG_RX                                0x48039
#define RED_HI5_FCOE_QTAG_RX                                0x4a039
#define RED_HI6_FCOE_QTAG_RX                                0x4c039
#define RED_HI7_FCOE_QTAG_RX                                0x4e039


#define RED_HI_FCOE_QTAG_TX_OFFSET                          0x003a
#define RED_HI_FCOE_QTAG_TX_SZ                              19
#define RED_HI0_FCOE_QTAG_TX                                0x4003a
#define RED_HI_FCOE_QTAG_TX_DEF                             0x0
#define RED_HI_FCOE_QTAG_TX_FLD_DEFAULT_COS                 2,0
#define RED_HI_FCOE_QTAG_TX_FLD_DEFAULT_DP                  3
#define RED_HI_FCOE_QTAG_TX_FLD_DEFAULT_VLAN                15,4
#define RED_HI_FCOE_QTAG_TX_FLD_REWRITE_MODE                18,16
#define RED_HI1_FCOE_QTAG_TX                                0x4203a
#define RED_HI2_FCOE_QTAG_TX                                0x4403a
#define RED_HI3_FCOE_QTAG_TX                                0x4603a
#define RED_HI4_FCOE_QTAG_TX                                0x4803a
#define RED_HI5_FCOE_QTAG_TX                                0x4a03a
#define RED_HI6_FCOE_QTAG_TX                                0x4c03a
#define RED_HI7_FCOE_QTAG_TX                                0x4e03a


#define RED_HI_FCOE_RX_COS_MAP_OFFSET                       0x003c
#define RED_HI_FCOE_RX_COS_MAP_SZ                           64
#define RED_HI0_FCOE_RX_COS_MAP                             0x4003c
#define RED_HI0_FCOE_RX_COS_MAP_00                          0x4003c
#define RED_HI_FCOE_RX_COS_MAP_00_DEF                       0x76543210
#define RED_HI0_FCOE_RX_COS_MAP_01                          0x4003d
#define RED_HI_FCOE_RX_COS_MAP_01_DEF                       0xfedcba98
#define RED_HI_FCOE_RX_COS_MAP_FLD_                         63,0
#define RED_HI_FCOE_RX_COS_MAP_00_FLD__00                   31,0
#define RED_HI_FCOE_RX_COS_MAP_01_FLD__01                   31,0
#define RED_HI1_FCOE_RX_COS_MAP                             0x4203c
#define RED_HI1_FCOE_RX_COS_MAP_00                          0x4203c
#define RED_HI1_FCOE_RX_COS_MAP_01                          0x4203d
#define RED_HI2_FCOE_RX_COS_MAP                             0x4403c
#define RED_HI2_FCOE_RX_COS_MAP_00                          0x4403c
#define RED_HI2_FCOE_RX_COS_MAP_01                          0x4403d
#define RED_HI3_FCOE_RX_COS_MAP                             0x4603c
#define RED_HI3_FCOE_RX_COS_MAP_00                          0x4603c
#define RED_HI3_FCOE_RX_COS_MAP_01                          0x4603d
#define RED_HI4_FCOE_RX_COS_MAP                             0x4803c
#define RED_HI4_FCOE_RX_COS_MAP_00                          0x4803c
#define RED_HI4_FCOE_RX_COS_MAP_01                          0x4803d
#define RED_HI5_FCOE_RX_COS_MAP                             0x4a03c
#define RED_HI5_FCOE_RX_COS_MAP_00                          0x4a03c
#define RED_HI5_FCOE_RX_COS_MAP_01                          0x4a03d
#define RED_HI6_FCOE_RX_COS_MAP                             0x4c03c
#define RED_HI6_FCOE_RX_COS_MAP_00                          0x4c03c
#define RED_HI6_FCOE_RX_COS_MAP_01                          0x4c03d
#define RED_HI7_FCOE_RX_COS_MAP                             0x4e03c
#define RED_HI7_FCOE_RX_COS_MAP_00                          0x4e03c
#define RED_HI7_FCOE_RX_COS_MAP_01                          0x4e03d


#define RED_HI_FCOE_COS2Q_MAP_OFFSET                        0x003e
#define RED_HI_FCOE_COS2Q_MAP_SZ                            32
#define RED_HI0_FCOE_COS2Q_MAP                              0x4003e
#define RED_HI_FCOE_COS2Q_MAP_DEF                           0x0
#define RED_HI_FCOE_COS2Q_MAP_FLD_                          31,0
#define RED_HI1_FCOE_COS2Q_MAP                              0x4203e
#define RED_HI2_FCOE_COS2Q_MAP                              0x4403e
#define RED_HI3_FCOE_COS2Q_MAP                              0x4603e
#define RED_HI4_FCOE_COS2Q_MAP                              0x4803e
#define RED_HI5_FCOE_COS2Q_MAP                              0x4a03e
#define RED_HI6_FCOE_COS2Q_MAP                              0x4c03e
#define RED_HI7_FCOE_COS2Q_MAP                              0x4e03e


#define RED_HI_FCOE_TX_COS_MAP_OFFSET                       0x0040
#define RED_HI_FCOE_TX_COS_MAP_SZ                           64
#define RED_HI0_FCOE_TX_COS_MAP                             0x40040
#define RED_HI0_FCOE_TX_COS_MAP_00                          0x40040
#define RED_HI_FCOE_TX_COS_MAP_00_DEF                       0x76543210
#define RED_HI0_FCOE_TX_COS_MAP_01                          0x40041
#define RED_HI_FCOE_TX_COS_MAP_01_DEF                       0xfedcba98
#define RED_HI_FCOE_TX_COS_MAP_FLD_                         63,0
#define RED_HI_FCOE_TX_COS_MAP_00_FLD__00                   31,0
#define RED_HI_FCOE_TX_COS_MAP_01_FLD__01                   31,0
#define RED_HI1_FCOE_TX_COS_MAP                             0x42040
#define RED_HI1_FCOE_TX_COS_MAP_00                          0x42040
#define RED_HI1_FCOE_TX_COS_MAP_01                          0x42041
#define RED_HI2_FCOE_TX_COS_MAP                             0x44040
#define RED_HI2_FCOE_TX_COS_MAP_00                          0x44040
#define RED_HI2_FCOE_TX_COS_MAP_01                          0x44041
#define RED_HI3_FCOE_TX_COS_MAP                             0x46040
#define RED_HI3_FCOE_TX_COS_MAP_00                          0x46040
#define RED_HI3_FCOE_TX_COS_MAP_01                          0x46041
#define RED_HI4_FCOE_TX_COS_MAP                             0x48040
#define RED_HI4_FCOE_TX_COS_MAP_00                          0x48040
#define RED_HI4_FCOE_TX_COS_MAP_01                          0x48041
#define RED_HI5_FCOE_TX_COS_MAP                             0x4a040
#define RED_HI5_FCOE_TX_COS_MAP_00                          0x4a040
#define RED_HI5_FCOE_TX_COS_MAP_01                          0x4a041
#define RED_HI6_FCOE_TX_COS_MAP                             0x4c040
#define RED_HI6_FCOE_TX_COS_MAP_00                          0x4c040
#define RED_HI6_FCOE_TX_COS_MAP_01                          0x4c041
#define RED_HI7_FCOE_TX_COS_MAP                             0x4e040
#define RED_HI7_FCOE_TX_COS_MAP_00                          0x4e040
#define RED_HI7_FCOE_TX_COS_MAP_01                          0x4e041


#define RED_HI_NON_FCOE_QTAG_RX_OFFSET                      0x0042
#define RED_HI_NON_FCOE_QTAG_RX_SZ                          19
#define RED_HI0_NON_FCOE_QTAG_RX                            0x40042
#define RED_HI_NON_FCOE_QTAG_RX_DEF                         0x0
#define RED_HI_NON_FCOE_QTAG_RX_FLD_DEFAULT_COS             2,0
#define RED_HI_NON_FCOE_QTAG_RX_FLD_DEFAULT_DP              3
#define RED_HI_NON_FCOE_QTAG_RX_FLD_DEFAULT_VLAN            15,4
#define RED_HI_NON_FCOE_QTAG_RX_FLD_REWRITE_MODE            18,16
#define RED_HI1_NON_FCOE_QTAG_RX                            0x42042
#define RED_HI2_NON_FCOE_QTAG_RX                            0x44042
#define RED_HI3_NON_FCOE_QTAG_RX                            0x46042
#define RED_HI4_NON_FCOE_QTAG_RX                            0x48042
#define RED_HI5_NON_FCOE_QTAG_RX                            0x4a042
#define RED_HI6_NON_FCOE_QTAG_RX                            0x4c042
#define RED_HI7_NON_FCOE_QTAG_RX                            0x4e042


#define RED_HI_NON_FCOE_QTAG_TX_OFFSET                      0x0043
#define RED_HI_NON_FCOE_QTAG_TX_SZ                          19
#define RED_HI0_NON_FCOE_QTAG_TX                            0x40043
#define RED_HI_NON_FCOE_QTAG_TX_DEF                         0x0
#define RED_HI_NON_FCOE_QTAG_TX_FLD_DEFAULT_COS             2,0
#define RED_HI_NON_FCOE_QTAG_TX_FLD_DEFAULT_DP              3
#define RED_HI_NON_FCOE_QTAG_TX_FLD_DEFAULT_VLAN            15,4
#define RED_HI_NON_FCOE_QTAG_TX_FLD_REWRITE_MODE            18,16
#define RED_HI1_NON_FCOE_QTAG_TX                            0x42043
#define RED_HI2_NON_FCOE_QTAG_TX                            0x44043
#define RED_HI3_NON_FCOE_QTAG_TX                            0x46043
#define RED_HI4_NON_FCOE_QTAG_TX                            0x48043
#define RED_HI5_NON_FCOE_QTAG_TX                            0x4a043
#define RED_HI6_NON_FCOE_QTAG_TX                            0x4c043
#define RED_HI7_NON_FCOE_QTAG_TX                            0x4e043


#define RED_HI_NON_FCOE_RX_COS_MAP_OFFSET                   0x0044
#define RED_HI_NON_FCOE_RX_COS_MAP_SZ                       64
#define RED_HI0_NON_FCOE_RX_COS_MAP                         0x40044
#define RED_HI0_NON_FCOE_RX_COS_MAP_00                      0x40044
#define RED_HI_NON_FCOE_RX_COS_MAP_00_DEF                   0x76543210
#define RED_HI0_NON_FCOE_RX_COS_MAP_01                      0x40045
#define RED_HI_NON_FCOE_RX_COS_MAP_01_DEF                   0xfedcba98
#define RED_HI_NON_FCOE_RX_COS_MAP_FLD_                     63,0
#define RED_HI_NON_FCOE_RX_COS_MAP_00_FLD__00               31,0
#define RED_HI_NON_FCOE_RX_COS_MAP_01_FLD__01               31,0
#define RED_HI1_NON_FCOE_RX_COS_MAP                         0x42044
#define RED_HI1_NON_FCOE_RX_COS_MAP_00                      0x42044
#define RED_HI1_NON_FCOE_RX_COS_MAP_01                      0x42045
#define RED_HI2_NON_FCOE_RX_COS_MAP                         0x44044
#define RED_HI2_NON_FCOE_RX_COS_MAP_00                      0x44044
#define RED_HI2_NON_FCOE_RX_COS_MAP_01                      0x44045
#define RED_HI3_NON_FCOE_RX_COS_MAP                         0x46044
#define RED_HI3_NON_FCOE_RX_COS_MAP_00                      0x46044
#define RED_HI3_NON_FCOE_RX_COS_MAP_01                      0x46045
#define RED_HI4_NON_FCOE_RX_COS_MAP                         0x48044
#define RED_HI4_NON_FCOE_RX_COS_MAP_00                      0x48044
#define RED_HI4_NON_FCOE_RX_COS_MAP_01                      0x48045
#define RED_HI5_NON_FCOE_RX_COS_MAP                         0x4a044
#define RED_HI5_NON_FCOE_RX_COS_MAP_00                      0x4a044
#define RED_HI5_NON_FCOE_RX_COS_MAP_01                      0x4a045
#define RED_HI6_NON_FCOE_RX_COS_MAP                         0x4c044
#define RED_HI6_NON_FCOE_RX_COS_MAP_00                      0x4c044
#define RED_HI6_NON_FCOE_RX_COS_MAP_01                      0x4c045
#define RED_HI7_NON_FCOE_RX_COS_MAP                         0x4e044
#define RED_HI7_NON_FCOE_RX_COS_MAP_00                      0x4e044
#define RED_HI7_NON_FCOE_RX_COS_MAP_01                      0x4e045


#define RED_HI_NON_FCOE_COS2Q_MAP_OFFSET                    0x0046
#define RED_HI_NON_FCOE_COS2Q_MAP_SZ                        32
#define RED_HI0_NON_FCOE_COS2Q_MAP                          0x40046
#define RED_HI_NON_FCOE_COS2Q_MAP_DEF                       0x0
#define RED_HI_NON_FCOE_COS2Q_MAP_FLD_                      31,0
#define RED_HI1_NON_FCOE_COS2Q_MAP                          0x42046
#define RED_HI2_NON_FCOE_COS2Q_MAP                          0x44046
#define RED_HI3_NON_FCOE_COS2Q_MAP                          0x46046
#define RED_HI4_NON_FCOE_COS2Q_MAP                          0x48046
#define RED_HI5_NON_FCOE_COS2Q_MAP                          0x4a046
#define RED_HI6_NON_FCOE_COS2Q_MAP                          0x4c046
#define RED_HI7_NON_FCOE_COS2Q_MAP                          0x4e046


#define RED_HI_NON_FCOE_TX_COS_MAP_OFFSET                   0x0048
#define RED_HI_NON_FCOE_TX_COS_MAP_SZ                       64
#define RED_HI0_NON_FCOE_TX_COS_MAP                         0x40048
#define RED_HI0_NON_FCOE_TX_COS_MAP_00                      0x40048
#define RED_HI_NON_FCOE_TX_COS_MAP_00_DEF                   0x76543210
#define RED_HI0_NON_FCOE_TX_COS_MAP_01                      0x40049
#define RED_HI_NON_FCOE_TX_COS_MAP_01_DEF                   0xfedcba98
#define RED_HI_NON_FCOE_TX_COS_MAP_FLD_                     63,0
#define RED_HI_NON_FCOE_TX_COS_MAP_00_FLD__00               31,0
#define RED_HI_NON_FCOE_TX_COS_MAP_01_FLD__01               31,0
#define RED_HI1_NON_FCOE_TX_COS_MAP                         0x42048
#define RED_HI1_NON_FCOE_TX_COS_MAP_00                      0x42048
#define RED_HI1_NON_FCOE_TX_COS_MAP_01                      0x42049
#define RED_HI2_NON_FCOE_TX_COS_MAP                         0x44048
#define RED_HI2_NON_FCOE_TX_COS_MAP_00                      0x44048
#define RED_HI2_NON_FCOE_TX_COS_MAP_01                      0x44049
#define RED_HI3_NON_FCOE_TX_COS_MAP                         0x46048
#define RED_HI3_NON_FCOE_TX_COS_MAP_00                      0x46048
#define RED_HI3_NON_FCOE_TX_COS_MAP_01                      0x46049
#define RED_HI4_NON_FCOE_TX_COS_MAP                         0x48048
#define RED_HI4_NON_FCOE_TX_COS_MAP_00                      0x48048
#define RED_HI4_NON_FCOE_TX_COS_MAP_01                      0x48049
#define RED_HI5_NON_FCOE_TX_COS_MAP                         0x4a048
#define RED_HI5_NON_FCOE_TX_COS_MAP_00                      0x4a048
#define RED_HI5_NON_FCOE_TX_COS_MAP_01                      0x4a049
#define RED_HI6_NON_FCOE_TX_COS_MAP                         0x4c048
#define RED_HI6_NON_FCOE_TX_COS_MAP_00                      0x4c048
#define RED_HI6_NON_FCOE_TX_COS_MAP_01                      0x4c049
#define RED_HI7_NON_FCOE_TX_COS_MAP                         0x4e048
#define RED_HI7_NON_FCOE_TX_COS_MAP_00                      0x4e048
#define RED_HI7_NON_FCOE_TX_COS_MAP_01                      0x4e049


#define RED_HI_FLOW_CONTROL_Q2COS_MAP_OFFSET                0x004a
#define RED_HI_FLOW_CONTROL_Q2COS_MAP_SZ                    32
#define RED_HI0_FLOW_CONTROL_Q2COS_MAP                      0x4004a
#define RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF                   0x0
#define RED_HI_FLOW_CONTROL_Q2COS_MAP_FLD_                  31,0
#define RED_HI1_FLOW_CONTROL_Q2COS_MAP                      0x4204a
#define RED_HI2_FLOW_CONTROL_Q2COS_MAP                      0x4404a
#define RED_HI3_FLOW_CONTROL_Q2COS_MAP                      0x4604a
#define RED_HI4_FLOW_CONTROL_Q2COS_MAP                      0x4804a
#define RED_HI5_FLOW_CONTROL_Q2COS_MAP                      0x4a04a
#define RED_HI6_FLOW_CONTROL_Q2COS_MAP                      0x4c04a
#define RED_HI7_FLOW_CONTROL_Q2COS_MAP                      0x4e04a


#define RED_HI_FLOW_CONTROL_COS2Q_MAP_OFFSET                0x004b
#define RED_HI_FLOW_CONTROL_COS2Q_MAP_SZ                    32
#define RED_HI0_FLOW_CONTROL_COS2Q_MAP                      0x4004b
#define RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF                   0x0
#define RED_HI_FLOW_CONTROL_COS2Q_MAP_FLD_                  31,0
#define RED_HI1_FLOW_CONTROL_COS2Q_MAP                      0x4204b
#define RED_HI2_FLOW_CONTROL_COS2Q_MAP                      0x4404b
#define RED_HI3_FLOW_CONTROL_COS2Q_MAP                      0x4604b
#define RED_HI4_FLOW_CONTROL_COS2Q_MAP                      0x4804b
#define RED_HI5_FLOW_CONTROL_COS2Q_MAP                      0x4a04b
#define RED_HI6_FLOW_CONTROL_COS2Q_MAP                      0x4c04b
#define RED_HI7_FLOW_CONTROL_COS2Q_MAP                      0x4e04b


#define RED_HI_CFG_PAUSE_OFFSET                             0x004c
#define RED_HI_CFG_PAUSE_SZ                                 24
#define RED_HI0_CFG_PAUSE                                   0x4004c
#define RED_HI_CFG_PAUSE_DEF                                0xc00000
#define RED_HI_CFG_PAUSE_FLD_TX_WFC_EN                      0
#define RED_HI_CFG_PAUSE_FLD_TX_PFC_EN                      1
#define RED_HI_CFG_PAUSE_FLD_TX_CFC_EN                      9,2
#define RED_HI_CFG_PAUSE_FLD_RX_WFC_EN                      10
#define RED_HI_CFG_PAUSE_FLD_RX_PFC_EN                      11
#define RED_HI_CFG_PAUSE_FLD_RX_CFC_EN                      19,12
#define RED_HI_CFG_PAUSE_FLD_FC_TIMER_ONLY                  20
#define RED_HI_CFG_PAUSE_FLD_RX_UCAST_EN                    21
#define RED_HI_CFG_PAUSE_FLD_RX_MC_DROP_EN                  22
#define RED_HI_CFG_PAUSE_FLD_SEQ_TYPE                       23
#define RED_HI1_CFG_PAUSE                                   0x4204c
#define RED_HI2_CFG_PAUSE                                   0x4404c
#define RED_HI3_CFG_PAUSE                                   0x4604c
#define RED_HI4_CFG_PAUSE                                   0x4804c
#define RED_HI5_CFG_PAUSE                                   0x4a04c
#define RED_HI6_CFG_PAUSE                                   0x4c04c
#define RED_HI7_CFG_PAUSE                                   0x4e04c


#define RED_HI_CFG_PAUSE_CFC_OPCODE_OFFSET                  0x004d
#define RED_HI_CFG_PAUSE_CFC_OPCODE_SZ                      16
#define RED_HI0_CFG_PAUSE_CFC_OPCODE                        0x4004d
#define RED_HI_CFG_PAUSE_CFC_OPCODE_DEF                     0x101
#define RED_HI_CFG_PAUSE_CFC_OPCODE_FLD_                    15,0
#define RED_HI1_CFG_PAUSE_CFC_OPCODE                        0x4204d
#define RED_HI2_CFG_PAUSE_CFC_OPCODE                        0x4404d
#define RED_HI3_CFG_PAUSE_CFC_OPCODE                        0x4604d
#define RED_HI4_CFG_PAUSE_CFC_OPCODE                        0x4804d
#define RED_HI5_CFG_PAUSE_CFC_OPCODE                        0x4a04d
#define RED_HI6_CFG_PAUSE_CFC_OPCODE                        0x4c04d
#define RED_HI7_CFG_PAUSE_CFC_OPCODE                        0x4e04d


#define RED_HI_CFG_PAUSE_TIME_OFFSET                        0x004e
#define RED_HI_CFG_PAUSE_TIME_SZ                            16
#define RED_HI0_CFG_PAUSE_TIME                              0x4004e
#define RED_HI_CFG_PAUSE_TIME_DEF                           0xffff
#define RED_HI_CFG_PAUSE_TIME_FLD_                          15,0
#define RED_HI1_CFG_PAUSE_TIME                              0x4204e
#define RED_HI2_CFG_PAUSE_TIME                              0x4404e
#define RED_HI3_CFG_PAUSE_TIME                              0x4604e
#define RED_HI4_CFG_PAUSE_TIME                              0x4804e
#define RED_HI5_CFG_PAUSE_TIME                              0x4a04e
#define RED_HI6_CFG_PAUSE_TIME                              0x4c04e
#define RED_HI7_CFG_PAUSE_TIME                              0x4e04e


#define RED_HI_CFG_PAUSE_SAMPLE_TIMER_OFFSET                0x004f
#define RED_HI_CFG_PAUSE_SAMPLE_TIMER_SZ                    20
#define RED_HI0_CFG_PAUSE_SAMPLE_TIMER                      0x4004f
#define RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF                   0x0
#define RED_HI_CFG_PAUSE_SAMPLE_TIMER_FLD_                  19,0
#define RED_HI1_CFG_PAUSE_SAMPLE_TIMER                      0x4204f
#define RED_HI2_CFG_PAUSE_SAMPLE_TIMER                      0x4404f
#define RED_HI3_CFG_PAUSE_SAMPLE_TIMER                      0x4604f
#define RED_HI4_CFG_PAUSE_SAMPLE_TIMER                      0x4804f
#define RED_HI5_CFG_PAUSE_SAMPLE_TIMER                      0x4a04f
#define RED_HI6_CFG_PAUSE_SAMPLE_TIMER                      0x4c04f
#define RED_HI7_CFG_PAUSE_SAMPLE_TIMER                      0x4e04f


#define RED_HI_CFG_PAUSE_FC_LIMIT_OFFSET                    0x0050
#define RED_HI_CFG_PAUSE_FC_LIMIT_SZ                        20
#define RED_HI0_CFG_PAUSE_FC_LIMIT                          0x40050
#define RED_HI_CFG_PAUSE_FC_LIMIT_DEF                       0x0
#define RED_HI_CFG_PAUSE_FC_LIMIT_FLD_                      19,0
#define RED_HI1_CFG_PAUSE_FC_LIMIT                          0x42050
#define RED_HI2_CFG_PAUSE_FC_LIMIT                          0x44050
#define RED_HI3_CFG_PAUSE_FC_LIMIT                          0x46050
#define RED_HI4_CFG_PAUSE_FC_LIMIT                          0x48050
#define RED_HI5_CFG_PAUSE_FC_LIMIT                          0x4a050
#define RED_HI6_CFG_PAUSE_FC_LIMIT                          0x4c050
#define RED_HI7_CFG_PAUSE_FC_LIMIT                          0x4e050


#define RED_HI_CFG_PAUSE_0_TIME_OFFSET                      0x0051
#define RED_HI_CFG_PAUSE_0_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_0_TIME                            0x40051
#define RED_HI_CFG_PAUSE_0_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_0_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_0_TIME                            0x42051
#define RED_HI2_CFG_PAUSE_0_TIME                            0x44051
#define RED_HI3_CFG_PAUSE_0_TIME                            0x46051
#define RED_HI4_CFG_PAUSE_0_TIME                            0x48051
#define RED_HI5_CFG_PAUSE_0_TIME                            0x4a051
#define RED_HI6_CFG_PAUSE_0_TIME                            0x4c051
#define RED_HI7_CFG_PAUSE_0_TIME                            0x4e051


#define RED_HI_CFG_PAUSE_1_TIME_OFFSET                      0x0052
#define RED_HI_CFG_PAUSE_1_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_1_TIME                            0x40052
#define RED_HI_CFG_PAUSE_1_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_1_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_1_TIME                            0x42052
#define RED_HI2_CFG_PAUSE_1_TIME                            0x44052
#define RED_HI3_CFG_PAUSE_1_TIME                            0x46052
#define RED_HI4_CFG_PAUSE_1_TIME                            0x48052
#define RED_HI5_CFG_PAUSE_1_TIME                            0x4a052
#define RED_HI6_CFG_PAUSE_1_TIME                            0x4c052
#define RED_HI7_CFG_PAUSE_1_TIME                            0x4e052


#define RED_HI_CFG_PAUSE_2_TIME_OFFSET                      0x0053
#define RED_HI_CFG_PAUSE_2_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_2_TIME                            0x40053
#define RED_HI_CFG_PAUSE_2_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_2_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_2_TIME                            0x42053
#define RED_HI2_CFG_PAUSE_2_TIME                            0x44053
#define RED_HI3_CFG_PAUSE_2_TIME                            0x46053
#define RED_HI4_CFG_PAUSE_2_TIME                            0x48053
#define RED_HI5_CFG_PAUSE_2_TIME                            0x4a053
#define RED_HI6_CFG_PAUSE_2_TIME                            0x4c053
#define RED_HI7_CFG_PAUSE_2_TIME                            0x4e053


#define RED_HI_CFG_PAUSE_3_TIME_OFFSET                      0x0054
#define RED_HI_CFG_PAUSE_3_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_3_TIME                            0x40054
#define RED_HI_CFG_PAUSE_3_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_3_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_3_TIME                            0x42054
#define RED_HI2_CFG_PAUSE_3_TIME                            0x44054
#define RED_HI3_CFG_PAUSE_3_TIME                            0x46054
#define RED_HI4_CFG_PAUSE_3_TIME                            0x48054
#define RED_HI5_CFG_PAUSE_3_TIME                            0x4a054
#define RED_HI6_CFG_PAUSE_3_TIME                            0x4c054
#define RED_HI7_CFG_PAUSE_3_TIME                            0x4e054


#define RED_HI_CFG_PAUSE_4_TIME_OFFSET                      0x0055
#define RED_HI_CFG_PAUSE_4_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_4_TIME                            0x40055
#define RED_HI_CFG_PAUSE_4_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_4_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_4_TIME                            0x42055
#define RED_HI2_CFG_PAUSE_4_TIME                            0x44055
#define RED_HI3_CFG_PAUSE_4_TIME                            0x46055
#define RED_HI4_CFG_PAUSE_4_TIME                            0x48055
#define RED_HI5_CFG_PAUSE_4_TIME                            0x4a055
#define RED_HI6_CFG_PAUSE_4_TIME                            0x4c055
#define RED_HI7_CFG_PAUSE_4_TIME                            0x4e055


#define RED_HI_CFG_PAUSE_5_TIME_OFFSET                      0x0056
#define RED_HI_CFG_PAUSE_5_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_5_TIME                            0x40056
#define RED_HI_CFG_PAUSE_5_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_5_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_5_TIME                            0x42056
#define RED_HI2_CFG_PAUSE_5_TIME                            0x44056
#define RED_HI3_CFG_PAUSE_5_TIME                            0x46056
#define RED_HI4_CFG_PAUSE_5_TIME                            0x48056
#define RED_HI5_CFG_PAUSE_5_TIME                            0x4a056
#define RED_HI6_CFG_PAUSE_5_TIME                            0x4c056
#define RED_HI7_CFG_PAUSE_5_TIME                            0x4e056


#define RED_HI_CFG_PAUSE_6_TIME_OFFSET                      0x0057
#define RED_HI_CFG_PAUSE_6_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_6_TIME                            0x40057
#define RED_HI_CFG_PAUSE_6_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_6_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_6_TIME                            0x42057
#define RED_HI2_CFG_PAUSE_6_TIME                            0x44057
#define RED_HI3_CFG_PAUSE_6_TIME                            0x46057
#define RED_HI4_CFG_PAUSE_6_TIME                            0x48057
#define RED_HI5_CFG_PAUSE_6_TIME                            0x4a057
#define RED_HI6_CFG_PAUSE_6_TIME                            0x4c057
#define RED_HI7_CFG_PAUSE_6_TIME                            0x4e057


#define RED_HI_CFG_PAUSE_7_TIME_OFFSET                      0x0058
#define RED_HI_CFG_PAUSE_7_TIME_SZ                          4
#define RED_HI0_CFG_PAUSE_7_TIME                            0x40058
#define RED_HI_CFG_PAUSE_7_TIME_DEF                         0xf
#define RED_HI_CFG_PAUSE_7_TIME_FLD_                        3,0
#define RED_HI1_CFG_PAUSE_7_TIME                            0x42058
#define RED_HI2_CFG_PAUSE_7_TIME                            0x44058
#define RED_HI3_CFG_PAUSE_7_TIME                            0x46058
#define RED_HI4_CFG_PAUSE_7_TIME                            0x48058
#define RED_HI5_CFG_PAUSE_7_TIME                            0x4a058
#define RED_HI6_CFG_PAUSE_7_TIME                            0x4c058
#define RED_HI7_CFG_PAUSE_7_TIME                            0x4e058


#define RED_HI_CFG_PAUSE_TIME_UNIT_OFFSET                   0x0059
#define RED_HI_CFG_PAUSE_TIME_UNIT_SZ                       16
#define RED_HI0_CFG_PAUSE_TIME_UNIT                         0x40059
#define RED_HI_CFG_PAUSE_TIME_UNIT_DEF                      0x13
#define RED_HI_CFG_PAUSE_TIME_UNIT_FLD_                     15,0
#define RED_HI1_CFG_PAUSE_TIME_UNIT                         0x42059
#define RED_HI2_CFG_PAUSE_TIME_UNIT                         0x44059
#define RED_HI3_CFG_PAUSE_TIME_UNIT                         0x46059
#define RED_HI4_CFG_PAUSE_TIME_UNIT                         0x48059
#define RED_HI5_CFG_PAUSE_TIME_UNIT                         0x4a059
#define RED_HI6_CFG_PAUSE_TIME_UNIT                         0x4c059
#define RED_HI7_CFG_PAUSE_TIME_UNIT                         0x4e059


#define RED_HI_CFG_PAUSE_FRAC_TIME_OFFSET                   0x005a
#define RED_HI_CFG_PAUSE_FRAC_TIME_SZ                       8
#define RED_HI0_CFG_PAUSE_FRAC_TIME                         0x4005a
#define RED_HI_CFG_PAUSE_FRAC_TIME_DEF                      0x33
#define RED_HI_CFG_PAUSE_FRAC_TIME_FLD_                     7,0
#define RED_HI1_CFG_PAUSE_FRAC_TIME                         0x4205a
#define RED_HI2_CFG_PAUSE_FRAC_TIME                         0x4405a
#define RED_HI3_CFG_PAUSE_FRAC_TIME                         0x4605a
#define RED_HI4_CFG_PAUSE_FRAC_TIME                         0x4805a
#define RED_HI5_CFG_PAUSE_FRAC_TIME                         0x4a05a
#define RED_HI6_CFG_PAUSE_FRAC_TIME                         0x4c05a
#define RED_HI7_CFG_PAUSE_FRAC_TIME                         0x4e05a


#define RED_HI_CFG_RMA_SA_HI_OFFSET                         0x005b
#define RED_HI_CFG_RMA_SA_HI_SZ                             16
#define RED_HI0_CFG_RMA_SA_HI                               0x4005b
#define RED_HI_CFG_RMA_SA_HI_DEF                            0x0
#define RED_HI_CFG_RMA_SA_HI_FLD_                           15,0
#define RED_HI1_CFG_RMA_SA_HI                               0x4205b
#define RED_HI2_CFG_RMA_SA_HI                               0x4405b
#define RED_HI3_CFG_RMA_SA_HI                               0x4605b
#define RED_HI4_CFG_RMA_SA_HI                               0x4805b
#define RED_HI5_CFG_RMA_SA_HI                               0x4a05b
#define RED_HI6_CFG_RMA_SA_HI                               0x4c05b
#define RED_HI7_CFG_RMA_SA_HI                               0x4e05b


#define RED_HI_CFG_RMA_SA_LO_OFFSET                         0x005c
#define RED_HI_CFG_RMA_SA_LO_SZ                             32
#define RED_HI0_CFG_RMA_SA_LO                               0x4005c
#define RED_HI_CFG_RMA_SA_LO_DEF                            0x0
#define RED_HI_CFG_RMA_SA_LO_FLD_                           31,0
#define RED_HI1_CFG_RMA_SA_LO                               0x4205c
#define RED_HI2_CFG_RMA_SA_LO                               0x4405c
#define RED_HI3_CFG_RMA_SA_LO                               0x4605c
#define RED_HI4_CFG_RMA_SA_LO                               0x4805c
#define RED_HI5_CFG_RMA_SA_LO                               0x4a05c
#define RED_HI6_CFG_RMA_SA_LO                               0x4c05c
#define RED_HI7_CFG_RMA_SA_LO                               0x4e05c


#define RED_HI_CFG_CODE_PAUSE_OFFSET                        0x005d
#define RED_HI_CFG_CODE_PAUSE_SZ                            8
#define RED_HI0_CFG_CODE_PAUSE                              0x4005d
#define RED_HI_CFG_CODE_PAUSE_DEF                           0x9c
#define RED_HI_CFG_CODE_PAUSE_FLD_                          7,0
#define RED_HI1_CFG_CODE_PAUSE                              0x4205d
#define RED_HI2_CFG_CODE_PAUSE                              0x4405d
#define RED_HI3_CFG_CODE_PAUSE                              0x4605d
#define RED_HI4_CFG_CODE_PAUSE                              0x4805d
#define RED_HI5_CFG_CODE_PAUSE                              0x4a05d
#define RED_HI6_CFG_CODE_PAUSE                              0x4c05d
#define RED_HI7_CFG_CODE_PAUSE                              0x4e05d


#define RED_HI_CFG_CODE_PAUSE_SUB_OFFSET                    0x005e
#define RED_HI_CFG_CODE_PAUSE_SUB_SZ                        8
#define RED_HI0_CFG_CODE_PAUSE_SUB                          0x4005e
#define RED_HI_CFG_CODE_PAUSE_SUB_DEF                       0xdc
#define RED_HI_CFG_CODE_PAUSE_SUB_FLD_                      7,0
#define RED_HI1_CFG_CODE_PAUSE_SUB                          0x4205e
#define RED_HI2_CFG_CODE_PAUSE_SUB                          0x4405e
#define RED_HI3_CFG_CODE_PAUSE_SUB                          0x4605e
#define RED_HI4_CFG_CODE_PAUSE_SUB                          0x4805e
#define RED_HI5_CFG_CODE_PAUSE_SUB                          0x4a05e
#define RED_HI6_CFG_CODE_PAUSE_SUB                          0x4c05e
#define RED_HI7_CFG_CODE_PAUSE_SUB                          0x4e05e


#define RED_HI_GBE_CFG_OFFSET                               0x005f
#define RED_HI_GBE_CFG_SZ                                   32
#define RED_HI0_GBE_CFG                                     0x4005f
#define RED_HI_GBE_CFG_DEF                                  0x20180004
#define RED_HI_GBE_CFG_FLD_RX_AN_EN                         0
#define RED_HI_GBE_CFG_FLD_RX_BUSY_EN                       1
#define RED_HI_GBE_CFG_FLD_RX_CRC_CHK_EN                    2
#define RED_HI_GBE_CFG_FLD_TX_FORCE_XMIT_DATA               3
#define RED_HI_GBE_CFG_FLD_RX2TX_XOFF_EN                    4
#define RED_HI_GBE_CFG_FLD_RX2TX_XOFF_DELAY_TIME            14,5
#define RED_HI_GBE_CFG_FLD_PAUSE_TX_EN                      15
#define RED_HI_GBE_CFG_FLD_PAUSE_TIMER_ONLY                 16
#define RED_HI_GBE_CFG_FLD_IPG_TRANSMIT_TIME                26,17
#define RED_HI_GBE_CFG_FLD_RX_LINK_RST                      27
#define RED_HI_GBE_CFG_FLD_RX_JABBER_LEN_1518               28
#define RED_HI_GBE_CFG_FLD_RX_INRANGE_CHK_EN                29
#define RED_HI_GBE_CFG_FLD_RX_SW_RST                        30
#define RED_HI_GBE_CFG_FLD_TX_SW_RST                        31
#define RED_HI1_GBE_CFG                                     0x4205f
#define RED_HI2_GBE_CFG                                     0x4405f
#define RED_HI3_GBE_CFG                                     0x4605f
#define RED_HI4_GBE_CFG                                     0x4805f
#define RED_HI5_GBE_CFG                                     0x4a05f
#define RED_HI6_GBE_CFG                                     0x4c05f
#define RED_HI7_GBE_CFG                                     0x4e05f


#define RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_OFFSET             0x0060
#define RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_SZ                 16
#define RED_HI0_GBE_CFG_TX_AN_CONFIG_WORD                   0x40060
#define RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF                0x0
#define RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_FLD_               15,0
#define RED_HI1_GBE_CFG_TX_AN_CONFIG_WORD                   0x42060
#define RED_HI2_GBE_CFG_TX_AN_CONFIG_WORD                   0x44060
#define RED_HI3_GBE_CFG_TX_AN_CONFIG_WORD                   0x46060
#define RED_HI4_GBE_CFG_TX_AN_CONFIG_WORD                   0x48060
#define RED_HI5_GBE_CFG_TX_AN_CONFIG_WORD                   0x4a060
#define RED_HI6_GBE_CFG_TX_AN_CONFIG_WORD                   0x4c060
#define RED_HI7_GBE_CFG_TX_AN_CONFIG_WORD                   0x4e060


#define RED_HI_GBE_CFG_RX_OFFSET                            0x0061
#define RED_HI_GBE_CFG_RX_SZ                                22
#define RED_HI0_GBE_CFG_RX                                  0x40061
#define RED_HI_GBE_CFG_RX_DEF                               0x1005f2
#define RED_HI_GBE_CFG_RX_FLD_MAX_SIZE                      13,0
#define RED_HI_GBE_CFG_RX_FLD_MIN_SIZE                      20,14
#define RED_HI_GBE_CFG_RX_FLD_FLUSH_EN                      21
#define RED_HI1_GBE_CFG_RX                                  0x42061
#define RED_HI2_GBE_CFG_RX                                  0x44061
#define RED_HI3_GBE_CFG_RX                                  0x46061
#define RED_HI4_GBE_CFG_RX                                  0x48061
#define RED_HI5_GBE_CFG_RX                                  0x4a061
#define RED_HI6_GBE_CFG_RX                                  0x4c061
#define RED_HI7_GBE_CFG_RX                                  0x4e061


#define RED_HI_GBE_CFG_PAUSE_TIME_OFFSET                    0x0062
#define RED_HI_GBE_CFG_PAUSE_TIME_SZ                        16
#define RED_HI0_GBE_CFG_PAUSE_TIME                          0x40062
#define RED_HI_GBE_CFG_PAUSE_TIME_DEF                       0xffff
#define RED_HI_GBE_CFG_PAUSE_TIME_FLD_                      15,0
#define RED_HI1_GBE_CFG_PAUSE_TIME                          0x42062
#define RED_HI2_GBE_CFG_PAUSE_TIME                          0x44062
#define RED_HI3_GBE_CFG_PAUSE_TIME                          0x46062
#define RED_HI4_GBE_CFG_PAUSE_TIME                          0x48062
#define RED_HI5_GBE_CFG_PAUSE_TIME                          0x4a062
#define RED_HI6_GBE_CFG_PAUSE_TIME                          0x4c062
#define RED_HI7_GBE_CFG_PAUSE_TIME                          0x4e062


#define RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_OFFSET            0x0063
#define RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_SZ                20
#define RED_HI0_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x40063
#define RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF               0x0
#define RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_FLD_              19,0
#define RED_HI1_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x42063
#define RED_HI2_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x44063
#define RED_HI3_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x46063
#define RED_HI4_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x48063
#define RED_HI5_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x4a063
#define RED_HI6_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x4c063
#define RED_HI7_GBE_CFG_PAUSE_SAMPLE_TIMER                  0x4e063


#define RED_HI_GBE_CFG_PAUSE_FC_LIMIT_OFFSET                0x0064
#define RED_HI_GBE_CFG_PAUSE_FC_LIMIT_SZ                    20
#define RED_HI0_GBE_CFG_PAUSE_FC_LIMIT                      0x40064
#define RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF                   0x1
#define RED_HI_GBE_CFG_PAUSE_FC_LIMIT_FLD_                  19,0
#define RED_HI1_GBE_CFG_PAUSE_FC_LIMIT                      0x42064
#define RED_HI2_GBE_CFG_PAUSE_FC_LIMIT                      0x44064
#define RED_HI3_GBE_CFG_PAUSE_FC_LIMIT                      0x46064
#define RED_HI4_GBE_CFG_PAUSE_FC_LIMIT                      0x48064
#define RED_HI5_GBE_CFG_PAUSE_FC_LIMIT                      0x4a064
#define RED_HI6_GBE_CFG_PAUSE_FC_LIMIT                      0x4c064
#define RED_HI7_GBE_CFG_PAUSE_FC_LIMIT                      0x4e064


#define RED_HI_GBE_CFG_MII_MDC_PERIOD_OFFSET                0x0065
#define RED_HI_GBE_CFG_MII_MDC_PERIOD_SZ                    8
#define RED_HI0_GBE_CFG_MII_MDC_PERIOD                      0x40065
#define RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF                   0x3c
#define RED_HI_GBE_CFG_MII_MDC_PERIOD_FLD_                  7,0
#define RED_HI1_GBE_CFG_MII_MDC_PERIOD                      0x42065
#define RED_HI2_GBE_CFG_MII_MDC_PERIOD                      0x44065
#define RED_HI3_GBE_CFG_MII_MDC_PERIOD                      0x46065
#define RED_HI4_GBE_CFG_MII_MDC_PERIOD                      0x48065
#define RED_HI5_GBE_CFG_MII_MDC_PERIOD                      0x4a065
#define RED_HI6_GBE_CFG_MII_MDC_PERIOD                      0x4c065
#define RED_HI7_GBE_CFG_MII_MDC_PERIOD                      0x4e065


#define RED_HI_GBE_CFG_MII_MDIO_OFFSET                      0x0066
#define RED_HI_GBE_CFG_MII_MDIO_SZ                          17
#define RED_HI0_GBE_CFG_MII_MDIO                            0x40066
#define RED_HI_GBE_CFG_MII_MDIO_DEF                         0x13205
#define RED_HI_GBE_CFG_MII_MDIO_FLD_HOLD                    7,0
#define RED_HI_GBE_CFG_MII_MDIO_FLD_IN_RDY                  15,8
#define RED_HI_GBE_CFG_MII_MDIO_FLD_SW_RST                  16
#define RED_HI1_GBE_CFG_MII_MDIO                            0x42066
#define RED_HI2_GBE_CFG_MII_MDIO                            0x44066
#define RED_HI3_GBE_CFG_MII_MDIO                            0x46066
#define RED_HI4_GBE_CFG_MII_MDIO                            0x48066
#define RED_HI5_GBE_CFG_MII_MDIO                            0x4a066
#define RED_HI6_GBE_CFG_MII_MDIO                            0x4c066
#define RED_HI7_GBE_CFG_MII_MDIO                            0x4e066


#define RED_HI_GBE_CFG_MII_OFFSET                           0x0067
#define RED_HI_GBE_CFG_MII_SZ                               29
#define RED_HI0_GBE_CFG_MII                                 0x40067
#define RED_HI_GBE_CFG_MII_DEF                              0x0
#define RED_HI_GBE_CFG_MII_FLD_DIN                          15,0
#define RED_HI_GBE_CFG_MII_FLD_REGADDR                      20,16
#define RED_HI_GBE_CFG_MII_FLD_PHYADDR                      25,21
#define RED_HI_GBE_CFG_MII_FLD_READ_WRITE                   26
#define RED_HI_GBE_CFG_MII_FLD_SKIP_PREAMBLE                27
#define RED_HI_GBE_CFG_MII_FLD_GO                           28
#define RED_HI1_GBE_CFG_MII                                 0x42067
#define RED_HI2_GBE_CFG_MII                                 0x44067
#define RED_HI3_GBE_CFG_MII                                 0x46067
#define RED_HI4_GBE_CFG_MII                                 0x48067
#define RED_HI5_GBE_CFG_MII                                 0x4a067
#define RED_HI6_GBE_CFG_MII                                 0x4c067
#define RED_HI7_GBE_CFG_MII                                 0x4e067


#define RED_HI_GBE_STA_MII_OFFSET                           0x0068
#define RED_HI_GBE_STA_MII_SZ                               17
#define RED_HI0_GBE_STA_MII                                 0x40068
#define RED_HI_GBE_STA_MII_DEF                              0x0
#define RED_HI_GBE_STA_MII_FLD_DOUT                         15,0
#define RED_HI_GBE_STA_MII_FLD_BUSY                         16
#define RED_HI1_GBE_STA_MII                                 0x42068
#define RED_HI2_GBE_STA_MII                                 0x44068
#define RED_HI3_GBE_STA_MII                                 0x46068
#define RED_HI4_GBE_STA_MII                                 0x48068
#define RED_HI5_GBE_STA_MII                                 0x4a068
#define RED_HI6_GBE_STA_MII                                 0x4c068
#define RED_HI7_GBE_STA_MII                                 0x4e068


#define RED_HI_GBE_CFG_RMA_OFFSET                           0x0069
#define RED_HI_GBE_CFG_RMA_SZ                               3
#define RED_HI0_GBE_CFG_RMA                                 0x40069
#define RED_HI_GBE_CFG_RMA_DEF                              0x4
#define RED_HI_GBE_CFG_RMA_FLD_IGNORE_CTL_DA                0
#define RED_HI_GBE_CFG_RMA_FLD_DONT_PAUSE                   1
#define RED_HI_GBE_CFG_RMA_FLD_RX_CTL_FRM_EN                2
#define RED_HI1_GBE_CFG_RMA                                 0x42069
#define RED_HI2_GBE_CFG_RMA                                 0x44069
#define RED_HI3_GBE_CFG_RMA                                 0x46069
#define RED_HI4_GBE_CFG_RMA                                 0x48069
#define RED_HI5_GBE_CFG_RMA                                 0x4a069
#define RED_HI6_GBE_CFG_RMA                                 0x4c069
#define RED_HI7_GBE_CFG_RMA                                 0x4e069


#define RED_HI_GBE_CFG_RMA_FC_OFFSET                        0x006a
#define RED_HI_GBE_CFG_RMA_FC_SZ                            32
#define RED_HI0_GBE_CFG_RMA_FC                              0x4006a
#define RED_HI_GBE_CFG_RMA_FC_DEF                           0x18808
#define RED_HI_GBE_CFG_RMA_FC_FLD_TYPE                      15,0
#define RED_HI_GBE_CFG_RMA_FC_FLD_OPCODE                    31,16
#define RED_HI1_GBE_CFG_RMA_FC                              0x4206a
#define RED_HI2_GBE_CFG_RMA_FC                              0x4406a
#define RED_HI3_GBE_CFG_RMA_FC                              0x4606a
#define RED_HI4_GBE_CFG_RMA_FC                              0x4806a
#define RED_HI5_GBE_CFG_RMA_FC                              0x4a06a
#define RED_HI6_GBE_CFG_RMA_FC                              0x4c06a
#define RED_HI7_GBE_CFG_RMA_FC                              0x4e06a


#define RED_HI_GBE_CFG_RMA_FC_DA_HI_OFFSET                  0x006b
#define RED_HI_GBE_CFG_RMA_FC_DA_HI_SZ                      16
#define RED_HI0_GBE_CFG_RMA_FC_DA_HI                        0x4006b
#define RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF                     0x180
#define RED_HI_GBE_CFG_RMA_FC_DA_HI_FLD_                    15,0
#define RED_HI1_GBE_CFG_RMA_FC_DA_HI                        0x4206b
#define RED_HI2_GBE_CFG_RMA_FC_DA_HI                        0x4406b
#define RED_HI3_GBE_CFG_RMA_FC_DA_HI                        0x4606b
#define RED_HI4_GBE_CFG_RMA_FC_DA_HI                        0x4806b
#define RED_HI5_GBE_CFG_RMA_FC_DA_HI                        0x4a06b
#define RED_HI6_GBE_CFG_RMA_FC_DA_HI                        0x4c06b
#define RED_HI7_GBE_CFG_RMA_FC_DA_HI                        0x4e06b


#define RED_HI_GBE_CFG_RMA_FC_DA_LO_OFFSET                  0x006c
#define RED_HI_GBE_CFG_RMA_FC_DA_LO_SZ                      32
#define RED_HI0_GBE_CFG_RMA_FC_DA_LO                        0x4006c
#define RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF                     0xc2000001
#define RED_HI_GBE_CFG_RMA_FC_DA_LO_FLD_                    31,0
#define RED_HI1_GBE_CFG_RMA_FC_DA_LO                        0x4206c
#define RED_HI2_GBE_CFG_RMA_FC_DA_LO                        0x4406c
#define RED_HI3_GBE_CFG_RMA_FC_DA_LO                        0x4606c
#define RED_HI4_GBE_CFG_RMA_FC_DA_LO                        0x4806c
#define RED_HI5_GBE_CFG_RMA_FC_DA_LO                        0x4a06c
#define RED_HI6_GBE_CFG_RMA_FC_DA_LO                        0x4c06c
#define RED_HI7_GBE_CFG_RMA_FC_DA_LO                        0x4e06c


#define RED_HI_GBE_CFG_RMA_SA_HI_OFFSET                     0x006d
#define RED_HI_GBE_CFG_RMA_SA_HI_SZ                         16
#define RED_HI0_GBE_CFG_RMA_SA_HI                           0x4006d
#define RED_HI_GBE_CFG_RMA_SA_HI_DEF                        0x0
#define RED_HI_GBE_CFG_RMA_SA_HI_FLD_                       15,0
#define RED_HI1_GBE_CFG_RMA_SA_HI                           0x4206d
#define RED_HI2_GBE_CFG_RMA_SA_HI                           0x4406d
#define RED_HI3_GBE_CFG_RMA_SA_HI                           0x4606d
#define RED_HI4_GBE_CFG_RMA_SA_HI                           0x4806d
#define RED_HI5_GBE_CFG_RMA_SA_HI                           0x4a06d
#define RED_HI6_GBE_CFG_RMA_SA_HI                           0x4c06d
#define RED_HI7_GBE_CFG_RMA_SA_HI                           0x4e06d


#define RED_HI_GBE_CFG_RMA_SA_LO_OFFSET                     0x006e
#define RED_HI_GBE_CFG_RMA_SA_LO_SZ                         32
#define RED_HI0_GBE_CFG_RMA_SA_LO                           0x4006e
#define RED_HI_GBE_CFG_RMA_SA_LO_DEF                        0x0
#define RED_HI_GBE_CFG_RMA_SA_LO_FLD_                       31,0
#define RED_HI1_GBE_CFG_RMA_SA_LO                           0x4206e
#define RED_HI2_GBE_CFG_RMA_SA_LO                           0x4406e
#define RED_HI3_GBE_CFG_RMA_SA_LO                           0x4606e
#define RED_HI4_GBE_CFG_RMA_SA_LO                           0x4806e
#define RED_HI5_GBE_CFG_RMA_SA_LO                           0x4a06e
#define RED_HI6_GBE_CFG_RMA_SA_LO                           0x4c06e
#define RED_HI7_GBE_CFG_RMA_SA_LO                           0x4e06e


#define RED_HI_GBE_CNT_RMA0_OFFSET                          0x006f
#define RED_HI_GBE_CNT_RMA0_SZ                              32
#define RED_HI0_GBE_CNT_RMA0                                0x4006f
#define RED_HI_GBE_CNT_RMA0_DEF                             0x0
#define RED_HI_GBE_CNT_RMA0_FLD_DROP_CTL_PKT                31,0
#define RED_HI1_GBE_CNT_RMA0                                0x4206f
#define RED_HI2_GBE_CNT_RMA0                                0x4406f
#define RED_HI3_GBE_CNT_RMA0                                0x4606f
#define RED_HI4_GBE_CNT_RMA0                                0x4806f
#define RED_HI5_GBE_CNT_RMA0                                0x4a06f
#define RED_HI6_GBE_CNT_RMA0                                0x4c06f
#define RED_HI7_GBE_CNT_RMA0                                0x4e06f


#define RED_HI_GBE_CNT_RMA1_OFFSET                          0x0070
#define RED_HI_GBE_CNT_RMA1_SZ                              32
#define RED_HI0_GBE_CNT_RMA1                                0x40070
#define RED_HI_GBE_CNT_RMA1_DEF                             0x0
#define RED_HI_GBE_CNT_RMA1_FLD_RX_PAUSE                    31,0
#define RED_HI1_GBE_CNT_RMA1                                0x42070
#define RED_HI2_GBE_CNT_RMA1                                0x44070
#define RED_HI3_GBE_CNT_RMA1                                0x46070
#define RED_HI4_GBE_CNT_RMA1                                0x48070
#define RED_HI5_GBE_CNT_RMA1                                0x4a070
#define RED_HI6_GBE_CNT_RMA1                                0x4c070
#define RED_HI7_GBE_CNT_RMA1                                0x4e070


#define RED_HI_GBE_CNT_RMA2_OFFSET                          0x0071
#define RED_HI_GBE_CNT_RMA2_SZ                              32
#define RED_HI0_GBE_CNT_RMA2                                0x40071
#define RED_HI_GBE_CNT_RMA2_DEF                             0x0
#define RED_HI_GBE_CNT_RMA2_FLD_RX_CTL_PKT                  31,0
#define RED_HI1_GBE_CNT_RMA2                                0x42071
#define RED_HI2_GBE_CNT_RMA2                                0x44071
#define RED_HI3_GBE_CNT_RMA2                                0x46071
#define RED_HI4_GBE_CNT_RMA2                                0x48071
#define RED_HI5_GBE_CNT_RMA2                                0x4a071
#define RED_HI6_GBE_CNT_RMA2                                0x4c071
#define RED_HI7_GBE_CNT_RMA2                                0x4e071


#define RED_HI_GBE_INT_OFFSET                               0x0072
#define RED_HI_GBE_INT_SZ                                   16
#define RED_HI0_GBE_INT                                     0x40072
#define RED_HI_GBE_INT_DEF                                  0x1800
#define RED_HI_GBE_INT_FLD_RX_PKT_CRC_ERR                   0
#define RED_HI_GBE_INT_FLD_RX_SYMBOL_ERR                    1
#define RED_HI_GBE_INT_FLD_RX_SEQUENCE_ERR                  2
#define RED_HI_GBE_INT_FLD_RX_INVALID_CODE_ERR              3
#define RED_HI_GBE_INT_FLD_RMA_FC_ERR                       4
#define RED_HI_GBE_INT_FLD_RX_FIFO_OVFL                     5
#define RED_HI_GBE_INT_FLD_RX_FIFO_UDFL                     6
#define RED_HI_GBE_INT_FLD_RX_AN_COMPLETE                   7
#define RED_HI_GBE_INT_FLD_RX_OVERSIZE                      8
#define RED_HI_GBE_INT_FLD_RX_UNDERSIZE                     9
#define RED_HI_GBE_INT_FLD_RX_PKT_ERR                       10
#define RED_HI_GBE_INT_FLD_RX_IN_SYNC                       11
#define RED_HI_GBE_INT_FLD_RX_OUT_OF_SYNC                   12
#define RED_HI_GBE_INT_FLD_AN_FSM_TO_AN_ENABLE_ST           13
#define RED_HI_GBE_INT_FLD_TX_MIE_HDR_PARITY_ERR            14
#define RED_HI_GBE_INT_FLD_TX_MIE_PKT_CRC_ERR               15
#define RED_HI1_GBE_INT                                     0x42072
#define RED_HI2_GBE_INT                                     0x44072
#define RED_HI3_GBE_INT                                     0x46072
#define RED_HI4_GBE_INT                                     0x48072
#define RED_HI5_GBE_INT                                     0x4a072
#define RED_HI6_GBE_INT                                     0x4c072
#define RED_HI7_GBE_INT                                     0x4e072


#define RED_HI_GBE_INT_MSK_OFFSET                           0x0073
#define RED_HI_GBE_INT_MSK_SZ                               16
#define RED_HI0_GBE_INT_MSK                                 0x40073
#define RED_HI_GBE_INT_MSK_DEF                              0x1800
#define RED_HI_GBE_INT_MSK_FLD_RX_PKT_CRC_ERR               0
#define RED_HI_GBE_INT_MSK_FLD_RX_SYMBOL_ERR                1
#define RED_HI_GBE_INT_MSK_FLD_RX_SEQUENCE_ERR              2
#define RED_HI_GBE_INT_MSK_FLD_RX_INVALID_CODE_ERR          3
#define RED_HI_GBE_INT_MSK_FLD_RMA_FC_ERR                   4
#define RED_HI_GBE_INT_MSK_FLD_RX_FIFO_OVFL                 5
#define RED_HI_GBE_INT_MSK_FLD_RX_FIFO_UDFL                 6
#define RED_HI_GBE_INT_MSK_FLD_RX_AN_COMPLETE               7
#define RED_HI_GBE_INT_MSK_FLD_RX_OVERSIZE                  8
#define RED_HI_GBE_INT_MSK_FLD_RX_UNDERSIZE                 9
#define RED_HI_GBE_INT_MSK_FLD_RX_PKT_ERR                   10
#define RED_HI_GBE_INT_MSK_FLD_RX_IN_SYNC                   11
#define RED_HI_GBE_INT_MSK_FLD_RX_OUT_OF_SYNC               12
#define RED_HI_GBE_INT_MSK_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_HI_GBE_INT_MSK_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_HI_GBE_INT_MSK_FLD_TX_MIE_PKT_CRC_ERR           15
#define RED_HI1_GBE_INT_MSK                                 0x42073
#define RED_HI2_GBE_INT_MSK                                 0x44073
#define RED_HI3_GBE_INT_MSK                                 0x46073
#define RED_HI4_GBE_INT_MSK                                 0x48073
#define RED_HI5_GBE_INT_MSK                                 0x4a073
#define RED_HI6_GBE_INT_MSK                                 0x4c073
#define RED_HI7_GBE_INT_MSK                                 0x4e073


#define RED_HI_GBE_INT_TST_OFFSET                           0x0074
#define RED_HI_GBE_INT_TST_SZ                               16
#define RED_HI0_GBE_INT_TST                                 0x40074
#define RED_HI_GBE_INT_TST_DEF                              0x1800
#define RED_HI_GBE_INT_TST_FLD_RX_PKT_CRC_ERR               0
#define RED_HI_GBE_INT_TST_FLD_RX_SYMBOL_ERR                1
#define RED_HI_GBE_INT_TST_FLD_RX_SEQUENCE_ERR              2
#define RED_HI_GBE_INT_TST_FLD_RX_INVALID_CODE_ERR          3
#define RED_HI_GBE_INT_TST_FLD_RMA_FC_ERR                   4
#define RED_HI_GBE_INT_TST_FLD_RX_FIFO_OVFL                 5
#define RED_HI_GBE_INT_TST_FLD_RX_FIFO_UDFL                 6
#define RED_HI_GBE_INT_TST_FLD_RX_AN_COMPLETE               7
#define RED_HI_GBE_INT_TST_FLD_RX_OVERSIZE                  8
#define RED_HI_GBE_INT_TST_FLD_RX_UNDERSIZE                 9
#define RED_HI_GBE_INT_TST_FLD_RX_PKT_ERR                   10
#define RED_HI_GBE_INT_TST_FLD_RX_IN_SYNC                   11
#define RED_HI_GBE_INT_TST_FLD_RX_OUT_OF_SYNC               12
#define RED_HI_GBE_INT_TST_FLD_AN_FSM_TO_AN_ENABLE_ST       13
#define RED_HI_GBE_INT_TST_FLD_TX_MIE_HDR_PARITY_ERR        14
#define RED_HI_GBE_INT_TST_FLD_TX_MIE_PKT_CRC_ERR           15
#define RED_HI1_GBE_INT_TST                                 0x42074
#define RED_HI2_GBE_INT_TST                                 0x44074
#define RED_HI3_GBE_INT_TST                                 0x46074
#define RED_HI4_GBE_INT_TST                                 0x48074
#define RED_HI5_GBE_INT_TST                                 0x4a074
#define RED_HI6_GBE_INT_TST                                 0x4c074
#define RED_HI7_GBE_INT_TST                                 0x4e074


#define RED_HI_GBE_STA_OFFSET                               0x0075
#define RED_HI_GBE_STA_SZ                                   24
#define RED_HI0_GBE_STA                                     0x40075
#define RED_HI_GBE_STA_DEF                                  0x0
#define RED_HI_GBE_STA_FLD_AN_RX_FLOW_CTRL_EN               0
#define RED_HI_GBE_STA_FLD_AN_TX_FLOW_CTRL_EN               1
#define RED_HI_GBE_STA_FLD_AN_FULL_DUPLEX                   2
#define RED_HI_GBE_STA_FLD_RX_AN_COMPLETE                   3
#define RED_HI_GBE_STA_FLD_RX_CONFIG_WORD                   19,4
#define RED_HI_GBE_STA_FLD_AN_FSM_STATE                     22,20
#define RED_HI_GBE_STA_FLD_RX_SYNCHRONIZED                  23
#define RED_HI1_GBE_STA                                     0x42075
#define RED_HI2_GBE_STA                                     0x44075
#define RED_HI3_GBE_STA                                     0x46075
#define RED_HI4_GBE_STA                                     0x48075
#define RED_HI5_GBE_STA                                     0x4a075
#define RED_HI6_GBE_STA                                     0x4c075
#define RED_HI7_GBE_STA                                     0x4e075


#define RED_HI_CFG_SPARE_OFFSET                             0x0076
#define RED_HI_CFG_SPARE_SZ                                 8
#define RED_HI0_CFG_SPARE                                   0x40076
#define RED_HI_CFG_SPARE_DEF                                0x0
#define RED_HI_CFG_SPARE_FLD_                               7,0
#define RED_HI1_CFG_SPARE                                   0x42076
#define RED_HI2_CFG_SPARE                                   0x44076
#define RED_HI3_CFG_SPARE                                   0x46076
#define RED_HI4_CFG_SPARE                                   0x48076
#define RED_HI5_CFG_SPARE                                   0x4a076
#define RED_HI6_CFG_SPARE                                   0x4c076
#define RED_HI7_CFG_SPARE                                   0x4e076


#define RED_HI_STA_SPARE_OFFSET                             0x0077
#define RED_HI_STA_SPARE_SZ                                 8
#define RED_HI0_STA_SPARE                                   0x40077
#define RED_HI_STA_SPARE_DEF                                0x0
#define RED_HI_STA_SPARE_FLD_                               7,0
#define RED_HI1_STA_SPARE                                   0x42077
#define RED_HI2_STA_SPARE                                   0x44077
#define RED_HI3_STA_SPARE                                   0x46077
#define RED_HI4_STA_SPARE                                   0x48077
#define RED_HI5_STA_SPARE                                   0x4a077
#define RED_HI6_STA_SPARE                                   0x4c077
#define RED_HI7_STA_SPARE                                   0x4e077


#define RED_HI_GBE_CFG_PAUSE_OFFSET                         0x0078
#define RED_HI_GBE_CFG_PAUSE_SZ                             20
#define RED_HI0_GBE_CFG_PAUSE                               0x40078
#define RED_HI_GBE_CFG_PAUSE_DEF                            0x0
#define RED_HI_GBE_CFG_PAUSE_FLD_TX_PFC_EN                  0
#define RED_HI_GBE_CFG_PAUSE_FLD_TX_CFC_EN                  8,1
#define RED_HI_GBE_CFG_PAUSE_FLD_RX_PFC_EN                  9
#define RED_HI_GBE_CFG_PAUSE_FLD_RX_CFC_EN                  17,10
#define RED_HI_GBE_CFG_PAUSE_FLD_FC_TIMER_ONLY              18
#define RED_HI_GBE_CFG_PAUSE_FLD_RX_UCAST_EN                19
#define RED_HI1_GBE_CFG_PAUSE                               0x42078
#define RED_HI2_GBE_CFG_PAUSE                               0x44078
#define RED_HI3_GBE_CFG_PAUSE                               0x46078
#define RED_HI4_GBE_CFG_PAUSE                               0x48078
#define RED_HI5_GBE_CFG_PAUSE                               0x4a078
#define RED_HI6_GBE_CFG_PAUSE                               0x4c078
#define RED_HI7_GBE_CFG_PAUSE                               0x4e078


#define RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_OFFSET              0x0079
#define RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_SZ                  16
#define RED_HI0_GBE_CFG_PAUSE_CFC_OPCODE                    0x40079
#define RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF                 0x101
#define RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_FLD_                15,0
#define RED_HI1_GBE_CFG_PAUSE_CFC_OPCODE                    0x42079
#define RED_HI2_GBE_CFG_PAUSE_CFC_OPCODE                    0x44079
#define RED_HI3_GBE_CFG_PAUSE_CFC_OPCODE                    0x46079
#define RED_HI4_GBE_CFG_PAUSE_CFC_OPCODE                    0x48079
#define RED_HI5_GBE_CFG_PAUSE_CFC_OPCODE                    0x4a079
#define RED_HI6_GBE_CFG_PAUSE_CFC_OPCODE                    0x4c079
#define RED_HI7_GBE_CFG_PAUSE_CFC_OPCODE                    0x4e079


#define RED_HI_GBE_CFG_TX_FLUSH_EN_OFFSET                   0x007a
#define RED_HI_GBE_CFG_TX_FLUSH_EN_SZ                       1
#define RED_HI0_GBE_CFG_TX_FLUSH_EN                         0x4007a
#define RED_HI_GBE_CFG_TX_FLUSH_EN_DEF                      0x0
#define RED_HI_GBE_CFG_TX_FLUSH_EN_FLD_                     0
#define RED_HI1_GBE_CFG_TX_FLUSH_EN                         0x4207a
#define RED_HI2_GBE_CFG_TX_FLUSH_EN                         0x4407a
#define RED_HI3_GBE_CFG_TX_FLUSH_EN                         0x4607a
#define RED_HI4_GBE_CFG_TX_FLUSH_EN                         0x4807a
#define RED_HI5_GBE_CFG_TX_FLUSH_EN                         0x4a07a
#define RED_HI6_GBE_CFG_TX_FLUSH_EN                         0x4c07a
#define RED_HI7_GBE_CFG_TX_FLUSH_EN                         0x4e07a


#define RED_HI_FWD_VECTOR0_OFFSET                           0x007b
#define RED_HI_FWD_VECTOR0_SZ                               32
#define RED_HI0_FWD_VECTOR0                                 0x4007b
#define RED_HI_FWD_VECTOR0_DEF                              0x0
#define RED_HI_FWD_VECTOR0_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR0_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR0_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR0_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR0_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR0_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR0_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR0_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR0                                 0x4207b
#define RED_HI2_FWD_VECTOR0                                 0x4407b
#define RED_HI3_FWD_VECTOR0                                 0x4607b
#define RED_HI4_FWD_VECTOR0                                 0x4807b
#define RED_HI5_FWD_VECTOR0                                 0x4a07b
#define RED_HI6_FWD_VECTOR0                                 0x4c07b
#define RED_HI7_FWD_VECTOR0                                 0x4e07b


#define RED_HI_FWD_VECTOR1_OFFSET                           0x007c
#define RED_HI_FWD_VECTOR1_SZ                               32
#define RED_HI0_FWD_VECTOR1                                 0x4007c
#define RED_HI_FWD_VECTOR1_DEF                              0x0
#define RED_HI_FWD_VECTOR1_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR1_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR1_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR1_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR1_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR1_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR1_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR1_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR1                                 0x4207c
#define RED_HI2_FWD_VECTOR1                                 0x4407c
#define RED_HI3_FWD_VECTOR1                                 0x4607c
#define RED_HI4_FWD_VECTOR1                                 0x4807c
#define RED_HI5_FWD_VECTOR1                                 0x4a07c
#define RED_HI6_FWD_VECTOR1                                 0x4c07c
#define RED_HI7_FWD_VECTOR1                                 0x4e07c


#define RED_HI_FWD_VECTOR2_OFFSET                           0x007d
#define RED_HI_FWD_VECTOR2_SZ                               32
#define RED_HI0_FWD_VECTOR2                                 0x4007d
#define RED_HI_FWD_VECTOR2_DEF                              0x0
#define RED_HI_FWD_VECTOR2_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR2_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR2_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR2_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR2_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR2_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR2_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR2_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR2                                 0x4207d
#define RED_HI2_FWD_VECTOR2                                 0x4407d
#define RED_HI3_FWD_VECTOR2                                 0x4607d
#define RED_HI4_FWD_VECTOR2                                 0x4807d
#define RED_HI5_FWD_VECTOR2                                 0x4a07d
#define RED_HI6_FWD_VECTOR2                                 0x4c07d
#define RED_HI7_FWD_VECTOR2                                 0x4e07d


#define RED_HI_FWD_VECTOR3_OFFSET                           0x007e
#define RED_HI_FWD_VECTOR3_SZ                               32
#define RED_HI0_FWD_VECTOR3                                 0x4007e
#define RED_HI_FWD_VECTOR3_DEF                              0x0
#define RED_HI_FWD_VECTOR3_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR3_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR3_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR3_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR3_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR3_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR3_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR3_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR3                                 0x4207e
#define RED_HI2_FWD_VECTOR3                                 0x4407e
#define RED_HI3_FWD_VECTOR3                                 0x4607e
#define RED_HI4_FWD_VECTOR3                                 0x4807e
#define RED_HI5_FWD_VECTOR3                                 0x4a07e
#define RED_HI6_FWD_VECTOR3                                 0x4c07e
#define RED_HI7_FWD_VECTOR3                                 0x4e07e


#define RED_HI_FWD_VECTOR4_OFFSET                           0x007f
#define RED_HI_FWD_VECTOR4_SZ                               32
#define RED_HI0_FWD_VECTOR4                                 0x4007f
#define RED_HI_FWD_VECTOR4_DEF                              0x0
#define RED_HI_FWD_VECTOR4_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR4_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR4_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR4_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR4_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR4_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR4_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR4_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR4                                 0x4207f
#define RED_HI2_FWD_VECTOR4                                 0x4407f
#define RED_HI3_FWD_VECTOR4                                 0x4607f
#define RED_HI4_FWD_VECTOR4                                 0x4807f
#define RED_HI5_FWD_VECTOR4                                 0x4a07f
#define RED_HI6_FWD_VECTOR4                                 0x4c07f
#define RED_HI7_FWD_VECTOR4                                 0x4e07f


#define RED_HI_FWD_VECTOR5_OFFSET                           0x0080
#define RED_HI_FWD_VECTOR5_SZ                               32
#define RED_HI0_FWD_VECTOR5                                 0x40080
#define RED_HI_FWD_VECTOR5_DEF                              0x0
#define RED_HI_FWD_VECTOR5_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR5_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR5_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR5_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR5_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR5_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR5_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR5_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR5                                 0x42080
#define RED_HI2_FWD_VECTOR5                                 0x44080
#define RED_HI3_FWD_VECTOR5                                 0x46080
#define RED_HI4_FWD_VECTOR5                                 0x48080
#define RED_HI5_FWD_VECTOR5                                 0x4a080
#define RED_HI6_FWD_VECTOR5                                 0x4c080
#define RED_HI7_FWD_VECTOR5                                 0x4e080


#define RED_HI_FWD_VECTOR6_OFFSET                           0x0081
#define RED_HI_FWD_VECTOR6_SZ                               32
#define RED_HI0_FWD_VECTOR6                                 0x40081
#define RED_HI_FWD_VECTOR6_DEF                              0x0
#define RED_HI_FWD_VECTOR6_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR6_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR6_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR6_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR6_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR6_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR6_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR6_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR6                                 0x42081
#define RED_HI2_FWD_VECTOR6                                 0x44081
#define RED_HI3_FWD_VECTOR6                                 0x46081
#define RED_HI4_FWD_VECTOR6                                 0x48081
#define RED_HI5_FWD_VECTOR6                                 0x4a081
#define RED_HI6_FWD_VECTOR6                                 0x4c081
#define RED_HI7_FWD_VECTOR6                                 0x4e081


#define RED_HI_FWD_VECTOR7_OFFSET                           0x0082
#define RED_HI_FWD_VECTOR7_SZ                               32
#define RED_HI0_FWD_VECTOR7                                 0x40082
#define RED_HI_FWD_VECTOR7_DEF                              0x0
#define RED_HI_FWD_VECTOR7_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR7_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR7_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR7_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR7_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR7_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR7_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR7_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR7                                 0x42082
#define RED_HI2_FWD_VECTOR7                                 0x44082
#define RED_HI3_FWD_VECTOR7                                 0x46082
#define RED_HI4_FWD_VECTOR7                                 0x48082
#define RED_HI5_FWD_VECTOR7                                 0x4a082
#define RED_HI6_FWD_VECTOR7                                 0x4c082
#define RED_HI7_FWD_VECTOR7                                 0x4e082


#define RED_HI_FWD_VECTOR8_OFFSET                           0x0083
#define RED_HI_FWD_VECTOR8_SZ                               32
#define RED_HI0_FWD_VECTOR8                                 0x40083
#define RED_HI_FWD_VECTOR8_DEF                              0x0
#define RED_HI_FWD_VECTOR8_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR8_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR8_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR8_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR8_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR8_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR8_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR8_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR8                                 0x42083
#define RED_HI2_FWD_VECTOR8                                 0x44083
#define RED_HI3_FWD_VECTOR8                                 0x46083
#define RED_HI4_FWD_VECTOR8                                 0x48083
#define RED_HI5_FWD_VECTOR8                                 0x4a083
#define RED_HI6_FWD_VECTOR8                                 0x4c083
#define RED_HI7_FWD_VECTOR8                                 0x4e083


#define RED_HI_FWD_VECTOR9_OFFSET                           0x0084
#define RED_HI_FWD_VECTOR9_SZ                               32
#define RED_HI0_FWD_VECTOR9                                 0x40084
#define RED_HI_FWD_VECTOR9_DEF                              0x0
#define RED_HI_FWD_VECTOR9_FLD_ENTRY0                       2,0
#define RED_HI_FWD_VECTOR9_FLD_ENTRY1                       6,4
#define RED_HI_FWD_VECTOR9_FLD_ENTRY2                       10,8
#define RED_HI_FWD_VECTOR9_FLD_ENTRY3                       14,12
#define RED_HI_FWD_VECTOR9_FLD_ENTRY4                       18,16
#define RED_HI_FWD_VECTOR9_FLD_ENTRY5                       22,20
#define RED_HI_FWD_VECTOR9_FLD_ENTRY6                       26,24
#define RED_HI_FWD_VECTOR9_FLD_ENTRY7                       30,28
#define RED_HI1_FWD_VECTOR9                                 0x42084
#define RED_HI2_FWD_VECTOR9                                 0x44084
#define RED_HI3_FWD_VECTOR9                                 0x46084
#define RED_HI4_FWD_VECTOR9                                 0x48084
#define RED_HI5_FWD_VECTOR9                                 0x4a084
#define RED_HI6_FWD_VECTOR9                                 0x4c084
#define RED_HI7_FWD_VECTOR9                                 0x4e084


#define RED_HI_FWD_VECTOR10_OFFSET                          0x0085
#define RED_HI_FWD_VECTOR10_SZ                              32
#define RED_HI0_FWD_VECTOR10                                0x40085
#define RED_HI_FWD_VECTOR10_DEF                             0x0
#define RED_HI_FWD_VECTOR10_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR10_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR10_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR10_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR10_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR10_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR10_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR10_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR10                                0x42085
#define RED_HI2_FWD_VECTOR10                                0x44085
#define RED_HI3_FWD_VECTOR10                                0x46085
#define RED_HI4_FWD_VECTOR10                                0x48085
#define RED_HI5_FWD_VECTOR10                                0x4a085
#define RED_HI6_FWD_VECTOR10                                0x4c085
#define RED_HI7_FWD_VECTOR10                                0x4e085


#define RED_HI_FWD_VECTOR11_OFFSET                          0x0086
#define RED_HI_FWD_VECTOR11_SZ                              32
#define RED_HI0_FWD_VECTOR11                                0x40086
#define RED_HI_FWD_VECTOR11_DEF                             0x0
#define RED_HI_FWD_VECTOR11_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR11_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR11_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR11_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR11_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR11_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR11_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR11_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR11                                0x42086
#define RED_HI2_FWD_VECTOR11                                0x44086
#define RED_HI3_FWD_VECTOR11                                0x46086
#define RED_HI4_FWD_VECTOR11                                0x48086
#define RED_HI5_FWD_VECTOR11                                0x4a086
#define RED_HI6_FWD_VECTOR11                                0x4c086
#define RED_HI7_FWD_VECTOR11                                0x4e086


#define RED_HI_FWD_VECTOR12_OFFSET                          0x0087
#define RED_HI_FWD_VECTOR12_SZ                              32
#define RED_HI0_FWD_VECTOR12                                0x40087
#define RED_HI_FWD_VECTOR12_DEF                             0x0
#define RED_HI_FWD_VECTOR12_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR12_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR12_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR12_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR12_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR12_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR12_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR12_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR12                                0x42087
#define RED_HI2_FWD_VECTOR12                                0x44087
#define RED_HI3_FWD_VECTOR12                                0x46087
#define RED_HI4_FWD_VECTOR12                                0x48087
#define RED_HI5_FWD_VECTOR12                                0x4a087
#define RED_HI6_FWD_VECTOR12                                0x4c087
#define RED_HI7_FWD_VECTOR12                                0x4e087


#define RED_HI_FWD_VECTOR13_OFFSET                          0x0088
#define RED_HI_FWD_VECTOR13_SZ                              32
#define RED_HI0_FWD_VECTOR13                                0x40088
#define RED_HI_FWD_VECTOR13_DEF                             0x0
#define RED_HI_FWD_VECTOR13_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR13_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR13_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR13_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR13_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR13_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR13_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR13_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR13                                0x42088
#define RED_HI2_FWD_VECTOR13                                0x44088
#define RED_HI3_FWD_VECTOR13                                0x46088
#define RED_HI4_FWD_VECTOR13                                0x48088
#define RED_HI5_FWD_VECTOR13                                0x4a088
#define RED_HI6_FWD_VECTOR13                                0x4c088
#define RED_HI7_FWD_VECTOR13                                0x4e088


#define RED_HI_FWD_VECTOR14_OFFSET                          0x0089
#define RED_HI_FWD_VECTOR14_SZ                              32
#define RED_HI0_FWD_VECTOR14                                0x40089
#define RED_HI_FWD_VECTOR14_DEF                             0x0
#define RED_HI_FWD_VECTOR14_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR14_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR14_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR14_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR14_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR14_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR14_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR14_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR14                                0x42089
#define RED_HI2_FWD_VECTOR14                                0x44089
#define RED_HI3_FWD_VECTOR14                                0x46089
#define RED_HI4_FWD_VECTOR14                                0x48089
#define RED_HI5_FWD_VECTOR14                                0x4a089
#define RED_HI6_FWD_VECTOR14                                0x4c089
#define RED_HI7_FWD_VECTOR14                                0x4e089


#define RED_HI_FWD_VECTOR15_OFFSET                          0x008a
#define RED_HI_FWD_VECTOR15_SZ                              32
#define RED_HI0_FWD_VECTOR15                                0x4008a
#define RED_HI_FWD_VECTOR15_DEF                             0x0
#define RED_HI_FWD_VECTOR15_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR15_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR15_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR15_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR15_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR15_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR15_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR15_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR15                                0x4208a
#define RED_HI2_FWD_VECTOR15                                0x4408a
#define RED_HI3_FWD_VECTOR15                                0x4608a
#define RED_HI4_FWD_VECTOR15                                0x4808a
#define RED_HI5_FWD_VECTOR15                                0x4a08a
#define RED_HI6_FWD_VECTOR15                                0x4c08a
#define RED_HI7_FWD_VECTOR15                                0x4e08a


#define RED_HI_FWD_VECTOR16_OFFSET                          0x008b
#define RED_HI_FWD_VECTOR16_SZ                              32
#define RED_HI0_FWD_VECTOR16                                0x4008b
#define RED_HI_FWD_VECTOR16_DEF                             0x0
#define RED_HI_FWD_VECTOR16_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR16_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR16_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR16_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR16_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR16_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR16_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR16_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR16                                0x4208b
#define RED_HI2_FWD_VECTOR16                                0x4408b
#define RED_HI3_FWD_VECTOR16                                0x4608b
#define RED_HI4_FWD_VECTOR16                                0x4808b
#define RED_HI5_FWD_VECTOR16                                0x4a08b
#define RED_HI6_FWD_VECTOR16                                0x4c08b
#define RED_HI7_FWD_VECTOR16                                0x4e08b


#define RED_HI_FWD_VECTOR17_OFFSET                          0x008c
#define RED_HI_FWD_VECTOR17_SZ                              32
#define RED_HI0_FWD_VECTOR17                                0x4008c
#define RED_HI_FWD_VECTOR17_DEF                             0x0
#define RED_HI_FWD_VECTOR17_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR17_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR17_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR17_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR17_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR17_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR17_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR17_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR17                                0x4208c
#define RED_HI2_FWD_VECTOR17                                0x4408c
#define RED_HI3_FWD_VECTOR17                                0x4608c
#define RED_HI4_FWD_VECTOR17                                0x4808c
#define RED_HI5_FWD_VECTOR17                                0x4a08c
#define RED_HI6_FWD_VECTOR17                                0x4c08c
#define RED_HI7_FWD_VECTOR17                                0x4e08c


#define RED_HI_FWD_VECTOR18_OFFSET                          0x008d
#define RED_HI_FWD_VECTOR18_SZ                              32
#define RED_HI0_FWD_VECTOR18                                0x4008d
#define RED_HI_FWD_VECTOR18_DEF                             0x0
#define RED_HI_FWD_VECTOR18_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR18_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR18_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR18_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR18_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR18_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR18_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR18_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR18                                0x4208d
#define RED_HI2_FWD_VECTOR18                                0x4408d
#define RED_HI3_FWD_VECTOR18                                0x4608d
#define RED_HI4_FWD_VECTOR18                                0x4808d
#define RED_HI5_FWD_VECTOR18                                0x4a08d
#define RED_HI6_FWD_VECTOR18                                0x4c08d
#define RED_HI7_FWD_VECTOR18                                0x4e08d


#define RED_HI_FWD_VECTOR19_OFFSET                          0x008e
#define RED_HI_FWD_VECTOR19_SZ                              32
#define RED_HI0_FWD_VECTOR19                                0x4008e
#define RED_HI_FWD_VECTOR19_DEF                             0x0
#define RED_HI_FWD_VECTOR19_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR19_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR19_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR19_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR19_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR19_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR19_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR19_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR19                                0x4208e
#define RED_HI2_FWD_VECTOR19                                0x4408e
#define RED_HI3_FWD_VECTOR19                                0x4608e
#define RED_HI4_FWD_VECTOR19                                0x4808e
#define RED_HI5_FWD_VECTOR19                                0x4a08e
#define RED_HI6_FWD_VECTOR19                                0x4c08e
#define RED_HI7_FWD_VECTOR19                                0x4e08e


#define RED_HI_FWD_VECTOR20_OFFSET                          0x008f
#define RED_HI_FWD_VECTOR20_SZ                              32
#define RED_HI0_FWD_VECTOR20                                0x4008f
#define RED_HI_FWD_VECTOR20_DEF                             0x0
#define RED_HI_FWD_VECTOR20_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR20_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR20_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR20_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR20_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR20_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR20_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR20_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR20                                0x4208f
#define RED_HI2_FWD_VECTOR20                                0x4408f
#define RED_HI3_FWD_VECTOR20                                0x4608f
#define RED_HI4_FWD_VECTOR20                                0x4808f
#define RED_HI5_FWD_VECTOR20                                0x4a08f
#define RED_HI6_FWD_VECTOR20                                0x4c08f
#define RED_HI7_FWD_VECTOR20                                0x4e08f


#define RED_HI_FWD_VECTOR21_OFFSET                          0x0090
#define RED_HI_FWD_VECTOR21_SZ                              32
#define RED_HI0_FWD_VECTOR21                                0x40090
#define RED_HI_FWD_VECTOR21_DEF                             0x0
#define RED_HI_FWD_VECTOR21_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR21_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR21_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR21_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR21_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR21_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR21_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR21_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR21                                0x42090
#define RED_HI2_FWD_VECTOR21                                0x44090
#define RED_HI3_FWD_VECTOR21                                0x46090
#define RED_HI4_FWD_VECTOR21                                0x48090
#define RED_HI5_FWD_VECTOR21                                0x4a090
#define RED_HI6_FWD_VECTOR21                                0x4c090
#define RED_HI7_FWD_VECTOR21                                0x4e090


#define RED_HI_FWD_VECTOR22_OFFSET                          0x0091
#define RED_HI_FWD_VECTOR22_SZ                              32
#define RED_HI0_FWD_VECTOR22                                0x40091
#define RED_HI_FWD_VECTOR22_DEF                             0x0
#define RED_HI_FWD_VECTOR22_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR22_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR22_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR22_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR22_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR22_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR22_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR22_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR22                                0x42091
#define RED_HI2_FWD_VECTOR22                                0x44091
#define RED_HI3_FWD_VECTOR22                                0x46091
#define RED_HI4_FWD_VECTOR22                                0x48091
#define RED_HI5_FWD_VECTOR22                                0x4a091
#define RED_HI6_FWD_VECTOR22                                0x4c091
#define RED_HI7_FWD_VECTOR22                                0x4e091


#define RED_HI_FWD_VECTOR23_OFFSET                          0x0092
#define RED_HI_FWD_VECTOR23_SZ                              32
#define RED_HI0_FWD_VECTOR23                                0x40092
#define RED_HI_FWD_VECTOR23_DEF                             0x0
#define RED_HI_FWD_VECTOR23_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR23_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR23_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR23_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR23_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR23_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR23_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR23_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR23                                0x42092
#define RED_HI2_FWD_VECTOR23                                0x44092
#define RED_HI3_FWD_VECTOR23                                0x46092
#define RED_HI4_FWD_VECTOR23                                0x48092
#define RED_HI5_FWD_VECTOR23                                0x4a092
#define RED_HI6_FWD_VECTOR23                                0x4c092
#define RED_HI7_FWD_VECTOR23                                0x4e092


#define RED_HI_FWD_VECTOR24_OFFSET                          0x0093
#define RED_HI_FWD_VECTOR24_SZ                              32
#define RED_HI0_FWD_VECTOR24                                0x40093
#define RED_HI_FWD_VECTOR24_DEF                             0x0
#define RED_HI_FWD_VECTOR24_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR24_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR24_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR24_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR24_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR24_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR24_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR24_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR24                                0x42093
#define RED_HI2_FWD_VECTOR24                                0x44093
#define RED_HI3_FWD_VECTOR24                                0x46093
#define RED_HI4_FWD_VECTOR24                                0x48093
#define RED_HI5_FWD_VECTOR24                                0x4a093
#define RED_HI6_FWD_VECTOR24                                0x4c093
#define RED_HI7_FWD_VECTOR24                                0x4e093


#define RED_HI_FWD_VECTOR25_OFFSET                          0x0094
#define RED_HI_FWD_VECTOR25_SZ                              32
#define RED_HI0_FWD_VECTOR25                                0x40094
#define RED_HI_FWD_VECTOR25_DEF                             0x0
#define RED_HI_FWD_VECTOR25_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR25_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR25_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR25_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR25_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR25_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR25_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR25_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR25                                0x42094
#define RED_HI2_FWD_VECTOR25                                0x44094
#define RED_HI3_FWD_VECTOR25                                0x46094
#define RED_HI4_FWD_VECTOR25                                0x48094
#define RED_HI5_FWD_VECTOR25                                0x4a094
#define RED_HI6_FWD_VECTOR25                                0x4c094
#define RED_HI7_FWD_VECTOR25                                0x4e094


#define RED_HI_FWD_VECTOR26_OFFSET                          0x0095
#define RED_HI_FWD_VECTOR26_SZ                              32
#define RED_HI0_FWD_VECTOR26                                0x40095
#define RED_HI_FWD_VECTOR26_DEF                             0x0
#define RED_HI_FWD_VECTOR26_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR26_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR26_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR26_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR26_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR26_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR26_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR26_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR26                                0x42095
#define RED_HI2_FWD_VECTOR26                                0x44095
#define RED_HI3_FWD_VECTOR26                                0x46095
#define RED_HI4_FWD_VECTOR26                                0x48095
#define RED_HI5_FWD_VECTOR26                                0x4a095
#define RED_HI6_FWD_VECTOR26                                0x4c095
#define RED_HI7_FWD_VECTOR26                                0x4e095


#define RED_HI_FWD_VECTOR27_OFFSET                          0x0096
#define RED_HI_FWD_VECTOR27_SZ                              32
#define RED_HI0_FWD_VECTOR27                                0x40096
#define RED_HI_FWD_VECTOR27_DEF                             0x0
#define RED_HI_FWD_VECTOR27_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR27_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR27_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR27_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR27_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR27_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR27_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR27_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR27                                0x42096
#define RED_HI2_FWD_VECTOR27                                0x44096
#define RED_HI3_FWD_VECTOR27                                0x46096
#define RED_HI4_FWD_VECTOR27                                0x48096
#define RED_HI5_FWD_VECTOR27                                0x4a096
#define RED_HI6_FWD_VECTOR27                                0x4c096
#define RED_HI7_FWD_VECTOR27                                0x4e096


#define RED_HI_FWD_VECTOR28_OFFSET                          0x0097
#define RED_HI_FWD_VECTOR28_SZ                              32
#define RED_HI0_FWD_VECTOR28                                0x40097
#define RED_HI_FWD_VECTOR28_DEF                             0x0
#define RED_HI_FWD_VECTOR28_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR28_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR28_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR28_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR28_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR28_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR28_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR28_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR28                                0x42097
#define RED_HI2_FWD_VECTOR28                                0x44097
#define RED_HI3_FWD_VECTOR28                                0x46097
#define RED_HI4_FWD_VECTOR28                                0x48097
#define RED_HI5_FWD_VECTOR28                                0x4a097
#define RED_HI6_FWD_VECTOR28                                0x4c097
#define RED_HI7_FWD_VECTOR28                                0x4e097


#define RED_HI_FWD_VECTOR29_OFFSET                          0x0098
#define RED_HI_FWD_VECTOR29_SZ                              32
#define RED_HI0_FWD_VECTOR29                                0x40098
#define RED_HI_FWD_VECTOR29_DEF                             0x0
#define RED_HI_FWD_VECTOR29_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR29_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR29_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR29_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR29_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR29_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR29_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR29_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR29                                0x42098
#define RED_HI2_FWD_VECTOR29                                0x44098
#define RED_HI3_FWD_VECTOR29                                0x46098
#define RED_HI4_FWD_VECTOR29                                0x48098
#define RED_HI5_FWD_VECTOR29                                0x4a098
#define RED_HI6_FWD_VECTOR29                                0x4c098
#define RED_HI7_FWD_VECTOR29                                0x4e098


#define RED_HI_FWD_VECTOR30_OFFSET                          0x0099
#define RED_HI_FWD_VECTOR30_SZ                              32
#define RED_HI0_FWD_VECTOR30                                0x40099
#define RED_HI_FWD_VECTOR30_DEF                             0x0
#define RED_HI_FWD_VECTOR30_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR30_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR30_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR30_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR30_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR30_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR30_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR30_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR30                                0x42099
#define RED_HI2_FWD_VECTOR30                                0x44099
#define RED_HI3_FWD_VECTOR30                                0x46099
#define RED_HI4_FWD_VECTOR30                                0x48099
#define RED_HI5_FWD_VECTOR30                                0x4a099
#define RED_HI6_FWD_VECTOR30                                0x4c099
#define RED_HI7_FWD_VECTOR30                                0x4e099


#define RED_HI_FWD_VECTOR31_OFFSET                          0x009a
#define RED_HI_FWD_VECTOR31_SZ                              32
#define RED_HI0_FWD_VECTOR31                                0x4009a
#define RED_HI_FWD_VECTOR31_DEF                             0x0
#define RED_HI_FWD_VECTOR31_FLD_ENTRY0                      2,0
#define RED_HI_FWD_VECTOR31_FLD_ENTRY1                      6,4
#define RED_HI_FWD_VECTOR31_FLD_ENTRY2                      10,8
#define RED_HI_FWD_VECTOR31_FLD_ENTRY3                      14,12
#define RED_HI_FWD_VECTOR31_FLD_ENTRY4                      18,16
#define RED_HI_FWD_VECTOR31_FLD_ENTRY5                      22,20
#define RED_HI_FWD_VECTOR31_FLD_ENTRY6                      26,24
#define RED_HI_FWD_VECTOR31_FLD_ENTRY7                      30,28
#define RED_HI1_FWD_VECTOR31                                0x4209a
#define RED_HI2_FWD_VECTOR31                                0x4409a
#define RED_HI3_FWD_VECTOR31                                0x4609a
#define RED_HI4_FWD_VECTOR31                                0x4809a
#define RED_HI5_FWD_VECTOR31                                0x4a09a
#define RED_HI6_FWD_VECTOR31                                0x4c09a
#define RED_HI7_FWD_VECTOR31                                0x4e09a


#define RED_HI_INTR_OFFSET                                  0x009b
#define RED_HI_INTR_SZ                                      22
#define RED_HI0_INTR                                        0x4009b
#define RED_HI_INTR_DEF                                     0x0
#define RED_HI_INTR_FLD_ALIGNED                             0
#define RED_HI_INTR_FLD_NOT_ALIGNED                         1
#define RED_HI_INTR_FLD_LOC_FAULT                           2
#define RED_HI_INTR_FLD_REM_FAULT                           3
#define RED_HI_INTR_FLD_SYNCED                              7,4
#define RED_HI_INTR_FLD_NOT_SYNCED                          11,8
#define RED_HI_INTR_FLD_RX_OVERSIZE                         12
#define RED_HI_INTR_FLD_RX_UNDERSIZE                        13
#define RED_HI_INTR_FLD_RX_PKT_CRC_ERR                      14
#define RED_HI_INTR_FLD_RX_PKT_ERR                          15
#define RED_HI_INTR_FLD_RX_FIFO_OVFL                        16
#define RED_HI_INTR_FLD_TX_PKT_ERR                          17
#define RED_HI_INTR_FLD_TX_CRC_ERR                          18
#define RED_HI_INTR_FLD_VIF_OUT_OF_RANGE                    19
#define RED_HI_INTR_FLD_RUNT_PKT_DROP                       20
#define RED_HI_INTR_FLD_TX_PRSR_L2_ERR                      21
#define RED_HI1_INTR                                        0x4209b
#define RED_HI2_INTR                                        0x4409b
#define RED_HI3_INTR                                        0x4609b
#define RED_HI4_INTR                                        0x4809b
#define RED_HI5_INTR                                        0x4a09b
#define RED_HI6_INTR                                        0x4c09b
#define RED_HI7_INTR                                        0x4e09b


#define RED_HI_INTR_MSK_OFFSET                              0x009c
#define RED_HI_INTR_MSK_SZ                                  22
#define RED_HI0_INTR_MSK                                    0x4009c
#define RED_HI_INTR_MSK_DEF                                 0x0
#define RED_HI_INTR_MSK_FLD_ALIGNED                         0
#define RED_HI_INTR_MSK_FLD_NOT_ALIGNED                     1
#define RED_HI_INTR_MSK_FLD_LOC_FAULT                       2
#define RED_HI_INTR_MSK_FLD_REM_FAULT                       3
#define RED_HI_INTR_MSK_FLD_SYNCED                          7,4
#define RED_HI_INTR_MSK_FLD_NOT_SYNCED                      11,8
#define RED_HI_INTR_MSK_FLD_RX_OVERSIZE                     12
#define RED_HI_INTR_MSK_FLD_RX_UNDERSIZE                    13
#define RED_HI_INTR_MSK_FLD_RX_PKT_CRC_ERR                  14
#define RED_HI_INTR_MSK_FLD_RX_PKT_ERR                      15
#define RED_HI_INTR_MSK_FLD_RX_FIFO_OVFL                    16
#define RED_HI_INTR_MSK_FLD_TX_PKT_ERR                      17
#define RED_HI_INTR_MSK_FLD_TX_CRC_ERR                      18
#define RED_HI_INTR_MSK_FLD_VIF_OUT_OF_RANGE                19
#define RED_HI_INTR_MSK_FLD_RUNT_PKT_DROP                   20
#define RED_HI_INTR_MSK_FLD_TX_PRSR_L2_ERR                  21
#define RED_HI1_INTR_MSK                                    0x4209c
#define RED_HI2_INTR_MSK                                    0x4409c
#define RED_HI3_INTR_MSK                                    0x4609c
#define RED_HI4_INTR_MSK                                    0x4809c
#define RED_HI5_INTR_MSK                                    0x4a09c
#define RED_HI6_INTR_MSK                                    0x4c09c
#define RED_HI7_INTR_MSK                                    0x4e09c


#define RED_HI_INTR_TST_OFFSET                              0x009d
#define RED_HI_INTR_TST_SZ                                  22
#define RED_HI0_INTR_TST                                    0x4009d
#define RED_HI_INTR_TST_DEF                                 0x0
#define RED_HI_INTR_TST_FLD_ALIGNED                         0
#define RED_HI_INTR_TST_FLD_NOT_ALIGNED                     1
#define RED_HI_INTR_TST_FLD_LOC_FAULT                       2
#define RED_HI_INTR_TST_FLD_REM_FAULT                       3
#define RED_HI_INTR_TST_FLD_SYNCED                          7,4
#define RED_HI_INTR_TST_FLD_NOT_SYNCED                      11,8
#define RED_HI_INTR_TST_FLD_RX_OVERSIZE                     12
#define RED_HI_INTR_TST_FLD_RX_UNDERSIZE                    13
#define RED_HI_INTR_TST_FLD_RX_PKT_CRC_ERR                  14
#define RED_HI_INTR_TST_FLD_RX_PKT_ERR                      15
#define RED_HI_INTR_TST_FLD_RX_FIFO_OVFL                    16
#define RED_HI_INTR_TST_FLD_TX_PKT_ERR                      17
#define RED_HI_INTR_TST_FLD_TX_CRC_ERR                      18
#define RED_HI_INTR_TST_FLD_VIF_OUT_OF_RANGE                19
#define RED_HI_INTR_TST_FLD_RUNT_PKT_DROP                   20
#define RED_HI_INTR_TST_FLD_TX_PRSR_L2_ERR                  21
#define RED_HI1_INTR_TST                                    0x4209d
#define RED_HI2_INTR_TST                                    0x4409d
#define RED_HI3_INTR_TST                                    0x4609d
#define RED_HI4_INTR_TST                                    0x4809d
#define RED_HI5_INTR_TST                                    0x4a09d
#define RED_HI6_INTR_TST                                    0x4c09d
#define RED_HI7_INTR_TST                                    0x4e09d


#define RED_HI_CNT_RX_MC_DROP_OFFSET                        0x009e
#define RED_HI_CNT_RX_MC_DROP_SZ                            32
#define RED_HI0_CNT_RX_MC_DROP                              0x4009e
#define RED_HI_CNT_RX_MC_DROP_DEF                           0x0
#define RED_HI_CNT_RX_MC_DROP_FLD_                          31,0
#define RED_HI1_CNT_RX_MC_DROP                              0x4209e
#define RED_HI2_CNT_RX_MC_DROP                              0x4409e
#define RED_HI3_CNT_RX_MC_DROP                              0x4609e
#define RED_HI4_CNT_RX_MC_DROP                              0x4809e
#define RED_HI5_CNT_RX_MC_DROP                              0x4a09e
#define RED_HI6_CNT_RX_MC_DROP                              0x4c09e
#define RED_HI7_CNT_RX_MC_DROP                              0x4e09e


#define RED_HI_CNT_RX_FWD_DROP_OFFSET                       0x009f
#define RED_HI_CNT_RX_FWD_DROP_SZ                           32
#define RED_HI0_CNT_RX_FWD_DROP                             0x4009f
#define RED_HI_CNT_RX_FWD_DROP_DEF                          0x0
#define RED_HI_CNT_RX_FWD_DROP_FLD_                         31,0
#define RED_HI1_CNT_RX_FWD_DROP                             0x4209f
#define RED_HI2_CNT_RX_FWD_DROP                             0x4409f
#define RED_HI3_CNT_RX_FWD_DROP                             0x4609f
#define RED_HI4_CNT_RX_FWD_DROP                             0x4809f
#define RED_HI5_CNT_RX_FWD_DROP                             0x4a09f
#define RED_HI6_CNT_RX_FWD_DROP                             0x4c09f
#define RED_HI7_CNT_RX_FWD_DROP                             0x4e09f


#define RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_OFFSET      0x00a0
#define RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_SZ          32
#define RED_HI0_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x400a0
#define RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF         0x0
#define RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_FLD_        31,0
#define RED_HI1_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x420a0
#define RED_HI2_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x440a0
#define RED_HI3_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x460a0
#define RED_HI4_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x480a0
#define RED_HI5_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x4a0a0
#define RED_HI6_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x4c0a0
#define RED_HI7_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP            0x4e0a0


#define RED_HI_CNT_TX_LB_DROP_OFFSET                        0x00a1
#define RED_HI_CNT_TX_LB_DROP_SZ                            16
#define RED_HI0_CNT_TX_LB_DROP                              0x400a1
#define RED_HI_CNT_TX_LB_DROP_DEF                           0x0
#define RED_HI_CNT_TX_LB_DROP_FLD_                          15,0
#define RED_HI1_CNT_TX_LB_DROP                              0x420a1
#define RED_HI2_CNT_TX_LB_DROP                              0x440a1
#define RED_HI3_CNT_TX_LB_DROP                              0x460a1
#define RED_HI4_CNT_TX_LB_DROP                              0x480a1
#define RED_HI5_CNT_TX_LB_DROP                              0x4a0a1
#define RED_HI6_CNT_TX_LB_DROP                              0x4c0a1
#define RED_HI7_CNT_TX_LB_DROP                              0x4e0a1


#define RED_HI_CNT_RX_ALLOW_VNTAG_DROP_OFFSET               0x00a2
#define RED_HI_CNT_RX_ALLOW_VNTAG_DROP_SZ                   16
#define RED_HI0_CNT_RX_ALLOW_VNTAG_DROP                     0x400a2
#define RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF                  0x0
#define RED_HI_CNT_RX_ALLOW_VNTAG_DROP_FLD_                 15,0
#define RED_HI1_CNT_RX_ALLOW_VNTAG_DROP                     0x420a2
#define RED_HI2_CNT_RX_ALLOW_VNTAG_DROP                     0x440a2
#define RED_HI3_CNT_RX_ALLOW_VNTAG_DROP                     0x460a2
#define RED_HI4_CNT_RX_ALLOW_VNTAG_DROP                     0x480a2
#define RED_HI5_CNT_RX_ALLOW_VNTAG_DROP                     0x4a0a2
#define RED_HI6_CNT_RX_ALLOW_VNTAG_DROP                     0x4c0a2
#define RED_HI7_CNT_RX_ALLOW_VNTAG_DROP                     0x4e0a2


#define RED_HI_CNT_RX_ECHANNEL_DROP_OFFSET                  0x00a3
#define RED_HI_CNT_RX_ECHANNEL_DROP_SZ                      8
#define RED_HI0_CNT_RX_ECHANNEL_DROP                        0x400a3
#define RED_HI_CNT_RX_ECHANNEL_DROP_DEF                     0x0
#define RED_HI_CNT_RX_ECHANNEL_DROP_FLD_                    7,0
#define RED_HI1_CNT_RX_ECHANNEL_DROP                        0x420a3
#define RED_HI2_CNT_RX_ECHANNEL_DROP                        0x440a3
#define RED_HI3_CNT_RX_ECHANNEL_DROP                        0x460a3
#define RED_HI4_CNT_RX_ECHANNEL_DROP                        0x480a3
#define RED_HI5_CNT_RX_ECHANNEL_DROP                        0x4a0a3
#define RED_HI6_CNT_RX_ECHANNEL_DROP                        0x4c0a3
#define RED_HI7_CNT_RX_ECHANNEL_DROP                        0x4e0a3


#define RED_HI_DHS_RX_FCOE_CNT_OFFSET                       0x00a8
#define RED_HI_DHS_RX_FCOE_CNT_ARRAYSIZE                    4
#define RED_HI_DHS_RX_FCOE_CNT_ARRAYSKIP                    2
#define RED_HI_DHS_RX_FCOE_CNT_SZ                           36
#define RED_HI0_DHS_RX_FCOE_CNT                             0x400a8
#define RED_HI0_DHS_RX_FCOE_CNT_00                          0x400a8
#define RED_HI_DHS_RX_FCOE_CNT_00_DEF                       0x0
#define RED_HI0_DHS_RX_FCOE_CNT_01                          0x400a9
#define RED_HI_DHS_RX_FCOE_CNT_01_DEF                       0x0
#define RED_HI_DHS_RX_FCOE_CNT_FLD_                         35,0
#define RED_HI_DHS_RX_FCOE_CNT_00_FLD__00                   31,0
#define RED_HI_DHS_RX_FCOE_CNT_01_FLD__01                   3,0
#define RED_HI1_DHS_RX_FCOE_CNT                             0x420a8
#define RED_HI1_DHS_RX_FCOE_CNT_00                          0x420a8
#define RED_HI1_DHS_RX_FCOE_CNT_01                          0x420a9
#define RED_HI2_DHS_RX_FCOE_CNT                             0x440a8
#define RED_HI2_DHS_RX_FCOE_CNT_00                          0x440a8
#define RED_HI2_DHS_RX_FCOE_CNT_01                          0x440a9
#define RED_HI3_DHS_RX_FCOE_CNT                             0x460a8
#define RED_HI3_DHS_RX_FCOE_CNT_00                          0x460a8
#define RED_HI3_DHS_RX_FCOE_CNT_01                          0x460a9
#define RED_HI4_DHS_RX_FCOE_CNT                             0x480a8
#define RED_HI4_DHS_RX_FCOE_CNT_00                          0x480a8
#define RED_HI4_DHS_RX_FCOE_CNT_01                          0x480a9
#define RED_HI5_DHS_RX_FCOE_CNT                             0x4a0a8
#define RED_HI5_DHS_RX_FCOE_CNT_00                          0x4a0a8
#define RED_HI5_DHS_RX_FCOE_CNT_01                          0x4a0a9
#define RED_HI6_DHS_RX_FCOE_CNT                             0x4c0a8
#define RED_HI6_DHS_RX_FCOE_CNT_00                          0x4c0a8
#define RED_HI6_DHS_RX_FCOE_CNT_01                          0x4c0a9
#define RED_HI7_DHS_RX_FCOE_CNT                             0x4e0a8
#define RED_HI7_DHS_RX_FCOE_CNT_00                          0x4e0a8
#define RED_HI7_DHS_RX_FCOE_CNT_01                          0x4e0a9
#define RED_HI_DHS_RX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_HI_DHS_RX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_HI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_HI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_HI_DHS_TX_FCOE_CNT_OFFSET                       0x00b0
#define RED_HI_DHS_TX_FCOE_CNT_ARRAYSIZE                    4
#define RED_HI_DHS_TX_FCOE_CNT_ARRAYSKIP                    2
#define RED_HI_DHS_TX_FCOE_CNT_SZ                           36
#define RED_HI0_DHS_TX_FCOE_CNT                             0x400b0
#define RED_HI0_DHS_TX_FCOE_CNT_00                          0x400b0
#define RED_HI_DHS_TX_FCOE_CNT_00_DEF                       0x0
#define RED_HI0_DHS_TX_FCOE_CNT_01                          0x400b1
#define RED_HI_DHS_TX_FCOE_CNT_01_DEF                       0x0
#define RED_HI_DHS_TX_FCOE_CNT_FLD_                         35,0
#define RED_HI_DHS_TX_FCOE_CNT_00_FLD__00                   31,0
#define RED_HI_DHS_TX_FCOE_CNT_01_FLD__01                   3,0
#define RED_HI1_DHS_TX_FCOE_CNT                             0x420b0
#define RED_HI1_DHS_TX_FCOE_CNT_00                          0x420b0
#define RED_HI1_DHS_TX_FCOE_CNT_01                          0x420b1
#define RED_HI2_DHS_TX_FCOE_CNT                             0x440b0
#define RED_HI2_DHS_TX_FCOE_CNT_00                          0x440b0
#define RED_HI2_DHS_TX_FCOE_CNT_01                          0x440b1
#define RED_HI3_DHS_TX_FCOE_CNT                             0x460b0
#define RED_HI3_DHS_TX_FCOE_CNT_00                          0x460b0
#define RED_HI3_DHS_TX_FCOE_CNT_01                          0x460b1
#define RED_HI4_DHS_TX_FCOE_CNT                             0x480b0
#define RED_HI4_DHS_TX_FCOE_CNT_00                          0x480b0
#define RED_HI4_DHS_TX_FCOE_CNT_01                          0x480b1
#define RED_HI5_DHS_TX_FCOE_CNT                             0x4a0b0
#define RED_HI5_DHS_TX_FCOE_CNT_00                          0x4a0b0
#define RED_HI5_DHS_TX_FCOE_CNT_01                          0x4a0b1
#define RED_HI6_DHS_TX_FCOE_CNT                             0x4c0b0
#define RED_HI6_DHS_TX_FCOE_CNT_00                          0x4c0b0
#define RED_HI6_DHS_TX_FCOE_CNT_01                          0x4c0b1
#define RED_HI7_DHS_TX_FCOE_CNT                             0x4e0b0
#define RED_HI7_DHS_TX_FCOE_CNT_00                          0x4e0b0
#define RED_HI7_DHS_TX_FCOE_CNT_01                          0x4e0b1
#define RED_HI_DHS_TX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_HI_DHS_TX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_HI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_HI_DHS_TX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_HI_STA_STAT_UPPER_OFFSET                        0x00b8
#define RED_HI_STA_STAT_UPPER_SZ                            4
#define RED_HI0_STA_STAT_UPPER                              0x400b8
#define RED_HI_STA_STAT_UPPER_DEF                           0x0
#define RED_HI_STA_STAT_UPPER_FLD_                          3,0
#define RED_HI1_STA_STAT_UPPER                              0x420b8
#define RED_HI2_STA_STAT_UPPER                              0x440b8
#define RED_HI3_STA_STAT_UPPER                              0x460b8
#define RED_HI4_STA_STAT_UPPER                              0x480b8
#define RED_HI5_STA_STAT_UPPER                              0x4a0b8
#define RED_HI6_STA_STAT_UPPER                              0x4c0b8
#define RED_HI7_STA_STAT_UPPER                              0x4e0b8


#define RED_HI_DHS_MAC_STAT_OFFSET                          0x0100
#define RED_HI_DHS_MAC_STAT_ARRAYSIZE                       53
#define RED_HI_DHS_MAC_STAT_ARRAYSKIP                       2
#define RED_HI_DHS_MAC_STAT_SZ                              36
#define RED_HI0_DHS_MAC_STAT                                0x40100
#define RED_HI0_DHS_MAC_STAT_00                             0x40100
#define RED_HI_DHS_MAC_STAT_00_DEF                          0x0
#define RED_HI0_DHS_MAC_STAT_01                             0x40101
#define RED_HI_DHS_MAC_STAT_01_DEF                          0x0
#define RED_HI_DHS_MAC_STAT_FLD_                            35,0
#define RED_HI_DHS_MAC_STAT_00_FLD__00                      31,0
#define RED_HI_DHS_MAC_STAT_01_FLD__01                      3,0
#define RED_HI1_DHS_MAC_STAT                                0x42100
#define RED_HI1_DHS_MAC_STAT_00                             0x42100
#define RED_HI1_DHS_MAC_STAT_01                             0x42101
#define RED_HI2_DHS_MAC_STAT                                0x44100
#define RED_HI2_DHS_MAC_STAT_00                             0x44100
#define RED_HI2_DHS_MAC_STAT_01                             0x44101
#define RED_HI3_DHS_MAC_STAT                                0x46100
#define RED_HI3_DHS_MAC_STAT_00                             0x46100
#define RED_HI3_DHS_MAC_STAT_01                             0x46101
#define RED_HI4_DHS_MAC_STAT                                0x48100
#define RED_HI4_DHS_MAC_STAT_00                             0x48100
#define RED_HI4_DHS_MAC_STAT_01                             0x48101
#define RED_HI5_DHS_MAC_STAT                                0x4a100
#define RED_HI5_DHS_MAC_STAT_00                             0x4a100
#define RED_HI5_DHS_MAC_STAT_01                             0x4a101
#define RED_HI6_DHS_MAC_STAT                                0x4c100
#define RED_HI6_DHS_MAC_STAT_00                             0x4c100
#define RED_HI6_DHS_MAC_STAT_01                             0x4c101
#define RED_HI7_DHS_MAC_STAT                                0x4e100
#define RED_HI7_DHS_MAC_STAT_00                             0x4e100
#define RED_HI7_DHS_MAC_STAT_01                             0x4e101


#define RED_HI_DHS_MDIO_OFFSET                              0x0180
#define RED_HI_DHS_MDIO_ARRAYSIZE                           4
#define RED_HI_DHS_MDIO_ARRAYSKIP                           1
#define RED_HI_DHS_MDIO_SZ                                  16
#define RED_HI0_DHS_MDIO                                    0x40180
#define RED_HI_DHS_MDIO_DEF                                 0x0
#define RED_HI_DHS_MDIO_FLD_                                15,0
#define RED_HI1_DHS_MDIO                                    0x42180
#define RED_HI2_DHS_MDIO                                    0x44180
#define RED_HI3_DHS_MDIO                                    0x46180
#define RED_HI4_DHS_MDIO                                    0x48180
#define RED_HI5_DHS_MDIO                                    0x4a180
#define RED_HI6_DHS_MDIO                                    0x4c180
#define RED_HI7_DHS_MDIO                                    0x4e180


#define RED_HI_MDIO_MASTER_OFFSET                           0x0184
#define RED_HI_MDIO_MASTER_SZ                               16
#define RED_HI0_MDIO_MASTER                                 0x40184
#define RED_HI_MDIO_MASTER_DEF                              0x6404
#define RED_HI_MDIO_MASTER_FLD_CLK_HOLD                     7,0
#define RED_HI_MDIO_MASTER_FLD_CLK_DIV                      15,8
#define RED_HI1_MDIO_MASTER                                 0x42184
#define RED_HI2_MDIO_MASTER                                 0x44184
#define RED_HI3_MDIO_MASTER                                 0x46184
#define RED_HI4_MDIO_MASTER                                 0x48184
#define RED_HI5_MDIO_MASTER                                 0x4a184
#define RED_HI6_MDIO_MASTER                                 0x4c184
#define RED_HI7_MDIO_MASTER                                 0x4e184


#define RED_HI_CFG_EG_NSPI_TIMER_OFFSET                     0x0185
#define RED_HI_CFG_EG_NSPI_TIMER_SZ                         16
#define RED_HI0_CFG_EG_NSPI_TIMER                           0x40185
#define RED_HI_CFG_EG_NSPI_TIMER_DEF                        0x20
#define RED_HI_CFG_EG_NSPI_TIMER_FLD_                       15,0
#define RED_HI1_CFG_EG_NSPI_TIMER                           0x42185
#define RED_HI2_CFG_EG_NSPI_TIMER                           0x44185
#define RED_HI3_CFG_EG_NSPI_TIMER                           0x46185
#define RED_HI4_CFG_EG_NSPI_TIMER                           0x48185
#define RED_HI5_CFG_EG_NSPI_TIMER                           0x4a185
#define RED_HI6_CFG_EG_NSPI_TIMER                           0x4c185
#define RED_HI7_CFG_EG_NSPI_TIMER                           0x4e185


#define RED_HI_STA_RX_RUNT_PKT_SIZE_OFFSET                  0x0186
#define RED_HI_STA_RX_RUNT_PKT_SIZE_SZ                      8
#define RED_HI0_STA_RX_RUNT_PKT_SIZE                        0x40186
#define RED_HI_STA_RX_RUNT_PKT_SIZE_DEF                     0x0
#define RED_HI_STA_RX_RUNT_PKT_SIZE_FLD_                    7,0
#define RED_HI1_STA_RX_RUNT_PKT_SIZE                        0x42186
#define RED_HI2_STA_RX_RUNT_PKT_SIZE                        0x44186
#define RED_HI3_STA_RX_RUNT_PKT_SIZE                        0x46186
#define RED_HI4_STA_RX_RUNT_PKT_SIZE                        0x48186
#define RED_HI5_STA_RX_RUNT_PKT_SIZE                        0x4a186
#define RED_HI6_STA_RX_RUNT_PKT_SIZE                        0x4c186
#define RED_HI7_STA_RX_RUNT_PKT_SIZE                        0x4e186


#define RED_HI_CNT_RX_RUNT_PKT_DROP_OFFSET                  0x0187
#define RED_HI_CNT_RX_RUNT_PKT_DROP_SZ                      8
#define RED_HI0_CNT_RX_RUNT_PKT_DROP                        0x40187
#define RED_HI_CNT_RX_RUNT_PKT_DROP_DEF                     0x0
#define RED_HI_CNT_RX_RUNT_PKT_DROP_FLD_                    7,0
#define RED_HI1_CNT_RX_RUNT_PKT_DROP                        0x42187
#define RED_HI2_CNT_RX_RUNT_PKT_DROP                        0x44187
#define RED_HI3_CNT_RX_RUNT_PKT_DROP                        0x46187
#define RED_HI4_CNT_RX_RUNT_PKT_DROP                        0x48187
#define RED_HI5_CNT_RX_RUNT_PKT_DROP                        0x4a187
#define RED_HI6_CNT_RX_RUNT_PKT_DROP                        0x4c187
#define RED_HI7_CNT_RX_RUNT_PKT_DROP                        0x4e187


#define RED_HI_CFG_ETHERCHANNEL_OFFSET                      0x0188
#define RED_HI_CFG_ETHERCHANNEL_SZ                          8
#define RED_HI0_CFG_ETHERCHANNEL                            0x40188
#define RED_HI_CFG_ETHERCHANNEL_DEF                         0x0
#define RED_HI_CFG_ETHERCHANNEL_FLD_NIF_MAP0                3,0
#define RED_HI_CFG_ETHERCHANNEL_FLD_NIF_MAP1                7,4
#define RED_HI1_CFG_ETHERCHANNEL                            0x42188
#define RED_HI2_CFG_ETHERCHANNEL                            0x44188
#define RED_HI3_CFG_ETHERCHANNEL                            0x46188
#define RED_HI4_CFG_ETHERCHANNEL                            0x48188
#define RED_HI5_CFG_ETHERCHANNEL                            0x4a188
#define RED_HI6_CFG_ETHERCHANNEL                            0x4c188
#define RED_HI7_CFG_ETHERCHANNEL                            0x4e188


#define RED_HI_CFG_OFFSET                                   0x0189
#define RED_HI_CFG_SZ                                       1
#define RED_HI0_CFG                                         0x40189
#define RED_HI_CFG_DEF                                      0x1
#define RED_HI_CFG_FLD_DROP_ON_ERR                          0
#define RED_HI1_CFG                                         0x42189
#define RED_HI2_CFG                                         0x44189
#define RED_HI3_CFG                                         0x46189
#define RED_HI4_CFG                                         0x48189
#define RED_HI5_CFG                                         0x4a189
#define RED_HI6_CFG                                         0x4c189
#define RED_HI7_CFG                                         0x4e189


#define RED_HI_CFG_ETH_TYPE_FCOE_OFFSET                     0x018a
#define RED_HI_CFG_ETH_TYPE_FCOE_SZ                         16
#define RED_HI0_CFG_ETH_TYPE_FCOE                           0x4018a
#define RED_HI_CFG_ETH_TYPE_FCOE_DEF                        0x8906
#define RED_HI_CFG_ETH_TYPE_FCOE_FLD_                       15,0
#define RED_HI1_CFG_ETH_TYPE_FCOE                           0x4218a
#define RED_HI2_CFG_ETH_TYPE_FCOE                           0x4418a
#define RED_HI3_CFG_ETH_TYPE_FCOE                           0x4618a
#define RED_HI4_CFG_ETH_TYPE_FCOE                           0x4818a
#define RED_HI5_CFG_ETH_TYPE_FCOE                           0x4a18a
#define RED_HI6_CFG_ETH_TYPE_FCOE                           0x4c18a
#define RED_HI7_CFG_ETH_TYPE_FCOE                           0x4e18a


#define RED_HI_CFG_ETH_TYPE_VNTAG_OFFSET                    0x018b
#define RED_HI_CFG_ETH_TYPE_VNTAG_SZ                        16
#define RED_HI0_CFG_ETH_TYPE_VNTAG                          0x4018b
#define RED_HI_CFG_ETH_TYPE_VNTAG_DEF                       0x564e
#define RED_HI_CFG_ETH_TYPE_VNTAG_FLD_                      15,0
#define RED_HI1_CFG_ETH_TYPE_VNTAG                          0x4218b
#define RED_HI2_CFG_ETH_TYPE_VNTAG                          0x4418b
#define RED_HI3_CFG_ETH_TYPE_VNTAG                          0x4618b
#define RED_HI4_CFG_ETH_TYPE_VNTAG                          0x4818b
#define RED_HI5_CFG_ETH_TYPE_VNTAG                          0x4a18b
#define RED_HI6_CFG_ETH_TYPE_VNTAG                          0x4c18b
#define RED_HI7_CFG_ETH_TYPE_VNTAG                          0x4e18b


#define RED_HI_CFG_ETH_TYPE_STAG_OFFSET                     0x018c
#define RED_HI_CFG_ETH_TYPE_STAG_SZ                         16
#define RED_HI0_CFG_ETH_TYPE_STAG                           0x4018c
#define RED_HI_CFG_ETH_TYPE_STAG_DEF                        0x88a8
#define RED_HI_CFG_ETH_TYPE_STAG_FLD_                       15,0
#define RED_HI1_CFG_ETH_TYPE_STAG                           0x4218c
#define RED_HI2_CFG_ETH_TYPE_STAG                           0x4418c
#define RED_HI3_CFG_ETH_TYPE_STAG                           0x4618c
#define RED_HI4_CFG_ETH_TYPE_STAG                           0x4818c
#define RED_HI5_CFG_ETH_TYPE_STAG                           0x4a18c
#define RED_HI6_CFG_ETH_TYPE_STAG                           0x4c18c
#define RED_HI7_CFG_ETH_TYPE_STAG                           0x4e18c


#define RED_HI_CFG_ETH_TYPE_CMD_OFFSET                      0x018d
#define RED_HI_CFG_ETH_TYPE_CMD_SZ                          16
#define RED_HI0_CFG_ETH_TYPE_CMD                            0x4018d
#define RED_HI_CFG_ETH_TYPE_CMD_DEF                         0x8850
#define RED_HI_CFG_ETH_TYPE_CMD_FLD_                        15,0
#define RED_HI1_CFG_ETH_TYPE_CMD                            0x4218d
#define RED_HI2_CFG_ETH_TYPE_CMD                            0x4418d
#define RED_HI3_CFG_ETH_TYPE_CMD                            0x4618d
#define RED_HI4_CFG_ETH_TYPE_CMD                            0x4818d
#define RED_HI5_CFG_ETH_TYPE_CMD                            0x4a18d
#define RED_HI6_CFG_ETH_TYPE_CMD                            0x4c18d
#define RED_HI7_CFG_ETH_TYPE_CMD                            0x4e18d


#define RED_HI_CFG_ETH_TYPE_CMTAG_OFFSET                    0x018e
#define RED_HI_CFG_ETH_TYPE_CMTAG_SZ                        16
#define RED_HI0_CFG_ETH_TYPE_CMTAG                          0x4018e
#define RED_HI_CFG_ETH_TYPE_CMTAG_DEF                       0x8904
#define RED_HI_CFG_ETH_TYPE_CMTAG_FLD_                      15,0
#define RED_HI1_CFG_ETH_TYPE_CMTAG                          0x4218e
#define RED_HI2_CFG_ETH_TYPE_CMTAG                          0x4418e
#define RED_HI3_CFG_ETH_TYPE_CMTAG                          0x4618e
#define RED_HI4_CFG_ETH_TYPE_CMTAG                          0x4818e
#define RED_HI5_CFG_ETH_TYPE_CMTAG                          0x4a18e
#define RED_HI6_CFG_ETH_TYPE_CMTAG                          0x4c18e
#define RED_HI7_CFG_ETH_TYPE_CMTAG                          0x4e18e


#define RED_HI_CFG_MAX_CMD_SIZE_OFFSET                      0x018f
#define RED_HI_CFG_MAX_CMD_SIZE_SZ                          8
#define RED_HI0_CFG_MAX_CMD_SIZE                            0x4018f
#define RED_HI_CFG_MAX_CMD_SIZE_DEF                         0x4
#define RED_HI_CFG_MAX_CMD_SIZE_FLD_                        7,0
#define RED_HI1_CFG_MAX_CMD_SIZE                            0x4218f
#define RED_HI2_CFG_MAX_CMD_SIZE                            0x4418f
#define RED_HI3_CFG_MAX_CMD_SIZE                            0x4618f
#define RED_HI4_CFG_MAX_CMD_SIZE                            0x4818f
#define RED_HI5_CFG_MAX_CMD_SIZE                            0x4a18f
#define RED_HI6_CFG_MAX_CMD_SIZE                            0x4c18f
#define RED_HI7_CFG_MAX_CMD_SIZE                            0x4e18f


#define RED_HI_CFG_DEBUG_PORT_OFFSET                        0x0190
#define RED_HI_CFG_DEBUG_PORT_SZ                            6
#define RED_HI0_CFG_DEBUG_PORT                              0x40190
#define RED_HI_CFG_DEBUG_PORT_DEF                           0x0
#define RED_HI_CFG_DEBUG_PORT_FLD_EN                        0
#define RED_HI_CFG_DEBUG_PORT_FLD_SELECT                    3,1
#define RED_HI_CFG_DEBUG_PORT_FLD_FIN_ENABLE                4
#define RED_HI_CFG_DEBUG_PORT_FLD_FOUT_ENABLE               5
#define RED_HI1_CFG_DEBUG_PORT                              0x42190
#define RED_HI2_CFG_DEBUG_PORT                              0x44190
#define RED_HI3_CFG_DEBUG_PORT                              0x46190
#define RED_HI4_CFG_DEBUG_PORT                              0x48190
#define RED_HI5_CFG_DEBUG_PORT                              0x4a190
#define RED_HI6_CFG_DEBUG_PORT                              0x4c190
#define RED_HI7_CFG_DEBUG_PORT                              0x4e190


#define RED_HI_DHS_FIN_OFFSET                               0x0194
#define RED_HI_DHS_FIN_SZ                                   70
#define RED_HI0_DHS_FIN                                     0x40194
#define RED_HI0_DHS_FIN_00                                  0x40194
#define RED_HI_DHS_FIN_00_DEF                               0x0
#define RED_HI0_DHS_FIN_01                                  0x40195
#define RED_HI_DHS_FIN_01_DEF                               0x0
#define RED_HI0_DHS_FIN_02                                  0x40196
#define RED_HI_DHS_FIN_02_DEF                               0x0
#define RED_HI_DHS_FIN_FLD_                                 69,0
#define RED_HI_DHS_FIN_00_FLD__00                           31,0
#define RED_HI_DHS_FIN_01_FLD__01                           31,0
#define RED_HI_DHS_FIN_02_FLD__02                           5,0
#define RED_HI1_DHS_FIN                                     0x42194
#define RED_HI1_DHS_FIN_00                                  0x42194
#define RED_HI1_DHS_FIN_01                                  0x42195
#define RED_HI1_DHS_FIN_02                                  0x42196
#define RED_HI2_DHS_FIN                                     0x44194
#define RED_HI2_DHS_FIN_00                                  0x44194
#define RED_HI2_DHS_FIN_01                                  0x44195
#define RED_HI2_DHS_FIN_02                                  0x44196
#define RED_HI3_DHS_FIN                                     0x46194
#define RED_HI3_DHS_FIN_00                                  0x46194
#define RED_HI3_DHS_FIN_01                                  0x46195
#define RED_HI3_DHS_FIN_02                                  0x46196
#define RED_HI4_DHS_FIN                                     0x48194
#define RED_HI4_DHS_FIN_00                                  0x48194
#define RED_HI4_DHS_FIN_01                                  0x48195
#define RED_HI4_DHS_FIN_02                                  0x48196
#define RED_HI5_DHS_FIN                                     0x4a194
#define RED_HI5_DHS_FIN_00                                  0x4a194
#define RED_HI5_DHS_FIN_01                                  0x4a195
#define RED_HI5_DHS_FIN_02                                  0x4a196
#define RED_HI6_DHS_FIN                                     0x4c194
#define RED_HI6_DHS_FIN_00                                  0x4c194
#define RED_HI6_DHS_FIN_01                                  0x4c195
#define RED_HI6_DHS_FIN_02                                  0x4c196
#define RED_HI7_DHS_FIN                                     0x4e194
#define RED_HI7_DHS_FIN_00                                  0x4e194
#define RED_HI7_DHS_FIN_01                                  0x4e195
#define RED_HI7_DHS_FIN_02                                  0x4e196


#define RED_HI_DHS_FOUT_OFFSET                              0x0198
#define RED_HI_DHS_FOUT_SZ                                  70
#define RED_HI0_DHS_FOUT                                    0x40198
#define RED_HI0_DHS_FOUT_00                                 0x40198
#define RED_HI_DHS_FOUT_00_DEF                              0x0
#define RED_HI0_DHS_FOUT_01                                 0x40199
#define RED_HI_DHS_FOUT_01_DEF                              0x0
#define RED_HI0_DHS_FOUT_02                                 0x4019a
#define RED_HI_DHS_FOUT_02_DEF                              0x0
#define RED_HI_DHS_FOUT_FLD_                                69,0
#define RED_HI_DHS_FOUT_00_FLD__00                          31,0
#define RED_HI_DHS_FOUT_01_FLD__01                          31,0
#define RED_HI_DHS_FOUT_02_FLD__02                          5,0
#define RED_HI1_DHS_FOUT                                    0x42198
#define RED_HI1_DHS_FOUT_00                                 0x42198
#define RED_HI1_DHS_FOUT_01                                 0x42199
#define RED_HI1_DHS_FOUT_02                                 0x4219a
#define RED_HI2_DHS_FOUT                                    0x44198
#define RED_HI2_DHS_FOUT_00                                 0x44198
#define RED_HI2_DHS_FOUT_01                                 0x44199
#define RED_HI2_DHS_FOUT_02                                 0x4419a
#define RED_HI3_DHS_FOUT                                    0x46198
#define RED_HI3_DHS_FOUT_00                                 0x46198
#define RED_HI3_DHS_FOUT_01                                 0x46199
#define RED_HI3_DHS_FOUT_02                                 0x4619a
#define RED_HI4_DHS_FOUT                                    0x48198
#define RED_HI4_DHS_FOUT_00                                 0x48198
#define RED_HI4_DHS_FOUT_01                                 0x48199
#define RED_HI4_DHS_FOUT_02                                 0x4819a
#define RED_HI5_DHS_FOUT                                    0x4a198
#define RED_HI5_DHS_FOUT_00                                 0x4a198
#define RED_HI5_DHS_FOUT_01                                 0x4a199
#define RED_HI5_DHS_FOUT_02                                 0x4a19a
#define RED_HI6_DHS_FOUT                                    0x4c198
#define RED_HI6_DHS_FOUT_00                                 0x4c198
#define RED_HI6_DHS_FOUT_01                                 0x4c199
#define RED_HI6_DHS_FOUT_02                                 0x4c19a
#define RED_HI7_DHS_FOUT                                    0x4e198
#define RED_HI7_DHS_FOUT_00                                 0x4e198
#define RED_HI7_DHS_FOUT_01                                 0x4e199
#define RED_HI7_DHS_FOUT_02                                 0x4e19a


#define RED_HI_HI_VERSION_OFFSET                            0x019b
#define RED_HI_HI_VERSION_SZ                                32
#define RED_HI0_HI_VERSION                                  0x4019b
#define RED_HI_HI_VERSION_DEF                               RDW_VERSION_MISC_NF_STA_DFLT
#define RED_HI_HI_VERSION_DEF_B                             RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_HI_HI_VERSION_FLD_                              31,0
#define RED_HI1_HI_VERSION                                  0x4219b
#define RED_HI2_HI_VERSION                                  0x4419b
#define RED_HI3_HI_VERSION                                  0x4619b
#define RED_HI4_HI_VERSION                                  0x4819b
#define RED_HI5_HI_VERSION                                  0x4a19b
#define RED_HI6_HI_VERSION                                  0x4c19b
#define RED_HI7_HI_VERSION                                  0x4e19b


#define RED_HI_STA_SPARE2_OFFSET                            0x019c
#define RED_HI_STA_SPARE2_SZ                                32
#define RED_HI0_STA_SPARE2                                  0x4019c
#define RED_HI_STA_SPARE2_DEF                               RDW_VERSION_MISC_NF_STA_DFLT
#define RED_HI_STA_SPARE2_DEF_B                             RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_HI_STA_SPARE2_FLD_                              31,0
#define RED_HI1_STA_SPARE2                                  0x4219c
#define RED_HI2_STA_SPARE2                                  0x4419c
#define RED_HI3_STA_SPARE2                                  0x4619c
#define RED_HI4_STA_SPARE2                                  0x4819c
#define RED_HI5_STA_SPARE2                                  0x4a19c
#define RED_HI6_STA_SPARE2                                  0x4c19c
#define RED_HI7_STA_SPARE2                                  0x4e19c


#define RED_NI_MAC_CFG_OFFSET                               0x0000
#define RED_NI_MAC_CFG_SZ                                   33
#define RED_NI0_MAC_CFG                                     0x50000
#define RED_NI0_MAC_CFG_00                                  0x50000
#define RED_NI_MAC_CFG_00_DEF                               0xc803740c
#define RED_NI0_MAC_CFG_01                                  0x50001
#define RED_NI_MAC_CFG_01_DEF                               0x1
#define RED_NI_MAC_CFG_FLD_TX_IPG_LENGTH                    6,0
#define RED_NI_MAC_CFG_00_FLD_TX_IPG_LENGTH                 6,0
#define RED_NI_MAC_CFG_FLD_ENABLE_RX                        7
#define RED_NI_MAC_CFG_00_FLD_ENABLE_RX                     7
#define RED_NI_MAC_CFG_FLD_ENABLE_TX                        8
#define RED_NI_MAC_CFG_00_FLD_ENABLE_TX                     8
#define RED_NI_MAC_CFG_FLD_MAC_MODE                         9
#define RED_NI_MAC_CFG_00_FLD_MAC_MODE                      9
#define RED_NI_MAC_CFG_FLD_PROMIS_EN                        10
#define RED_NI_MAC_CFG_00_FLD_PROMIS_EN                     10
#define RED_NI_MAC_CFG_FLD_PAD_EN                           11
#define RED_NI_MAC_CFG_00_FLD_PAD_EN                        11
#define RED_NI_MAC_CFG_FLD_CRC_FWD                          12
#define RED_NI_MAC_CFG_00_FLD_CRC_FWD                       12
#define RED_NI_MAC_CFG_FLD_PAUSE_FWD                        13
#define RED_NI_MAC_CFG_00_FLD_PAUSE_FWD                     13
#define RED_NI_MAC_CFG_FLD_PAUSE_IGNORE                     14
#define RED_NI_MAC_CFG_00_FLD_PAUSE_IGNORE                  14
#define RED_NI_MAC_CFG_FLD_TX_ADDR_INS                      15
#define RED_NI_MAC_CFG_00_FLD_TX_ADDR_INS                   15
#define RED_NI_MAC_CFG_FLD_CMD_FRM_ENA                      16
#define RED_NI_MAC_CFG_00_FLD_CMD_FRM_ENA                   16
#define RED_NI_MAC_CFG_FLD_RX_ERR_FRM_DISC                  17
#define RED_NI_MAC_CFG_00_FLD_RX_ERR_FRM_DISC               17
#define RED_NI_MAC_CFG_FLD_FORCE_SEND_IDLE                  18
#define RED_NI_MAC_CFG_00_FLD_FORCE_SEND_IDLE               18
#define RED_NI_MAC_CFG_FLD_FORCE_SEND_RF                    19
#define RED_NI_MAC_CFG_00_FLD_FORCE_SEND_RF                 19
#define RED_NI_MAC_CFG_FLD_NO_LGTH_CHECK                    20
#define RED_NI_MAC_CFG_00_FLD_NO_LGTH_CHECK                 20
#define RED_NI_MAC_CFG_FLD_TX_SCRAMBLE_EN                   21
#define RED_NI_MAC_CFG_00_FLD_TX_SCRAMBLE_EN                21
#define RED_NI_MAC_CFG_FLD_TX_DYNAMIC_MAP_EN                22
#define RED_NI_MAC_CFG_00_FLD_TX_DYNAMIC_MAP_EN             22
#define RED_NI_MAC_CFG_FLD_RX_SCRAMBLE_EN                   23
#define RED_NI_MAC_CFG_00_FLD_RX_SCRAMBLE_EN                23
#define RED_NI_MAC_CFG_FLD_RX_DYNAMIC_MAP_EN                24
#define RED_NI_MAC_CFG_00_FLD_RX_DYNAMIC_MAP_EN             24
#define RED_NI_MAC_CFG_FLD_RX0_LANE_MAP                     26,25
#define RED_NI_MAC_CFG_00_FLD_RX0_LANE_MAP                  26,25
#define RED_NI_MAC_CFG_FLD_RX1_LANE_MAP                     28,27
#define RED_NI_MAC_CFG_00_FLD_RX1_LANE_MAP                  28,27
#define RED_NI_MAC_CFG_FLD_RX2_LANE_MAP                     30,29
#define RED_NI_MAC_CFG_00_FLD_RX2_LANE_MAP                  30,29
#define RED_NI_MAC_CFG_FLD_RX3_LANE_MAP                     32,31
#define RED_NI_MAC_CFG_00_FLD_RX3_LANE_MAP_00               31
#define RED_NI_MAC_CFG_01_FLD_RX3_LANE_MAP_01               0
#define RED_NI1_MAC_CFG                                     0x52000
#define RED_NI1_MAC_CFG_00                                  0x52000
#define RED_NI1_MAC_CFG_01                                  0x52001
#define RED_NI2_MAC_CFG                                     0x54000
#define RED_NI2_MAC_CFG_00                                  0x54000
#define RED_NI2_MAC_CFG_01                                  0x54001
#define RED_NI3_MAC_CFG                                     0x56000
#define RED_NI3_MAC_CFG_00                                  0x56000
#define RED_NI3_MAC_CFG_01                                  0x56001


#define RED_NI_MAC_CFG_EXT_OFFSET                           0x0002
#define RED_NI_MAC_CFG_EXT_SZ                               14
#define RED_NI0_MAC_CFG_EXT                                 0x50002
#define RED_NI_MAC_CFG_EXT_DEF                              0x20e4
#define RED_NI_MAC_CFG_EXT_FLD_TX0_LANE_MAP                 1,0
#define RED_NI_MAC_CFG_EXT_FLD_TX1_LANE_MAP                 3,2
#define RED_NI_MAC_CFG_EXT_FLD_TX2_LANE_MAP                 5,4
#define RED_NI_MAC_CFG_EXT_FLD_TX3_LANE_MAP                 7,6
#define RED_NI_MAC_CFG_EXT_FLD_TX_ERR_CHG_DIS               8
#define RED_NI_MAC_CFG_EXT_FLD_TX_FLUSH                     9
#define RED_NI_MAC_CFG_EXT_FLD_TX_NO_DROP_ON_FAULT          10
#define RED_NI_MAC_CFG_EXT_FLD_TX_STOP_ON_FAULT             11
#define RED_NI_MAC_CFG_EXT_FLD_FORCE_DESKEW_ERR             12
#define RED_NI_MAC_CFG_EXT_FLD_RX_INRANGE_CHK_EN            13
#define RED_NI1_MAC_CFG_EXT                                 0x52002
#define RED_NI2_MAC_CFG_EXT                                 0x54002
#define RED_NI3_MAC_CFG_EXT                                 0x56002


#define RED_NI_MAC_ADDR_HI_OFFSET                           0x0003
#define RED_NI_MAC_ADDR_HI_SZ                               16
#define RED_NI0_MAC_ADDR_HI                                 0x50003
#define RED_NI_MAC_ADDR_HI_DEF                              0x0
#define RED_NI_MAC_ADDR_HI_FLD_                             15,0
#define RED_NI1_MAC_ADDR_HI                                 0x52003
#define RED_NI2_MAC_ADDR_HI                                 0x54003
#define RED_NI3_MAC_ADDR_HI                                 0x56003


#define RED_NI_MAC_ADDR_LO_OFFSET                           0x0004
#define RED_NI_MAC_ADDR_LO_SZ                               32
#define RED_NI0_MAC_ADDR_LO                                 0x50004
#define RED_NI_MAC_ADDR_LO_DEF                              0x0
#define RED_NI_MAC_ADDR_LO_FLD_                             31,0
#define RED_NI1_MAC_ADDR_LO                                 0x52004
#define RED_NI2_MAC_ADDR_LO                                 0x54004
#define RED_NI3_MAC_ADDR_LO                                 0x56004


#define RED_NI_MAC_FRM_LENGTH_MAX_OFFSET                    0x0005
#define RED_NI_MAC_FRM_LENGTH_MAX_SZ                        15
#define RED_NI0_MAC_FRM_LENGTH_MAX                          0x50005
#define RED_NI_MAC_FRM_LENGTH_MAX_DEF                       0x5ee
#define RED_NI_MAC_FRM_LENGTH_MAX_FLD_                      14,0
#define RED_NI1_MAC_FRM_LENGTH_MAX                          0x52005
#define RED_NI2_MAC_FRM_LENGTH_MAX                          0x54005
#define RED_NI3_MAC_FRM_LENGTH_MAX                          0x56005


#define RED_NI_MAC_PAUSE_QUANT_OFFSET                       0x0006
#define RED_NI_MAC_PAUSE_QUANT_SZ                           16
#define RED_NI0_MAC_PAUSE_QUANT                             0x50006
#define RED_NI_MAC_PAUSE_QUANT_DEF                          0x0
#define RED_NI_MAC_PAUSE_QUANT_FLD_                         15,0
#define RED_NI1_MAC_PAUSE_QUANT                             0x52006
#define RED_NI2_MAC_PAUSE_QUANT                             0x54006
#define RED_NI3_MAC_PAUSE_QUANT                             0x56006


#define RED_NI_MAC_RX_SECTION_OFFSET                        0x0007
#define RED_NI_MAC_RX_SECTION_SZ                            32
#define RED_NI0_MAC_RX_SECTION                              0x50007
#define RED_NI_MAC_RX_SECTION_DEF                           0x80000
#define RED_NI_MAC_RX_SECTION_FLD_E                         15,0
#define RED_NI_MAC_RX_SECTION_FLD_                          31,16
#define RED_NI1_MAC_RX_SECTION                              0x52007
#define RED_NI2_MAC_RX_SECTION                              0x54007
#define RED_NI3_MAC_RX_SECTION                              0x56007


#define RED_NI_MAC_TX_SECTION_OFFSET                        0x0008
#define RED_NI_MAC_TX_SECTION_SZ                            32
#define RED_NI0_MAC_TX_SECTION                              0x50008
#define RED_NI_MAC_TX_SECTION_DEF                           0x80004
#define RED_NI_MAC_TX_SECTION_FLD_E                         15,0
#define RED_NI_MAC_TX_SECTION_FLD_                          31,16
#define RED_NI1_MAC_TX_SECTION                              0x52008
#define RED_NI2_MAC_TX_SECTION                              0x54008
#define RED_NI3_MAC_TX_SECTION                              0x56008


#define RED_NI_MAC_DIAG_OFFSET                              0x0009
#define RED_NI_MAC_DIAG_SZ                                  19
#define RED_NI0_MAC_DIAG                                    0x50009
#define RED_NI_MAC_DIAG_DEF                                 0x800
#define RED_NI_MAC_DIAG_FLD_INS_CONT_ERR                    0
#define RED_NI_MAC_DIAG_FLD_INS_DISP_ERR                    4,1
#define RED_NI_MAC_DIAG_FLD_INS_INV_CODE                    8,5
#define RED_NI_MAC_DIAG_FLD_INV_CODE                        18,9
#define RED_NI1_MAC_DIAG                                    0x52009
#define RED_NI2_MAC_DIAG                                    0x54009
#define RED_NI3_MAC_DIAG                                    0x56009


#define RED_NI_MAC_USER_PAUSE_OFFSET                        0x000a
#define RED_NI_MAC_USER_PAUSE_SZ                            34
#define RED_NI0_MAC_USER_PAUSE                              0x5000a
#define RED_NI0_MAC_USER_PAUSE_00                           0x5000a
#define RED_NI_MAC_USER_PAUSE_00_DEF                        RDW_MAC_USER_PAUSE_DFLT
#define RED_NI_MAC_USER_PAUSE_00_DEF_B                      RDW_MAC_USER_PAUSE_DFLT_REVB
#define RED_NI0_MAC_USER_PAUSE_01                           0x5000b
#define RED_NI_MAC_USER_PAUSE_01_DEF                        0x1
#define RED_NI_MAC_USER_PAUSE_FLD_OP                        15,0
#define RED_NI_MAC_USER_PAUSE_00_FLD_OP                     15,0
#define RED_NI_MAC_USER_PAUSE_FLD_TYPE                      31,16
#define RED_NI_MAC_USER_PAUSE_00_FLD_TYPE                   31,16
#define RED_NI_MAC_USER_PAUSE_FLD_MCAST_ENA                 32
#define RED_NI_MAC_USER_PAUSE_01_FLD_MCAST_ENA              0
#define RED_NI_MAC_USER_PAUSE_FLD_UCAST_ENA                 33
#define RED_NI_MAC_USER_PAUSE_01_FLD_UCAST_ENA              1
#define RED_NI1_MAC_USER_PAUSE                              0x5200a
#define RED_NI1_MAC_USER_PAUSE_00                           0x5200a
#define RED_NI1_MAC_USER_PAUSE_01                           0x5200b
#define RED_NI2_MAC_USER_PAUSE                              0x5400a
#define RED_NI2_MAC_USER_PAUSE_00                           0x5400a
#define RED_NI2_MAC_USER_PAUSE_01                           0x5400b
#define RED_NI3_MAC_USER_PAUSE                              0x5600a
#define RED_NI3_MAC_USER_PAUSE_00                           0x5600a
#define RED_NI3_MAC_USER_PAUSE_01                           0x5600b


#define RED_NI_MAC_USER_PAUSE_MCAST_HI_OFFSET               0x000c
#define RED_NI_MAC_USER_PAUSE_MCAST_HI_SZ                   16
#define RED_NI0_MAC_USER_PAUSE_MCAST_HI                     0x5000c
#define RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF                  RDW_MAC_USER_PAUSE_MCAST_HI_DFLT
#define RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF_B                RDW_MAC_USER_PAUSE_MCAST_HI_DFLT_REVB
#define RED_NI_MAC_USER_PAUSE_MCAST_HI_FLD_                 15,0
#define RED_NI1_MAC_USER_PAUSE_MCAST_HI                     0x5200c
#define RED_NI2_MAC_USER_PAUSE_MCAST_HI                     0x5400c
#define RED_NI3_MAC_USER_PAUSE_MCAST_HI                     0x5600c


#define RED_NI_MAC_USER_PAUSE_MCAST_LO_OFFSET               0x000d
#define RED_NI_MAC_USER_PAUSE_MCAST_LO_SZ                   32
#define RED_NI0_MAC_USER_PAUSE_MCAST_LO                     0x5000d
#define RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF                  RDW_MAC_USER_PAUSE_MCAST_DFLT
#define RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF_B                RDW_MAC_USER_PAUSE_MCAST_DFLT_REVB
#define RED_NI_MAC_USER_PAUSE_MCAST_LO_FLD_                 31,0
#define RED_NI1_MAC_USER_PAUSE_MCAST_LO                     0x5200d
#define RED_NI2_MAC_USER_PAUSE_MCAST_LO                     0x5400d
#define RED_NI3_MAC_USER_PAUSE_MCAST_LO                     0x5600d


#define RED_NI_MAC_EXT_LPBK_OFFSET                          0x000e
#define RED_NI_MAC_EXT_LPBK_SZ                              4
#define RED_NI0_MAC_EXT_LPBK                                0x5000e
#define RED_NI_MAC_EXT_LPBK_DEF                             0x0
#define RED_NI_MAC_EXT_LPBK_FLD_                            3,0
#define RED_NI1_MAC_EXT_LPBK                                0x5200e
#define RED_NI2_MAC_EXT_LPBK                                0x5400e
#define RED_NI3_MAC_EXT_LPBK                                0x5600e


#define RED_NI_MAC_STATUS_OFFSET                            0x000f
#define RED_NI_MAC_STATUS_SZ                                3
#define RED_NI0_MAC_STATUS                                  0x5000f
#define RED_NI_MAC_STATUS_DEF                               0x0
#define RED_NI_MAC_STATUS_FLD_LOC_FAULT                     0
#define RED_NI_MAC_STATUS_FLD_REM_FAULT                     1
#define RED_NI_MAC_STATUS_FLD_PAUSE_ON                      2
#define RED_NI1_MAC_STATUS                                  0x5200f
#define RED_NI2_MAC_STATUS                                  0x5400f
#define RED_NI3_MAC_STATUS                                  0x5600f


#define RED_NI_MAC_PCS_STATUS_OFFSET                        0x0010
#define RED_NI_MAC_PCS_STATUS_SZ                            22
#define RED_NI0_MAC_PCS_STATUS                              0x50010
#define RED_NI_MAC_PCS_STATUS_DEF                           0x0
#define RED_NI_MAC_PCS_STATUS_FLD_ALIGN_DONE                0
#define RED_NI_MAC_PCS_STATUS_FLD_MATCH_FAULT               1
#define RED_NI_MAC_PCS_STATUS_FLD_DISP_ERR                  5,2
#define RED_NI_MAC_PCS_STATUS_FLD_CHAR_ERR                  9,6
#define RED_NI_MAC_PCS_STATUS_FLD_CG_ALIGN                  13,10
#define RED_NI_MAC_PCS_STATUS_FLD_SYNC                      17,14
#define RED_NI_MAC_PCS_STATUS_FLD_PAT                       21,18
#define RED_NI1_MAC_PCS_STATUS                              0x52010
#define RED_NI2_MAC_PCS_STATUS                              0x54010
#define RED_NI3_MAC_PCS_STATUS                              0x56010


#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_OFFSET 0x0011
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_SZ     4
#define RED_NI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x50011
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF    0x0
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_FLD_   3,0
#define RED_NI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x52011
#define RED_NI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x54011
#define RED_NI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC       0x56011


#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_OFFSET 0x0012
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_SZ     4
#define RED_NI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x50012
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF    0x0
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_FLD_   3,0
#define RED_NI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x52012
#define RED_NI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x54012
#define RED_NI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC       0x56012


#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_OFFSET 0x0013
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_SZ   4
#define RED_NI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x50013
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF  0x0
#define RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_FLD_ 3,0
#define RED_NI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x52013
#define RED_NI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x54013
#define RED_NI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC     0x56013


#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_OFFSET 0x0014
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_SZ   4
#define RED_NI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x50014
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF  0x0
#define RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_FLD_ 3,0
#define RED_NI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x52014
#define RED_NI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x54014
#define RED_NI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC     0x56014


#define RED_NI_MAC_STA_DSKWDBG_STM_OFFSET                   0x0015
#define RED_NI_MAC_STA_DSKWDBG_STM_SZ                       15
#define RED_NI0_MAC_STA_DSKWDBG_STM                         0x50015
#define RED_NI_MAC_STA_DSKWDBG_STM_DEF                      0x0
#define RED_NI_MAC_STA_DSKWDBG_STM_FLD_                     14,0
#define RED_NI1_MAC_STA_DSKWDBG_STM                         0x52015
#define RED_NI2_MAC_STA_DSKWDBG_STM                         0x54015
#define RED_NI3_MAC_STA_DSKWDBG_STM                         0x56015


#define RED_NI_SW_RST_OFFSET                                0x0016
#define RED_NI_SW_RST_SZ                                    18
#define RED_NI0_SW_RST                                      0x50016
#define RED_NI_SW_RST_DEF                                   0x0
#define RED_NI_SW_RST_FLD_PORT                              0
#define RED_NI_SW_RST_FLD_XGXS                              1
#define RED_NI_SW_RST_FLD_MAC                               2
#define RED_NI_SW_RST_FLD_GBOX_RX                           6,3
#define RED_NI_SW_RST_FLD_GBOX_TX                           10,7
#define RED_NI_SW_RST_FLD_CLKDIV_RX                         14,11
#define RED_NI_SW_RST_FLD_CLKDIV_TX                         15
#define RED_NI_SW_RST_FLD_RESET_10B20B                      16
#define RED_NI_SW_RST_FLD_STAT                              17
#define RED_NI1_SW_RST                                      0x52016
#define RED_NI2_SW_RST                                      0x54016
#define RED_NI3_SW_RST                                      0x56016


#define RED_NI_PKT_LPBK_OFFSET                              0x0017
#define RED_NI_PKT_LPBK_SZ                                  1
#define RED_NI0_PKT_LPBK                                    0x50017
#define RED_NI_PKT_LPBK_DEF                                 0x0
#define RED_NI_PKT_LPBK_FLD_                                0
#define RED_NI1_PKT_LPBK                                    0x52017
#define RED_NI2_PKT_LPBK                                    0x54017
#define RED_NI3_PKT_LPBK                                    0x56017


#define RED_NI_IGNORE_RX_SIG_STRENGTH_OFFSET                0x0018
#define RED_NI_IGNORE_RX_SIG_STRENGTH_SZ                    4
#define RED_NI0_IGNORE_RX_SIG_STRENGTH                      0x50018
#define RED_NI_IGNORE_RX_SIG_STRENGTH_DEF                   0x0
#define RED_NI_IGNORE_RX_SIG_STRENGTH_FLD_L0                0
#define RED_NI_IGNORE_RX_SIG_STRENGTH_FLD_L1                1
#define RED_NI_IGNORE_RX_SIG_STRENGTH_FLD_L2                2
#define RED_NI_IGNORE_RX_SIG_STRENGTH_FLD_L3                3
#define RED_NI1_IGNORE_RX_SIG_STRENGTH                      0x52018
#define RED_NI2_IGNORE_RX_SIG_STRENGTH                      0x54018
#define RED_NI3_IGNORE_RX_SIG_STRENGTH                      0x56018


#define RED_NI_PORT_CFG_OFFSET                              0x0019
#define RED_NI_PORT_CFG_SZ                                  5
#define RED_NI0_PORT_CFG                                    0x50019
#define RED_NI_PORT_CFG_DEF                                 0x0
#define RED_NI_PORT_CFG_FLD_MC_MSB                          1,0
#define RED_NI_PORT_CFG_FLD_CMTAG_VERSION                   3,2
#define RED_NI_PORT_CFG_FLD_TX_ERR_EN                       4
#define RED_NI1_PORT_CFG                                    0x52019
#define RED_NI2_PORT_CFG                                    0x54019
#define RED_NI3_PORT_CFG                                    0x56019


#define RED_NI_FCOE_QTAG_RX_OFFSET                          0x001a
#define RED_NI_FCOE_QTAG_RX_SZ                              4
#define RED_NI0_FCOE_QTAG_RX                                0x5001a
#define RED_NI_FCOE_QTAG_RX_DEF                             0x0
#define RED_NI_FCOE_QTAG_RX_FLD_DEFAULT_COS                 2,0
#define RED_NI_FCOE_QTAG_RX_FLD_DEFAULT_DP                  3
#define RED_NI1_FCOE_QTAG_RX                                0x5201a
#define RED_NI2_FCOE_QTAG_RX                                0x5401a
#define RED_NI3_FCOE_QTAG_RX                                0x5601a


#define RED_NI_FCOE_RX_DEFAULT_VNTAG_OFFSET                 0x001b
#define RED_NI_FCOE_RX_DEFAULT_VNTAG_SZ                     11
#define RED_NI0_FCOE_RX_DEFAULT_VNTAG                       0x5001b
#define RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF                    0x0
#define RED_NI_FCOE_RX_DEFAULT_VNTAG_FLD_                   10,0
#define RED_NI1_FCOE_RX_DEFAULT_VNTAG                       0x5201b
#define RED_NI2_FCOE_RX_DEFAULT_VNTAG                       0x5401b
#define RED_NI3_FCOE_RX_DEFAULT_VNTAG                       0x5601b


#define RED_NI_FCOE_COS2Q_MAP_OFFSET                        0x001c
#define RED_NI_FCOE_COS2Q_MAP_SZ                            32
#define RED_NI0_FCOE_COS2Q_MAP                              0x5001c
#define RED_NI_FCOE_COS2Q_MAP_DEF                           0x0
#define RED_NI_FCOE_COS2Q_MAP_FLD_                          31,0
#define RED_NI1_FCOE_COS2Q_MAP                              0x5201c
#define RED_NI2_FCOE_COS2Q_MAP                              0x5401c
#define RED_NI3_FCOE_COS2Q_MAP                              0x5601c


#define RED_NI_NON_FCOE_QTAG_RX_OFFSET                      0x001d
#define RED_NI_NON_FCOE_QTAG_RX_SZ                          4
#define RED_NI0_NON_FCOE_QTAG_RX                            0x5001d
#define RED_NI_NON_FCOE_QTAG_RX_DEF                         0x0
#define RED_NI_NON_FCOE_QTAG_RX_FLD_DEFAULT_COS             2,0
#define RED_NI_NON_FCOE_QTAG_RX_FLD_DEFAULT_DP              3
#define RED_NI1_NON_FCOE_QTAG_RX                            0x5201d
#define RED_NI2_NON_FCOE_QTAG_RX                            0x5401d
#define RED_NI3_NON_FCOE_QTAG_RX                            0x5601d


#define RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_OFFSET             0x001e
#define RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_SZ                 11
#define RED_NI0_NON_FCOE_RX_DEFAULT_VNTAG                   0x5001e
#define RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF                0x0
#define RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_FLD_               10,0
#define RED_NI1_NON_FCOE_RX_DEFAULT_VNTAG                   0x5201e
#define RED_NI2_NON_FCOE_RX_DEFAULT_VNTAG                   0x5401e
#define RED_NI3_NON_FCOE_RX_DEFAULT_VNTAG                   0x5601e


#define RED_NI_NON_FCOE_COS2Q_MAP_OFFSET                    0x001f
#define RED_NI_NON_FCOE_COS2Q_MAP_SZ                        32
#define RED_NI0_NON_FCOE_COS2Q_MAP                          0x5001f
#define RED_NI_NON_FCOE_COS2Q_MAP_DEF                       0x0
#define RED_NI_NON_FCOE_COS2Q_MAP_FLD_                      31,0
#define RED_NI1_NON_FCOE_COS2Q_MAP                          0x5201f
#define RED_NI2_NON_FCOE_COS2Q_MAP                          0x5401f
#define RED_NI3_NON_FCOE_COS2Q_MAP                          0x5601f


#define RED_NI_FLOW_CONTROL_Q2COS_MAP_OFFSET                0x0020
#define RED_NI_FLOW_CONTROL_Q2COS_MAP_SZ                    32
#define RED_NI0_FLOW_CONTROL_Q2COS_MAP                      0x50020
#define RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF                   0x0
#define RED_NI_FLOW_CONTROL_Q2COS_MAP_FLD_                  31,0
#define RED_NI1_FLOW_CONTROL_Q2COS_MAP                      0x52020
#define RED_NI2_FLOW_CONTROL_Q2COS_MAP                      0x54020
#define RED_NI3_FLOW_CONTROL_Q2COS_MAP                      0x56020


#define RED_NI_FLOW_CONTROL_COS2Q_MAP_OFFSET                0x0021
#define RED_NI_FLOW_CONTROL_COS2Q_MAP_SZ                    32
#define RED_NI0_FLOW_CONTROL_COS2Q_MAP                      0x50021
#define RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF                   0x0
#define RED_NI_FLOW_CONTROL_COS2Q_MAP_FLD_                  31,0
#define RED_NI1_FLOW_CONTROL_COS2Q_MAP                      0x52021
#define RED_NI2_FLOW_CONTROL_COS2Q_MAP                      0x54021
#define RED_NI3_FLOW_CONTROL_COS2Q_MAP                      0x56021


#define RED_NI_CFG_PAUSE_OFFSET                             0x0022
#define RED_NI_CFG_PAUSE_SZ                                 24
#define RED_NI0_CFG_PAUSE                                   0x50022
#define RED_NI_CFG_PAUSE_DEF                                0xc00000
#define RED_NI_CFG_PAUSE_FLD_TX_WFC_EN                      0
#define RED_NI_CFG_PAUSE_FLD_TX_PFC_EN                      1
#define RED_NI_CFG_PAUSE_FLD_TX_CFC_EN                      9,2
#define RED_NI_CFG_PAUSE_FLD_RX_WFC_EN                      10
#define RED_NI_CFG_PAUSE_FLD_RX_PFC_EN                      11
#define RED_NI_CFG_PAUSE_FLD_RX_CFC_EN                      19,12
#define RED_NI_CFG_PAUSE_FLD_FC_TIMER_ONLY                  20
#define RED_NI_CFG_PAUSE_FLD_RX_UCAST_EN                    21
#define RED_NI_CFG_PAUSE_FLD_RX_MC_DROP_EN                  22
#define RED_NI_CFG_PAUSE_FLD_SEQ_TYPE                       23
#define RED_NI1_CFG_PAUSE                                   0x52022
#define RED_NI2_CFG_PAUSE                                   0x54022
#define RED_NI3_CFG_PAUSE                                   0x56022


#define RED_NI_CFG_PAUSE_CFC_OPCODE_OFFSET                  0x0023
#define RED_NI_CFG_PAUSE_CFC_OPCODE_SZ                      16
#define RED_NI0_CFG_PAUSE_CFC_OPCODE                        0x50023
#define RED_NI_CFG_PAUSE_CFC_OPCODE_DEF                     0x101
#define RED_NI_CFG_PAUSE_CFC_OPCODE_FLD_                    15,0
#define RED_NI1_CFG_PAUSE_CFC_OPCODE                        0x52023
#define RED_NI2_CFG_PAUSE_CFC_OPCODE                        0x54023
#define RED_NI3_CFG_PAUSE_CFC_OPCODE                        0x56023


#define RED_NI_CFG_PAUSE_TIME_OFFSET                        0x0024
#define RED_NI_CFG_PAUSE_TIME_SZ                            16
#define RED_NI0_CFG_PAUSE_TIME                              0x50024
#define RED_NI_CFG_PAUSE_TIME_DEF                           0xffff
#define RED_NI_CFG_PAUSE_TIME_FLD_                          15,0
#define RED_NI1_CFG_PAUSE_TIME                              0x52024
#define RED_NI2_CFG_PAUSE_TIME                              0x54024
#define RED_NI3_CFG_PAUSE_TIME                              0x56024


#define RED_NI_CFG_PAUSE_SAMPLE_TIMER_OFFSET                0x0025
#define RED_NI_CFG_PAUSE_SAMPLE_TIMER_SZ                    20
#define RED_NI0_CFG_PAUSE_SAMPLE_TIMER                      0x50025
#define RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF                   0x0
#define RED_NI_CFG_PAUSE_SAMPLE_TIMER_FLD_                  19,0
#define RED_NI1_CFG_PAUSE_SAMPLE_TIMER                      0x52025
#define RED_NI2_CFG_PAUSE_SAMPLE_TIMER                      0x54025
#define RED_NI3_CFG_PAUSE_SAMPLE_TIMER                      0x56025


#define RED_NI_CFG_PAUSE_FC_LIMIT_OFFSET                    0x0026
#define RED_NI_CFG_PAUSE_FC_LIMIT_SZ                        20
#define RED_NI0_CFG_PAUSE_FC_LIMIT                          0x50026
#define RED_NI_CFG_PAUSE_FC_LIMIT_DEF                       0x0
#define RED_NI_CFG_PAUSE_FC_LIMIT_FLD_                      19,0
#define RED_NI1_CFG_PAUSE_FC_LIMIT                          0x52026
#define RED_NI2_CFG_PAUSE_FC_LIMIT                          0x54026
#define RED_NI3_CFG_PAUSE_FC_LIMIT                          0x56026


#define RED_NI_CFG_PAUSE_0_TIME_OFFSET                      0x0027
#define RED_NI_CFG_PAUSE_0_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_0_TIME                            0x50027
#define RED_NI_CFG_PAUSE_0_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_0_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_0_TIME                            0x52027
#define RED_NI2_CFG_PAUSE_0_TIME                            0x54027
#define RED_NI3_CFG_PAUSE_0_TIME                            0x56027


#define RED_NI_CFG_PAUSE_1_TIME_OFFSET                      0x0028
#define RED_NI_CFG_PAUSE_1_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_1_TIME                            0x50028
#define RED_NI_CFG_PAUSE_1_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_1_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_1_TIME                            0x52028
#define RED_NI2_CFG_PAUSE_1_TIME                            0x54028
#define RED_NI3_CFG_PAUSE_1_TIME                            0x56028


#define RED_NI_CFG_PAUSE_2_TIME_OFFSET                      0x0029
#define RED_NI_CFG_PAUSE_2_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_2_TIME                            0x50029
#define RED_NI_CFG_PAUSE_2_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_2_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_2_TIME                            0x52029
#define RED_NI2_CFG_PAUSE_2_TIME                            0x54029
#define RED_NI3_CFG_PAUSE_2_TIME                            0x56029


#define RED_NI_CFG_PAUSE_3_TIME_OFFSET                      0x002a
#define RED_NI_CFG_PAUSE_3_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_3_TIME                            0x5002a
#define RED_NI_CFG_PAUSE_3_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_3_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_3_TIME                            0x5202a
#define RED_NI2_CFG_PAUSE_3_TIME                            0x5402a
#define RED_NI3_CFG_PAUSE_3_TIME                            0x5602a


#define RED_NI_CFG_PAUSE_4_TIME_OFFSET                      0x002b
#define RED_NI_CFG_PAUSE_4_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_4_TIME                            0x5002b
#define RED_NI_CFG_PAUSE_4_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_4_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_4_TIME                            0x5202b
#define RED_NI2_CFG_PAUSE_4_TIME                            0x5402b
#define RED_NI3_CFG_PAUSE_4_TIME                            0x5602b


#define RED_NI_CFG_PAUSE_5_TIME_OFFSET                      0x002c
#define RED_NI_CFG_PAUSE_5_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_5_TIME                            0x5002c
#define RED_NI_CFG_PAUSE_5_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_5_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_5_TIME                            0x5202c
#define RED_NI2_CFG_PAUSE_5_TIME                            0x5402c
#define RED_NI3_CFG_PAUSE_5_TIME                            0x5602c


#define RED_NI_CFG_PAUSE_6_TIME_OFFSET                      0x002d
#define RED_NI_CFG_PAUSE_6_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_6_TIME                            0x5002d
#define RED_NI_CFG_PAUSE_6_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_6_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_6_TIME                            0x5202d
#define RED_NI2_CFG_PAUSE_6_TIME                            0x5402d
#define RED_NI3_CFG_PAUSE_6_TIME                            0x5602d


#define RED_NI_CFG_PAUSE_7_TIME_OFFSET                      0x002e
#define RED_NI_CFG_PAUSE_7_TIME_SZ                          4
#define RED_NI0_CFG_PAUSE_7_TIME                            0x5002e
#define RED_NI_CFG_PAUSE_7_TIME_DEF                         0xf
#define RED_NI_CFG_PAUSE_7_TIME_FLD_                        3,0
#define RED_NI1_CFG_PAUSE_7_TIME                            0x5202e
#define RED_NI2_CFG_PAUSE_7_TIME                            0x5402e
#define RED_NI3_CFG_PAUSE_7_TIME                            0x5602e


#define RED_NI_CFG_PAUSE_TIME_UNIT_OFFSET                   0x002f
#define RED_NI_CFG_PAUSE_TIME_UNIT_SZ                       16
#define RED_NI0_CFG_PAUSE_TIME_UNIT                         0x5002f
#define RED_NI_CFG_PAUSE_TIME_UNIT_DEF                      0x13
#define RED_NI_CFG_PAUSE_TIME_UNIT_FLD_                     15,0
#define RED_NI1_CFG_PAUSE_TIME_UNIT                         0x5202f
#define RED_NI2_CFG_PAUSE_TIME_UNIT                         0x5402f
#define RED_NI3_CFG_PAUSE_TIME_UNIT                         0x5602f


#define RED_NI_CFG_PAUSE_FRAC_TIME_OFFSET                   0x0030
#define RED_NI_CFG_PAUSE_FRAC_TIME_SZ                       8
#define RED_NI0_CFG_PAUSE_FRAC_TIME                         0x50030
#define RED_NI_CFG_PAUSE_FRAC_TIME_DEF                      0x33
#define RED_NI_CFG_PAUSE_FRAC_TIME_FLD_                     7,0
#define RED_NI1_CFG_PAUSE_FRAC_TIME                         0x52030
#define RED_NI2_CFG_PAUSE_FRAC_TIME                         0x54030
#define RED_NI3_CFG_PAUSE_FRAC_TIME                         0x56030


#define RED_NI_CFG_RMA_SA_HI_OFFSET                         0x0031
#define RED_NI_CFG_RMA_SA_HI_SZ                             16
#define RED_NI0_CFG_RMA_SA_HI                               0x50031
#define RED_NI_CFG_RMA_SA_HI_DEF                            0x0
#define RED_NI_CFG_RMA_SA_HI_FLD_                           15,0
#define RED_NI1_CFG_RMA_SA_HI                               0x52031
#define RED_NI2_CFG_RMA_SA_HI                               0x54031
#define RED_NI3_CFG_RMA_SA_HI                               0x56031


#define RED_NI_CFG_RMA_SA_LO_OFFSET                         0x0032
#define RED_NI_CFG_RMA_SA_LO_SZ                             32
#define RED_NI0_CFG_RMA_SA_LO                               0x50032
#define RED_NI_CFG_RMA_SA_LO_DEF                            0x0
#define RED_NI_CFG_RMA_SA_LO_FLD_                           31,0
#define RED_NI1_CFG_RMA_SA_LO                               0x52032
#define RED_NI2_CFG_RMA_SA_LO                               0x54032
#define RED_NI3_CFG_RMA_SA_LO                               0x56032


#define RED_NI_CFG_CODE_PAUSE_OFFSET                        0x0033
#define RED_NI_CFG_CODE_PAUSE_SZ                            8
#define RED_NI0_CFG_CODE_PAUSE                              0x50033
#define RED_NI_CFG_CODE_PAUSE_DEF                           0x9c
#define RED_NI_CFG_CODE_PAUSE_FLD_                          7,0
#define RED_NI1_CFG_CODE_PAUSE                              0x52033
#define RED_NI2_CFG_CODE_PAUSE                              0x54033
#define RED_NI3_CFG_CODE_PAUSE                              0x56033


#define RED_NI_CFG_CODE_PAUSE_SUB_OFFSET                    0x0034
#define RED_NI_CFG_CODE_PAUSE_SUB_SZ                        8
#define RED_NI0_CFG_CODE_PAUSE_SUB                          0x50034
#define RED_NI_CFG_CODE_PAUSE_SUB_DEF                       0xdc
#define RED_NI_CFG_CODE_PAUSE_SUB_FLD_                      7,0
#define RED_NI1_CFG_CODE_PAUSE_SUB                          0x52034
#define RED_NI2_CFG_CODE_PAUSE_SUB                          0x54034
#define RED_NI3_CFG_CODE_PAUSE_SUB                          0x56034


#define RED_NI_HIF0_FWD_RANGE_OFFSET                        0x0035
#define RED_NI_HIF0_FWD_RANGE_SZ                            30
#define RED_NI0_HIF0_FWD_RANGE                              0x50035
#define RED_NI_HIF0_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF0_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF0_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF0_FWD_RANGE                              0x52035
#define RED_NI2_HIF0_FWD_RANGE                              0x54035
#define RED_NI3_HIF0_FWD_RANGE                              0x56035


#define RED_NI_HIF1_FWD_RANGE_OFFSET                        0x0036
#define RED_NI_HIF1_FWD_RANGE_SZ                            30
#define RED_NI0_HIF1_FWD_RANGE                              0x50036
#define RED_NI_HIF1_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF1_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF1_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF1_FWD_RANGE                              0x52036
#define RED_NI2_HIF1_FWD_RANGE                              0x54036
#define RED_NI3_HIF1_FWD_RANGE                              0x56036


#define RED_NI_HIF2_FWD_RANGE_OFFSET                        0x0037
#define RED_NI_HIF2_FWD_RANGE_SZ                            30
#define RED_NI0_HIF2_FWD_RANGE                              0x50037
#define RED_NI_HIF2_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF2_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF2_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF2_FWD_RANGE                              0x52037
#define RED_NI2_HIF2_FWD_RANGE                              0x54037
#define RED_NI3_HIF2_FWD_RANGE                              0x56037


#define RED_NI_HIF3_FWD_RANGE_OFFSET                        0x0038
#define RED_NI_HIF3_FWD_RANGE_SZ                            30
#define RED_NI0_HIF3_FWD_RANGE                              0x50038
#define RED_NI_HIF3_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF3_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF3_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF3_FWD_RANGE                              0x52038
#define RED_NI2_HIF3_FWD_RANGE                              0x54038
#define RED_NI3_HIF3_FWD_RANGE                              0x56038


#define RED_NI_HIF4_FWD_RANGE_OFFSET                        0x0039
#define RED_NI_HIF4_FWD_RANGE_SZ                            30
#define RED_NI0_HIF4_FWD_RANGE                              0x50039
#define RED_NI_HIF4_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF4_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF4_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF4_FWD_RANGE                              0x52039
#define RED_NI2_HIF4_FWD_RANGE                              0x54039
#define RED_NI3_HIF4_FWD_RANGE                              0x56039


#define RED_NI_HIF5_FWD_RANGE_OFFSET                        0x003a
#define RED_NI_HIF5_FWD_RANGE_SZ                            30
#define RED_NI0_HIF5_FWD_RANGE                              0x5003a
#define RED_NI_HIF5_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF5_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF5_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF5_FWD_RANGE                              0x5203a
#define RED_NI2_HIF5_FWD_RANGE                              0x5403a
#define RED_NI3_HIF5_FWD_RANGE                              0x5603a


#define RED_NI_HIF6_FWD_RANGE_OFFSET                        0x003b
#define RED_NI_HIF6_FWD_RANGE_SZ                            30
#define RED_NI0_HIF6_FWD_RANGE                              0x5003b
#define RED_NI_HIF6_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF6_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF6_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF6_FWD_RANGE                              0x5203b
#define RED_NI2_HIF6_FWD_RANGE                              0x5403b
#define RED_NI3_HIF6_FWD_RANGE                              0x5603b


#define RED_NI_HIF7_FWD_RANGE_OFFSET                        0x003c
#define RED_NI_HIF7_FWD_RANGE_SZ                            30
#define RED_NI0_HIF7_FWD_RANGE                              0x5003c
#define RED_NI_HIF7_FWD_RANGE_DEF                           0x0
#define RED_NI_HIF7_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_HIF7_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_HIF7_FWD_RANGE                              0x5203c
#define RED_NI2_HIF7_FWD_RANGE                              0x5403c
#define RED_NI3_HIF7_FWD_RANGE                              0x5603c


#define RED_NI_BIF_FWD_RANGE_OFFSET                         0x003d
#define RED_NI_BIF_FWD_RANGE_SZ                             30
#define RED_NI0_BIF_FWD_RANGE                               0x5003d
#define RED_NI_BIF_FWD_RANGE_DEF                            0x0
#define RED_NI_BIF_FWD_RANGE_FLD_MIN_DST_VIF                13,0
#define RED_NI_BIF_FWD_RANGE_FLD_MAX_DST_VIF                29,16
#define RED_NI1_BIF_FWD_RANGE                               0x5203d
#define RED_NI2_BIF_FWD_RANGE                               0x5403d
#define RED_NI3_BIF_FWD_RANGE                               0x5603d


#define RED_NI_CIF_FWD_RANGE_OFFSET                         0x003e
#define RED_NI_CIF_FWD_RANGE_SZ                             30
#define RED_NI0_CIF_FWD_RANGE                               0x5003e
#define RED_NI_CIF_FWD_RANGE_DEF                            0x0
#define RED_NI_CIF_FWD_RANGE_FLD_MIN_DST_VIF                13,0
#define RED_NI_CIF_FWD_RANGE_FLD_MAX_DST_VIF                29,16
#define RED_NI1_CIF_FWD_RANGE                               0x5203e
#define RED_NI2_CIF_FWD_RANGE                               0x5403e
#define RED_NI3_CIF_FWD_RANGE                               0x5603e


#define RED_NI_DROP_FWD_RANGE_OFFSET                        0x003f
#define RED_NI_DROP_FWD_RANGE_SZ                            30
#define RED_NI0_DROP_FWD_RANGE                              0x5003f
#define RED_NI_DROP_FWD_RANGE_DEF                           0x0
#define RED_NI_DROP_FWD_RANGE_FLD_MIN_DST_VIF               13,0
#define RED_NI_DROP_FWD_RANGE_FLD_MAX_DST_VIF               29,16
#define RED_NI1_DROP_FWD_RANGE                              0x5203f
#define RED_NI2_DROP_FWD_RANGE                              0x5403f
#define RED_NI3_DROP_FWD_RANGE                              0x5603f


#define RED_NI_INTR_OFFSET                                  0x0040
#define RED_NI_INTR_SZ                                      22
#define RED_NI0_INTR                                        0x50040
#define RED_NI_INTR_DEF                                     0x0
#define RED_NI_INTR_FLD_ALIGNED                             0
#define RED_NI_INTR_FLD_NOT_ALIGNED                         1
#define RED_NI_INTR_FLD_LOC_FAULT                           2
#define RED_NI_INTR_FLD_REM_FAULT                           3
#define RED_NI_INTR_FLD_SYNCED                              7,4
#define RED_NI_INTR_FLD_NOT_SYNCED                          11,8
#define RED_NI_INTR_FLD_RX_OVERSIZE                         12
#define RED_NI_INTR_FLD_RX_UNDERSIZE                        13
#define RED_NI_INTR_FLD_RX_PKT_CRC_ERR                      14
#define RED_NI_INTR_FLD_RX_PKT_ERR                          15
#define RED_NI_INTR_FLD_RX_FIFO_OVFL                        16
#define RED_NI_INTR_FLD_TX_PKT_ERR                          17
#define RED_NI_INTR_FLD_FWD_TABLE_MISS                      18
#define RED_NI_INTR_FLD_FWD_TABLE_EMPTY                     19
#define RED_NI_INTR_FLD_UCAST_RANGE_CHECK                   20
#define RED_NI_INTR_FLD_RX_PRSR_L2_ERR                      21
#define RED_NI1_INTR                                        0x52040
#define RED_NI2_INTR                                        0x54040
#define RED_NI3_INTR                                        0x56040


#define RED_NI_INTR_MSK_OFFSET                              0x0041
#define RED_NI_INTR_MSK_SZ                                  22
#define RED_NI0_INTR_MSK                                    0x50041
#define RED_NI_INTR_MSK_DEF                                 0x0
#define RED_NI_INTR_MSK_FLD_ALIGNED                         0
#define RED_NI_INTR_MSK_FLD_NOT_ALIGNED                     1
#define RED_NI_INTR_MSK_FLD_LOC_FAULT                       2
#define RED_NI_INTR_MSK_FLD_REM_FAULT                       3
#define RED_NI_INTR_MSK_FLD_SYNCED                          7,4
#define RED_NI_INTR_MSK_FLD_NOT_SYNCED                      11,8
#define RED_NI_INTR_MSK_FLD_RX_OVERSIZE                     12
#define RED_NI_INTR_MSK_FLD_RX_UNDERSIZE                    13
#define RED_NI_INTR_MSK_FLD_RX_PKT_CRC_ERR                  14
#define RED_NI_INTR_MSK_FLD_RX_PKT_ERR                      15
#define RED_NI_INTR_MSK_FLD_RX_FIFO_OVFL                    16
#define RED_NI_INTR_MSK_FLD_TX_PKT_ERR                      17
#define RED_NI_INTR_MSK_FLD_FWD_TABLE_MISS                  18
#define RED_NI_INTR_MSK_FLD_FWD_TABLE_EMPTY                 19
#define RED_NI_INTR_MSK_FLD_UCAST_RANGE_CHECK               20
#define RED_NI_INTR_MSK_FLD_RX_PRSR_L2_ERR                  21
#define RED_NI1_INTR_MSK                                    0x52041
#define RED_NI2_INTR_MSK                                    0x54041
#define RED_NI3_INTR_MSK                                    0x56041


#define RED_NI_INTR_TST_OFFSET                              0x0042
#define RED_NI_INTR_TST_SZ                                  22
#define RED_NI0_INTR_TST                                    0x50042
#define RED_NI_INTR_TST_DEF                                 0x0
#define RED_NI_INTR_TST_FLD_ALIGNED                         0
#define RED_NI_INTR_TST_FLD_NOT_ALIGNED                     1
#define RED_NI_INTR_TST_FLD_LOC_FAULT                       2
#define RED_NI_INTR_TST_FLD_REM_FAULT                       3
#define RED_NI_INTR_TST_FLD_SYNCED                          7,4
#define RED_NI_INTR_TST_FLD_NOT_SYNCED                      11,8
#define RED_NI_INTR_TST_FLD_RX_OVERSIZE                     12
#define RED_NI_INTR_TST_FLD_RX_UNDERSIZE                    13
#define RED_NI_INTR_TST_FLD_RX_PKT_CRC_ERR                  14
#define RED_NI_INTR_TST_FLD_RX_PKT_ERR                      15
#define RED_NI_INTR_TST_FLD_RX_FIFO_OVFL                    16
#define RED_NI_INTR_TST_FLD_TX_PKT_ERR                      17
#define RED_NI_INTR_TST_FLD_FWD_TABLE_MISS                  18
#define RED_NI_INTR_TST_FLD_FWD_TABLE_EMPTY                 19
#define RED_NI_INTR_TST_FLD_UCAST_RANGE_CHECK               20
#define RED_NI_INTR_TST_FLD_RX_PRSR_L2_ERR                  21
#define RED_NI1_INTR_TST                                    0x52042
#define RED_NI2_INTR_TST                                    0x54042
#define RED_NI3_INTR_TST                                    0x56042


#define RED_NI_CNT_RX_MC_DROP_OFFSET                        0x0043
#define RED_NI_CNT_RX_MC_DROP_SZ                            32
#define RED_NI0_CNT_RX_MC_DROP                              0x50043
#define RED_NI_CNT_RX_MC_DROP_DEF                           0x0
#define RED_NI_CNT_RX_MC_DROP_FLD_                          31,0
#define RED_NI1_CNT_RX_MC_DROP                              0x52043
#define RED_NI2_CNT_RX_MC_DROP                              0x54043
#define RED_NI3_CNT_RX_MC_DROP                              0x56043


#define RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_OFFSET          0x0044
#define RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_SZ              32
#define RED_NI0_CNT_MCST_FWD_TABLE_MISS_DROP                0x50044
#define RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_DEF             0x0
#define RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_FLD_            31,0
#define RED_NI1_CNT_MCST_FWD_TABLE_MISS_DROP                0x52044
#define RED_NI2_CNT_MCST_FWD_TABLE_MISS_DROP                0x54044
#define RED_NI3_CNT_MCST_FWD_TABLE_MISS_DROP                0x56044


#define RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_OFFSET         0x0045
#define RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_SZ             32
#define RED_NI0_CNT_MCST_FWD_TABLE_EMPTY_DROP               0x50045
#define RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_DEF            0x0
#define RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_FLD_           31,0
#define RED_NI1_CNT_MCST_FWD_TABLE_EMPTY_DROP               0x52045
#define RED_NI2_CNT_MCST_FWD_TABLE_EMPTY_DROP               0x54045
#define RED_NI3_CNT_MCST_FWD_TABLE_EMPTY_DROP               0x56045


#define RED_NI_CNT_UCST_RANGE_CHECK_DROP_OFFSET             0x0046
#define RED_NI_CNT_UCST_RANGE_CHECK_DROP_SZ                 32
#define RED_NI0_CNT_UCST_RANGE_CHECK_DROP                   0x50046
#define RED_NI_CNT_UCST_RANGE_CHECK_DROP_DEF                0x0
#define RED_NI_CNT_UCST_RANGE_CHECK_DROP_FLD_               31,0
#define RED_NI1_CNT_UCST_RANGE_CHECK_DROP                   0x52046
#define RED_NI2_CNT_UCST_RANGE_CHECK_DROP                   0x54046
#define RED_NI3_CNT_UCST_RANGE_CHECK_DROP                   0x56046


#define RED_NI_CNT_EXPECTED_DROP_OFFSET                     0x0047
#define RED_NI_CNT_EXPECTED_DROP_SZ                         32
#define RED_NI0_CNT_EXPECTED_DROP                           0x50047
#define RED_NI_CNT_EXPECTED_DROP_DEF                        0x0
#define RED_NI_CNT_EXPECTED_DROP_FLD_                       31,0
#define RED_NI1_CNT_EXPECTED_DROP                           0x52047
#define RED_NI2_CNT_EXPECTED_DROP                           0x54047
#define RED_NI3_CNT_EXPECTED_DROP                           0x56047


#define RED_NI_CLASS_XOFF_OFFSET                            0x0048
#define RED_NI_CLASS_XOFF_SZ                                20
#define RED_NI0_CLASS_XOFF                                  0x50048
#define RED_NI_CLASS_XOFF_DEF                               0x0
#define RED_NI_CLASS_XOFF_FLD_INC_SEL0                      4,0
#define RED_NI_CLASS_XOFF_FLD_INC_SEL1                      9,5
#define RED_NI_CLASS_XOFF_FLD_DURATION_INC_SEL0             14,10
#define RED_NI_CLASS_XOFF_FLD_DURATION_INC_SEL1             19,15
#define RED_NI1_CLASS_XOFF                                  0x52048
#define RED_NI2_CLASS_XOFF                                  0x54048
#define RED_NI3_CLASS_XOFF                                  0x56048


#define RED_NI_CNT_CLASS_XOFF_CNT0_OFFSET                   0x0049
#define RED_NI_CNT_CLASS_XOFF_CNT0_SZ                       16
#define RED_NI0_CNT_CLASS_XOFF_CNT0                         0x50049
#define RED_NI_CNT_CLASS_XOFF_CNT0_DEF                      0x0
#define RED_NI_CNT_CLASS_XOFF_CNT0_FLD_                     15,0
#define RED_NI1_CNT_CLASS_XOFF_CNT0                         0x52049
#define RED_NI2_CNT_CLASS_XOFF_CNT0                         0x54049
#define RED_NI3_CNT_CLASS_XOFF_CNT0                         0x56049


#define RED_NI_CNT_CLASS_XOFF_CNT1_OFFSET                   0x004a
#define RED_NI_CNT_CLASS_XOFF_CNT1_SZ                       16
#define RED_NI0_CNT_CLASS_XOFF_CNT1                         0x5004a
#define RED_NI_CNT_CLASS_XOFF_CNT1_DEF                      0x0
#define RED_NI_CNT_CLASS_XOFF_CNT1_FLD_                     15,0
#define RED_NI1_CNT_CLASS_XOFF_CNT1                         0x5204a
#define RED_NI2_CNT_CLASS_XOFF_CNT1                         0x5404a
#define RED_NI3_CNT_CLASS_XOFF_CNT1                         0x5604a


#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_OFFSET          0x004b
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_SZ              24
#define RED_NI0_CNT_CLASS_XOFF_DURATION_CNT0                0x5004b
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_DEF             0x0
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_FLD_            23,0
#define RED_NI1_CNT_CLASS_XOFF_DURATION_CNT0                0x5204b
#define RED_NI2_CNT_CLASS_XOFF_DURATION_CNT0                0x5404b
#define RED_NI3_CNT_CLASS_XOFF_DURATION_CNT0                0x5604b


#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_OFFSET          0x004c
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_SZ              24
#define RED_NI0_CNT_CLASS_XOFF_DURATION_CNT1                0x5004c
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_DEF             0x0
#define RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_FLD_            23,0
#define RED_NI1_CNT_CLASS_XOFF_DURATION_CNT1                0x5204c
#define RED_NI2_CNT_CLASS_XOFF_DURATION_CNT1                0x5404c
#define RED_NI3_CNT_CLASS_XOFF_DURATION_CNT1                0x5604c


#define RED_NI_STA_TX_CLASS_XOFF_OFFSET                     0x004d
#define RED_NI_STA_TX_CLASS_XOFF_SZ                         9
#define RED_NI0_STA_TX_CLASS_XOFF                           0x5004d
#define RED_NI_STA_TX_CLASS_XOFF_DEF                        0x0
#define RED_NI_STA_TX_CLASS_XOFF_FLD_                       8,0
#define RED_NI1_STA_TX_CLASS_XOFF                           0x5204d
#define RED_NI2_STA_TX_CLASS_XOFF                           0x5404d
#define RED_NI3_STA_TX_CLASS_XOFF                           0x5604d


#define RED_NI_STA_RX_CLASS_XOFF_OFFSET                     0x004e
#define RED_NI_STA_RX_CLASS_XOFF_SZ                         9
#define RED_NI0_STA_RX_CLASS_XOFF                           0x5004e
#define RED_NI_STA_RX_CLASS_XOFF_DEF                        0x0
#define RED_NI_STA_RX_CLASS_XOFF_FLD_                       8,0
#define RED_NI1_STA_RX_CLASS_XOFF                           0x5204e
#define RED_NI2_STA_RX_CLASS_XOFF                           0x5404e
#define RED_NI3_STA_RX_CLASS_XOFF                           0x5604e


#define RED_NI_DHS_RX_FCOE_CNT_OFFSET                       0x0050
#define RED_NI_DHS_RX_FCOE_CNT_ARRAYSIZE                    4
#define RED_NI_DHS_RX_FCOE_CNT_ARRAYSKIP                    2
#define RED_NI_DHS_RX_FCOE_CNT_SZ                           36
#define RED_NI0_DHS_RX_FCOE_CNT                             0x50050
#define RED_NI0_DHS_RX_FCOE_CNT_00                          0x50050
#define RED_NI_DHS_RX_FCOE_CNT_00_DEF                       0x0
#define RED_NI0_DHS_RX_FCOE_CNT_01                          0x50051
#define RED_NI_DHS_RX_FCOE_CNT_01_DEF                       0x0
#define RED_NI_DHS_RX_FCOE_CNT_FLD_                         35,0
#define RED_NI_DHS_RX_FCOE_CNT_00_FLD__00                   31,0
#define RED_NI_DHS_RX_FCOE_CNT_01_FLD__01                   3,0
#define RED_NI1_DHS_RX_FCOE_CNT                             0x52050
#define RED_NI1_DHS_RX_FCOE_CNT_00                          0x52050
#define RED_NI1_DHS_RX_FCOE_CNT_01                          0x52051
#define RED_NI2_DHS_RX_FCOE_CNT                             0x54050
#define RED_NI2_DHS_RX_FCOE_CNT_00                          0x54050
#define RED_NI2_DHS_RX_FCOE_CNT_01                          0x54051
#define RED_NI3_DHS_RX_FCOE_CNT                             0x56050
#define RED_NI3_DHS_RX_FCOE_CNT_00                          0x56050
#define RED_NI3_DHS_RX_FCOE_CNT_01                          0x56051
#define RED_NI_DHS_RX_FCOE_CNT__ENUM_FCOE_BYTE_COUNT        0
#define RED_NI_DHS_RX_FCOE_CNT__ENUM_FCOE_PKT_COUNT         1
#define RED_NI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_BYTE_COUNT    2
#define RED_NI_DHS_RX_FCOE_CNT__ENUM_NON_FCOE_PKT_COUNT     3


#define RED_NI_STA_STAT_UPPER_OFFSET                        0x0058
#define RED_NI_STA_STAT_UPPER_SZ                            4
#define RED_NI0_STA_STAT_UPPER                              0x50058
#define RED_NI_STA_STAT_UPPER_DEF                           0x0
#define RED_NI_STA_STAT_UPPER_FLD_                          3,0
#define RED_NI1_STA_STAT_UPPER                              0x52058
#define RED_NI2_STA_STAT_UPPER                              0x54058
#define RED_NI3_STA_STAT_UPPER                              0x56058


#define RED_NI_DHS_MAC_STAT_OFFSET                          0x0080
#define RED_NI_DHS_MAC_STAT_ARRAYSIZE                       53
#define RED_NI_DHS_MAC_STAT_ARRAYSKIP                       2
#define RED_NI_DHS_MAC_STAT_SZ                              36
#define RED_NI0_DHS_MAC_STAT                                0x50080
#define RED_NI0_DHS_MAC_STAT_00                             0x50080
#define RED_NI_DHS_MAC_STAT_00_DEF                          0x0
#define RED_NI0_DHS_MAC_STAT_01                             0x50081
#define RED_NI_DHS_MAC_STAT_01_DEF                          0x0
#define RED_NI_DHS_MAC_STAT_FLD_                            35,0
#define RED_NI_DHS_MAC_STAT_00_FLD__00                      31,0
#define RED_NI_DHS_MAC_STAT_01_FLD__01                      3,0
#define RED_NI1_DHS_MAC_STAT                                0x52080
#define RED_NI1_DHS_MAC_STAT_00                             0x52080
#define RED_NI1_DHS_MAC_STAT_01                             0x52081
#define RED_NI2_DHS_MAC_STAT                                0x54080
#define RED_NI2_DHS_MAC_STAT_00                             0x54080
#define RED_NI2_DHS_MAC_STAT_01                             0x54081
#define RED_NI3_DHS_MAC_STAT                                0x56080
#define RED_NI3_DHS_MAC_STAT_00                             0x56080
#define RED_NI3_DHS_MAC_STAT_01                             0x56081


#define RED_NI_DHS_MDIO_OFFSET                              0x0100
#define RED_NI_DHS_MDIO_ARRAYSIZE                           4
#define RED_NI_DHS_MDIO_ARRAYSKIP                           1
#define RED_NI_DHS_MDIO_SZ                                  16
#define RED_NI0_DHS_MDIO                                    0x50100
#define RED_NI_DHS_MDIO_DEF                                 0x0
#define RED_NI_DHS_MDIO_FLD_                                15,0
#define RED_NI1_DHS_MDIO                                    0x52100
#define RED_NI2_DHS_MDIO                                    0x54100
#define RED_NI3_DHS_MDIO                                    0x56100


#define RED_NI_MDIO_MASTER_OFFSET                           0x0104
#define RED_NI_MDIO_MASTER_SZ                               17
#define RED_NI0_MDIO_MASTER                                 0x50104
#define RED_NI_MDIO_MASTER_DEF                              0x16404
#define RED_NI_MDIO_MASTER_FLD_CLK_HOLD                     7,0
#define RED_NI_MDIO_MASTER_FLD_CLK_DIV                      15,8
#define RED_NI_MDIO_MASTER_FLD_SW_RST                       16
#define RED_NI1_MDIO_MASTER                                 0x52104
#define RED_NI2_MDIO_MASTER                                 0x54104
#define RED_NI3_MDIO_MASTER                                 0x56104


#define RED_NI_CFG_EG_NSPI_TIMER_OFFSET                     0x0105
#define RED_NI_CFG_EG_NSPI_TIMER_SZ                         16
#define RED_NI0_CFG_EG_NSPI_TIMER                           0x50105
#define RED_NI_CFG_EG_NSPI_TIMER_DEF                        0x20
#define RED_NI_CFG_EG_NSPI_TIMER_FLD_                       15,0
#define RED_NI1_CFG_EG_NSPI_TIMER                           0x52105
#define RED_NI2_CFG_EG_NSPI_TIMER                           0x54105
#define RED_NI3_CFG_EG_NSPI_TIMER                           0x56105


#define RED_NI_CFG_OFFSET                                   0x0106
#define RED_NI_CFG_SZ                                       1
#define RED_NI0_CFG                                         0x50106
#define RED_NI_CFG_DEF                                      0x1
#define RED_NI_CFG_FLD_DROP_ON_ERR                          0
#define RED_NI1_CFG                                         0x52106
#define RED_NI2_CFG                                         0x54106
#define RED_NI3_CFG                                         0x56106


#define RED_NI_CFG_ETH_TYPE_FCOE_OFFSET                     0x0107
#define RED_NI_CFG_ETH_TYPE_FCOE_SZ                         16
#define RED_NI0_CFG_ETH_TYPE_FCOE                           0x50107
#define RED_NI_CFG_ETH_TYPE_FCOE_DEF                        0x8906
#define RED_NI_CFG_ETH_TYPE_FCOE_FLD_                       15,0
#define RED_NI1_CFG_ETH_TYPE_FCOE                           0x52107
#define RED_NI2_CFG_ETH_TYPE_FCOE                           0x54107
#define RED_NI3_CFG_ETH_TYPE_FCOE                           0x56107


#define RED_NI_CFG_ETH_TYPE_VNTAG_OFFSET                    0x0108
#define RED_NI_CFG_ETH_TYPE_VNTAG_SZ                        16
#define RED_NI0_CFG_ETH_TYPE_VNTAG                          0x50108
#define RED_NI_CFG_ETH_TYPE_VNTAG_DEF                       0x564e
#define RED_NI_CFG_ETH_TYPE_VNTAG_FLD_                      15,0
#define RED_NI1_CFG_ETH_TYPE_VNTAG                          0x52108
#define RED_NI2_CFG_ETH_TYPE_VNTAG                          0x54108
#define RED_NI3_CFG_ETH_TYPE_VNTAG                          0x56108


#define RED_NI_CFG_ETH_TYPE_STAG_OFFSET                     0x0109
#define RED_NI_CFG_ETH_TYPE_STAG_SZ                         16
#define RED_NI0_CFG_ETH_TYPE_STAG                           0x50109
#define RED_NI_CFG_ETH_TYPE_STAG_DEF                        0x88a8
#define RED_NI_CFG_ETH_TYPE_STAG_FLD_                       15,0
#define RED_NI1_CFG_ETH_TYPE_STAG                           0x52109
#define RED_NI2_CFG_ETH_TYPE_STAG                           0x54109
#define RED_NI3_CFG_ETH_TYPE_STAG                           0x56109


#define RED_NI_CFG_ETH_TYPE_CMD_OFFSET                      0x010a
#define RED_NI_CFG_ETH_TYPE_CMD_SZ                          16
#define RED_NI0_CFG_ETH_TYPE_CMD                            0x5010a
#define RED_NI_CFG_ETH_TYPE_CMD_DEF                         0x8850
#define RED_NI_CFG_ETH_TYPE_CMD_FLD_                        15,0
#define RED_NI1_CFG_ETH_TYPE_CMD                            0x5210a
#define RED_NI2_CFG_ETH_TYPE_CMD                            0x5410a
#define RED_NI3_CFG_ETH_TYPE_CMD                            0x5610a


#define RED_NI_CFG_ETH_TYPE_CMTAG_OFFSET                    0x010b
#define RED_NI_CFG_ETH_TYPE_CMTAG_SZ                        16
#define RED_NI0_CFG_ETH_TYPE_CMTAG                          0x5010b
#define RED_NI_CFG_ETH_TYPE_CMTAG_DEF                       0x8904
#define RED_NI_CFG_ETH_TYPE_CMTAG_FLD_                      15,0
#define RED_NI1_CFG_ETH_TYPE_CMTAG                          0x5210b
#define RED_NI2_CFG_ETH_TYPE_CMTAG                          0x5410b
#define RED_NI3_CFG_ETH_TYPE_CMTAG                          0x5610b


#define RED_NI_CFG_MAX_CMD_SIZE_OFFSET                      0x010c
#define RED_NI_CFG_MAX_CMD_SIZE_SZ                          8
#define RED_NI0_CFG_MAX_CMD_SIZE                            0x5010c
#define RED_NI_CFG_MAX_CMD_SIZE_DEF                         0x4
#define RED_NI_CFG_MAX_CMD_SIZE_FLD_                        7,0
#define RED_NI1_CFG_MAX_CMD_SIZE                            0x5210c
#define RED_NI2_CFG_MAX_CMD_SIZE                            0x5410c
#define RED_NI3_CFG_MAX_CMD_SIZE                            0x5610c


#define RED_NI_CFG_DEBUG_PORT_OFFSET                        0x010d
#define RED_NI_CFG_DEBUG_PORT_SZ                            6
#define RED_NI0_CFG_DEBUG_PORT                              0x5010d
#define RED_NI_CFG_DEBUG_PORT_DEF                           0x0
#define RED_NI_CFG_DEBUG_PORT_FLD_EN                        0
#define RED_NI_CFG_DEBUG_PORT_FLD_SELECT                    3,1
#define RED_NI_CFG_DEBUG_PORT_FLD_FIN_ENABLE                4
#define RED_NI_CFG_DEBUG_PORT_FLD_FOUT_ENABLE               5
#define RED_NI1_CFG_DEBUG_PORT                              0x5210d
#define RED_NI2_CFG_DEBUG_PORT                              0x5410d
#define RED_NI3_CFG_DEBUG_PORT                              0x5610d


#define RED_NI_DHS_FIN_OFFSET                               0x0110
#define RED_NI_DHS_FIN_SZ                                   70
#define RED_NI0_DHS_FIN                                     0x50110
#define RED_NI0_DHS_FIN_00                                  0x50110
#define RED_NI_DHS_FIN_00_DEF                               0x0
#define RED_NI0_DHS_FIN_01                                  0x50111
#define RED_NI_DHS_FIN_01_DEF                               0x0
#define RED_NI0_DHS_FIN_02                                  0x50112
#define RED_NI_DHS_FIN_02_DEF                               0x0
#define RED_NI_DHS_FIN_FLD_                                 69,0
#define RED_NI_DHS_FIN_00_FLD__00                           31,0
#define RED_NI_DHS_FIN_01_FLD__01                           31,0
#define RED_NI_DHS_FIN_02_FLD__02                           5,0
#define RED_NI1_DHS_FIN                                     0x52110
#define RED_NI1_DHS_FIN_00                                  0x52110
#define RED_NI1_DHS_FIN_01                                  0x52111
#define RED_NI1_DHS_FIN_02                                  0x52112
#define RED_NI2_DHS_FIN                                     0x54110
#define RED_NI2_DHS_FIN_00                                  0x54110
#define RED_NI2_DHS_FIN_01                                  0x54111
#define RED_NI2_DHS_FIN_02                                  0x54112
#define RED_NI3_DHS_FIN                                     0x56110
#define RED_NI3_DHS_FIN_00                                  0x56110
#define RED_NI3_DHS_FIN_01                                  0x56111
#define RED_NI3_DHS_FIN_02                                  0x56112


#define RED_NI_DHS_FOUT_OFFSET                              0x0114
#define RED_NI_DHS_FOUT_SZ                                  70
#define RED_NI0_DHS_FOUT                                    0x50114
#define RED_NI0_DHS_FOUT_00                                 0x50114
#define RED_NI_DHS_FOUT_00_DEF                              0x0
#define RED_NI0_DHS_FOUT_01                                 0x50115
#define RED_NI_DHS_FOUT_01_DEF                              0x0
#define RED_NI0_DHS_FOUT_02                                 0x50116
#define RED_NI_DHS_FOUT_02_DEF                              0x0
#define RED_NI_DHS_FOUT_FLD_                                69,0
#define RED_NI_DHS_FOUT_00_FLD__00                          31,0
#define RED_NI_DHS_FOUT_01_FLD__01                          31,0
#define RED_NI_DHS_FOUT_02_FLD__02                          5,0
#define RED_NI1_DHS_FOUT                                    0x52114
#define RED_NI1_DHS_FOUT_00                                 0x52114
#define RED_NI1_DHS_FOUT_01                                 0x52115
#define RED_NI1_DHS_FOUT_02                                 0x52116
#define RED_NI2_DHS_FOUT                                    0x54114
#define RED_NI2_DHS_FOUT_00                                 0x54114
#define RED_NI2_DHS_FOUT_01                                 0x54115
#define RED_NI2_DHS_FOUT_02                                 0x54116
#define RED_NI3_DHS_FOUT                                    0x56114
#define RED_NI3_DHS_FOUT_00                                 0x56114
#define RED_NI3_DHS_FOUT_01                                 0x56115
#define RED_NI3_DHS_FOUT_02                                 0x56116


#define RED_NI_NI_VERSION_OFFSET                            0x0117
#define RED_NI_NI_VERSION_SZ                                32
#define RED_NI0_NI_VERSION                                  0x50117
#define RED_NI_NI_VERSION_DEF                               RDW_VERSION_MISC_NF_STA_DFLT
#define RED_NI_NI_VERSION_DEF_B                             RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_NI_NI_VERSION_FLD_                              31,0
#define RED_NI1_NI_VERSION                                  0x52117
#define RED_NI2_NI_VERSION                                  0x54117
#define RED_NI3_NI_VERSION                                  0x56117


#define RED_NI_STA_SPARE_OFFSET                             0x0118
#define RED_NI_STA_SPARE_SZ                                 32
#define RED_NI0_STA_SPARE                                   0x50118
#define RED_NI_STA_SPARE_DEF                                RDW_VERSION_MISC_NF_STA_DFLT
#define RED_NI_STA_SPARE_DEF_B                              RDW_VERSION_MISC_NF_STA_DFLT_REVB
#define RED_NI_STA_SPARE_FLD_                               31,0
#define RED_NI1_STA_SPARE                                   0x52118
#define RED_NI2_STA_SPARE                                   0x54118
#define RED_NI3_STA_SPARE                                   0x56118


#define RED_SS_CFG_FC_OFFSET                                0x0000
#define RED_SS_CFG_FC_SZ                                    15
#define RED_SS0_CFG_FC                                      0x60000
#define RED_SS_CFG_FC_DEF                                   0x0
#define RED_SS_CFG_FC_FLD_INIT                              0
#define RED_SS_CFG_FC_FLD_SIZE                              13,1
#define RED_SS_CFG_FC_FLD_MM_INIT                           14
#define RED_SS1_CFG_FC                                      0x64000
#define RED_SS2_CFG_FC                                      0x68000
#define RED_SS3_CFG_FC                                      0x6c000


#define RED_SS_WRO_FC_OFFSET                                0x0001
#define RED_SS_WRO_FC_SZ                                    26
#define RED_SS0_WRO_FC                                      0x60001
#define RED_SS_WRO_FC_DEF                                   0x0
#define RED_SS_WRO_FC_FLD_WRPTR                             12,0
#define RED_SS_WRO_FC_FLD_CNT                               25,13
#define RED_SS1_WRO_FC                                      0x64001
#define RED_SS2_WRO_FC                                      0x68001
#define RED_SS3_WRO_FC                                      0x6c001


#define RED_SS_CFG_FRM_TO_OFFSET                            0x0002
#define RED_SS_CFG_FRM_TO_SZ                                11
#define RED_SS0_CFG_FRM_TO                                  0x60002
#define RED_SS_CFG_FRM_TO_DEF                               0x0
#define RED_SS_CFG_FRM_TO_FLD_VALUE                         3,0
#define RED_SS_CFG_FRM_TO_FLD_BASE                          7,4
#define RED_SS_CFG_FRM_TO_FLD_US_BASE                       8
#define RED_SS_CFG_FRM_TO_FLD_EN                            9
#define RED_SS_CFG_FRM_TO_FLD_FLUSH                         10
#define RED_SS1_CFG_FRM_TO                                  0x64002
#define RED_SS2_CFG_FRM_TO                                  0x68002
#define RED_SS3_CFG_FRM_TO                                  0x6c002


#define RED_SS_CFG_REQ_TO_OFFSET                            0x0003
#define RED_SS_CFG_REQ_TO_SZ                                10
#define RED_SS0_CFG_REQ_TO                                  0x60003
#define RED_SS_CFG_REQ_TO_DEF                               0x0
#define RED_SS_CFG_REQ_TO_FLD_VALUE                         3,0
#define RED_SS_CFG_REQ_TO_FLD_BASE                          7,4
#define RED_SS_CFG_REQ_TO_FLD_US_BASE                       8
#define RED_SS_CFG_REQ_TO_FLD_EN                            9
#define RED_SS1_CFG_REQ_TO                                  0x64003
#define RED_SS2_CFG_REQ_TO                                  0x68003
#define RED_SS3_CFG_REQ_TO                                  0x6c003


#define RED_SS_CFG_WR_PORT0_OFFSET                          0x0004
#define RED_SS_CFG_WR_PORT0_SZ                              21
#define RED_SS0_CFG_WR_PORT0                                0x60004
#define RED_SS_CFG_WR_PORT0_DEF                             0x0
#define RED_SS_CFG_WR_PORT0_FLD_EN                          0
#define RED_SS_CFG_WR_PORT0_FLD_ERR_DISC                    1
#define RED_SS_CFG_WR_PORT0_FLD_CT                          5,2
#define RED_SS_CFG_WR_PORT0_FLD_CT_MIN                      19,6
#define RED_SS_CFG_WR_PORT0_FLD_EM_STOP_EN                  20
#define RED_SS1_CFG_WR_PORT0                                0x64004
#define RED_SS2_CFG_WR_PORT0                                0x68004
#define RED_SS3_CFG_WR_PORT0                                0x6c004


#define RED_SS_CFG_CLASS_MAX0_OFFSET                        0x0005
#define RED_SS_CFG_CLASS_MAX0_SZ                            31
#define RED_SS0_CFG_CLASS_MAX0                              0x60005
#define RED_SS_CFG_CLASS_MAX0_DEF                           0x0
#define RED_SS_CFG_CLASS_MAX0_FLD_CELLS0                    6,0
#define RED_SS_CFG_CLASS_MAX0_FLD_CELLS1                    14,8
#define RED_SS_CFG_CLASS_MAX0_FLD_CELLS2                    22,16
#define RED_SS_CFG_CLASS_MAX0_FLD_CELLS3                    30,24
#define RED_SS1_CFG_CLASS_MAX0                              0x64005
#define RED_SS2_CFG_CLASS_MAX0                              0x68005
#define RED_SS3_CFG_CLASS_MAX0                              0x6c005


#define RED_SS_CFG_RESRC0_OFFSET                            0x0006
#define RED_SS_CFG_RESRC0_SZ                                8
#define RED_SS0_CFG_RESRC0                                  0x60006
#define RED_SS_CFG_RESRC0_DEF                               0x0
#define RED_SS_CFG_RESRC0_FLD_MAP                           7,0
#define RED_SS1_CFG_RESRC0                                  0x64006
#define RED_SS2_CFG_RESRC0                                  0x68006
#define RED_SS3_CFG_RESRC0                                  0x6c006


#define RED_SS_CFG_FRH0_INFO0_OFFSET                        0x0007
#define RED_SS_CFG_FRH0_INFO0_SZ                            25
#define RED_SS0_CFG_FRH0_INFO0                              0x60007
#define RED_SS_CFG_FRH0_INFO0_DEF                           0x0
#define RED_SS_CFG_FRH0_INFO0_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH0_INFO0_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH0_INFO0_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH0_INFO0_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH0_INFO0_FLD_ACTION                    24
#define RED_SS1_CFG_FRH0_INFO0                              0x64007
#define RED_SS2_CFG_FRH0_INFO0                              0x68007
#define RED_SS3_CFG_FRH0_INFO0                              0x6c007


#define RED_SS_CFG_FRH1_INFO0_OFFSET                        0x0008
#define RED_SS_CFG_FRH1_INFO0_SZ                            25
#define RED_SS0_CFG_FRH1_INFO0                              0x60008
#define RED_SS_CFG_FRH1_INFO0_DEF                           0x0
#define RED_SS_CFG_FRH1_INFO0_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH1_INFO0_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH1_INFO0_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH1_INFO0_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH1_INFO0_FLD_ACTION                    24
#define RED_SS1_CFG_FRH1_INFO0                              0x64008
#define RED_SS2_CFG_FRH1_INFO0                              0x68008
#define RED_SS3_CFG_FRH1_INFO0                              0x6c008


#define RED_SS_CFG_FRH2_INFO0_OFFSET                        0x0009
#define RED_SS_CFG_FRH2_INFO0_SZ                            25
#define RED_SS0_CFG_FRH2_INFO0                              0x60009
#define RED_SS_CFG_FRH2_INFO0_DEF                           0x0
#define RED_SS_CFG_FRH2_INFO0_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH2_INFO0_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH2_INFO0_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH2_INFO0_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH2_INFO0_FLD_ACTION                    24
#define RED_SS1_CFG_FRH2_INFO0                              0x64009
#define RED_SS2_CFG_FRH2_INFO0                              0x68009
#define RED_SS3_CFG_FRH2_INFO0                              0x6c009


#define RED_SS_CFG_FRH3_INFO0_OFFSET                        0x000a
#define RED_SS_CFG_FRH3_INFO0_SZ                            25
#define RED_SS0_CFG_FRH3_INFO0                              0x6000a
#define RED_SS_CFG_FRH3_INFO0_DEF                           0x0
#define RED_SS_CFG_FRH3_INFO0_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH3_INFO0_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH3_INFO0_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH3_INFO0_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH3_INFO0_FLD_ACTION                    24
#define RED_SS1_CFG_FRH3_INFO0                              0x6400a
#define RED_SS2_CFG_FRH3_INFO0                              0x6800a
#define RED_SS3_CFG_FRH3_INFO0                              0x6c00a


#define RED_SS_CFG_GLB_PAUSE0_OFFSET                        0x000b
#define RED_SS_CFG_GLB_PAUSE0_SZ                            24
#define RED_SS0_CFG_GLB_PAUSE0                              0x6000b
#define RED_SS_CFG_GLB_PAUSE0_DEF                           0x0
#define RED_SS_CFG_GLB_PAUSE0_FLD_FRH                       3,0
#define RED_SS_CFG_GLB_PAUSE0_FLD_CLASSES                   7,4
#define RED_SS_CFG_GLB_PAUSE0_FLD_THRESHOLD                 15,8
#define RED_SS_CFG_GLB_PAUSE0_FLD_TOTAL_CELLS               23,16
#define RED_SS1_CFG_GLB_PAUSE0                              0x6400b
#define RED_SS2_CFG_GLB_PAUSE0                              0x6800b
#define RED_SS3_CFG_GLB_PAUSE0                              0x6c00b


#define RED_SS_CFG_MCAST0_OFFSET                            0x000c
#define RED_SS_CFG_MCAST0_SZ                                13
#define RED_SS0_CFG_MCAST0                                  0x6000c
#define RED_SS_CFG_MCAST0_DEF                               0x0
#define RED_SS_CFG_MCAST0_FLD_DROP_THRESHOLD                7,0
#define RED_SS_CFG_MCAST0_FLD_DROP_EN                       12,8
#define RED_SS1_CFG_MCAST0                                  0x6400c
#define RED_SS2_CFG_MCAST0                                  0x6800c
#define RED_SS3_CFG_MCAST0                                  0x6c00c


#define RED_SS_STA_FRH0_PORT0_OFFSET                        0x000d
#define RED_SS_STA_FRH0_PORT0_SZ                            12
#define RED_SS0_STA_FRH0_PORT0                              0x6000d
#define RED_SS_STA_FRH0_PORT0_DEF                           0x0
#define RED_SS_STA_FRH0_PORT0_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH0_PORT0                              0x6400d
#define RED_SS2_STA_FRH0_PORT0                              0x6800d
#define RED_SS3_STA_FRH0_PORT0                              0x6c00d


#define RED_SS_STA_FRH1_PORT0_OFFSET                        0x000e
#define RED_SS_STA_FRH1_PORT0_SZ                            12
#define RED_SS0_STA_FRH1_PORT0                              0x6000e
#define RED_SS_STA_FRH1_PORT0_DEF                           0x0
#define RED_SS_STA_FRH1_PORT0_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH1_PORT0                              0x6400e
#define RED_SS2_STA_FRH1_PORT0                              0x6800e
#define RED_SS3_STA_FRH1_PORT0                              0x6c00e


#define RED_SS_STA_FRH2_PORT0_OFFSET                        0x000f
#define RED_SS_STA_FRH2_PORT0_SZ                            12
#define RED_SS0_STA_FRH2_PORT0                              0x6000f
#define RED_SS_STA_FRH2_PORT0_DEF                           0x0
#define RED_SS_STA_FRH2_PORT0_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH2_PORT0                              0x6400f
#define RED_SS2_STA_FRH2_PORT0                              0x6800f
#define RED_SS3_STA_FRH2_PORT0                              0x6c00f


#define RED_SS_STA_FRH3_PORT0_OFFSET                        0x0010
#define RED_SS_STA_FRH3_PORT0_SZ                            12
#define RED_SS0_STA_FRH3_PORT0                              0x60010
#define RED_SS_STA_FRH3_PORT0_DEF                           0x0
#define RED_SS_STA_FRH3_PORT0_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH3_PORT0                              0x64010
#define RED_SS2_STA_FRH3_PORT0                              0x68010
#define RED_SS3_STA_FRH3_PORT0                              0x6c010


#define RED_SS_STA_MCAST0_OFFSET                            0x0011
#define RED_SS_STA_MCAST0_SZ                                12
#define RED_SS0_STA_MCAST0                                  0x60011
#define RED_SS_STA_MCAST0_DEF                               0x0
#define RED_SS_STA_MCAST0_FLD_BUSY_CNT                      11,0
#define RED_SS1_STA_MCAST0                                  0x64011
#define RED_SS2_STA_MCAST0                                  0x68011
#define RED_SS3_STA_MCAST0                                  0x6c011


#define RED_SS_CFG_WR_PORT1_OFFSET                          0x0012
#define RED_SS_CFG_WR_PORT1_SZ                              21
#define RED_SS0_CFG_WR_PORT1                                0x60012
#define RED_SS_CFG_WR_PORT1_DEF                             0x0
#define RED_SS_CFG_WR_PORT1_FLD_EN                          0
#define RED_SS_CFG_WR_PORT1_FLD_ERR_DISC                    1
#define RED_SS_CFG_WR_PORT1_FLD_CT                          5,2
#define RED_SS_CFG_WR_PORT1_FLD_CT_MIN                      19,6
#define RED_SS_CFG_WR_PORT1_FLD_EM_STOP_EN                  20
#define RED_SS1_CFG_WR_PORT1                                0x64012
#define RED_SS2_CFG_WR_PORT1                                0x68012
#define RED_SS3_CFG_WR_PORT1                                0x6c012


#define RED_SS_CFG_CLASS_MAX1_OFFSET                        0x0013
#define RED_SS_CFG_CLASS_MAX1_SZ                            31
#define RED_SS0_CFG_CLASS_MAX1                              0x60013
#define RED_SS_CFG_CLASS_MAX1_DEF                           0x0
#define RED_SS_CFG_CLASS_MAX1_FLD_CELLS0                    6,0
#define RED_SS_CFG_CLASS_MAX1_FLD_CELLS1                    14,8
#define RED_SS_CFG_CLASS_MAX1_FLD_CELLS2                    22,16
#define RED_SS_CFG_CLASS_MAX1_FLD_CELLS3                    30,24
#define RED_SS1_CFG_CLASS_MAX1                              0x64013
#define RED_SS2_CFG_CLASS_MAX1                              0x68013
#define RED_SS3_CFG_CLASS_MAX1                              0x6c013


#define RED_SS_CFG_RESRC1_OFFSET                            0x0014
#define RED_SS_CFG_RESRC1_SZ                                8
#define RED_SS0_CFG_RESRC1                                  0x60014
#define RED_SS_CFG_RESRC1_DEF                               0x0
#define RED_SS_CFG_RESRC1_FLD_MAP                           7,0
#define RED_SS1_CFG_RESRC1                                  0x64014
#define RED_SS2_CFG_RESRC1                                  0x68014
#define RED_SS3_CFG_RESRC1                                  0x6c014


#define RED_SS_CFG_FRH0_INFO1_OFFSET                        0x0015
#define RED_SS_CFG_FRH0_INFO1_SZ                            25
#define RED_SS0_CFG_FRH0_INFO1                              0x60015
#define RED_SS_CFG_FRH0_INFO1_DEF                           0x0
#define RED_SS_CFG_FRH0_INFO1_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH0_INFO1_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH0_INFO1_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH0_INFO1_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH0_INFO1_FLD_ACTION                    24
#define RED_SS1_CFG_FRH0_INFO1                              0x64015
#define RED_SS2_CFG_FRH0_INFO1                              0x68015
#define RED_SS3_CFG_FRH0_INFO1                              0x6c015


#define RED_SS_CFG_FRH1_INFO1_OFFSET                        0x0016
#define RED_SS_CFG_FRH1_INFO1_SZ                            25
#define RED_SS0_CFG_FRH1_INFO1                              0x60016
#define RED_SS_CFG_FRH1_INFO1_DEF                           0x0
#define RED_SS_CFG_FRH1_INFO1_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH1_INFO1_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH1_INFO1_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH1_INFO1_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH1_INFO1_FLD_ACTION                    24
#define RED_SS1_CFG_FRH1_INFO1                              0x64016
#define RED_SS2_CFG_FRH1_INFO1                              0x68016
#define RED_SS3_CFG_FRH1_INFO1                              0x6c016


#define RED_SS_CFG_FRH2_INFO1_OFFSET                        0x0017
#define RED_SS_CFG_FRH2_INFO1_SZ                            25
#define RED_SS0_CFG_FRH2_INFO1                              0x60017
#define RED_SS_CFG_FRH2_INFO1_DEF                           0x0
#define RED_SS_CFG_FRH2_INFO1_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH2_INFO1_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH2_INFO1_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH2_INFO1_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH2_INFO1_FLD_ACTION                    24
#define RED_SS1_CFG_FRH2_INFO1                              0x64017
#define RED_SS2_CFG_FRH2_INFO1                              0x68017
#define RED_SS3_CFG_FRH2_INFO1                              0x6c017


#define RED_SS_CFG_FRH3_INFO1_OFFSET                        0x0018
#define RED_SS_CFG_FRH3_INFO1_SZ                            25
#define RED_SS0_CFG_FRH3_INFO1                              0x60018
#define RED_SS_CFG_FRH3_INFO1_DEF                           0x0
#define RED_SS_CFG_FRH3_INFO1_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH3_INFO1_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH3_INFO1_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH3_INFO1_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH3_INFO1_FLD_ACTION                    24
#define RED_SS1_CFG_FRH3_INFO1                              0x64018
#define RED_SS2_CFG_FRH3_INFO1                              0x68018
#define RED_SS3_CFG_FRH3_INFO1                              0x6c018


#define RED_SS_CFG_GLB_PAUSE1_OFFSET                        0x0019
#define RED_SS_CFG_GLB_PAUSE1_SZ                            24
#define RED_SS0_CFG_GLB_PAUSE1                              0x60019
#define RED_SS_CFG_GLB_PAUSE1_DEF                           0x0
#define RED_SS_CFG_GLB_PAUSE1_FLD_FRH                       3,0
#define RED_SS_CFG_GLB_PAUSE1_FLD_CLASSES                   7,4
#define RED_SS_CFG_GLB_PAUSE1_FLD_THRESHOLD                 15,8
#define RED_SS_CFG_GLB_PAUSE1_FLD_TOTAL_CELLS               23,16
#define RED_SS1_CFG_GLB_PAUSE1                              0x64019
#define RED_SS2_CFG_GLB_PAUSE1                              0x68019
#define RED_SS3_CFG_GLB_PAUSE1                              0x6c019


#define RED_SS_CFG_MCAST1_OFFSET                            0x001a
#define RED_SS_CFG_MCAST1_SZ                                13
#define RED_SS0_CFG_MCAST1                                  0x6001a
#define RED_SS_CFG_MCAST1_DEF                               0x0
#define RED_SS_CFG_MCAST1_FLD_DROP_THRESHOLD                7,0
#define RED_SS_CFG_MCAST1_FLD_DROP_EN                       12,8
#define RED_SS1_CFG_MCAST1                                  0x6401a
#define RED_SS2_CFG_MCAST1                                  0x6801a
#define RED_SS3_CFG_MCAST1                                  0x6c01a


#define RED_SS_STA_FRH0_PORT1_OFFSET                        0x001b
#define RED_SS_STA_FRH0_PORT1_SZ                            12
#define RED_SS0_STA_FRH0_PORT1                              0x6001b
#define RED_SS_STA_FRH0_PORT1_DEF                           0x0
#define RED_SS_STA_FRH0_PORT1_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH0_PORT1                              0x6401b
#define RED_SS2_STA_FRH0_PORT1                              0x6801b
#define RED_SS3_STA_FRH0_PORT1                              0x6c01b


#define RED_SS_STA_FRH1_PORT1_OFFSET                        0x001c
#define RED_SS_STA_FRH1_PORT1_SZ                            12
#define RED_SS0_STA_FRH1_PORT1                              0x6001c
#define RED_SS_STA_FRH1_PORT1_DEF                           0x0
#define RED_SS_STA_FRH1_PORT1_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH1_PORT1                              0x6401c
#define RED_SS2_STA_FRH1_PORT1                              0x6801c
#define RED_SS3_STA_FRH1_PORT1                              0x6c01c


#define RED_SS_STA_FRH2_PORT1_OFFSET                        0x001d
#define RED_SS_STA_FRH2_PORT1_SZ                            12
#define RED_SS0_STA_FRH2_PORT1                              0x6001d
#define RED_SS_STA_FRH2_PORT1_DEF                           0x0
#define RED_SS_STA_FRH2_PORT1_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH2_PORT1                              0x6401d
#define RED_SS2_STA_FRH2_PORT1                              0x6801d
#define RED_SS3_STA_FRH2_PORT1                              0x6c01d


#define RED_SS_STA_FRH3_PORT1_OFFSET                        0x001e
#define RED_SS_STA_FRH3_PORT1_SZ                            12
#define RED_SS0_STA_FRH3_PORT1                              0x6001e
#define RED_SS_STA_FRH3_PORT1_DEF                           0x0
#define RED_SS_STA_FRH3_PORT1_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH3_PORT1                              0x6401e
#define RED_SS2_STA_FRH3_PORT1                              0x6801e
#define RED_SS3_STA_FRH3_PORT1                              0x6c01e


#define RED_SS_STA_MCAST1_OFFSET                            0x001f
#define RED_SS_STA_MCAST1_SZ                                12
#define RED_SS0_STA_MCAST1                                  0x6001f
#define RED_SS_STA_MCAST1_DEF                               0x0
#define RED_SS_STA_MCAST1_FLD_BUSY_CNT                      11,0
#define RED_SS1_STA_MCAST1                                  0x6401f
#define RED_SS2_STA_MCAST1                                  0x6801f
#define RED_SS3_STA_MCAST1                                  0x6c01f


#define RED_SS_CFG_WR_PORT2_OFFSET                          0x0020
#define RED_SS_CFG_WR_PORT2_SZ                              21
#define RED_SS0_CFG_WR_PORT2                                0x60020
#define RED_SS_CFG_WR_PORT2_DEF                             0x0
#define RED_SS_CFG_WR_PORT2_FLD_EN                          0
#define RED_SS_CFG_WR_PORT2_FLD_ERR_DISC                    1
#define RED_SS_CFG_WR_PORT2_FLD_CT                          5,2
#define RED_SS_CFG_WR_PORT2_FLD_CT_MIN                      19,6
#define RED_SS_CFG_WR_PORT2_FLD_EM_STOP_EN                  20
#define RED_SS1_CFG_WR_PORT2                                0x64020
#define RED_SS2_CFG_WR_PORT2                                0x68020
#define RED_SS3_CFG_WR_PORT2                                0x6c020


#define RED_SS_CFG_CLASS_MAX2_OFFSET                        0x0021
#define RED_SS_CFG_CLASS_MAX2_SZ                            31
#define RED_SS0_CFG_CLASS_MAX2                              0x60021
#define RED_SS_CFG_CLASS_MAX2_DEF                           0x0
#define RED_SS_CFG_CLASS_MAX2_FLD_CELLS0                    6,0
#define RED_SS_CFG_CLASS_MAX2_FLD_CELLS1                    14,8
#define RED_SS_CFG_CLASS_MAX2_FLD_CELLS2                    22,16
#define RED_SS_CFG_CLASS_MAX2_FLD_CELLS3                    30,24
#define RED_SS1_CFG_CLASS_MAX2                              0x64021
#define RED_SS2_CFG_CLASS_MAX2                              0x68021
#define RED_SS3_CFG_CLASS_MAX2                              0x6c021


#define RED_SS_CFG_RESRC2_OFFSET                            0x0022
#define RED_SS_CFG_RESRC2_SZ                                8
#define RED_SS0_CFG_RESRC2                                  0x60022
#define RED_SS_CFG_RESRC2_DEF                               0x0
#define RED_SS_CFG_RESRC2_FLD_MAP                           7,0
#define RED_SS1_CFG_RESRC2                                  0x64022
#define RED_SS2_CFG_RESRC2                                  0x68022
#define RED_SS3_CFG_RESRC2                                  0x6c022


#define RED_SS_CFG_FRH0_INFO2_OFFSET                        0x0023
#define RED_SS_CFG_FRH0_INFO2_SZ                            25
#define RED_SS0_CFG_FRH0_INFO2                              0x60023
#define RED_SS_CFG_FRH0_INFO2_DEF                           0x0
#define RED_SS_CFG_FRH0_INFO2_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH0_INFO2_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH0_INFO2_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH0_INFO2_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH0_INFO2_FLD_ACTION                    24
#define RED_SS1_CFG_FRH0_INFO2                              0x64023
#define RED_SS2_CFG_FRH0_INFO2                              0x68023
#define RED_SS3_CFG_FRH0_INFO2                              0x6c023


#define RED_SS_CFG_FRH1_INFO2_OFFSET                        0x0024
#define RED_SS_CFG_FRH1_INFO2_SZ                            25
#define RED_SS0_CFG_FRH1_INFO2                              0x60024
#define RED_SS_CFG_FRH1_INFO2_DEF                           0x0
#define RED_SS_CFG_FRH1_INFO2_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH1_INFO2_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH1_INFO2_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH1_INFO2_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH1_INFO2_FLD_ACTION                    24
#define RED_SS1_CFG_FRH1_INFO2                              0x64024
#define RED_SS2_CFG_FRH1_INFO2                              0x68024
#define RED_SS3_CFG_FRH1_INFO2                              0x6c024


#define RED_SS_CFG_FRH2_INFO2_OFFSET                        0x0025
#define RED_SS_CFG_FRH2_INFO2_SZ                            25
#define RED_SS0_CFG_FRH2_INFO2                              0x60025
#define RED_SS_CFG_FRH2_INFO2_DEF                           0x0
#define RED_SS_CFG_FRH2_INFO2_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH2_INFO2_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH2_INFO2_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH2_INFO2_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH2_INFO2_FLD_ACTION                    24
#define RED_SS1_CFG_FRH2_INFO2                              0x64025
#define RED_SS2_CFG_FRH2_INFO2                              0x68025
#define RED_SS3_CFG_FRH2_INFO2                              0x6c025


#define RED_SS_CFG_FRH3_INFO2_OFFSET                        0x0026
#define RED_SS_CFG_FRH3_INFO2_SZ                            25
#define RED_SS0_CFG_FRH3_INFO2                              0x60026
#define RED_SS_CFG_FRH3_INFO2_DEF                           0x0
#define RED_SS_CFG_FRH3_INFO2_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH3_INFO2_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH3_INFO2_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH3_INFO2_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH3_INFO2_FLD_ACTION                    24
#define RED_SS1_CFG_FRH3_INFO2                              0x64026
#define RED_SS2_CFG_FRH3_INFO2                              0x68026
#define RED_SS3_CFG_FRH3_INFO2                              0x6c026


#define RED_SS_CFG_GLB_PAUSE2_OFFSET                        0x0027
#define RED_SS_CFG_GLB_PAUSE2_SZ                            24
#define RED_SS0_CFG_GLB_PAUSE2                              0x60027
#define RED_SS_CFG_GLB_PAUSE2_DEF                           0x0
#define RED_SS_CFG_GLB_PAUSE2_FLD_FRH                       3,0
#define RED_SS_CFG_GLB_PAUSE2_FLD_CLASSES                   7,4
#define RED_SS_CFG_GLB_PAUSE2_FLD_THRESHOLD                 15,8
#define RED_SS_CFG_GLB_PAUSE2_FLD_TOTAL_CELLS               23,16
#define RED_SS1_CFG_GLB_PAUSE2                              0x64027
#define RED_SS2_CFG_GLB_PAUSE2                              0x68027
#define RED_SS3_CFG_GLB_PAUSE2                              0x6c027


#define RED_SS_CFG_MCAST2_OFFSET                            0x0028
#define RED_SS_CFG_MCAST2_SZ                                13
#define RED_SS0_CFG_MCAST2                                  0x60028
#define RED_SS_CFG_MCAST2_DEF                               0x0
#define RED_SS_CFG_MCAST2_FLD_DROP_THRESHOLD                7,0
#define RED_SS_CFG_MCAST2_FLD_DROP_EN                       12,8
#define RED_SS1_CFG_MCAST2                                  0x64028
#define RED_SS2_CFG_MCAST2                                  0x68028
#define RED_SS3_CFG_MCAST2                                  0x6c028


#define RED_SS_STA_FRH0_PORT2_OFFSET                        0x0029
#define RED_SS_STA_FRH0_PORT2_SZ                            12
#define RED_SS0_STA_FRH0_PORT2                              0x60029
#define RED_SS_STA_FRH0_PORT2_DEF                           0x0
#define RED_SS_STA_FRH0_PORT2_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH0_PORT2                              0x64029
#define RED_SS2_STA_FRH0_PORT2                              0x68029
#define RED_SS3_STA_FRH0_PORT2                              0x6c029


#define RED_SS_STA_FRH1_PORT2_OFFSET                        0x002a
#define RED_SS_STA_FRH1_PORT2_SZ                            12
#define RED_SS0_STA_FRH1_PORT2                              0x6002a
#define RED_SS_STA_FRH1_PORT2_DEF                           0x0
#define RED_SS_STA_FRH1_PORT2_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH1_PORT2                              0x6402a
#define RED_SS2_STA_FRH1_PORT2                              0x6802a
#define RED_SS3_STA_FRH1_PORT2                              0x6c02a


#define RED_SS_STA_FRH2_PORT2_OFFSET                        0x002b
#define RED_SS_STA_FRH2_PORT2_SZ                            12
#define RED_SS0_STA_FRH2_PORT2                              0x6002b
#define RED_SS_STA_FRH2_PORT2_DEF                           0x0
#define RED_SS_STA_FRH2_PORT2_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH2_PORT2                              0x6402b
#define RED_SS2_STA_FRH2_PORT2                              0x6802b
#define RED_SS3_STA_FRH2_PORT2                              0x6c02b


#define RED_SS_STA_FRH3_PORT2_OFFSET                        0x002c
#define RED_SS_STA_FRH3_PORT2_SZ                            12
#define RED_SS0_STA_FRH3_PORT2                              0x6002c
#define RED_SS_STA_FRH3_PORT2_DEF                           0x0
#define RED_SS_STA_FRH3_PORT2_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH3_PORT2                              0x6402c
#define RED_SS2_STA_FRH3_PORT2                              0x6802c
#define RED_SS3_STA_FRH3_PORT2                              0x6c02c


#define RED_SS_STA_MCAST2_OFFSET                            0x002d
#define RED_SS_STA_MCAST2_SZ                                12
#define RED_SS0_STA_MCAST2                                  0x6002d
#define RED_SS_STA_MCAST2_DEF                               0x0
#define RED_SS_STA_MCAST2_FLD_BUSY_CNT                      11,0
#define RED_SS1_STA_MCAST2                                  0x6402d
#define RED_SS2_STA_MCAST2                                  0x6802d
#define RED_SS3_STA_MCAST2                                  0x6c02d


#define RED_SS_CFG_WR_PORT3_OFFSET                          0x002e
#define RED_SS_CFG_WR_PORT3_SZ                              21
#define RED_SS0_CFG_WR_PORT3                                0x6002e
#define RED_SS_CFG_WR_PORT3_DEF                             0x0
#define RED_SS_CFG_WR_PORT3_FLD_EN                          0
#define RED_SS_CFG_WR_PORT3_FLD_ERR_DISC                    1
#define RED_SS_CFG_WR_PORT3_FLD_CT                          5,2
#define RED_SS_CFG_WR_PORT3_FLD_CT_MIN                      19,6
#define RED_SS_CFG_WR_PORT3_FLD_EM_STOP_EN                  20
#define RED_SS1_CFG_WR_PORT3                                0x6402e
#define RED_SS2_CFG_WR_PORT3                                0x6802e
#define RED_SS3_CFG_WR_PORT3                                0x6c02e


#define RED_SS_CFG_CLASS_MAX3_OFFSET                        0x002f
#define RED_SS_CFG_CLASS_MAX3_SZ                            31
#define RED_SS0_CFG_CLASS_MAX3                              0x6002f
#define RED_SS_CFG_CLASS_MAX3_DEF                           0x0
#define RED_SS_CFG_CLASS_MAX3_FLD_CELLS0                    6,0
#define RED_SS_CFG_CLASS_MAX3_FLD_CELLS1                    14,8
#define RED_SS_CFG_CLASS_MAX3_FLD_CELLS2                    22,16
#define RED_SS_CFG_CLASS_MAX3_FLD_CELLS3                    30,24
#define RED_SS1_CFG_CLASS_MAX3                              0x6402f
#define RED_SS2_CFG_CLASS_MAX3                              0x6802f
#define RED_SS3_CFG_CLASS_MAX3                              0x6c02f


#define RED_SS_CFG_RESRC3_OFFSET                            0x0030
#define RED_SS_CFG_RESRC3_SZ                                8
#define RED_SS0_CFG_RESRC3                                  0x60030
#define RED_SS_CFG_RESRC3_DEF                               0x0
#define RED_SS_CFG_RESRC3_FLD_MAP                           7,0
#define RED_SS1_CFG_RESRC3                                  0x64030
#define RED_SS2_CFG_RESRC3                                  0x68030
#define RED_SS3_CFG_RESRC3                                  0x6c030


#define RED_SS_CFG_FRH0_INFO3_OFFSET                        0x0031
#define RED_SS_CFG_FRH0_INFO3_SZ                            25
#define RED_SS0_CFG_FRH0_INFO3                              0x60031
#define RED_SS_CFG_FRH0_INFO3_DEF                           0x0
#define RED_SS_CFG_FRH0_INFO3_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH0_INFO3_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH0_INFO3_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH0_INFO3_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH0_INFO3_FLD_ACTION                    24
#define RED_SS1_CFG_FRH0_INFO3                              0x64031
#define RED_SS2_CFG_FRH0_INFO3                              0x68031
#define RED_SS3_CFG_FRH0_INFO3                              0x6c031


#define RED_SS_CFG_FRH1_INFO3_OFFSET                        0x0032
#define RED_SS_CFG_FRH1_INFO3_SZ                            25
#define RED_SS0_CFG_FRH1_INFO3                              0x60032
#define RED_SS_CFG_FRH1_INFO3_DEF                           0x0
#define RED_SS_CFG_FRH1_INFO3_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH1_INFO3_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH1_INFO3_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH1_INFO3_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH1_INFO3_FLD_ACTION                    24
#define RED_SS1_CFG_FRH1_INFO3                              0x64032
#define RED_SS2_CFG_FRH1_INFO3                              0x68032
#define RED_SS3_CFG_FRH1_INFO3                              0x6c032


#define RED_SS_CFG_FRH2_INFO3_OFFSET                        0x0033
#define RED_SS_CFG_FRH2_INFO3_SZ                            25
#define RED_SS0_CFG_FRH2_INFO3                              0x60033
#define RED_SS_CFG_FRH2_INFO3_DEF                           0x0
#define RED_SS_CFG_FRH2_INFO3_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH2_INFO3_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH2_INFO3_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH2_INFO3_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH2_INFO3_FLD_ACTION                    24
#define RED_SS1_CFG_FRH2_INFO3                              0x64033
#define RED_SS2_CFG_FRH2_INFO3                              0x68033
#define RED_SS3_CFG_FRH2_INFO3                              0x6c033


#define RED_SS_CFG_FRH3_INFO3_OFFSET                        0x0034
#define RED_SS_CFG_FRH3_INFO3_SZ                            25
#define RED_SS0_CFG_FRH3_INFO3                              0x60034
#define RED_SS_CFG_FRH3_INFO3_DEF                           0x0
#define RED_SS_CFG_FRH3_INFO3_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH3_INFO3_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH3_INFO3_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH3_INFO3_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH3_INFO3_FLD_ACTION                    24
#define RED_SS1_CFG_FRH3_INFO3                              0x64034
#define RED_SS2_CFG_FRH3_INFO3                              0x68034
#define RED_SS3_CFG_FRH3_INFO3                              0x6c034


#define RED_SS_CFG_GLB_PAUSE3_OFFSET                        0x0035
#define RED_SS_CFG_GLB_PAUSE3_SZ                            24
#define RED_SS0_CFG_GLB_PAUSE3                              0x60035
#define RED_SS_CFG_GLB_PAUSE3_DEF                           0x0
#define RED_SS_CFG_GLB_PAUSE3_FLD_FRH                       3,0
#define RED_SS_CFG_GLB_PAUSE3_FLD_CLASSES                   7,4
#define RED_SS_CFG_GLB_PAUSE3_FLD_THRESHOLD                 15,8
#define RED_SS_CFG_GLB_PAUSE3_FLD_TOTAL_CELLS               23,16
#define RED_SS1_CFG_GLB_PAUSE3                              0x64035
#define RED_SS2_CFG_GLB_PAUSE3                              0x68035
#define RED_SS3_CFG_GLB_PAUSE3                              0x6c035


#define RED_SS_CFG_MCAST3_OFFSET                            0x0036
#define RED_SS_CFG_MCAST3_SZ                                13
#define RED_SS0_CFG_MCAST3                                  0x60036
#define RED_SS_CFG_MCAST3_DEF                               0x0
#define RED_SS_CFG_MCAST3_FLD_DROP_THRESHOLD                7,0
#define RED_SS_CFG_MCAST3_FLD_DROP_EN                       12,8
#define RED_SS1_CFG_MCAST3                                  0x64036
#define RED_SS2_CFG_MCAST3                                  0x68036
#define RED_SS3_CFG_MCAST3                                  0x6c036


#define RED_SS_STA_FRH0_PORT3_OFFSET                        0x0037
#define RED_SS_STA_FRH0_PORT3_SZ                            12
#define RED_SS0_STA_FRH0_PORT3                              0x60037
#define RED_SS_STA_FRH0_PORT3_DEF                           0x0
#define RED_SS_STA_FRH0_PORT3_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH0_PORT3                              0x64037
#define RED_SS2_STA_FRH0_PORT3                              0x68037
#define RED_SS3_STA_FRH0_PORT3                              0x6c037


#define RED_SS_STA_FRH1_PORT3_OFFSET                        0x0038
#define RED_SS_STA_FRH1_PORT3_SZ                            12
#define RED_SS0_STA_FRH1_PORT3                              0x60038
#define RED_SS_STA_FRH1_PORT3_DEF                           0x0
#define RED_SS_STA_FRH1_PORT3_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH1_PORT3                              0x64038
#define RED_SS2_STA_FRH1_PORT3                              0x68038
#define RED_SS3_STA_FRH1_PORT3                              0x6c038


#define RED_SS_STA_FRH2_PORT3_OFFSET                        0x0039
#define RED_SS_STA_FRH2_PORT3_SZ                            12
#define RED_SS0_STA_FRH2_PORT3                              0x60039
#define RED_SS_STA_FRH2_PORT3_DEF                           0x0
#define RED_SS_STA_FRH2_PORT3_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH2_PORT3                              0x64039
#define RED_SS2_STA_FRH2_PORT3                              0x68039
#define RED_SS3_STA_FRH2_PORT3                              0x6c039


#define RED_SS_STA_FRH3_PORT3_OFFSET                        0x003a
#define RED_SS_STA_FRH3_PORT3_SZ                            12
#define RED_SS0_STA_FRH3_PORT3                              0x6003a
#define RED_SS_STA_FRH3_PORT3_DEF                           0x0
#define RED_SS_STA_FRH3_PORT3_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH3_PORT3                              0x6403a
#define RED_SS2_STA_FRH3_PORT3                              0x6803a
#define RED_SS3_STA_FRH3_PORT3                              0x6c03a


#define RED_SS_STA_MCAST3_OFFSET                            0x003b
#define RED_SS_STA_MCAST3_SZ                                12
#define RED_SS0_STA_MCAST3                                  0x6003b
#define RED_SS_STA_MCAST3_DEF                               0x0
#define RED_SS_STA_MCAST3_FLD_BUSY_CNT                      11,0
#define RED_SS1_STA_MCAST3                                  0x6403b
#define RED_SS2_STA_MCAST3                                  0x6803b
#define RED_SS3_STA_MCAST3                                  0x6c03b


#define RED_SS_CFG_WR_PORT4_OFFSET                          0x003c
#define RED_SS_CFG_WR_PORT4_SZ                              21
#define RED_SS0_CFG_WR_PORT4                                0x6003c
#define RED_SS_CFG_WR_PORT4_DEF                             0x0
#define RED_SS_CFG_WR_PORT4_FLD_EN                          0
#define RED_SS_CFG_WR_PORT4_FLD_ERR_DISC                    1
#define RED_SS_CFG_WR_PORT4_FLD_CT                          5,2
#define RED_SS_CFG_WR_PORT4_FLD_CT_MIN                      19,6
#define RED_SS_CFG_WR_PORT4_FLD_EM_STOP_EN                  20
#define RED_SS1_CFG_WR_PORT4                                0x6403c
#define RED_SS2_CFG_WR_PORT4                                0x6803c
#define RED_SS3_CFG_WR_PORT4                                0x6c03c


#define RED_SS_CFG_CLASS_MAX4_OFFSET                        0x003d
#define RED_SS_CFG_CLASS_MAX4_SZ                            31
#define RED_SS0_CFG_CLASS_MAX4                              0x6003d
#define RED_SS_CFG_CLASS_MAX4_DEF                           0x0
#define RED_SS_CFG_CLASS_MAX4_FLD_CELLS0                    6,0
#define RED_SS_CFG_CLASS_MAX4_FLD_CELLS1                    14,8
#define RED_SS_CFG_CLASS_MAX4_FLD_CELLS2                    22,16
#define RED_SS_CFG_CLASS_MAX4_FLD_CELLS3                    30,24
#define RED_SS1_CFG_CLASS_MAX4                              0x6403d
#define RED_SS2_CFG_CLASS_MAX4                              0x6803d
#define RED_SS3_CFG_CLASS_MAX4                              0x6c03d


#define RED_SS_CFG_RESRC4_OFFSET                            0x003e
#define RED_SS_CFG_RESRC4_SZ                                8
#define RED_SS0_CFG_RESRC4                                  0x6003e
#define RED_SS_CFG_RESRC4_DEF                               0x0
#define RED_SS_CFG_RESRC4_FLD_MAP                           7,0
#define RED_SS1_CFG_RESRC4                                  0x6403e
#define RED_SS2_CFG_RESRC4                                  0x6803e
#define RED_SS3_CFG_RESRC4                                  0x6c03e


#define RED_SS_CFG_FRH0_INFO4_OFFSET                        0x003f
#define RED_SS_CFG_FRH0_INFO4_SZ                            25
#define RED_SS0_CFG_FRH0_INFO4                              0x6003f
#define RED_SS_CFG_FRH0_INFO4_DEF                           0x0
#define RED_SS_CFG_FRH0_INFO4_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH0_INFO4_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH0_INFO4_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH0_INFO4_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH0_INFO4_FLD_ACTION                    24
#define RED_SS1_CFG_FRH0_INFO4                              0x6403f
#define RED_SS2_CFG_FRH0_INFO4                              0x6803f
#define RED_SS3_CFG_FRH0_INFO4                              0x6c03f


#define RED_SS_CFG_FRH1_INFO4_OFFSET                        0x0040
#define RED_SS_CFG_FRH1_INFO4_SZ                            25
#define RED_SS0_CFG_FRH1_INFO4                              0x60040
#define RED_SS_CFG_FRH1_INFO4_DEF                           0x0
#define RED_SS_CFG_FRH1_INFO4_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH1_INFO4_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH1_INFO4_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH1_INFO4_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH1_INFO4_FLD_ACTION                    24
#define RED_SS1_CFG_FRH1_INFO4                              0x64040
#define RED_SS2_CFG_FRH1_INFO4                              0x68040
#define RED_SS3_CFG_FRH1_INFO4                              0x6c040


#define RED_SS_CFG_FRH2_INFO4_OFFSET                        0x0041
#define RED_SS_CFG_FRH2_INFO4_SZ                            25
#define RED_SS0_CFG_FRH2_INFO4                              0x60041
#define RED_SS_CFG_FRH2_INFO4_DEF                           0x0
#define RED_SS_CFG_FRH2_INFO4_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH2_INFO4_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH2_INFO4_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH2_INFO4_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH2_INFO4_FLD_ACTION                    24
#define RED_SS1_CFG_FRH2_INFO4                              0x64041
#define RED_SS2_CFG_FRH2_INFO4                              0x68041
#define RED_SS3_CFG_FRH2_INFO4                              0x6c041


#define RED_SS_CFG_FRH3_INFO4_OFFSET                        0x0042
#define RED_SS_CFG_FRH3_INFO4_SZ                            25
#define RED_SS0_CFG_FRH3_INFO4                              0x60042
#define RED_SS_CFG_FRH3_INFO4_DEF                           0x0
#define RED_SS_CFG_FRH3_INFO4_FLD_TOTAL_CELLS               7,0
#define RED_SS_CFG_FRH3_INFO4_FLD_MEMBERS                   11,8
#define RED_SS_CFG_FRH3_INFO4_FLD_XOFF_THRESHOLD            19,12
#define RED_SS_CFG_FRH3_INFO4_FLD_XON_THRESHOLD             23,20
#define RED_SS_CFG_FRH3_INFO4_FLD_ACTION                    24
#define RED_SS1_CFG_FRH3_INFO4                              0x64042
#define RED_SS2_CFG_FRH3_INFO4                              0x68042
#define RED_SS3_CFG_FRH3_INFO4                              0x6c042


#define RED_SS_CFG_GLB_PAUSE4_OFFSET                        0x0043
#define RED_SS_CFG_GLB_PAUSE4_SZ                            24
#define RED_SS0_CFG_GLB_PAUSE4                              0x60043
#define RED_SS_CFG_GLB_PAUSE4_DEF                           0x0
#define RED_SS_CFG_GLB_PAUSE4_FLD_FRH                       3,0
#define RED_SS_CFG_GLB_PAUSE4_FLD_CLASSES                   7,4
#define RED_SS_CFG_GLB_PAUSE4_FLD_THRESHOLD                 15,8
#define RED_SS_CFG_GLB_PAUSE4_FLD_TOTAL_CELLS               23,16
#define RED_SS1_CFG_GLB_PAUSE4                              0x64043
#define RED_SS2_CFG_GLB_PAUSE4                              0x68043
#define RED_SS3_CFG_GLB_PAUSE4                              0x6c043


#define RED_SS_CFG_MCAST4_OFFSET                            0x0044
#define RED_SS_CFG_MCAST4_SZ                                13
#define RED_SS0_CFG_MCAST4                                  0x60044
#define RED_SS_CFG_MCAST4_DEF                               0x0
#define RED_SS_CFG_MCAST4_FLD_DROP_THRESHOLD                7,0
#define RED_SS_CFG_MCAST4_FLD_DROP_EN                       12,8
#define RED_SS1_CFG_MCAST4                                  0x64044
#define RED_SS2_CFG_MCAST4                                  0x68044
#define RED_SS3_CFG_MCAST4                                  0x6c044


#define RED_SS_STA_FRH0_PORT4_OFFSET                        0x0045
#define RED_SS_STA_FRH0_PORT4_SZ                            12
#define RED_SS0_STA_FRH0_PORT4                              0x60045
#define RED_SS_STA_FRH0_PORT4_DEF                           0x0
#define RED_SS_STA_FRH0_PORT4_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH0_PORT4                              0x64045
#define RED_SS2_STA_FRH0_PORT4                              0x68045
#define RED_SS3_STA_FRH0_PORT4                              0x6c045


#define RED_SS_STA_FRH1_PORT4_OFFSET                        0x0046
#define RED_SS_STA_FRH1_PORT4_SZ                            12
#define RED_SS0_STA_FRH1_PORT4                              0x60046
#define RED_SS_STA_FRH1_PORT4_DEF                           0x0
#define RED_SS_STA_FRH1_PORT4_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH1_PORT4                              0x64046
#define RED_SS2_STA_FRH1_PORT4                              0x68046
#define RED_SS3_STA_FRH1_PORT4                              0x6c046


#define RED_SS_STA_FRH2_PORT4_OFFSET                        0x0047
#define RED_SS_STA_FRH2_PORT4_SZ                            12
#define RED_SS0_STA_FRH2_PORT4                              0x60047
#define RED_SS_STA_FRH2_PORT4_DEF                           0x0
#define RED_SS_STA_FRH2_PORT4_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH2_PORT4                              0x64047
#define RED_SS2_STA_FRH2_PORT4                              0x68047
#define RED_SS3_STA_FRH2_PORT4                              0x6c047


#define RED_SS_STA_FRH3_PORT4_OFFSET                        0x0048
#define RED_SS_STA_FRH3_PORT4_SZ                            12
#define RED_SS0_STA_FRH3_PORT4                              0x60048
#define RED_SS_STA_FRH3_PORT4_DEF                           0x0
#define RED_SS_STA_FRH3_PORT4_FLD_BUSY_CNT                  11,0
#define RED_SS1_STA_FRH3_PORT4                              0x64048
#define RED_SS2_STA_FRH3_PORT4                              0x68048
#define RED_SS3_STA_FRH3_PORT4                              0x6c048


#define RED_SS_STA_MCAST4_OFFSET                            0x0049
#define RED_SS_STA_MCAST4_SZ                                12
#define RED_SS0_STA_MCAST4                                  0x60049
#define RED_SS_STA_MCAST4_DEF                               0x0
#define RED_SS_STA_MCAST4_FLD_BUSY_CNT                      11,0
#define RED_SS1_STA_MCAST4                                  0x64049
#define RED_SS2_STA_MCAST4                                  0x68049
#define RED_SS3_STA_MCAST4                                  0x6c049


#define RED_SS_CFG_RDCH0_OFFSET                             0x004a
#define RED_SS_CFG_RDCH0_SZ                                 8
#define RED_SS0_CFG_RDCH0                                   0x6004a
#define RED_SS_CFG_RDCH0_DEF                                0x0
#define RED_SS_CFG_RDCH0_FLD_QUE_EN                         3,0
#define RED_SS_CFG_RDCH0_FLD_QUE_FLUSH                      7,4
#define RED_SS1_CFG_RDCH0                                   0x6404a
#define RED_SS2_CFG_RDCH0                                   0x6804a
#define RED_SS3_CFG_RDCH0                                   0x6c04a


#define RED_SS_INT_OQ0_OFFSET                               0x004b
#define RED_SS_INT_OQ0_SZ                                   8
#define RED_SS0_INT_OQ0                                     0x6004b
#define RED_SS_INT_OQ0_DEF                                  0x0
#define RED_SS_INT_OQ0_FLD_REQ_TO                           3,0
#define RED_SS_INT_OQ0_FLD_FRM_TO                           7,4
#define RED_SS1_INT_OQ0                                     0x6404b
#define RED_SS2_INT_OQ0                                     0x6804b
#define RED_SS3_INT_OQ0                                     0x6c04b


#define RED_SS_INT_OQ0_MSK_OFFSET                           0x004c
#define RED_SS_INT_OQ0_MSK_SZ                               8
#define RED_SS0_INT_OQ0_MSK                                 0x6004c
#define RED_SS_INT_OQ0_MSK_DEF                              0x0
#define RED_SS_INT_OQ0_MSK_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ0_MSK_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ0_MSK                                 0x6404c
#define RED_SS2_INT_OQ0_MSK                                 0x6804c
#define RED_SS3_INT_OQ0_MSK                                 0x6c04c


#define RED_SS_INT_OQ0_TST_OFFSET                           0x004d
#define RED_SS_INT_OQ0_TST_SZ                               8
#define RED_SS0_INT_OQ0_TST                                 0x6004d
#define RED_SS_INT_OQ0_TST_DEF                              0x0
#define RED_SS_INT_OQ0_TST_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ0_TST_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ0_TST                                 0x6404d
#define RED_SS2_INT_OQ0_TST                                 0x6804d
#define RED_SS3_INT_OQ0_TST                                 0x6c04d


#define RED_SS_DHS_OQ0_STATUS_OFFSET                        0x0050
#define RED_SS_DHS_OQ0_STATUS_ARRAYSIZE                     16
#define RED_SS_DHS_OQ0_STATUS_ARRAYSKIP                     1
#define RED_SS_DHS_OQ0_STATUS_SZ                            13
#define RED_SS0_DHS_OQ0_STATUS                              0x60050
#define RED_SS_DHS_OQ0_STATUS_DEF                           0x0
#define RED_SS_DHS_OQ0_STATUS_FLD_                          12,0
#define RED_SS1_DHS_OQ0_STATUS                              0x64050
#define RED_SS2_DHS_OQ0_STATUS                              0x68050
#define RED_SS3_DHS_OQ0_STATUS                              0x6c050
#define RED_SS_DHS_OQ0_STATUS__ENUM_HEAD_PTRS               0
#define RED_SS_DHS_OQ0_STATUS__ENUM_TAIL_PTRS               5
#define RED_SS_DHS_OQ0_STATUS__ENUM_CNT                     10
#define RED_SS_DHS_OQ0_STATUS__ENUM_HEAD_LIST_VLD           15


#define RED_SS_CFG_RDCH1_OFFSET                             0x0060
#define RED_SS_CFG_RDCH1_SZ                                 8
#define RED_SS0_CFG_RDCH1                                   0x60060
#define RED_SS_CFG_RDCH1_DEF                                0x0
#define RED_SS_CFG_RDCH1_FLD_QUE_EN                         3,0
#define RED_SS_CFG_RDCH1_FLD_QUE_FLUSH                      7,4
#define RED_SS1_CFG_RDCH1                                   0x64060
#define RED_SS2_CFG_RDCH1                                   0x68060
#define RED_SS3_CFG_RDCH1                                   0x6c060


#define RED_SS_INT_OQ1_OFFSET                               0x0061
#define RED_SS_INT_OQ1_SZ                                   8
#define RED_SS0_INT_OQ1                                     0x60061
#define RED_SS_INT_OQ1_DEF                                  0x0
#define RED_SS_INT_OQ1_FLD_REQ_TO                           3,0
#define RED_SS_INT_OQ1_FLD_FRM_TO                           7,4
#define RED_SS1_INT_OQ1                                     0x64061
#define RED_SS2_INT_OQ1                                     0x68061
#define RED_SS3_INT_OQ1                                     0x6c061


#define RED_SS_INT_OQ1_MSK_OFFSET                           0x0062
#define RED_SS_INT_OQ1_MSK_SZ                               8
#define RED_SS0_INT_OQ1_MSK                                 0x60062
#define RED_SS_INT_OQ1_MSK_DEF                              0x0
#define RED_SS_INT_OQ1_MSK_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ1_MSK_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ1_MSK                                 0x64062
#define RED_SS2_INT_OQ1_MSK                                 0x68062
#define RED_SS3_INT_OQ1_MSK                                 0x6c062


#define RED_SS_INT_OQ1_TST_OFFSET                           0x0063
#define RED_SS_INT_OQ1_TST_SZ                               8
#define RED_SS0_INT_OQ1_TST                                 0x60063
#define RED_SS_INT_OQ1_TST_DEF                              0x0
#define RED_SS_INT_OQ1_TST_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ1_TST_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ1_TST                                 0x64063
#define RED_SS2_INT_OQ1_TST                                 0x68063
#define RED_SS3_INT_OQ1_TST                                 0x6c063


#define RED_SS_DHS_OQ1_STATUS_OFFSET                        0x0070
#define RED_SS_DHS_OQ1_STATUS_ARRAYSIZE                     16
#define RED_SS_DHS_OQ1_STATUS_ARRAYSKIP                     1
#define RED_SS_DHS_OQ1_STATUS_SZ                            13
#define RED_SS0_DHS_OQ1_STATUS                              0x60070
#define RED_SS_DHS_OQ1_STATUS_DEF                           0x0
#define RED_SS_DHS_OQ1_STATUS_FLD_                          12,0
#define RED_SS1_DHS_OQ1_STATUS                              0x64070
#define RED_SS2_DHS_OQ1_STATUS                              0x68070
#define RED_SS3_DHS_OQ1_STATUS                              0x6c070
#define RED_SS_DHS_OQ1_STATUS__ENUM_HEAD_PTRS               0
#define RED_SS_DHS_OQ1_STATUS__ENUM_TAIL_PTRS               5
#define RED_SS_DHS_OQ1_STATUS__ENUM_CNT                     10
#define RED_SS_DHS_OQ1_STATUS__ENUM_HEAD_LIST_VLD           15


#define RED_SS_CFG_RDCH2_OFFSET                             0x0080
#define RED_SS_CFG_RDCH2_SZ                                 8
#define RED_SS0_CFG_RDCH2                                   0x60080
#define RED_SS_CFG_RDCH2_DEF                                0x0
#define RED_SS_CFG_RDCH2_FLD_QUE_EN                         3,0
#define RED_SS_CFG_RDCH2_FLD_QUE_FLUSH                      7,4
#define RED_SS1_CFG_RDCH2                                   0x64080
#define RED_SS2_CFG_RDCH2                                   0x68080
#define RED_SS3_CFG_RDCH2                                   0x6c080


#define RED_SS_INT_OQ2_OFFSET                               0x0081
#define RED_SS_INT_OQ2_SZ                                   8
#define RED_SS0_INT_OQ2                                     0x60081
#define RED_SS_INT_OQ2_DEF                                  0x0
#define RED_SS_INT_OQ2_FLD_REQ_TO                           3,0
#define RED_SS_INT_OQ2_FLD_FRM_TO                           7,4
#define RED_SS1_INT_OQ2                                     0x64081
#define RED_SS2_INT_OQ2                                     0x68081
#define RED_SS3_INT_OQ2                                     0x6c081


#define RED_SS_INT_OQ2_MSK_OFFSET                           0x0082
#define RED_SS_INT_OQ2_MSK_SZ                               8
#define RED_SS0_INT_OQ2_MSK                                 0x60082
#define RED_SS_INT_OQ2_MSK_DEF                              0x0
#define RED_SS_INT_OQ2_MSK_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ2_MSK_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ2_MSK                                 0x64082
#define RED_SS2_INT_OQ2_MSK                                 0x68082
#define RED_SS3_INT_OQ2_MSK                                 0x6c082


#define RED_SS_INT_OQ2_TST_OFFSET                           0x0083
#define RED_SS_INT_OQ2_TST_SZ                               8
#define RED_SS0_INT_OQ2_TST                                 0x60083
#define RED_SS_INT_OQ2_TST_DEF                              0x0
#define RED_SS_INT_OQ2_TST_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ2_TST_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ2_TST                                 0x64083
#define RED_SS2_INT_OQ2_TST                                 0x68083
#define RED_SS3_INT_OQ2_TST                                 0x6c083


#define RED_SS_DHS_OQ2_STATUS_OFFSET                        0x0090
#define RED_SS_DHS_OQ2_STATUS_ARRAYSIZE                     16
#define RED_SS_DHS_OQ2_STATUS_ARRAYSKIP                     1
#define RED_SS_DHS_OQ2_STATUS_SZ                            13
#define RED_SS0_DHS_OQ2_STATUS                              0x60090
#define RED_SS_DHS_OQ2_STATUS_DEF                           0x0
#define RED_SS_DHS_OQ2_STATUS_FLD_                          12,0
#define RED_SS1_DHS_OQ2_STATUS                              0x64090
#define RED_SS2_DHS_OQ2_STATUS                              0x68090
#define RED_SS3_DHS_OQ2_STATUS                              0x6c090
#define RED_SS_DHS_OQ2_STATUS__ENUM_HEAD_PTRS               0
#define RED_SS_DHS_OQ2_STATUS__ENUM_TAIL_PTRS               5
#define RED_SS_DHS_OQ2_STATUS__ENUM_CNT                     10
#define RED_SS_DHS_OQ2_STATUS__ENUM_HEAD_LIST_VLD           15


#define RED_SS_CFG_RDCH3_OFFSET                             0x00a0
#define RED_SS_CFG_RDCH3_SZ                                 8
#define RED_SS0_CFG_RDCH3                                   0x600a0
#define RED_SS_CFG_RDCH3_DEF                                0x0
#define RED_SS_CFG_RDCH3_FLD_QUE_EN                         3,0
#define RED_SS_CFG_RDCH3_FLD_QUE_FLUSH                      7,4
#define RED_SS1_CFG_RDCH3                                   0x640a0
#define RED_SS2_CFG_RDCH3                                   0x680a0
#define RED_SS3_CFG_RDCH3                                   0x6c0a0


#define RED_SS_INT_OQ3_OFFSET                               0x00a1
#define RED_SS_INT_OQ3_SZ                                   8
#define RED_SS0_INT_OQ3                                     0x600a1
#define RED_SS_INT_OQ3_DEF                                  0x0
#define RED_SS_INT_OQ3_FLD_REQ_TO                           3,0
#define RED_SS_INT_OQ3_FLD_FRM_TO                           7,4
#define RED_SS1_INT_OQ3                                     0x640a1
#define RED_SS2_INT_OQ3                                     0x680a1
#define RED_SS3_INT_OQ3                                     0x6c0a1


#define RED_SS_INT_OQ3_MSK_OFFSET                           0x00a2
#define RED_SS_INT_OQ3_MSK_SZ                               8
#define RED_SS0_INT_OQ3_MSK                                 0x600a2
#define RED_SS_INT_OQ3_MSK_DEF                              0x0
#define RED_SS_INT_OQ3_MSK_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ3_MSK_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ3_MSK                                 0x640a2
#define RED_SS2_INT_OQ3_MSK                                 0x680a2
#define RED_SS3_INT_OQ3_MSK                                 0x6c0a2


#define RED_SS_INT_OQ3_TST_OFFSET                           0x00a3
#define RED_SS_INT_OQ3_TST_SZ                               8
#define RED_SS0_INT_OQ3_TST                                 0x600a3
#define RED_SS_INT_OQ3_TST_DEF                              0x0
#define RED_SS_INT_OQ3_TST_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ3_TST_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ3_TST                                 0x640a3
#define RED_SS2_INT_OQ3_TST                                 0x680a3
#define RED_SS3_INT_OQ3_TST                                 0x6c0a3


#define RED_SS_DHS_OQ3_STATUS_OFFSET                        0x00b0
#define RED_SS_DHS_OQ3_STATUS_ARRAYSIZE                     16
#define RED_SS_DHS_OQ3_STATUS_ARRAYSKIP                     1
#define RED_SS_DHS_OQ3_STATUS_SZ                            13
#define RED_SS0_DHS_OQ3_STATUS                              0x600b0
#define RED_SS_DHS_OQ3_STATUS_DEF                           0x0
#define RED_SS_DHS_OQ3_STATUS_FLD_                          12,0
#define RED_SS1_DHS_OQ3_STATUS                              0x640b0
#define RED_SS2_DHS_OQ3_STATUS                              0x680b0
#define RED_SS3_DHS_OQ3_STATUS                              0x6c0b0
#define RED_SS_DHS_OQ3_STATUS__ENUM_HEAD_PTRS               0
#define RED_SS_DHS_OQ3_STATUS__ENUM_TAIL_PTRS               5
#define RED_SS_DHS_OQ3_STATUS__ENUM_CNT                     10
#define RED_SS_DHS_OQ3_STATUS__ENUM_HEAD_LIST_VLD           15


#define RED_SS_CFG_RDCH4_OFFSET                             0x00c0
#define RED_SS_CFG_RDCH4_SZ                                 8
#define RED_SS0_CFG_RDCH4                                   0x600c0
#define RED_SS_CFG_RDCH4_DEF                                0x0
#define RED_SS_CFG_RDCH4_FLD_QUE_EN                         3,0
#define RED_SS_CFG_RDCH4_FLD_QUE_FLUSH                      7,4
#define RED_SS1_CFG_RDCH4                                   0x640c0
#define RED_SS2_CFG_RDCH4                                   0x680c0
#define RED_SS3_CFG_RDCH4                                   0x6c0c0


#define RED_SS_INT_OQ4_OFFSET                               0x00c1
#define RED_SS_INT_OQ4_SZ                                   8
#define RED_SS0_INT_OQ4                                     0x600c1
#define RED_SS_INT_OQ4_DEF                                  0x0
#define RED_SS_INT_OQ4_FLD_REQ_TO                           3,0
#define RED_SS_INT_OQ4_FLD_FRM_TO                           7,4
#define RED_SS1_INT_OQ4                                     0x640c1
#define RED_SS2_INT_OQ4                                     0x680c1
#define RED_SS3_INT_OQ4                                     0x6c0c1


#define RED_SS_INT_OQ4_MSK_OFFSET                           0x00c2
#define RED_SS_INT_OQ4_MSK_SZ                               8
#define RED_SS0_INT_OQ4_MSK                                 0x600c2
#define RED_SS_INT_OQ4_MSK_DEF                              0x0
#define RED_SS_INT_OQ4_MSK_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ4_MSK_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ4_MSK                                 0x640c2
#define RED_SS2_INT_OQ4_MSK                                 0x680c2
#define RED_SS3_INT_OQ4_MSK                                 0x6c0c2


#define RED_SS_INT_OQ4_TST_OFFSET                           0x00c3
#define RED_SS_INT_OQ4_TST_SZ                               8
#define RED_SS0_INT_OQ4_TST                                 0x600c3
#define RED_SS_INT_OQ4_TST_DEF                              0x0
#define RED_SS_INT_OQ4_TST_FLD_REQ_TO                       3,0
#define RED_SS_INT_OQ4_TST_FLD_FRM_TO                       7,4
#define RED_SS1_INT_OQ4_TST                                 0x640c3
#define RED_SS2_INT_OQ4_TST                                 0x680c3
#define RED_SS3_INT_OQ4_TST                                 0x6c0c3


#define RED_SS_DHS_OQ4_STATUS_OFFSET                        0x00d0
#define RED_SS_DHS_OQ4_STATUS_ARRAYSIZE                     16
#define RED_SS_DHS_OQ4_STATUS_ARRAYSKIP                     1
#define RED_SS_DHS_OQ4_STATUS_SZ                            13
#define RED_SS0_DHS_OQ4_STATUS                              0x600d0
#define RED_SS_DHS_OQ4_STATUS_DEF                           0x0
#define RED_SS_DHS_OQ4_STATUS_FLD_                          12,0
#define RED_SS1_DHS_OQ4_STATUS                              0x640d0
#define RED_SS2_DHS_OQ4_STATUS                              0x680d0
#define RED_SS3_DHS_OQ4_STATUS                              0x6c0d0
#define RED_SS_DHS_OQ4_STATUS__ENUM_HEAD_PTRS               0
#define RED_SS_DHS_OQ4_STATUS__ENUM_TAIL_PTRS               5
#define RED_SS_DHS_OQ4_STATUS__ENUM_CNT                     10
#define RED_SS_DHS_OQ4_STATUS__ENUM_HEAD_LIST_VLD           15


#define RED_SS_DHS_SS_RDARB_OFFSET                          0x0100
#define RED_SS_DHS_SS_RDARB_ARRAYSIZE                       256
#define RED_SS_DHS_SS_RDARB_ARRAYSKIP                       1
#define RED_SS_DHS_SS_RDARB_SZ                              16
#define RED_SS0_DHS_SS_RDARB                                0x60100
#define RED_SS_DHS_SS_RDARB_DEF                             0x0
#define RED_SS_DHS_SS_RDARB_FLD_                            15,0
#define RED_SS1_DHS_SS_RDARB                                0x64100
#define RED_SS2_DHS_SS_RDARB                                0x68100
#define RED_SS3_DHS_SS_RDARB                                0x6c100
#define RED_SS_DHS_SS_RDARB__ENUM_PG_CNTL                   0
#define RED_SS_DHS_SS_RDARB__ENUM_GRP_DEC01                 1
#define RED_SS_DHS_SS_RDARB__ENUM_GRP_DEC23                 2
#define RED_SS_DHS_SS_RDARB__ENUM_GRP_DEC45                 3
#define RED_SS_DHS_SS_RDARB__ENUM_GRP_DEC67                 4
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC0                  8
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC1                  9
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC2                  10
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC3                  11
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC4                  12
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC5                  13
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC6                  14
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_DEC7                  15
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA0                  16
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA1                  17
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA2                  18
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA3                  19
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA4                  20
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA5                  21
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA6                  22
#define RED_SS_DHS_SS_RDARB__ENUM_QUE_STA7                  23


#define RED_SS_CFG_DEBUG_OFFSET                             0x0200
#define RED_SS_CFG_DEBUG_SZ                                 6
#define RED_SS0_CFG_DEBUG                                   0x60200
#define RED_SS_CFG_DEBUG_DEF                                0x0
#define RED_SS_CFG_DEBUG_FLD_ENABLE                         0
#define RED_SS_CFG_DEBUG_FLD_SELECT                         5,1
#define RED_SS1_CFG_DEBUG                                   0x64200
#define RED_SS2_CFG_DEBUG                                   0x68200
#define RED_SS3_CFG_DEBUG                                   0x6c200


#define RED_SS_STA_FC_PTR_OFFSET                            0x0201
#define RED_SS_STA_FC_PTR_SZ                                26
#define RED_SS0_STA_FC_PTR                                  0x60201
#define RED_SS_STA_FC_PTR_DEF                               0x0
#define RED_SS_STA_FC_PTR_FLD_WR                            12,0
#define RED_SS_STA_FC_PTR_FLD_RD                            25,13
#define RED_SS1_STA_FC_PTR                                  0x64201
#define RED_SS2_STA_FC_PTR                                  0x68201
#define RED_SS3_STA_FC_PTR                                  0x6c201


#define RED_SS_STA_FC_CNT_OFFSET                            0x0202
#define RED_SS_STA_FC_CNT_SZ                                13
#define RED_SS0_STA_FC_CNT                                  0x60202
#define RED_SS_STA_FC_CNT_DEF                               0x0
#define RED_SS_STA_FC_CNT_FLD_                              12,0
#define RED_SS1_STA_FC_CNT                                  0x64202
#define RED_SS2_STA_FC_CNT                                  0x68202
#define RED_SS3_STA_FC_CNT                                  0x6c202


#define RED_SS_STA_CNTL_MEM_ECC_OFFSET                      0x0203
#define RED_SS_STA_CNTL_MEM_ECC_SZ                          18
#define RED_SS0_STA_CNTL_MEM_ECC                            0x60203
#define RED_SS_STA_CNTL_MEM_ECC_DEF                         0x0
#define RED_SS_STA_CNTL_MEM_ECC_FLD_ADDR                    12,0
#define RED_SS_STA_CNTL_MEM_ECC_FLD_INST                    16,13
#define RED_SS_STA_CNTL_MEM_ECC_FLD_ECC2                    17
#define RED_SS1_STA_CNTL_MEM_ECC                            0x64203
#define RED_SS2_STA_CNTL_MEM_ECC                            0x68203
#define RED_SS3_STA_CNTL_MEM_ECC                            0x6c203


#define RED_SS_STA_MM0_ECC_OFFSET                           0x0204
#define RED_SS_STA_MM0_ECC_SZ                               17
#define RED_SS0_STA_MM0_ECC                                 0x60204
#define RED_SS_STA_MM0_ECC_DEF                              0x0
#define RED_SS_STA_MM0_ECC_FLD_ADDR                         12,0
#define RED_SS_STA_MM0_ECC_FLD_MEM_NUM                      15,13
#define RED_SS_STA_MM0_ECC_FLD_ECC2                         16
#define RED_SS1_STA_MM0_ECC                                 0x64204
#define RED_SS2_STA_MM0_ECC                                 0x68204
#define RED_SS3_STA_MM0_ECC                                 0x6c204


#define RED_SS_STA_MM1_ECC_OFFSET                           0x0205
#define RED_SS_STA_MM1_ECC_SZ                               17
#define RED_SS0_STA_MM1_ECC                                 0x60205
#define RED_SS_STA_MM1_ECC_DEF                              0x0
#define RED_SS_STA_MM1_ECC_FLD_ADDR                         12,0
#define RED_SS_STA_MM1_ECC_FLD_MEM_NUM                      15,13
#define RED_SS_STA_MM1_ECC_FLD_ECC2                         16
#define RED_SS1_STA_MM1_ECC                                 0x64205
#define RED_SS2_STA_MM1_ECC                                 0x68205
#define RED_SS3_STA_MM1_ECC                                 0x6c205


#define RED_SS_SAT_ERR_CNTL_ECC1_OFFSET                     0x0206
#define RED_SS_SAT_ERR_CNTL_ECC1_SZ                         4
#define RED_SS0_SAT_ERR_CNTL_ECC1                           0x60206
#define RED_SS_SAT_ERR_CNTL_ECC1_DEF                        0x0
#define RED_SS_SAT_ERR_CNTL_ECC1_FLD_                       3,0
#define RED_SS1_SAT_ERR_CNTL_ECC1                           0x64206
#define RED_SS2_SAT_ERR_CNTL_ECC1                           0x68206
#define RED_SS3_SAT_ERR_CNTL_ECC1                           0x6c206


#define RED_SS_SAT_ERR_CNTL_ECC2_OFFSET                     0x0207
#define RED_SS_SAT_ERR_CNTL_ECC2_SZ                         4
#define RED_SS0_SAT_ERR_CNTL_ECC2                           0x60207
#define RED_SS_SAT_ERR_CNTL_ECC2_DEF                        0x0
#define RED_SS_SAT_ERR_CNTL_ECC2_FLD_                       3,0
#define RED_SS1_SAT_ERR_CNTL_ECC2                           0x64207
#define RED_SS2_SAT_ERR_CNTL_ECC2                           0x68207
#define RED_SS3_SAT_ERR_CNTL_ECC2                           0x6c207


#define RED_SS_SAT_ERR_WO_CR_OFFSET                         0x0208
#define RED_SS_SAT_ERR_WO_CR_SZ                             4
#define RED_SS0_SAT_ERR_WO_CR                               0x60208
#define RED_SS_SAT_ERR_WO_CR_DEF                            0x0
#define RED_SS_SAT_ERR_WO_CR_FLD_                           3,0
#define RED_SS1_SAT_ERR_WO_CR                               0x64208
#define RED_SS2_SAT_ERR_WO_CR                               0x68208
#define RED_SS3_SAT_ERR_WO_CR                               0x6c208


#define RED_SS_SAT_ERR_RCVD_NO_CELLS_OFFSET                 0x0209
#define RED_SS_SAT_ERR_RCVD_NO_CELLS_SZ                     4
#define RED_SS0_SAT_ERR_RCVD_NO_CELLS                       0x60209
#define RED_SS_SAT_ERR_RCVD_NO_CELLS_DEF                    0x0
#define RED_SS_SAT_ERR_RCVD_NO_CELLS_FLD_                   3,0
#define RED_SS1_SAT_ERR_RCVD_NO_CELLS                       0x64209
#define RED_SS2_SAT_ERR_RCVD_NO_CELLS                       0x68209
#define RED_SS3_SAT_ERR_RCVD_NO_CELLS                       0x6c209


#define RED_SS_SAT_ERR_MTU_VIO_OFFSET                       0x020a
#define RED_SS_SAT_ERR_MTU_VIO_SZ                           4
#define RED_SS0_SAT_ERR_MTU_VIO                             0x6020a
#define RED_SS_SAT_ERR_MTU_VIO_DEF                          0x0
#define RED_SS_SAT_ERR_MTU_VIO_FLD_                         3,0
#define RED_SS1_SAT_ERR_MTU_VIO                             0x6420a
#define RED_SS2_SAT_ERR_MTU_VIO                             0x6820a
#define RED_SS3_SAT_ERR_MTU_VIO                             0x6c20a


#define RED_SS_DHS_STATS_OFFSET                             0x0300
#define RED_SS_DHS_STATS_ARRAYSIZE                          256
#define RED_SS_DHS_STATS_ARRAYSKIP                          1
#define RED_SS_DHS_STATS_SZ                                 32
#define RED_SS0_DHS_STATS                                   0x60300
#define RED_SS_DHS_STATS_DEF                                0x0
#define RED_SS_DHS_STATS_FLD_                               31,0
#define RED_SS1_DHS_STATS                                   0x64300
#define RED_SS2_DHS_STATS                                   0x68300
#define RED_SS3_DHS_STATS                                   0x6c300


#define RED_SS_CFG_STATS_CONF_SEL_OFFSET                    0x0400
#define RED_SS_CFG_STATS_CONF_SEL_SZ                        8
#define RED_SS0_CFG_STATS_CONF_SEL                          0x60400
#define RED_SS_CFG_STATS_CONF_SEL_DEF                       0x0
#define RED_SS_CFG_STATS_CONF_SEL_FLD_IN_PORT               2,0
#define RED_SS_CFG_STATS_CONF_SEL_FLD_OUT_PORT              5,3
#define RED_SS_CFG_STATS_CONF_SEL_FLD_OPCODE                7,6
#define RED_SS1_CFG_STATS_CONF_SEL                          0x64400
#define RED_SS2_CFG_STATS_CONF_SEL                          0x68400
#define RED_SS3_CFG_STATS_CONF_SEL                          0x6c400


#define RED_SS_INT_NORM_OFFSET                              0x0401
#define RED_SS_INT_NORM_SZ                                  13
#define RED_SS0_INT_NORM                                    0x60401
#define RED_SS_INT_NORM_DEF                                 0x0
#define RED_SS_INT_NORM_FLD_FC_INIT_DONE                    0
#define RED_SS_INT_NORM_FLD_MM_INIT_DONE                    2,1
#define RED_SS_INT_NORM_FLD_WO_CR                           7,3
#define RED_SS_INT_NORM_FLD_MC_CR                           12,8
#define RED_SS1_INT_NORM                                    0x64401
#define RED_SS2_INT_NORM                                    0x68401
#define RED_SS3_INT_NORM                                    0x6c401


#define RED_SS_INT_NORM_MSK_OFFSET                          0x0402
#define RED_SS_INT_NORM_MSK_SZ                              13
#define RED_SS0_INT_NORM_MSK                                0x60402
#define RED_SS_INT_NORM_MSK_DEF                             0x0
#define RED_SS_INT_NORM_MSK_FLD_FC_INIT_DONE                0
#define RED_SS_INT_NORM_MSK_FLD_MM_INIT_DONE                2,1
#define RED_SS_INT_NORM_MSK_FLD_WO_CR                       7,3
#define RED_SS_INT_NORM_MSK_FLD_MC_CR                       12,8
#define RED_SS1_INT_NORM_MSK                                0x64402
#define RED_SS2_INT_NORM_MSK                                0x68402
#define RED_SS3_INT_NORM_MSK                                0x6c402


#define RED_SS_INT_NORM_TST_OFFSET                          0x0403
#define RED_SS_INT_NORM_TST_SZ                              13
#define RED_SS0_INT_NORM_TST                                0x60403
#define RED_SS_INT_NORM_TST_DEF                             0x0
#define RED_SS_INT_NORM_TST_FLD_FC_INIT_DONE                0
#define RED_SS_INT_NORM_TST_FLD_MM_INIT_DONE                2,1
#define RED_SS_INT_NORM_TST_FLD_WO_CR                       7,3
#define RED_SS_INT_NORM_TST_FLD_MC_CR                       12,8
#define RED_SS1_INT_NORM_TST                                0x64403
#define RED_SS2_INT_NORM_TST                                0x68403
#define RED_SS3_INT_NORM_TST                                0x6c403


#define RED_SS_INT_ERR_ECC1_OFFSET                          0x0404
#define RED_SS_INT_ERR_ECC1_SZ                              11
#define RED_SS0_INT_ERR_ECC1                                0x60404
#define RED_SS_INT_ERR_ECC1_DEF                             0x0
#define RED_SS_INT_ERR_ECC1_FLD_                            10,0
#define RED_SS1_INT_ERR_ECC1                                0x64404
#define RED_SS2_INT_ERR_ECC1                                0x68404
#define RED_SS3_INT_ERR_ECC1                                0x6c404


#define RED_SS_INT_ERR_ECC1_MSK_OFFSET                      0x0405
#define RED_SS_INT_ERR_ECC1_MSK_SZ                          11
#define RED_SS0_INT_ERR_ECC1_MSK                            0x60405
#define RED_SS_INT_ERR_ECC1_MSK_DEF                         0x0
#define RED_SS_INT_ERR_ECC1_MSK_FLD_                        10,0
#define RED_SS1_INT_ERR_ECC1_MSK                            0x64405
#define RED_SS2_INT_ERR_ECC1_MSK                            0x68405
#define RED_SS3_INT_ERR_ECC1_MSK                            0x6c405


#define RED_SS_INT_ERR_ECC1_TST_OFFSET                      0x0406
#define RED_SS_INT_ERR_ECC1_TST_SZ                          11
#define RED_SS0_INT_ERR_ECC1_TST                            0x60406
#define RED_SS_INT_ERR_ECC1_TST_DEF                         0x0
#define RED_SS_INT_ERR_ECC1_TST_FLD_                        10,0
#define RED_SS1_INT_ERR_ECC1_TST                            0x64406
#define RED_SS2_INT_ERR_ECC1_TST                            0x68406
#define RED_SS3_INT_ERR_ECC1_TST                            0x6c406


#define RED_SS_INT_ERR_ECC2_OFFSET                          0x0407
#define RED_SS_INT_ERR_ECC2_SZ                              11
#define RED_SS0_INT_ERR_ECC2                                0x60407
#define RED_SS_INT_ERR_ECC2_DEF                             0x0
#define RED_SS_INT_ERR_ECC2_FLD_                            10,0
#define RED_SS1_INT_ERR_ECC2                                0x64407
#define RED_SS2_INT_ERR_ECC2                                0x68407
#define RED_SS3_INT_ERR_ECC2                                0x6c407


#define RED_SS_INT_ERR_ECC2_MSK_OFFSET                      0x0408
#define RED_SS_INT_ERR_ECC2_MSK_SZ                          11
#define RED_SS0_INT_ERR_ECC2_MSK                            0x60408
#define RED_SS_INT_ERR_ECC2_MSK_DEF                         0x0
#define RED_SS_INT_ERR_ECC2_MSK_FLD_                        10,0
#define RED_SS1_INT_ERR_ECC2_MSK                            0x64408
#define RED_SS2_INT_ERR_ECC2_MSK                            0x68408
#define RED_SS3_INT_ERR_ECC2_MSK                            0x6c408


#define RED_SS_INT_ERR_ECC2_TST_OFFSET                      0x0409
#define RED_SS_INT_ERR_ECC2_TST_SZ                          11
#define RED_SS0_INT_ERR_ECC2_TST                            0x60409
#define RED_SS_INT_ERR_ECC2_TST_DEF                         0x0
#define RED_SS_INT_ERR_ECC2_TST_FLD_                        10,0
#define RED_SS1_INT_ERR_ECC2_TST                            0x64409
#define RED_SS2_INT_ERR_ECC2_TST                            0x68409
#define RED_SS3_INT_ERR_ECC2_TST                            0x6c409


#define RED_SS_INT_ERR_OFFSET                               0x040a
#define RED_SS_INT_ERR_SZ                                   15
#define RED_SS0_INT_ERR                                     0x6040a
#define RED_SS_INT_ERR_DEF                                  0x0
#define RED_SS_INT_ERR_FLD_WO_CR                            4,0
#define RED_SS_INT_ERR_FLD_MTU_VIO                          9,5
#define RED_SS_INT_ERR_FLD_RCVD_NO_CELLS                    14,10
#define RED_SS1_INT_ERR                                     0x6440a
#define RED_SS2_INT_ERR                                     0x6840a
#define RED_SS3_INT_ERR                                     0x6c40a


#define RED_SS_INT_ERR_MSK_OFFSET                           0x040b
#define RED_SS_INT_ERR_MSK_SZ                               15
#define RED_SS0_INT_ERR_MSK                                 0x6040b
#define RED_SS_INT_ERR_MSK_DEF                              0x0
#define RED_SS_INT_ERR_MSK_FLD_WO_CR                        4,0
#define RED_SS_INT_ERR_MSK_FLD_MTU_VIO                      9,5
#define RED_SS_INT_ERR_MSK_FLD_RCVD_NO_CELLS                14,10
#define RED_SS1_INT_ERR_MSK                                 0x6440b
#define RED_SS2_INT_ERR_MSK                                 0x6840b
#define RED_SS3_INT_ERR_MSK                                 0x6c40b


#define RED_SS_INT_ERR_TST_OFFSET                           0x040c
#define RED_SS_INT_ERR_TST_SZ                               15
#define RED_SS0_INT_ERR_TST                                 0x6040c
#define RED_SS_INT_ERR_TST_DEF                              0x0
#define RED_SS_INT_ERR_TST_FLD_WO_CR                        4,0
#define RED_SS_INT_ERR_TST_FLD_MTU_VIO                      9,5
#define RED_SS_INT_ERR_TST_FLD_RCVD_NO_CELLS                14,10
#define RED_SS1_INT_ERR_TST                                 0x6440c
#define RED_SS2_INT_ERR_TST                                 0x6840c
#define RED_SS3_INT_ERR_TST                                 0x6c40c


#define RED_SS_CFG_CNTL_MEMIF_OFFSET                        0x040d
#define RED_SS_CFG_CNTL_MEMIF_SZ                            20
#define RED_SS0_CFG_CNTL_MEMIF                              0x6040d
#define RED_SS_CFG_CNTL_MEMIF_DEF                           0x0
#define RED_SS_CFG_CNTL_MEMIF_FLD_COL_SEL                   3,0
#define RED_SS_CFG_CNTL_MEMIF_FLD_ECC_BYPASS                4
#define RED_SS_CFG_CNTL_MEMIF_FLD_FORCE_ENABLE              5
#define RED_SS_CFG_CNTL_MEMIF_FLD_FORCE_DRDY                6
#define RED_SS_CFG_CNTL_MEMIF_FLD_END                       19,7
#define RED_SS1_CFG_CNTL_MEMIF                              0x6440d
#define RED_SS2_CFG_CNTL_MEMIF                              0x6840d
#define RED_SS3_CFG_CNTL_MEMIF                              0x6c40d


#define RED_SS_DHS_CNTL_MEMIF_CMD_OFFSET                    0x040e
#define RED_SS_DHS_CNTL_MEMIF_CMD_SZ                        25
#define RED_SS0_DHS_CNTL_MEMIF_CMD                          0x6040e
#define RED_SS_DHS_CNTL_MEMIF_CMD_DEF                       0x0
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOINC               0
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOWR                1
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTORD                2
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_IMMWR                 3
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_IMMRD                 4
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOFILL              5
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOVRFY              6
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOTEST              7
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOFLIP              8
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_AUTOLOOP              9
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_DIRACC                10
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_DIRADDR               11
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_RESERVED              15,12
#define RED_SS_DHS_CNTL_MEMIF_CMD_FLD_UNUSED_BITS           24,16
#define RED_SS1_DHS_CNTL_MEMIF_CMD                          0x6440e
#define RED_SS2_DHS_CNTL_MEMIF_CMD                          0x6840e
#define RED_SS3_DHS_CNTL_MEMIF_CMD                          0x6c40e


#define RED_SS_DHS_CNTL_MEMIF_STA_OFFSET                    0x040f
#define RED_SS_DHS_CNTL_MEMIF_STA_SZ                        6
#define RED_SS0_DHS_CNTL_MEMIF_STA                          0x6040f
#define RED_SS_DHS_CNTL_MEMIF_STA_DEF                       0x0
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_AUTOWR_ERR            0
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_IMMWR_ERR             1
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_RD_VALID              2
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_WR_BUSY               3
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_AUTOTEST_DONE         4
#define RED_SS_DHS_CNTL_MEMIF_STA_FLD_AUTOVRFY_ERR          5
#define RED_SS1_DHS_CNTL_MEMIF_STA                          0x6440f
#define RED_SS2_DHS_CNTL_MEMIF_STA                          0x6840f
#define RED_SS3_DHS_CNTL_MEMIF_STA                          0x6c40f


#define RED_SS_DHS_CNTL_MEMIF_ADDR_OFFSET                   0x0410
#define RED_SS_DHS_CNTL_MEMIF_ADDR_SZ                       13
#define RED_SS0_DHS_CNTL_MEMIF_ADDR                         0x60410
#define RED_SS_DHS_CNTL_MEMIF_ADDR_DEF                      0x0
#define RED_SS_DHS_CNTL_MEMIF_ADDR_FLD_FIELD                12,0
#define RED_SS1_DHS_CNTL_MEMIF_ADDR                         0x64410
#define RED_SS2_DHS_CNTL_MEMIF_ADDR                         0x68410
#define RED_SS3_DHS_CNTL_MEMIF_ADDR                         0x6c410


#define RED_SS_DHS_CNTL_MEMIF_DATA_OFFSET                   0x0411
#define RED_SS_DHS_CNTL_MEMIF_DATA_SZ                       32
#define RED_SS0_DHS_CNTL_MEMIF_DATA                         0x60411
#define RED_SS_DHS_CNTL_MEMIF_DATA_DEF                      0x0
#define RED_SS_DHS_CNTL_MEMIF_DATA_FLD_FIELD                31,0
#define RED_SS1_DHS_CNTL_MEMIF_DATA                         0x64411
#define RED_SS2_DHS_CNTL_MEMIF_DATA                         0x68411
#define RED_SS3_DHS_CNTL_MEMIF_DATA                         0x6c411


#define RED_SS_CFG_BULK_MEMIF_OFFSET                        0x0412
#define RED_SS_CFG_BULK_MEMIF_SZ                            20
#define RED_SS0_CFG_BULK_MEMIF                              0x60412
#define RED_SS_CFG_BULK_MEMIF_DEF                           0x0
#define RED_SS_CFG_BULK_MEMIF_FLD_COL_SEL                   3,0
#define RED_SS_CFG_BULK_MEMIF_FLD_ECC_BYPASS                4
#define RED_SS_CFG_BULK_MEMIF_FLD_FORCE_ENABLE              5
#define RED_SS_CFG_BULK_MEMIF_FLD_FORCE_DRDY                6
#define RED_SS_CFG_BULK_MEMIF_FLD_END                       19,7
#define RED_SS1_CFG_BULK_MEMIF                              0x64412
#define RED_SS2_CFG_BULK_MEMIF                              0x68412
#define RED_SS3_CFG_BULK_MEMIF                              0x6c412


#define RED_SS_DHS_BULK_MEMIF_CMD_OFFSET                    0x0413
#define RED_SS_DHS_BULK_MEMIF_CMD_SZ                        25
#define RED_SS0_DHS_BULK_MEMIF_CMD                          0x60413
#define RED_SS_DHS_BULK_MEMIF_CMD_DEF                       0x0
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOINC               0
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOWR                1
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTORD                2
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_IMMWR                 3
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_IMMRD                 4
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOFILL              5
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOVRFY              6
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOTEST              7
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOFLIP              8
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_AUTOLOOP              9
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_DIRACC                10
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_DIRADDR               11
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_RESERVED              15,12
#define RED_SS_DHS_BULK_MEMIF_CMD_FLD_UNUSED_BITS           24,16
#define RED_SS1_DHS_BULK_MEMIF_CMD                          0x64413
#define RED_SS2_DHS_BULK_MEMIF_CMD                          0x68413
#define RED_SS3_DHS_BULK_MEMIF_CMD                          0x6c413


#define RED_SS_DHS_BULK_MEMIF_STA_OFFSET                    0x0414
#define RED_SS_DHS_BULK_MEMIF_STA_SZ                        6
#define RED_SS0_DHS_BULK_MEMIF_STA                          0x60414
#define RED_SS_DHS_BULK_MEMIF_STA_DEF                       0x0
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_AUTOWR_ERR            0
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_IMMWR_ERR             1
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_RD_VALID              2
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_WR_BUSY               3
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_AUTOTEST_DONE         4
#define RED_SS_DHS_BULK_MEMIF_STA_FLD_AUTOVRFY_ERR          5
#define RED_SS1_DHS_BULK_MEMIF_STA                          0x64414
#define RED_SS2_DHS_BULK_MEMIF_STA                          0x68414
#define RED_SS3_DHS_BULK_MEMIF_STA                          0x6c414


#define RED_SS_DHS_BULK_MEMIF_ADDR_OFFSET                   0x0415
#define RED_SS_DHS_BULK_MEMIF_ADDR_SZ                       13
#define RED_SS0_DHS_BULK_MEMIF_ADDR                         0x60415
#define RED_SS_DHS_BULK_MEMIF_ADDR_DEF                      0x0
#define RED_SS_DHS_BULK_MEMIF_ADDR_FLD_FIELD                12,0
#define RED_SS1_DHS_BULK_MEMIF_ADDR                         0x64415
#define RED_SS2_DHS_BULK_MEMIF_ADDR                         0x68415
#define RED_SS3_DHS_BULK_MEMIF_ADDR                         0x6c415


#define RED_SS_DHS_BULK_MEMIF_DATA_OFFSET                   0x0418
#define RED_SS_DHS_BULK_MEMIF_DATA_SZ                       72
#define RED_SS0_DHS_BULK_MEMIF_DATA                         0x60418
#define RED_SS0_DHS_BULK_MEMIF_DATA_00                      0x60418
#define RED_SS_DHS_BULK_MEMIF_DATA_00_DEF                   0x0
#define RED_SS0_DHS_BULK_MEMIF_DATA_01                      0x60419
#define RED_SS_DHS_BULK_MEMIF_DATA_01_DEF                   0x0
#define RED_SS0_DHS_BULK_MEMIF_DATA_02                      0x6041a
#define RED_SS_DHS_BULK_MEMIF_DATA_02_DEF                   0x0
#define RED_SS_DHS_BULK_MEMIF_DATA_FLD_FIELD                71,0
#define RED_SS_DHS_BULK_MEMIF_DATA_00_FLD_FIELD_00          31,0
#define RED_SS_DHS_BULK_MEMIF_DATA_01_FLD_FIELD_01          31,0
#define RED_SS_DHS_BULK_MEMIF_DATA_02_FLD_FIELD_02          7,0
#define RED_SS1_DHS_BULK_MEMIF_DATA                         0x64418
#define RED_SS1_DHS_BULK_MEMIF_DATA_00                      0x64418
#define RED_SS1_DHS_BULK_MEMIF_DATA_01                      0x64419
#define RED_SS1_DHS_BULK_MEMIF_DATA_02                      0x6441a
#define RED_SS2_DHS_BULK_MEMIF_DATA                         0x68418
#define RED_SS2_DHS_BULK_MEMIF_DATA_00                      0x68418
#define RED_SS2_DHS_BULK_MEMIF_DATA_01                      0x68419
#define RED_SS2_DHS_BULK_MEMIF_DATA_02                      0x6841a
#define RED_SS3_DHS_BULK_MEMIF_DATA                         0x6c418
#define RED_SS3_DHS_BULK_MEMIF_DATA_00                      0x6c418
#define RED_SS3_DHS_BULK_MEMIF_DATA_01                      0x6c419
#define RED_SS3_DHS_BULK_MEMIF_DATA_02                      0x6c41a


#define RED_SS_CFG_SPARE_OFFSET                             0x041b
#define RED_SS_CFG_SPARE_SZ                                 16
#define RED_SS0_CFG_SPARE                                   0x6041b
#define RED_SS_CFG_SPARE_DEF                                0x0
#define RED_SS_CFG_SPARE_FLD_FLOPS                          15,0
#define RED_SS1_CFG_SPARE                                   0x6441b
#define RED_SS2_CFG_SPARE                                   0x6841b
#define RED_SS3_CFG_SPARE                                   0x6c41b


#define RED_SS_STA_DEBUG_OFFSET                             0x041c
#define RED_SS_STA_DEBUG_SZ                                 16
#define RED_SS0_STA_DEBUG                                   0x6041c
#define RED_SS_STA_DEBUG_DEF                                0x0
#define RED_SS_STA_DEBUG_FLD_INFO                           15,0
#define RED_SS1_STA_DEBUG                                   0x6441c
#define RED_SS2_STA_DEBUG                                   0x6841c
#define RED_SS3_STA_DEBUG                                   0x6c41c


#define RED_SS_CFG_DDROP_OFFSET                             0x041d
#define RED_SS_CFG_DDROP_SZ                                 20
#define RED_SS0_CFG_DDROP                                   0x6041d
#define RED_SS_CFG_DDROP_DEF                                0x0
#define RED_SS_CFG_DDROP_FLD_PORT_EN                        4,0
#define RED_SS_CFG_DDROP_FLD_NET_PORT                       7,5
#define RED_SS_CFG_DDROP_FLD_TICK_TIME                      15,8
#define RED_SS_CFG_DDROP_FLD_CLASS_EN                       19,16
#define RED_SS1_CFG_DDROP                                   0x6441d
#define RED_SS2_CFG_DDROP                                   0x6841d
#define RED_SS3_CFG_DDROP                                   0x6c41d


#define RED_SS_CFG_DDROP_THRESHOLD_OFFSET                   0x041e
#define RED_SS_CFG_DDROP_THRESHOLD_SZ                       32
#define RED_SS0_CFG_DDROP_THRESHOLD                         0x6041e
#define RED_SS_CFG_DDROP_THRESHOLD_DEF                      0xffffffff
#define RED_SS_CFG_DDROP_THRESHOLD_FLD_CLASS0               7,0
#define RED_SS_CFG_DDROP_THRESHOLD_FLD_CLASS1               15,8
#define RED_SS_CFG_DDROP_THRESHOLD_FLD_CLASS2               23,16
#define RED_SS_CFG_DDROP_THRESHOLD_FLD_CLASS3               31,24
#define RED_SS1_CFG_DDROP_THRESHOLD                         0x6441e
#define RED_SS2_CFG_DDROP_THRESHOLD                         0x6841e
#define RED_SS3_CFG_DDROP_THRESHOLD                         0x6c41e


#define RED_SS_DHS_DDROP_OFFSET                             0x0420
#define RED_SS_DHS_DDROP_ARRAYSIZE                          32
#define RED_SS_DHS_DDROP_ARRAYSKIP                          1
#define RED_SS_DHS_DDROP_SZ                                 14
#define RED_SS0_DHS_DDROP                                   0x60420
#define RED_SS_DHS_DDROP_DEF                                0x0
#define RED_SS_DHS_DDROP_FLD_                               13,0
#define RED_SS1_DHS_DDROP                                   0x64420
#define RED_SS2_DHS_DDROP                                   0x68420
#define RED_SS3_DHS_DDROP                                   0x6c420
#define RED_SS_DHS_DDROP__ENUM_OQ0_CLASS0_FPQ               0
#define RED_SS_DHS_DDROP__ENUM_OQ0_CLASS1_FPQ               1
#define RED_SS_DHS_DDROP__ENUM_OQ0_CLASS2_FPQ               2
#define RED_SS_DHS_DDROP__ENUM_OQ0_CLASS3_FPQ               3
#define RED_SS_DHS_DDROP__ENUM_OQ1_CLASS0_FPQ               4
#define RED_SS_DHS_DDROP__ENUM_OQ1_CLASS1_FPQ               5
#define RED_SS_DHS_DDROP__ENUM_OQ1_CLASS2_FPQ               6
#define RED_SS_DHS_DDROP__ENUM_OQ1_CLASS3_FPQ               7
#define RED_SS_DHS_DDROP__ENUM_OQ2_CLASS0_FPQ               8
#define RED_SS_DHS_DDROP__ENUM_OQ2_CLASS1_FPQ               9
#define RED_SS_DHS_DDROP__ENUM_OQ2_CLASS2_FPQ               10
#define RED_SS_DHS_DDROP__ENUM_OQ2_CLASS3_FPQ               11
#define RED_SS_DHS_DDROP__ENUM_OQ3_CLASS0_FPQ               12
#define RED_SS_DHS_DDROP__ENUM_OQ3_CLASS1_FPQ               13
#define RED_SS_DHS_DDROP__ENUM_OQ3_CLASS2_FPQ               14
#define RED_SS_DHS_DDROP__ENUM_OQ3_CLASS3_FPQ               15
#define RED_SS_DHS_DDROP__ENUM_OQ4_CLASS0_FPQ               16
#define RED_SS_DHS_DDROP__ENUM_OQ4_CLASS1_FPQ               17
#define RED_SS_DHS_DDROP__ENUM_OQ4_CLASS2_FPQ               18
#define RED_SS_DHS_DDROP__ENUM_OQ4_CLASS3_FPQ               19



#endif /* _RED_RED_DH_ */
