// Seed: 1663442701
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_2.id_0 = 0;
  inout wire id_1;
  assign id_1 = !(id_1);
endmodule
module module_0 (
    input  wire id_0,
    input  wand id_1,
    output wor  id_2,
    input  tri  module_1,
    input  wire id_4,
    input  tri1 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_2 = id_0;
endmodule
module module_2 #(
    parameter id_1 = 32'd47,
    parameter id_3 = 32'd24
) (
    input  tri1 id_0,
    output wor  _id_1
);
  logic _id_3;
  ;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5[id_1 : id_3];
endmodule
