/** Address for register RF_IQIFC1 */
#define RG_RF_IQIFC1                    (0x0B)
/** Sub-registers of Register @ref RG_RF_IQIFC1 */
/** Access parameters for sub-register SKEWDRV in register @ref RG_RF_IQIFC1 */
#define SR_RF_IQIFC1_SKEWDRV            RG_RF_IQIFC1, IQIFC1_SKEWDRV_MASK, \
	IQIFC1_SKEWDRV_SHIFT
/** Access parameters for sub-register CHPM in register @ref RG_RF_IQIFC1 */
#define SR_RF_IQIFC1_CHPM               RG_RF_IQIFC1, IQIFC1_CHPM_MASK,	\
	IQIFC1_CHPM_SHIFT
/** Constant MODE_BBRF for sub-register @ref SR_CHPM in register RF_IQIFC1 */
#define RF_MODE_BBRF                    (0x0)
/** Constant MODE_BBRF09 for sub-register @ref SR_CHPM in register RF_IQIFC1 */
#define RF_MODE_BBRF09                  (0x4)
/** Constant MODE_BBRF24 for sub-register @ref SR_CHPM in register RF_IQIFC1 */
#define RF_MODE_BBRF24                  (0x5)
/** Constant MODE_RF for sub-register @ref SR_CHPM in register RF_IQIFC1 */
#define RF_MODE_RF                      (0x1)
/** Access parameters for sub-register FAILSF in register @ref RG_RF_IQIFC1 */
#define SR_RF_IQIFC1_FAILSF             RG_RF_IQIFC1, IQIFC1_FAILSF_MASK, \
	IQIFC1_FAILSF_SHIFT

