;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	JMN <121, 106
	SUB 412, 200
	ADD #0, 0
	DJN -1, @-20
	SUB -207, <-120
	SUB #12, @0
	SUB #12, @0
	SUB 412, 200
	JMN -207, @-120
	CMP -207, <-623
	CMP -207, <-623
	MOV -1, <-20
	SUB @-127, 100
	SUB -207, <-120
	SUB @121, 103
	SLT 121, 0
	DJN -1, @-20
	SLT 121, 0
	SLT 121, 0
	MOV -4, <-20
	JMP <124, 106
	DJN 0, 2
	SUB @124, 106
	SUB -207, <-120
	SUB @-127, 100
	ADD 240, 63
	ADD 240, 63
	DJN 0, 2
	SUB @121, 106
	SUB 1, <-1
	ADD #270, <0
	CMP -207, <-623
	MOV -4, <-20
	DJN -4, @-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 240, 63
	MOV -4, <-20
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	ADD 240, -60
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
