vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/imports/new/state_type_pkg.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Transmit.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Receive.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/MUX.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/ClockGenerator.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Address.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/module_RW.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/I2cSystem.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/get_acc.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sim_1/imports/new/trial1.vhd"
vhdl xil_defaultlib "C:/Users/eleve/Desktop/project_final/project_final.srcs/sim_1/imports/new/trial1_tb.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
