// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4UserYanker_2(
  input          clock,
                 reset,
  output         auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0]  auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]   auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [6:0]   auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [511:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [6:0]   auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_in_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0]  auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]   auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [6:0]   auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [511:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [6:0]   auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_in_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0]  auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]   auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [511:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0]  auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]   auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]   auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]   auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [511:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire             _Queue_31_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_31_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_31_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_31_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_31_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_30_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_30_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_30_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_30_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_30_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_29_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_29_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_29_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_29_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_29_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_28_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_28_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_28_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_28_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_28_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_27_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_27_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_27_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_27_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_27_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_26_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_26_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_26_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_26_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_26_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_25_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_25_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_25_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_25_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_25_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_24_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_24_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_24_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_24_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_24_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_23_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_23_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_23_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_23_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_23_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_22_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_22_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_22_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_22_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_22_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_21_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_21_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_21_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_21_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_21_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_20_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_20_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_20_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_20_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_20_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_19_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_19_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_19_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_19_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_19_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_18_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_18_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_18_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_18_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_18_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_17_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_17_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_17_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_17_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_17_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_16_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_16_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_16_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_16_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_16_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_15_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_15_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_15_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_15_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_15_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_14_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_14_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_14_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_14_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_14_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_13_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_13_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_13_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_13_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_13_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_12_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_12_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_12_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_12_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_12_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_11_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_11_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_11_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_11_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_11_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_10_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_10_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_10_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_10_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_10_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_9_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_9_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_9_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_9_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_9_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_8_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_8_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_8_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_8_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_8_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_7_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_7_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_7_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_7_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_7_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_6_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_6_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_6_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_6_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_6_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_5_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_5_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_5_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_5_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_5_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_4_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_4_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_4_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_4_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_4_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_3_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_3_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_3_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_2_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_2_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_2_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_1_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_1_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_1_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0]       _Queue_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0]       _Queue_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0]       _Queue_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire             auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]       auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0]      auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]       auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]       auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]       auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire             auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]       auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]       auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]       auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire [3:0]       auto_in_aw_bits_echo_tl_state_size_0 =
    auto_in_aw_bits_echo_tl_state_size;
  wire [6:0]       auto_in_aw_bits_echo_tl_state_source_0 =
    auto_in_aw_bits_echo_tl_state_source;
  wire [2:0]       auto_in_aw_bits_echo_extra_id_0 = auto_in_aw_bits_echo_extra_id;
  wire             auto_in_w_valid_0 = auto_in_w_valid;
  wire [511:0]     auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [63:0]      auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire             auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire             auto_in_b_ready_0 = auto_in_b_ready;
  wire             auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]       auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0]      auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]       auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]       auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]       auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire             auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]       auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]       auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]       auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire [3:0]       auto_in_ar_bits_echo_tl_state_size_0 =
    auto_in_ar_bits_echo_tl_state_size;
  wire [6:0]       auto_in_ar_bits_echo_tl_state_source_0 =
    auto_in_ar_bits_echo_tl_state_source;
  wire [2:0]       auto_in_ar_bits_echo_extra_id_0 = auto_in_ar_bits_echo_extra_id;
  wire             auto_in_r_ready_0 = auto_in_r_ready;
  wire             auto_out_aw_ready_0 = auto_out_aw_ready;
  wire             auto_out_w_ready_0 = auto_out_w_ready;
  wire             auto_out_b_valid_0 = auto_out_b_valid;
  wire [3:0]       auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]       auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire             auto_out_ar_ready_0 = auto_out_ar_ready;
  wire             auto_out_r_valid_0 = auto_out_r_valid;
  wire [3:0]       auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [511:0]     auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]       auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire             auto_out_r_bits_last_0 = auto_out_r_bits_last;
  wire             nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_aw_bits_echo_tl_state_size =
    auto_in_aw_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       nodeIn_aw_bits_echo_tl_state_source =
    auto_in_aw_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_aw_bits_echo_extra_id = auto_in_aw_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0]     nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       nodeIn_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_b_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_ar_bits_echo_tl_state_size =
    auto_in_ar_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       nodeIn_ar_bits_echo_tl_state_source =
    auto_in_ar_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_ar_bits_echo_extra_id = auto_in_ar_bits_echo_extra_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0]     nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_r_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       nodeIn_r_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_r_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]     nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]     nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_bits_last = auto_out_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_aw_bits_id = nodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]       awsel_shiftAmount = nodeIn_aw_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_aw_bits_addr = nodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_len = nodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_size = nodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_burst = nodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_lock = nodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_cache = nodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_prot = nodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_qos = nodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_w_valid = nodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_data = nodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_strb = nodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_last = nodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_b_ready = nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       auto_in_b_bits_echo_tl_state_size_0 = nodeIn_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       auto_in_b_bits_echo_tl_state_source_0 =
    nodeIn_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       auto_in_b_bits_echo_extra_id_0 = nodeIn_b_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_ar_bits_id = nodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]       arsel_shiftAmount = nodeIn_ar_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_ar_bits_addr = nodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_len = nodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_size = nodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_burst = nodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_lock = nodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_cache = nodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_prot = nodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_qos = nodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_r_ready = nodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0]     auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       auto_in_r_bits_echo_tl_state_size_0 = nodeIn_r_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       auto_in_r_bits_echo_tl_state_source_0 =
    nodeIn_r_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       auto_in_r_bits_echo_extra_id_0 = nodeIn_r_bits_echo_extra_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_w_ready = nodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]     auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_valid = nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_bits_id = nodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]       bsel_shiftAmount = nodeOut_b_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_bits_resp = nodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_r_valid = nodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_id = nodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]       rsel_shiftAmount = nodeOut_r_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_r_bits_data = nodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_r_bits_last = nodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0]      _GEN =
    {{_Queue_15_io_enq_ready},
     {_Queue_14_io_enq_ready},
     {_Queue_13_io_enq_ready},
     {_Queue_12_io_enq_ready},
     {_Queue_11_io_enq_ready},
     {_Queue_10_io_enq_ready},
     {_Queue_9_io_enq_ready},
     {_Queue_8_io_enq_ready},
     {_Queue_7_io_enq_ready},
     {_Queue_6_io_enq_ready},
     {_Queue_5_io_enq_ready},
     {_Queue_4_io_enq_ready},
     {_Queue_3_io_enq_ready},
     {_Queue_2_io_enq_ready},
     {_Queue_1_io_enq_ready},
     {_Queue_io_enq_ready}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
  assign nodeIn_ar_ready = nodeOut_ar_ready & _GEN[nodeIn_ar_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:57:36, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_valid = nodeIn_ar_valid & _GEN[nodeIn_ar_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:57:36, :58:36, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0][3:0] _GEN_0 =
    {{_Queue_15_io_deq_bits_tl_state_size},
     {_Queue_14_io_deq_bits_tl_state_size},
     {_Queue_13_io_deq_bits_tl_state_size},
     {_Queue_12_io_deq_bits_tl_state_size},
     {_Queue_11_io_deq_bits_tl_state_size},
     {_Queue_10_io_deq_bits_tl_state_size},
     {_Queue_9_io_deq_bits_tl_state_size},
     {_Queue_8_io_deq_bits_tl_state_size},
     {_Queue_7_io_deq_bits_tl_state_size},
     {_Queue_6_io_deq_bits_tl_state_size},
     {_Queue_5_io_deq_bits_tl_state_size},
     {_Queue_4_io_deq_bits_tl_state_size},
     {_Queue_3_io_deq_bits_tl_state_size},
     {_Queue_2_io_deq_bits_tl_state_size},
     {_Queue_1_io_deq_bits_tl_state_size},
     {_Queue_io_deq_bits_tl_state_size}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  assign nodeIn_r_bits_echo_tl_state_size = _GEN_0[nodeOut_r_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:70:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0][6:0] _GEN_1 =
    {{_Queue_15_io_deq_bits_tl_state_source},
     {_Queue_14_io_deq_bits_tl_state_source},
     {_Queue_13_io_deq_bits_tl_state_source},
     {_Queue_12_io_deq_bits_tl_state_source},
     {_Queue_11_io_deq_bits_tl_state_source},
     {_Queue_10_io_deq_bits_tl_state_source},
     {_Queue_9_io_deq_bits_tl_state_source},
     {_Queue_8_io_deq_bits_tl_state_source},
     {_Queue_7_io_deq_bits_tl_state_source},
     {_Queue_6_io_deq_bits_tl_state_source},
     {_Queue_5_io_deq_bits_tl_state_source},
     {_Queue_4_io_deq_bits_tl_state_source},
     {_Queue_3_io_deq_bits_tl_state_source},
     {_Queue_2_io_deq_bits_tl_state_source},
     {_Queue_1_io_deq_bits_tl_state_source},
     {_Queue_io_deq_bits_tl_state_source}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  assign nodeIn_r_bits_echo_tl_state_source = _GEN_1[nodeOut_r_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:70:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0][2:0] _GEN_2 =
    {{_Queue_15_io_deq_bits_extra_id},
     {_Queue_14_io_deq_bits_extra_id},
     {_Queue_13_io_deq_bits_extra_id},
     {_Queue_12_io_deq_bits_extra_id},
     {_Queue_11_io_deq_bits_extra_id},
     {_Queue_10_io_deq_bits_extra_id},
     {_Queue_9_io_deq_bits_extra_id},
     {_Queue_8_io_deq_bits_extra_id},
     {_Queue_7_io_deq_bits_extra_id},
     {_Queue_6_io_deq_bits_extra_id},
     {_Queue_5_io_deq_bits_extra_id},
     {_Queue_4_io_deq_bits_extra_id},
     {_Queue_3_io_deq_bits_extra_id},
     {_Queue_2_io_deq_bits_extra_id},
     {_Queue_1_io_deq_bits_extra_id},
     {_Queue_io_deq_bits_extra_id}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  assign nodeIn_r_bits_echo_extra_id = _GEN_2[nodeOut_r_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:70:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             arsel_0 = arsel_shiftAmount == 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_1 = arsel_shiftAmount == 4'h1;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_2 = arsel_shiftAmount == 4'h2;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_3 = arsel_shiftAmount == 4'h3;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_4 = arsel_shiftAmount == 4'h4;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_5 = arsel_shiftAmount == 4'h5;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_6 = arsel_shiftAmount == 4'h6;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_7 = arsel_shiftAmount == 4'h7;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_8 = arsel_shiftAmount == 4'h8;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_9 = arsel_shiftAmount == 4'h9;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_10 = arsel_shiftAmount == 4'hA;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_11 = arsel_shiftAmount == 4'hB;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_12 = arsel_shiftAmount == 4'hC;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_13 = arsel_shiftAmount == 4'hD;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_14 = arsel_shiftAmount == 4'hE;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             arsel_15 = &arsel_shiftAmount;	// src/main/scala/amba/axi4/UserYanker.scala:72:55, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire             rsel_0 = rsel_shiftAmount == 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_1 = rsel_shiftAmount == 4'h1;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_2 = rsel_shiftAmount == 4'h2;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_3 = rsel_shiftAmount == 4'h3;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_4 = rsel_shiftAmount == 4'h4;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_5 = rsel_shiftAmount == 4'h5;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_6 = rsel_shiftAmount == 4'h6;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_7 = rsel_shiftAmount == 4'h7;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_8 = rsel_shiftAmount == 4'h8;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_9 = rsel_shiftAmount == 4'h9;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_10 = rsel_shiftAmount == 4'hA;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_11 = rsel_shiftAmount == 4'hB;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_12 = rsel_shiftAmount == 4'hC;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_13 = rsel_shiftAmount == 4'hD;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_14 = rsel_shiftAmount == 4'hE;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             rsel_15 = &rsel_shiftAmount;	// src/main/scala/amba/axi4/UserYanker.scala:73:55, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire             _GEN_3 = nodeOut_r_valid & nodeIn_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:75:37, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             _GEN_4 = nodeIn_ar_valid & nodeOut_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:78:37, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0]      _GEN_5 =
    {{_Queue_31_io_enq_ready},
     {_Queue_30_io_enq_ready},
     {_Queue_29_io_enq_ready},
     {_Queue_28_io_enq_ready},
     {_Queue_27_io_enq_ready},
     {_Queue_26_io_enq_ready},
     {_Queue_25_io_enq_ready},
     {_Queue_24_io_enq_ready},
     {_Queue_23_io_enq_ready},
     {_Queue_22_io_enq_ready},
     {_Queue_21_io_enq_ready},
     {_Queue_20_io_enq_ready},
     {_Queue_19_io_enq_ready},
     {_Queue_18_io_enq_ready},
     {_Queue_17_io_enq_ready},
     {_Queue_16_io_enq_ready}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
  assign nodeIn_aw_ready = nodeOut_aw_ready & _GEN_5[nodeIn_aw_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:86:36, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_valid = nodeIn_aw_valid & _GEN_5[nodeIn_aw_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:86:36, :87:36, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  `ifndef SYNTHESIS	// src/main/scala/amba/axi4/UserYanker.scala:66:14
    always @(posedge clock) begin	// src/main/scala/amba/axi4/UserYanker.scala:66:14
      automatic logic [15:0] _GEN_6 =
        {{_Queue_15_io_deq_valid},
         {_Queue_14_io_deq_valid},
         {_Queue_13_io_deq_valid},
         {_Queue_12_io_deq_valid},
         {_Queue_11_io_deq_valid},
         {_Queue_10_io_deq_valid},
         {_Queue_9_io_deq_valid},
         {_Queue_8_io_deq_valid},
         {_Queue_7_io_deq_valid},
         {_Queue_6_io_deq_valid},
         {_Queue_5_io_deq_valid},
         {_Queue_4_io_deq_valid},
         {_Queue_3_io_deq_valid},
         {_Queue_2_io_deq_valid},
         {_Queue_1_io_deq_valid},
         {_Queue_io_deq_valid}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      automatic logic [15:0] _GEN_7 =
        {{_Queue_31_io_deq_valid},
         {_Queue_30_io_deq_valid},
         {_Queue_29_io_deq_valid},
         {_Queue_28_io_deq_valid},
         {_Queue_27_io_deq_valid},
         {_Queue_26_io_deq_valid},
         {_Queue_25_io_deq_valid},
         {_Queue_24_io_deq_valid},
         {_Queue_23_io_deq_valid},
         {_Queue_22_io_deq_valid},
         {_Queue_21_io_deq_valid},
         {_Queue_20_io_deq_valid},
         {_Queue_19_io_deq_valid},
         {_Queue_18_io_deq_valid},
         {_Queue_17_io_deq_valid},
         {_Queue_16_io_deq_valid}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      if (~reset & ~(~nodeOut_r_valid | _GEN_6[nodeOut_r_bits_id])) begin	// src/main/scala/amba/axi4/UserYanker.scala:66:{14,15,28}, src/main/scala/diplomacy/Nodes.scala:1205:17
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/UserYanker.scala:66:14
          $error("Assertion failed\n    at UserYanker.scala:66 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n");	// src/main/scala/amba/axi4/UserYanker.scala:66:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/UserYanker.scala:66:14
          $fatal;	// src/main/scala/amba/axi4/UserYanker.scala:66:14
      end
      if (~reset & ~(~nodeOut_b_valid | _GEN_7[nodeOut_b_bits_id])) begin	// src/main/scala/amba/axi4/UserYanker.scala:66:14, :95:{14,15,28}, src/main/scala/diplomacy/Nodes.scala:1205:17
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/UserYanker.scala:95:14
          $error("Assertion failed\n    at UserYanker.scala:95 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n");	// src/main/scala/amba/axi4/UserYanker.scala:95:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/UserYanker.scala:95:14
          $fatal;	// src/main/scala/amba/axi4/UserYanker.scala:95:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0][3:0] _GEN_8 =
    {{_Queue_31_io_deq_bits_tl_state_size},
     {_Queue_30_io_deq_bits_tl_state_size},
     {_Queue_29_io_deq_bits_tl_state_size},
     {_Queue_28_io_deq_bits_tl_state_size},
     {_Queue_27_io_deq_bits_tl_state_size},
     {_Queue_26_io_deq_bits_tl_state_size},
     {_Queue_25_io_deq_bits_tl_state_size},
     {_Queue_24_io_deq_bits_tl_state_size},
     {_Queue_23_io_deq_bits_tl_state_size},
     {_Queue_22_io_deq_bits_tl_state_size},
     {_Queue_21_io_deq_bits_tl_state_size},
     {_Queue_20_io_deq_bits_tl_state_size},
     {_Queue_19_io_deq_bits_tl_state_size},
     {_Queue_18_io_deq_bits_tl_state_size},
     {_Queue_17_io_deq_bits_tl_state_size},
     {_Queue_16_io_deq_bits_tl_state_size}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  assign nodeIn_b_bits_echo_tl_state_size = _GEN_8[nodeOut_b_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:99:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0][6:0] _GEN_9 =
    {{_Queue_31_io_deq_bits_tl_state_source},
     {_Queue_30_io_deq_bits_tl_state_source},
     {_Queue_29_io_deq_bits_tl_state_source},
     {_Queue_28_io_deq_bits_tl_state_source},
     {_Queue_27_io_deq_bits_tl_state_source},
     {_Queue_26_io_deq_bits_tl_state_source},
     {_Queue_25_io_deq_bits_tl_state_source},
     {_Queue_24_io_deq_bits_tl_state_source},
     {_Queue_23_io_deq_bits_tl_state_source},
     {_Queue_22_io_deq_bits_tl_state_source},
     {_Queue_21_io_deq_bits_tl_state_source},
     {_Queue_20_io_deq_bits_tl_state_source},
     {_Queue_19_io_deq_bits_tl_state_source},
     {_Queue_18_io_deq_bits_tl_state_source},
     {_Queue_17_io_deq_bits_tl_state_source},
     {_Queue_16_io_deq_bits_tl_state_source}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  assign nodeIn_b_bits_echo_tl_state_source = _GEN_9[nodeOut_b_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:99:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [15:0][2:0] _GEN_10 =
    {{_Queue_31_io_deq_bits_extra_id},
     {_Queue_30_io_deq_bits_extra_id},
     {_Queue_29_io_deq_bits_extra_id},
     {_Queue_28_io_deq_bits_extra_id},
     {_Queue_27_io_deq_bits_extra_id},
     {_Queue_26_io_deq_bits_extra_id},
     {_Queue_25_io_deq_bits_extra_id},
     {_Queue_24_io_deq_bits_extra_id},
     {_Queue_23_io_deq_bits_extra_id},
     {_Queue_22_io_deq_bits_extra_id},
     {_Queue_21_io_deq_bits_extra_id},
     {_Queue_20_io_deq_bits_extra_id},
     {_Queue_19_io_deq_bits_extra_id},
     {_Queue_18_io_deq_bits_extra_id},
     {_Queue_17_io_deq_bits_extra_id},
     {_Queue_16_io_deq_bits_extra_id}};	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  assign nodeIn_b_bits_echo_extra_id = _GEN_10[nodeOut_b_bits_id];	// src/main/scala/amba/axi4/UserYanker.scala:99:22, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             awsel_0 = awsel_shiftAmount == 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_1 = awsel_shiftAmount == 4'h1;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_2 = awsel_shiftAmount == 4'h2;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_3 = awsel_shiftAmount == 4'h3;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_4 = awsel_shiftAmount == 4'h4;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_5 = awsel_shiftAmount == 4'h5;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_6 = awsel_shiftAmount == 4'h6;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_7 = awsel_shiftAmount == 4'h7;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_8 = awsel_shiftAmount == 4'h8;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_9 = awsel_shiftAmount == 4'h9;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_10 = awsel_shiftAmount == 4'hA;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_11 = awsel_shiftAmount == 4'hB;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_12 = awsel_shiftAmount == 4'hC;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_13 = awsel_shiftAmount == 4'hD;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_14 = awsel_shiftAmount == 4'hE;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             awsel_15 = &awsel_shiftAmount;	// src/main/scala/amba/axi4/UserYanker.scala:101:55, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire             bsel_0 = bsel_shiftAmount == 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_1 = bsel_shiftAmount == 4'h1;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_2 = bsel_shiftAmount == 4'h2;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_3 = bsel_shiftAmount == 4'h3;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_4 = bsel_shiftAmount == 4'h4;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_5 = bsel_shiftAmount == 4'h5;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_6 = bsel_shiftAmount == 4'h6;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_7 = bsel_shiftAmount == 4'h7;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_8 = bsel_shiftAmount == 4'h8;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_9 = bsel_shiftAmount == 4'h9;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_10 = bsel_shiftAmount == 4'hA;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_11 = bsel_shiftAmount == 4'hB;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_12 = bsel_shiftAmount == 4'hC;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_13 = bsel_shiftAmount == 4'hD;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_14 = bsel_shiftAmount == 4'hE;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire             bsel_15 = &bsel_shiftAmount;	// src/main/scala/amba/axi4/UserYanker.scala:102:55, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire             _GEN_11 = nodeOut_b_valid & nodeIn_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:104:37, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             _GEN_12 = nodeIn_aw_valid & nodeOut_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:107:37, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  Queue_49 Queue (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_0),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_0 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_io_deq_bits_extra_id)
  );
  Queue_49 Queue_1 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_1_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_1),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_1 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_1_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_1_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_1_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_1_io_deq_bits_extra_id)
  );
  Queue_49 Queue_2 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_2_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_2),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_2 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_2_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_2_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_2_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_2_io_deq_bits_extra_id)
  );
  Queue_49 Queue_3 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_3_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_3),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_3 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_3_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_3_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_3_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_3_io_deq_bits_extra_id)
  );
  Queue_49 Queue_4 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_4_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_4),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_4 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_4_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_4_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_4_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_4_io_deq_bits_extra_id)
  );
  Queue_49 Queue_5 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_5_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_5),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_5 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_5_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_5_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_5_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_5_io_deq_bits_extra_id)
  );
  Queue_49 Queue_6 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_6_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_6),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_6 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_6_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_6_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_6_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_6_io_deq_bits_extra_id)
  );
  Queue_49 Queue_7 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_7_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_7),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_7 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_7_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_7_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_7_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_7_io_deq_bits_extra_id)
  );
  Queue_49 Queue_8 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_8_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_8),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_8 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_8_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_8_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_8_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_8_io_deq_bits_extra_id)
  );
  Queue_49 Queue_9 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_9_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_9),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_9 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_9_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_9_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_9_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_9_io_deq_bits_extra_id)
  );
  Queue_49 Queue_10 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_10_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_10),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_10 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_10_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_10_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_10_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_10_io_deq_bits_extra_id)
  );
  Queue_49 Queue_11 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_11_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_11),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_11 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_11_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_11_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_11_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_11_io_deq_bits_extra_id)
  );
  Queue_49 Queue_12 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_12_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_12),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_12 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_12_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_12_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_12_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_12_io_deq_bits_extra_id)
  );
  Queue_49 Queue_13 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_13_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_13),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_13 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_13_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_13_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_13_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_13_io_deq_bits_extra_id)
  );
  Queue_49 Queue_14 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_14_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_14),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_14 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_14_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_14_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_14_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_14_io_deq_bits_extra_id)
  );
  Queue_49 Queue_15 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_15_io_enq_ready),
    .io_enq_valid                (_GEN_4 & arsel_15),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_ar_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_ar_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_ar_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_3 & rsel_15 & nodeOut_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,58}, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_valid                (_Queue_15_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_15_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_15_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_15_io_deq_bits_extra_id)
  );
  Queue_49 Queue_16 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_16_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_0),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_0),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_16_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_16_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_16_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_16_io_deq_bits_extra_id)
  );
  Queue_49 Queue_17 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_17_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_1),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_1),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_17_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_17_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_17_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_17_io_deq_bits_extra_id)
  );
  Queue_49 Queue_18 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_18_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_2),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_2),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_18_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_18_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_18_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_18_io_deq_bits_extra_id)
  );
  Queue_49 Queue_19 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_19_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_3),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_3),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_19_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_19_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_19_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_19_io_deq_bits_extra_id)
  );
  Queue_49 Queue_20 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_20_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_4),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_4),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_20_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_20_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_20_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_20_io_deq_bits_extra_id)
  );
  Queue_49 Queue_21 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_21_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_5),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_5),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_21_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_21_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_21_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_21_io_deq_bits_extra_id)
  );
  Queue_49 Queue_22 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_22_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_6),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_6),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_22_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_22_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_22_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_22_io_deq_bits_extra_id)
  );
  Queue_49 Queue_23 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_23_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_7),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_7),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_23_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_23_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_23_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_23_io_deq_bits_extra_id)
  );
  Queue_49 Queue_24 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_24_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_8),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_8),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_24_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_24_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_24_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_24_io_deq_bits_extra_id)
  );
  Queue_49 Queue_25 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_25_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_9),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_9),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_25_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_25_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_25_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_25_io_deq_bits_extra_id)
  );
  Queue_49 Queue_26 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_26_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_10),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_10),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_26_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_26_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_26_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_26_io_deq_bits_extra_id)
  );
  Queue_49 Queue_27 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_27_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_11),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_11),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_27_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_27_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_27_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_27_io_deq_bits_extra_id)
  );
  Queue_49 Queue_28 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_28_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_12),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_12),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_28_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_28_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_28_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_28_io_deq_bits_extra_id)
  );
  Queue_49 Queue_29 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_29_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_13),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_13),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_29_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_29_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_29_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_29_io_deq_bits_extra_id)
  );
  Queue_49 Queue_30 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_30_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_14),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_14),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_30_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_30_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_30_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_30_io_deq_bits_extra_id)
  );
  Queue_49 Queue_31 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_31_io_enq_ready),
    .io_enq_valid                (_GEN_12 & awsel_15),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (nodeIn_aw_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_tl_state_source (nodeIn_aw_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_extra_id        (nodeIn_aw_bits_echo_extra_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready                (_GEN_11 & bsel_15),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_31_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_31_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_31_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_31_io_deq_bits_extra_id)
  );
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_tl_state_size = auto_in_b_bits_echo_tl_state_size_0;
  assign auto_in_b_bits_echo_tl_state_source = auto_in_b_bits_echo_tl_state_source_0;
  assign auto_in_b_bits_echo_extra_id = auto_in_b_bits_echo_extra_id_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_tl_state_size = auto_in_r_bits_echo_tl_state_size_0;
  assign auto_in_r_bits_echo_tl_state_source = auto_in_r_bits_echo_tl_state_source_0;
  assign auto_in_r_bits_echo_extra_id = auto_in_r_bits_echo_extra_id_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

