# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RUBIKS_CUBE_DISPLAY_INPUT_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {RUBIKS_CUBE_DISPLAY_INPUT.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:47 on Mar 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." RUBIKS_CUBE_DISPLAY_INPUT.vo 
# -- Compiling module LCD_RUBIKS_CUBE_DISPLAY
# 
# Top level modules:
# 	LCD_RUBIKS_CUBE_DISPLAY
# End time: 23:26:49 on Mar 06,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input {C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:49 on Mar 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input" C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv 
# -- Compiling module SOBEL_FILTER_RGB565_tb
# 
# Top level modules:
# 	SOBEL_FILTER_RGB565_tb
# End time: 23:26:49 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  SOBEL_FILTER_RGB565_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" SOBEL_FILTER_RGB565_tb 
# Start time: 23:26:49 on Mar 06,2025
# Loading sv_std.std
# Loading work.SOBEL_FILTER_RGB565_tb
# ** Error: (vsim-3033) C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv(8): Instantiation of 'SOBEL_FILTER_RGB565' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SOBEL_FILTER_RGB565_tb File: C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/gate_work
#             C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RUBIKS_CUBE_DISPLAY_INPUT_run_msim_gate_verilog.do PAUSED at line 12
# End time: 23:27:03 on Mar 06,2025, Elapsed time: 0:00:14
# Errors: 1, Warnings: 0
