<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>mmu.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_dfe6f425b0f490d1868fa4d5e883a57e.html">mmu</a></li><li class="navelem"><a class="el" href="dir_ff3fb5fa73c2eebb1587384ddecbc1a2.html">dsp</a></li><li class="navelem"><a class="el" href="dir_196215aac8c65dc7584d1d6d93e859d2.html">V0</a></li><li class="navelem"><a class="el" href="dir_36aaa319623abad939a995db75b159e4.html">priv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mmu.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>MMU device abstraction layer APIs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__mmu_8h.html">ti/csl/csl_mmu.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2ce5086991f8f84956feafe1dc13d02a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga2ce5086991f8f84956feafe1dc13d02a">MMUCurrentVictimSet</a> (uint32_t baseAddr, uint32_t tlbEntry)</td></tr>
<tr class="memdesc:ga2ce5086991f8f84956feafe1dc13d02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Entry in Lock register Set Current Victim in Lock register.  <a href="group___c_s_l___m_m_u.html#ga2ce5086991f8f84956feafe1dc13d02a">More...</a><br /></td></tr>
<tr class="separator:ga2ce5086991f8f84956feafe1dc13d02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122d3bdf4a750e2d9d0337826d099f72"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga122d3bdf4a750e2d9d0337826d099f72">MMUCurrentVictimGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga122d3bdf4a750e2d9d0337826d099f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Entry in Lock register Get Current Victim from Lock register.  <a href="group___c_s_l___m_m_u.html#ga122d3bdf4a750e2d9d0337826d099f72">More...</a><br /></td></tr>
<tr class="separator:ga122d3bdf4a750e2d9d0337826d099f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44856a0f9b1eff4cdc43460c47907fdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga44856a0f9b1eff4cdc43460c47907fdc">MMUTlbLockSet</a> (uint32_t baseAddr, uint32_t tlbEntry)</td></tr>
<tr class="memdesc:ga44856a0f9b1eff4cdc43460c47907fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Lock entry in Lock register Set Tlb Lock in Lock register.  <a href="group___c_s_l___m_m_u.html#ga44856a0f9b1eff4cdc43460c47907fdc">More...</a><br /></td></tr>
<tr class="separator:ga44856a0f9b1eff4cdc43460c47907fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec46f83e5543f2766c6c39207e357bf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gaec46f83e5543f2766c6c39207e357bf2">MMUTlbLockGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaec46f83e5543f2766c6c39207e357bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Lock entry in Lock register Get Tlb Base Lock from Lock register.  <a href="group___c_s_l___m_m_u.html#gaec46f83e5543f2766c6c39207e357bf2">More...</a><br /></td></tr>
<tr class="separator:gaec46f83e5543f2766c6c39207e357bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ca07e6326e13cb96ad779bf657333b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga43ca07e6326e13cb96ad779bf657333b">MMUGlobalFlush</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga43ca07e6326e13cb96ad779bf657333b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all MMU entries Flush all Tlb entrties in MMU.  <a href="group___c_s_l___m_m_u.html#ga43ca07e6326e13cb96ad779bf657333b">More...</a><br /></td></tr>
<tr class="separator:ga43ca07e6326e13cb96ad779bf657333b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe439dec46f4ee8c3383b8932362f7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gadbe439dec46f4ee8c3383b8932362f7a">MMUTlbEntryFlush</a> (uint32_t baseAddr, uint32_t virtAddress)</td></tr>
<tr class="memdesc:gadbe439dec46f4ee8c3383b8932362f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush MMU entry for the virtual address passed Flush Specific Tlb entrties in MMU pointed by specified Virt. Addr.  <a href="group___c_s_l___m_m_u.html#gadbe439dec46f4ee8c3383b8932362f7a">More...</a><br /></td></tr>
<tr class="separator:gadbe439dec46f4ee8c3383b8932362f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b52444249e3192f0e30967fc309994b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga3b52444249e3192f0e30967fc309994b">MMUSoftReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3b52444249e3192f0e30967fc309994b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset MMU Reset MMU and wait for reset done.  <a href="group___c_s_l___m_m_u.html#ga3b52444249e3192f0e30967fc309994b">More...</a><br /></td></tr>
<tr class="separator:ga3b52444249e3192f0e30967fc309994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f63a810ae29a33e3646574588853cd8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga0f63a810ae29a33e3646574588853cd8">MMUSetMode</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___m_m_u.html#ga169580e4c88d6315918b2fc43ea08c49">MMU_Mode</a> mode)</td></tr>
<tr class="memdesc:ga0f63a810ae29a33e3646574588853cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MMU operation mode Set MMU operation mode.  <a href="group___c_s_l___m_m_u.html#ga0f63a810ae29a33e3646574588853cd8">More...</a><br /></td></tr>
<tr class="separator:ga0f63a810ae29a33e3646574588853cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3510535374359440f10e19cfe49d670"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gaa3510535374359440f10e19cfe49d670">MMUIrqGetStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaa3510535374359440f10e19cfe49d670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status.  <a href="group___c_s_l___m_m_u.html#gaa3510535374359440f10e19cfe49d670">More...</a><br /></td></tr>
<tr class="separator:gaa3510535374359440f10e19cfe49d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2e75c9d2be513edca34852140da2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga9db2e75c9d2be513edca34852140da2d">MMUIrqClearStatus</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___m_m_u.html#gab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:ga9db2e75c9d2be513edca34852140da2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear MMU Irq Status.  <a href="group___c_s_l___m_m_u.html#ga9db2e75c9d2be513edca34852140da2d">More...</a><br /></td></tr>
<tr class="separator:ga9db2e75c9d2be513edca34852140da2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33781445d405e4b95bbdd989f6c5e866"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga33781445d405e4b95bbdd989f6c5e866">MMUIrqEnable</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___m_m_u.html#gab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:ga33781445d405e4b95bbdd989f6c5e866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status Enable selected interrupt.  <a href="group___c_s_l___m_m_u.html#ga33781445d405e4b95bbdd989f6c5e866">More...</a><br /></td></tr>
<tr class="separator:ga33781445d405e4b95bbdd989f6c5e866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a674a165a9013155c20cb38468d9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gaa9a674a165a9013155c20cb38468d9c2">MMUIrqDisable</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___m_m_u.html#gab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:gaa9a674a165a9013155c20cb38468d9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status Disable selected interrupt.  <a href="group___c_s_l___m_m_u.html#gaa9a674a165a9013155c20cb38468d9c2">More...</a><br /></td></tr>
<tr class="separator:gaa9a674a165a9013155c20cb38468d9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a138e20e6ba198fbc5239e5d1f0f07b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga8a138e20e6ba198fbc5239e5d1f0f07b">MMUWtlEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8a138e20e6ba198fbc5239e5d1f0f07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MMU Walking table logic.  <a href="group___c_s_l___m_m_u.html#ga8a138e20e6ba198fbc5239e5d1f0f07b">More...</a><br /></td></tr>
<tr class="separator:ga8a138e20e6ba198fbc5239e5d1f0f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada838c013896c32edac5f763b1e3183d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gada838c013896c32edac5f763b1e3183d">MMUWtlDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gada838c013896c32edac5f763b1e3183d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MMU Walking table logic.  <a href="group___c_s_l___m_m_u.html#gada838c013896c32edac5f763b1e3183d">More...</a><br /></td></tr>
<tr class="separator:gada838c013896c32edac5f763b1e3183d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fffc252531ccc21d01e959d036850bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga5fffc252531ccc21d01e959d036850bc">MMUEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga5fffc252531ccc21d01e959d036850bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MMU.  <a href="group___c_s_l___m_m_u.html#ga5fffc252531ccc21d01e959d036850bc">More...</a><br /></td></tr>
<tr class="separator:ga5fffc252531ccc21d01e959d036850bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7051a51af6d23a054374a7875dad7b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gaf7051a51af6d23a054374a7875dad7b3">MMULoadTLB</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaf7051a51af6d23a054374a7875dad7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load an entry into TLB.  <a href="group___c_s_l___m_m_u.html#gaf7051a51af6d23a054374a7875dad7b3">More...</a><br /></td></tr>
<tr class="separator:gaf7051a51af6d23a054374a7875dad7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213be95e714d68aa465300be7d60ea53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga213be95e714d68aa465300be7d60ea53">MMUWriteCAM</a> (uint32_t baseAddr, uint32_t cam)</td></tr>
<tr class="memdesc:ga213be95e714d68aa465300be7d60ea53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to CAM Register.  <a href="group___c_s_l___m_m_u.html#ga213be95e714d68aa465300be7d60ea53">More...</a><br /></td></tr>
<tr class="separator:ga213be95e714d68aa465300be7d60ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807f006f15934ee0820e24d79f4e4d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gac807f006f15934ee0820e24d79f4e4d2">MMUWriteRAM</a> (uint32_t baseAddr, uint32_t ram)</td></tr>
<tr class="memdesc:gac807f006f15934ee0820e24d79f4e4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to RAM Register.  <a href="group___c_s_l___m_m_u.html#gac807f006f15934ee0820e24d79f4e4d2">More...</a><br /></td></tr>
<tr class="separator:gac807f006f15934ee0820e24d79f4e4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac930d167690dd81af322b0419b0e1b1e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gac930d167690dd81af322b0419b0e1b1e">MMUReadCAM</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac930d167690dd81af322b0419b0e1b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read CAM value.  <a href="group___c_s_l___m_m_u.html#gac930d167690dd81af322b0419b0e1b1e">More...</a><br /></td></tr>
<tr class="separator:gac930d167690dd81af322b0419b0e1b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333a956351b4290ac5aba5328f14bbb4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga333a956351b4290ac5aba5328f14bbb4">MMUReadRAM</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga333a956351b4290ac5aba5328f14bbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RAM value.  <a href="group___c_s_l___m_m_u.html#ga333a956351b4290ac5aba5328f14bbb4">More...</a><br /></td></tr>
<tr class="separator:ga333a956351b4290ac5aba5328f14bbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c4512b250009bffae18a14768e1d83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gac2c4512b250009bffae18a14768e1d83">MMUFaultAddrGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac2c4512b250009bffae18a14768e1d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read fault address.  <a href="group___c_s_l___m_m_u.html#gac2c4512b250009bffae18a14768e1d83">More...</a><br /></td></tr>
<tr class="separator:gac2c4512b250009bffae18a14768e1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03beb6713412032956f22f640a6e181"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gac03beb6713412032956f22f640a6e181">MMUTTBGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac03beb6713412032956f22f640a6e181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read TTB value.  <a href="group___c_s_l___m_m_u.html#gac03beb6713412032956f22f640a6e181">More...</a><br /></td></tr>
<tr class="separator:gac03beb6713412032956f22f640a6e181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2015cbf9d8fa77f3bd57d1296075fb88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga2015cbf9d8fa77f3bd57d1296075fb88">MMUTTBSet</a> (uint32_t baseAddr, uint32_t ttb)</td></tr>
<tr class="memdesc:ga2015cbf9d8fa77f3bd57d1296075fb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets TTB value  <a href="group___c_s_l___m_m_u.html#ga2015cbf9d8fa77f3bd57d1296075fb88">More...</a><br /></td></tr>
<tr class="separator:ga2015cbf9d8fa77f3bd57d1296075fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec983410d842aba904bd6b3689beaa6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga2ec983410d842aba904bd6b3689beaa6">MMUDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga2ec983410d842aba904bd6b3689beaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MMU.  <a href="group___c_s_l___m_m_u.html#ga2ec983410d842aba904bd6b3689beaa6">More...</a><br /></td></tr>
<tr class="separator:ga2ec983410d842aba904bd6b3689beaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5d97f2f71507782dc1f8c8220f3d3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___m_m_u.html#ga4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga0d5d97f2f71507782dc1f8c8220f3d3e">MMUTlbEntrySet</a> (uint32_t baseAddr, uint32_t tlbEntry, const <a class="el" href="group___c_s_l___m_m_u.html#ga8d88a915e87dd0c092cc1e2e77f874ce">MMU_TlbEntry_t</a> *mmuTlbEntry)</td></tr>
<tr class="memdesc:ga0d5d97f2f71507782dc1f8c8220f3d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU TLB Entry.  <a href="group___c_s_l___m_m_u.html#ga0d5d97f2f71507782dc1f8c8220f3d3e">More...</a><br /></td></tr>
<tr class="separator:ga0d5d97f2f71507782dc1f8c8220f3d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a44fb83845809e58b26f754ca05e7f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___m_m_u.html#ga4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga4a44fb83845809e58b26f754ca05e7f8">MMUSuperSection</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, <a class="el" href="group___c_s_l___m_m_u.html#gaa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="group___c_s_l___m_m_u.html#gada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="group___c_s_l___m_m_u.html#gaeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="group___c_s_l___m_m_u.html#gafea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:ga4a44fb83845809e58b26f754ca05e7f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table supersection.  <a href="group___c_s_l___m_m_u.html#ga4a44fb83845809e58b26f754ca05e7f8">More...</a><br /></td></tr>
<tr class="separator:ga4a44fb83845809e58b26f754ca05e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c44ea40b5ace2d0a2a69b95119a973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___m_m_u.html#ga4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#gaa5c44ea40b5ace2d0a2a69b95119a973">MMUSection</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, <a class="el" href="group___c_s_l___m_m_u.html#gaa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="group___c_s_l___m_m_u.html#gada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="group___c_s_l___m_m_u.html#gaeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="group___c_s_l___m_m_u.html#gafea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:gaa5c44ea40b5ace2d0a2a69b95119a973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table section.  <a href="group___c_s_l___m_m_u.html#gaa5c44ea40b5ace2d0a2a69b95119a973">More...</a><br /></td></tr>
<tr class="separator:gaa5c44ea40b5ace2d0a2a69b95119a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03212636edf27cdec6f072f24fa571f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___m_m_u.html#ga4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga03212636edf27cdec6f072f24fa571f0">MMUCoarseLargePage</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, const uint32_t pageTableBase, <a class="el" href="group___c_s_l___m_m_u.html#gaa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="group___c_s_l___m_m_u.html#gada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="group___c_s_l___m_m_u.html#gaeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="group___c_s_l___m_m_u.html#gafea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:ga03212636edf27cdec6f072f24fa571f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table CoarseLargePage entry.  <a href="group___c_s_l___m_m_u.html#ga03212636edf27cdec6f072f24fa571f0">More...</a><br /></td></tr>
<tr class="separator:ga03212636edf27cdec6f072f24fa571f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f17388febe70a22ab2476854fc4749d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___m_m_u.html#ga4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_m_u.html#ga9f17388febe70a22ab2476854fc4749d">MMUCoarseSmallPage</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, const uint32_t pageTableBase, <a class="el" href="group___c_s_l___m_m_u.html#gaa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="group___c_s_l___m_m_u.html#gada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="group___c_s_l___m_m_u.html#gaeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="group___c_s_l___m_m_u.html#gafea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:ga9f17388febe70a22ab2476854fc4749d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table CoarseSmallPage.  <a href="group___c_s_l___m_m_u.html#ga9f17388febe70a22ab2476854fc4749d">More...</a><br /></td></tr>
<tr class="separator:ga9f17388febe70a22ab2476854fc4749d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MMU device abstraction layer APIs. </p>
<p>This file contains the device abstraction layer APIs for MMU. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
