Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Tue Apr 18 23:00:04 2017
| Host             : SchoolComputer running 64-bit Ubuntu 16.10
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-i-es2
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.114 |
| Dynamic (W)              | 3.311 |
| Device Static (W)        | 0.802 |
| Effective TJA (C/W)      | 1.0   |
| Max Ambient (C)          | 96.0  |
| Junction Temperature (C) | 29.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.114 |       13 |       --- |             --- |
| CLB Logic                |     0.044 |    40043 |       --- |             --- |
|   LUT as Logic           |     0.035 |    13214 |    274080 |            4.82 |
|   LUT as Shift Register  |     0.004 |      627 |    144000 |            0.44 |
|   Register               |     0.003 |    19888 |    548160 |            3.63 |
|   LUT as Distributed RAM |     0.002 |      945 |    144000 |            0.66 |
|   CARRY8                 |    <0.001 |      194 |     34260 |            0.57 |
|   Others                 |     0.000 |     1554 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      656 |    274080 |            0.24 |
| Signals                  |     0.042 |    30431 |       --- |             --- |
| Block RAM                |     0.003 |        3 |       912 |            0.33 |
| MMCM                     |     0.119 |        0 |       --- |             --- |
| DSPs                     |     0.003 |       12 |      2520 |            0.48 |
| I/O                      |     0.001 |        5 |       328 |            1.52 |
| GTH                      |     0.284 |        3 |        24 |           12.50 |
| PS8                      |     2.701 |        1 |       --- |             --- |
| Static Power             |     0.802 |          |           |                 |
|   PS Static              |     0.136 |          |           |                 |
|   PL Static              |     0.667 |          |           |                 |
| Total                    |     4.114 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.480 |       0.274 |      0.206 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.003 |       0.000 |      0.003 |
| Vccaux          |       1.800 |     0.258 |       0.066 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.009 |       0.000 |      0.009 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc         |       0.900 |     0.077 |       0.072 |      0.005 |
| MGTAVtt         |       1.200 |     0.175 |       0.161 |      0.014 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSINTFP     |       0.850 |     1.385 |       1.349 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.296 |       0.289 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.152 |       0.138 |      0.014 |
| VCC_PSINTFP_DDR |       0.850 |     0.367 |       0.363 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.078 |       0.073 |      0.004 |
| VPS_MGTRAVTT    |       1.800 |     0.037 |       0.033 |      0.004 |
| VCCO_PSDDR_504  |       1.200 |     0.584 |       0.548 |      0.036 |
| VCC_PSAUX       |       1.800 |     0.005 |       0.002 |      0.003 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.016 |       0.011 |      0.005 |
| VCCO_PSIO0_500  |       1.800 |     0.012 |       0.010 |      0.002 |
| VCCO_PSIO1_501  |       1.800 |     0.010 |       0.008 |      0.002 |
| VCCO_PSIO2_502  |       1.800 |     0.014 |       0.012 |      0.002 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                | Domain                                                                                                                                                                                                                                                                  | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                                                                                                                                                                                                                                                             | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                  |            10.0 |
| clkfbout                                                                                                                                                                                                                                                                                                                             | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkfbout                                                                                                                                                                            |             3.4 |
| clkout1                                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout1                                                                                                                                                                             |             3.4 |
| clkout2                                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2                                                                                                                                                                             |             3.4 |
| design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             6.7 |
| m_axis_hdcp_aclk                                                                                                                                                                                                                                                                                                                     | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                     |             6.7 |
| mgtrefclk1_pad_p_in                                                                                                                                                                                                                                                                                                                  | TX_REFCLK_P_IN                                                                                                                                                                                                                                                          |             3.4 |
| qpll0clk_in[0]                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/qpll0clk_in[0]                                                                                                                                                                                          |             0.2 |
| qpll0refclk_in[0]                                                                                                                                                                                                                                                                                                                    | design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/qpll0refclk_in[0]                                                                                                                                                                                       |             3.4 |
| qpll1clk_in[0]                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/qpll1clk_in[0]                                                                                                                                                                                          |             0.2 |
| qpll1refclk_in[0]                                                                                                                                                                                                                                                                                                                    | design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/qpll1refclk_in[0]                                                                                                                                                                                       |             3.4 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                               | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                                   |     3.311 |
|   SI5324_LOL_IBUF[0]_inst                                                                                                          |    <0.001 |
|   TX_HPD_IBUF_inst                                                                                                                 |    <0.001 |
|   design_1_i                                                                                                                       |     3.311 |
|     axi_interconnect_0                                                                                                             |     0.001 |
|       s00_couplers                                                                                                                 |     0.001 |
|         auto_us                                                                                                                    |     0.001 |
|           inst                                                                                                                     |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                          |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                               |    <0.001 |
|                 r_pipe                                                                                                             |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                       |    <0.001 |
|               USE_READ.read_addr_inst                                                                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                                            |    <0.001 |
|               si_register_slice_inst                                                                                               |    <0.001 |
|                 ar_pipe                                                                                                            |    <0.001 |
|     axi_vdma_0                                                                                                                     |     0.005 |
|       U0                                                                                                                           |     0.005 |
|         AXI_LITE_REG_INTERFACE_I                                                                                                   |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR                                                                                   |     0.001 |
|           I_CMDSTS                                                                                                                 |    <0.001 |
|           I_SM                                                                                                                     |    <0.001 |
|           I_STS_MNGR                                                                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                                          |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                                |     0.000 |
|           VIDEO_REG_I                                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                                                   |    <0.001 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                                                           |    <0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                                             |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                                 |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                                        |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                                                        |    <0.001 |
|             fg_inst                                                                                                                |    <0.001 |
|               inst_fifo_gen                                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                                       |    <0.001 |
|                   grf.rf                                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                            |    <0.001 |
|                       grss.rsts                                                                                                    |    <0.001 |
|                         c1                                                                                                         |    <0.001 |
|                         c2                                                                                                         |    <0.001 |
|                       rpntr                                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                       |    <0.001 |
|                       gwss.wsts                                                                                                    |    <0.001 |
|                         c0                                                                                                         |    <0.001 |
|                         c1                                                                                                         |    <0.001 |
|                       wpntr                                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                          |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                                     |    <0.001 |
|                         inst_blk_mem_gen                                                                                           |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                     |    <0.001 |
|                             valid.cstr                                                                                             |    <0.001 |
|                               ramloop[1].ram.r                                                                                     |    <0.001 |
|                                 prim_noinit.ram                                                                                    |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                       g8serrst.usrst_inst                                                                                          |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                                          |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                               |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                          |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                        |     0.002 |
|             I_ADDR_CNTL                                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                                   |    <0.001 |
|             I_MSTR_PCC                                                                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                      |    <0.001 |
|             I_RESET                                                                                                                |    <0.001 |
|         I_RST_MODULE                                                                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                               |    <0.001 |
|     ps8_0_axi_periph                                                                                                               |     0.008 |
|       s00_couplers                                                                                                                 |     0.007 |
|         auto_ds                                                                                                                    |     0.004 |
|           inst                                                                                                                     |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                  |     0.004 |
|               USE_READ.read_addr_inst                                                                                              |     0.002 |
|                 cmd_queue                                                                                                          |    <0.001 |
|                   inst                                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                                  |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|               USE_READ.read_data_inst                                                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                            |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                          |    <0.001 |
|                   inst                                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|                 cmd_queue                                                                                                          |    <0.001 |
|                   inst                                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                                  |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                            |    <0.001 |
|         auto_pc                                                                                                                    |     0.003 |
|           inst                                                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                   |     0.003 |
|               RD.ar_channel_0                                                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                                       |    <0.001 |
|               RD.r_channel_0                                                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                                                 |    <0.001 |
|               SI_REG                                                                                                               |     0.001 |
|                 ar_pipe                                                                                                            |    <0.001 |
|                 aw_pipe                                                                                                            |    <0.001 |
|                 b_pipe                                                                                                             |    <0.001 |
|                 r_pipe                                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                                       |    <0.001 |
|               WR.b_channel_0                                                                                                       |    <0.001 |
|                 bid_fifo_0                                                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                                                       |    <0.001 |
|       xbar                                                                                                                         |    <0.001 |
|         inst                                                                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                 |    <0.001 |
|             addr_arbiter_inst                                                                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                           |    <0.001 |
|             reg_slice_r                                                                                                            |    <0.001 |
|             splitter_ar                                                                                                            |    <0.001 |
|             splitter_aw                                                                                                            |    <0.001 |
|     ps8_0_axi_periph_1                                                                                                             |     0.011 |
|       s00_couplers                                                                                                                 |     0.009 |
|         auto_ds                                                                                                                    |     0.006 |
|           inst                                                                                                                     |     0.006 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                  |     0.006 |
|               USE_READ.read_addr_inst                                                                                              |     0.002 |
|                 cmd_queue                                                                                                          |    <0.001 |
|                   inst                                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                                  |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|               USE_READ.read_data_inst                                                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                            |     0.004 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                          |    <0.001 |
|                   inst                                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|                 cmd_queue                                                                                                          |     0.002 |
|                   inst                                                                                                             |     0.002 |
|                     fifo_gen_inst                                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                    |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                                 |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                                  |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                            |    <0.001 |
|         auto_pc                                                                                                                    |     0.003 |
|           inst                                                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                   |     0.003 |
|               RD.ar_channel_0                                                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                                       |    <0.001 |
|               RD.r_channel_0                                                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                                                 |    <0.001 |
|               SI_REG                                                                                                               |     0.001 |
|                 ar_pipe                                                                                                            |    <0.001 |
|                 aw_pipe                                                                                                            |    <0.001 |
|                 b_pipe                                                                                                             |    <0.001 |
|                 r_pipe                                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                                       |    <0.001 |
|               WR.b_channel_0                                                                                                       |    <0.001 |
|                 bid_fifo_0                                                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                                                       |    <0.001 |
|       xbar                                                                                                                         |     0.001 |
|         inst                                                                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                 |     0.001 |
|             addr_arbiter_inst                                                                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                           |    <0.001 |
|             reg_slice_r                                                                                                            |    <0.001 |
|             splitter_ar                                                                                                            |    <0.001 |
|             splitter_aw                                                                                                            |    <0.001 |
|     rst_ps8_0_100M                                                                                                                 |    <0.001 |
|       U0                                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                |    <0.001 |
|         SEQ                                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                                              |    <0.001 |
|     util_vector_logic_0                                                                                                            |    <0.001 |
|     v_hdmi_tx_ss_0                                                                                                                 |     0.124 |
|       inst                                                                                                                         |     0.124 |
|         axi_crossbar                                                                                                               |    <0.001 |
|           inst                                                                                                                     |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                               |    <0.001 |
|               addr_arbiter_inst                                                                                                    |    <0.001 |
|               reg_slice_r                                                                                                          |    <0.001 |
|               splitter_ar                                                                                                          |    <0.001 |
|               splitter_aw                                                                                                          |    <0.001 |
|         util_vector_logic_0                                                                                                        |     0.000 |
|         v_axi4s_vid_out                                                                                                            |     0.005 |
|           inst                                                                                                                     |     0.005 |
|             COUPLER_INST                                                                                                           |     0.004 |
|               FIFO_INST                                                                                                            |     0.004 |
|                 inst_fifo_gen                                                                                                      |     0.004 |
|                   gconvfifo.rf                                                                                                     |     0.004 |
|                     grf.rf                                                                                                         |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                          |    <0.001 |
|                         gr1.grdc2.rdc                                                                                              |    <0.001 |
|                         gras.rsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwas.wsts                                                                                                  |    <0.001 |
|                           c2                                                                                                       |     0.000 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.003 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                                                   |     0.003 |
|                           inst_blk_mem_gen                                                                                         |     0.003 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                   |     0.003 |
|                               valid.cstr                                                                                           |     0.003 |
|                                 ramloop[0].ram.r                                                                                   |     0.003 |
|                                   prim_noinit.ram                                                                                  |     0.003 |
|                       rstblk                                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                   |    <0.001 |
|             FORMATTER_INST                                                                                                         |    <0.001 |
|             SYNC_INST                                                                                                              |    <0.001 |
|         v_hdmi_tx                                                                                                                  |     0.094 |
|           inst                                                                                                                     |     0.094 |
|             SYS_INST                                                                                                               |     0.094 |
|               AUD_FIFO_INST/aclk_dpram_reg_0_63_0_6                                                                                |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_0_63_14_20                                                                              |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_0_63_21_27                                                                              |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_0_63_28_34                                                                              |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_0_63_7_13                                                                               |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_128_191_0_6                                                                             |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_128_191_14_20                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_128_191_21_27                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_128_191_28_34                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_128_191_7_13                                                                            |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_192_255_0_6                                                                             |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_192_255_14_20                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_192_255_21_27                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_192_255_28_34                                                                           |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_192_255_7_13                                                                            |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_64_127_0_6                                                                              |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_64_127_14_20                                                                            |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_64_127_21_27                                                                            |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_64_127_28_34                                                                            |    <0.001 |
|               AUD_FIFO_INST/aclk_dpram_reg_64_127_7_13                                                                             |    <0.001 |
|               AUD_INST                                                                                                             |     0.003 |
|                 ACLK_ACR_ACK_EDGE_INST                                                                                             |    <0.001 |
|                 ACLK_ACR_ACK_INST                                                                                                  |    <0.001 |
|                   XPM_SINGLE_INST                                                                                                  |    <0.001 |
|                 ACLK_CTRL_RUN_SYNC_INST                                                                                            |    <0.001 |
|                   gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                 ACLK_PKT_RDY_INST                                                                                                  |    <0.001 |
|                 AUD_FIFO_INST                                                                                                      |    <0.001 |
|                   WP_CDA_INST                                                                                                      |    <0.001 |
|                 HDR_FIFO_INST                                                                                                      |    <0.001 |
|                 LCLK_ACR_PKT_WR_CNT_END_EDGE_INST                                                                                  |    <0.001 |
|                 LCLK_ACR_UPD_EDGE_INST                                                                                             |    <0.001 |
|                 LCLK_ACR_UPD_INST                                                                                                  |    <0.001 |
|                   XPM_SINGLE_INST                                                                                                  |    <0.001 |
|                 LCLK_AUD_FIFO_DE_EDGE_INST                                                                                         |    <0.001 |
|                 LCLK_AUD_PKT_WR_CNT_END_EDGE_INST                                                                                  |    <0.001 |
|                 LCLK_CTRL_CH_SYNC_INST                                                                                             |    <0.001 |
|                   gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                 LCLK_CTRL_RUN_SYNC_INST                                                                                            |    <0.001 |
|                   gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                 LCLK_PKT_RD_EDGE_INST                                                                                              |    <0.001 |
|                 LCLK_SUB_FIFO_DE_EDGE_INST                                                                                         |    <0.001 |
|                 SCLK_LB_RD_EDGE_INST                                                                                               |    <0.001 |
|                 SUB_FIFO_INST                                                                                                      |    <0.001 |
|               AUX_INST                                                                                                             |     0.003 |
|                 CTRL_REG_RUN_SYNC_INST                                                                                             |    <0.001 |
|                   XPM_SINGLE_INST                                                                                                  |    <0.001 |
|                 HDR_FIFO_INST                                                                                                      |    <0.001 |
|                   RP_CDA_INST                                                                                                      |    <0.001 |
|                     XPM_GRAY_INST                                                                                                  |    <0.001 |
|                   WP_CDA_INST                                                                                                      |    <0.001 |
|                     XPM_GRAY_INST                                                                                                  |    <0.001 |
|                   aclk_dpram_reg_0_7_0_5                                                                                           |    <0.001 |
|                   aclk_dpram_reg_0_7_12_17                                                                                         |    <0.001 |
|                   aclk_dpram_reg_0_7_6_11                                                                                          |    <0.001 |
|                 LCLK_AUX_RD_EDGE_INST                                                                                              |    <0.001 |
|                 LCLK_RD_CNT_END_EDGE_INST                                                                                          |    <0.001 |
|                 LCLK_SUB_FIFO_DE_EDGE_INST                                                                                         |    <0.001 |
|                 SCLK_LB_RD_EDGE_INST                                                                                               |    <0.001 |
|                 SUB_FIFO_INST                                                                                                      |     0.001 |
|                   RP_CDA_INST                                                                                                      |    <0.001 |
|                     XPM_GRAY_INST                                                                                                  |    <0.001 |
|                   WP_CDA_INST                                                                                                      |    <0.001 |
|                     XPM_GRAY_INST                                                                                                  |    <0.001 |
|                   aclk_dpram_reg_0_63_0_2                                                                                          |    <0.001 |
|                   aclk_dpram_reg_0_63_12_14                                                                                        |    <0.001 |
|                   aclk_dpram_reg_0_63_3_5                                                                                          |    <0.001 |
|                   aclk_dpram_reg_0_63_6_8                                                                                          |    <0.001 |
|                   aclk_dpram_reg_0_63_9_11                                                                                         |    <0.001 |
|               AXI_INST                                                                                                             |     0.002 |
|                 AR_FIFO_INST                                                                                                       |    <0.001 |
|                   clk_dpram_reg_0_7_0_5                                                                                            |    <0.001 |
|                 AW_FIFO_INST                                                                                                       |    <0.001 |
|                   clk_dpram_reg_0_7_0_5                                                                                            |    <0.001 |
|                 W_FIFO_INST                                                                                                        |    <0.001 |
|                   clk_dpram_reg_0_7_0_5                                                                                            |    <0.001 |
|                   clk_dpram_reg_0_7_12_17                                                                                          |    <0.001 |
|                   clk_dpram_reg_0_7_6_11                                                                                           |    <0.001 |
|               CMD_FIFO_INST/clk_dpram_reg_0_15_0_5                                                                                 |    <0.001 |
|               CORE_INST                                                                                                            |     0.072 |
|                 CH0_INST                                                                                                           |     0.025 |
|                   ENC_INST                                                                                                         |     0.011 |
|                     gen_enc[0].ENC_INST                                                                                            |     0.003 |
|                     gen_enc[1].ENC_INST                                                                                            |     0.003 |
|                     gen_enc[2].ENC_INST                                                                                            |     0.003 |
|                     gen_enc[3].ENC_INST                                                                                            |     0.003 |
|                   GB_INST                                                                                                          |     0.002 |
|                     CLK_CFG_MODE_SYNC_INST                                                                                         |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   MUX_INST                                                                                                         |    <0.001 |
|                   RC_INST                                                                                                          |     0.004 |
|                     CLK_MODE_SYNC_INST                                                                                             |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   SCRM_INST                                                                                                        |     0.004 |
|                     CLK_CFG_EN_SYNC_INST                                                                                           |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     SSCP_EDGE_INST                                                                                                 |     0.003 |
|                   VID_INST                                                                                                         |     0.004 |
|                     FIFO_INST                                                                                                      |     0.001 |
|                       WP_CDA_INST                                                                                                  |    <0.001 |
|                         XPM_GRAY_INST                                                                                              |    <0.001 |
|                     LCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_PR_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                 CH1_INST                                                                                                           |     0.018 |
|                   ENC_INST                                                                                                         |     0.007 |
|                     gen_enc[0].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[1].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[2].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[3].ENC_INST                                                                                            |     0.002 |
|                   GB_INST                                                                                                          |     0.001 |
|                     CLK_CFG_MODE_SYNC_INST                                                                                         |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   MUX_INST                                                                                                         |    <0.001 |
|                   RC_INST                                                                                                          |     0.002 |
|                     CLK_MODE_SYNC_INST                                                                                             |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   SCRM_INST                                                                                                        |     0.003 |
|                     CLK_CFG_EN_SYNC_INST                                                                                           |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     SSCP_EDGE_INST                                                                                                 |     0.002 |
|                   VID_INST                                                                                                         |     0.003 |
|                     FIFO_INST                                                                                                      |     0.001 |
|                       WP_CDA_INST                                                                                                  |    <0.001 |
|                         XPM_GRAY_INST                                                                                              |    <0.001 |
|                     LCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_PR_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                 CH2_INST                                                                                                           |     0.017 |
|                   ENC_INST                                                                                                         |     0.007 |
|                     gen_enc[0].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[1].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[2].ENC_INST                                                                                            |     0.002 |
|                     gen_enc[3].ENC_INST                                                                                            |     0.002 |
|                   GB_INST                                                                                                          |     0.001 |
|                     CLK_CFG_MODE_SYNC_INST                                                                                         |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   MUX_INST                                                                                                         |    <0.001 |
|                   RC_INST                                                                                                          |     0.002 |
|                     CLK_MODE_SYNC_INST                                                                                             |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                   SCRM_INST                                                                                                        |     0.004 |
|                     CLK_CFG_EN_SYNC_INST                                                                                           |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     SSCP_IN_EDGE_INST                                                                                              |    <0.001 |
|                   VID_INST                                                                                                         |     0.004 |
|                     FIFO_INST                                                                                                      |     0.001 |
|                       WP_CDA_INST                                                                                                  |    <0.001 |
|                         XPM_GRAY_INST                                                                                              |    <0.001 |
|                     LCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_CD_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                     VCLK_CFG_PR_SYNC_INST                                                                                          |    <0.001 |
|                       gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                |    <0.001 |
|                       gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                |    <0.001 |
|                 HDCP_INST                                                                                                          |     0.003 |
|                   HDCP_IN_VLD_EDGE_INST                                                                                            |    <0.001 |
|                 PKT_INST                                                                                                           |     0.009 |
|                   CTL_INST                                                                                                         |     0.002 |
|                     DE_EDGE_INST                                                                                                   |    <0.001 |
|                     HS_EDGE_INST                                                                                                   |    <0.001 |
|                     VS_EDGE_INST                                                                                                   |    <0.001 |
|                   ECC_HDR_INST                                                                                                     |    <0.001 |
|                   FIFO_INST                                                                                                        |     0.002 |
|                     FIFO_DE_EDGE_INST                                                                                              |    <0.001 |
|                     FIFO_INST                                                                                                      |    <0.001 |
|                   MAP_INST                                                                                                         |     0.003 |
|                   MUX_INST                                                                                                         |     0.001 |
|                   gen_ecc_sub[0].ECC_SUB_INST                                                                                      |    <0.001 |
|                   gen_ecc_sub[1].ECC_SUB_INST                                                                                      |    <0.001 |
|                   gen_ecc_sub[2].ECC_SUB_INST                                                                                      |    <0.001 |
|                   gen_ecc_sub[3].ECC_SUB_INST                                                                                      |    <0.001 |
|               CS_CAP_INST                                                                                                          |    <0.001 |
|                 gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                      |    <0.001 |
|                 gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                      |    <0.001 |
|               DAT_FIFO_INST/clk_dpram_reg_0_15_0_5                                                                                 |    <0.001 |
|               DDC_INST                                                                                                             |     0.001 |
|                 CMD_FIFO_INST                                                                                                      |    <0.001 |
|                 CTRL_REG_RUN_EDGE_INST                                                                                             |    <0.001 |
|                 DAT_FIFO_INST                                                                                                      |    <0.001 |
|                 LB_RD_EDGE_INST                                                                                                    |    <0.001 |
|                 TO_CNT_END_EDGE_INST                                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_0_5                                                                                    |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_0_5__0                                                                                 |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_0_5__1                                                                                 |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_12_17                                                                                  |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_12_17__0                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_12_17__1                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_18_23                                                                                  |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_18_23__0                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_18_23__1                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_24_29                                                                                  |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_24_29__0                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_24_29__1                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_30_35                                                                                  |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_30_35__0                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_30_35__1                                                                               |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_6_11                                                                                   |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_6_11__0                                                                                |    <0.001 |
|               FIFO_INST/aclk_dpram_reg_0_15_6_11__1                                                                                |    <0.001 |
|               HDR_FIFO_INST/clk_dpram_reg_0_31_0_5                                                                                 |    <0.001 |
|               HDR_FIFO_INST/clk_dpram_reg_0_31_12_17                                                                               |    <0.001 |
|               HDR_FIFO_INST/clk_dpram_reg_0_31_6_11                                                                                |    <0.001 |
|               HPD_EDGE_INST                                                                                                        |    <0.001 |
|               HPD_SYNC_INST                                                                                                        |    <0.001 |
|                 gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                      |    <0.001 |
|               LRST_INST                                                                                                            |    <0.001 |
|                 XPM_ASYNC_INST                                                                                                     |    <0.001 |
|               PIO_INST                                                                                                             |    <0.001 |
|                 LB_RD_EDGE_INST                                                                                                    |    <0.001 |
|                 PIO_IN_CAP_INST                                                                                                    |    <0.001 |
|                   gen_xpm_cdc[0].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[1].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[2].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[3].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[5].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[6].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[7].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                   gen_xpm_cdc[8].XPM_ARRAY_INST                                                                                    |    <0.001 |
|                 gen_pio_io_edge[0].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[10].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[11].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[12].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[13].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[14].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[15].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[16].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[17].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[18].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[19].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[1].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[20].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[21].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[22].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[23].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[24].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[25].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[26].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[27].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[28].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[29].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[2].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[30].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[31].PIO_IN_EDGE_INST                                                                               |    <0.001 |
|                 gen_pio_io_edge[3].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[4].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[5].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[6].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[7].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[8].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|                 gen_pio_io_edge[9].PIO_IN_EDGE_INST                                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_0_6                                                                  |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_14_20                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_21_27                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_28_34                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_35_41                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_42_47                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_7_13                                                                 |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_0_6                                                               |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_14_20                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_21_27                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_28_34                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_35_41                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_42_47                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_7_13                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_0_6                                                               |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_14_20                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_21_27                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_28_34                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_35_41                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_42_47                                                             |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_7_13                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_0_6                                                                |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_14_20                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_21_27                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_28_34                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_35_41                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_42_47                                                              |    <0.001 |
|               PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_7_13                                                               |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_0_63_0_6                                                                                 |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_0_63_14_20                                                                               |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_0_63_21_27                                                                               |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_0_63_28_31                                                                               |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_0_63_7_13                                                                                |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_128_191_0_6                                                                              |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_128_191_14_20                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_128_191_21_27                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_128_191_28_31                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_128_191_7_13                                                                             |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_192_255_0_6                                                                              |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_192_255_14_20                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_192_255_21_27                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_192_255_28_31                                                                            |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_192_255_7_13                                                                             |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_64_127_0_6                                                                               |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_64_127_14_20                                                                             |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_64_127_21_27                                                                             |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_64_127_28_31                                                                             |    <0.001 |
|               SUB_FIFO_INST/clk_dpram_reg_64_127_7_13                                                                              |    <0.001 |
|               VER_INST                                                                                                             |    <0.001 |
|                 LB_RD_EDGE_INST                                                                                                    |    <0.001 |
|               VRST_INST                                                                                                            |    <0.001 |
|                 XPM_ASYNC_INST                                                                                                     |    <0.001 |
|               gcsram                                                                                                               |    <0.001 |
|             VIDEO_RST_SYNC_INST                                                                                                    |    <0.001 |
|               XPM_SINGLE_INST                                                                                                      |    <0.001 |
|         v_tc                                                                                                                       |     0.024 |
|           U0                                                                                                                       |     0.024 |
|             U_TC_TOP                                                                                                               |     0.003 |
|               GEN_GENERATOR.U_TC_GEN                                                                                               |     0.003 |
|             U_VIDEO_CTRL                                                                                                           |     0.020 |
|               AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                 |    <0.001 |
|                   I_DECODER                                                                                                        |    <0.001 |
|                     MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                                |    <0.001 |
|               AXI4_LITE_INTERFACE.CORE_MUX0                                                                                        |    <0.001 |
|               AXI4_LITE_INTERFACE.GENR_MUX0                                                                                        |     0.004 |
|               AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                                   |    <0.001 |
|               AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                                    |     0.003 |
|     v_tpg_0                                                                                                                        |     0.025 |
|       inst                                                                                                                         |     0.025 |
|         MultiPixStream2AXIvi_U0                                                                                                    |    <0.001 |
|           grp_reg_unsigned_short_s_fu_185                                                                                          |    <0.001 |
|           grp_reg_unsigned_short_s_fu_191                                                                                          |    <0.001 |
|         bckgndYUV_V_val_0_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram                                                                            |    <0.001 |
|         bckgndYUV_V_val_1_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2_ram                                                                            |    <0.001 |
|         bckgndYUV_V_val_2_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc_ram                                                                            |    <0.001 |
|         ovrlayYUV_V_val_0_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm_ram                                                                            |    <0.001 |
|         ovrlayYUV_V_val_1_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw_ram                                                                            |    <0.001 |
|         ovrlayYUV_V_val_2_V_U                                                                                                      |    <0.001 |
|           U_design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG_ram                                                                            |    <0.001 |
|         tpgBackground_U0                                                                                                           |     0.020 |
|           call_ret13_tpgPatternVerticalHo_fu_603                                                                                   |    <0.001 |
|           call_ret15_tpgPRBS_fu_642                                                                                                |    <0.001 |
|           call_ret16_tpgPatternDPColorRam_fu_580                                                                                   |    <0.001 |
|           call_ret2_tpgPatternHorizontal_fu_673                                                                                    |    <0.001 |
|           call_ret3_tpgPatternVerticalRa_fu_591                                                                                    |    <0.001 |
|           call_ret4_tpgPatternTemporalRa_fu_683                                                                                    |    <0.001 |
|           grp_tpgPatternCheckerBoa_fu_469                                                                                          |    <0.001 |
|             tpgBarSelRgb_b267_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                                                        |    <0.001 |
|             tpgCheckerBoardArray_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckerocq_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternColorBars_fu_556                                                                                           |    <0.001 |
|             tpgBarSelRgb_b265_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                                                        |    <0.001 |
|             tpgBarSelRgb_r259_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_u253_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckertde_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_v250_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_y256_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternCrossHatch_fu_535                                                                                          |    <0.001 |
|             whiYuv_1_U                                                                                                             |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternDPColorSqu_fu_424                                                                                          |    <0.001 |
|             DPtpgBarArray_U                                                                                                        |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelRgb_CEA_b_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelRgb_CEA_g_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelRgb_CEA_r_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelRgb_VESA_1_U                                                                                                |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelRgb_VESA_5_U                                                                                                |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_601_u_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_601_v_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_601_y_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_709_u_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColormb6_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_709_v_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorncg_rom_U                                                                        |    <0.001 |
|             DPtpgBarSelYuv_709_y_U                                                                                                 |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternRainbow_fu_395                                                                                             |     0.002 |
|             tpgSinTableArray_9bi_1_U                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U                                                                        |    <0.001 |
|             v_tpg_mac_muladd_Aem_U42                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U                                                                    |    <0.001 |
|             v_tpg_mac_muladd_Bew_U43                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U                                                                    |    <0.001 |
|             v_tpg_mac_muladd_wdI_U38                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U                                                                    |    <0.001 |
|             v_tpg_mac_muladd_yd2_U40                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U                                                                    |    <0.001 |
|             v_tpg_mac_muladd_zec_U41                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U                                                                    |    <0.001 |
|           grp_tpgPatternSolidBlack_fu_664                                                                                          |    <0.001 |
|             blkYuv_U                                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternSolidBlue_fu_615                                                                                           |    <0.001 |
|             bluYuv_U                                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternSolidGreen_fu_624                                                                                          |    <0.001 |
|             grnYuv_U                                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternSolidRed_fu_633                                                                                            |    <0.001 |
|             redYuv_U                                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternSolidWhite_fu_655                                                                                          |    <0.001 |
|             whiYuv_U                                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternTartanColo_fu_502                                                                                          |    <0.001 |
|             tpgBarSelRgb_b266_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                                                        |    <0.001 |
|             tpgBarSelRgb_r260_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_u254_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckertde_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_v251_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U                                                                        |    <0.001 |
|             tpgBarSelYuv_y257_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                                                                        |    <0.001 |
|             tpgTartanBarArray_U                                                                                                    |    <0.001 |
|               design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom_U                                                                        |    <0.001 |
|           grp_tpgPatternZonePlate_fu_404                                                                                           |     0.016 |
|             v_tpg_am_addmul_1Mgi_U61                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U                                                                    |    <0.001 |
|             v_tpg_mac_muladd_Ngs_U62                                                                                               |     0.013 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U                                                                    |     0.013 |
|             v_tpg_mac_muladd_OgC_U63                                                                                               |    <0.001 |
|               design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U                                                                    |    <0.001 |
|         tpgForeground_U0                                                                                                           |     0.001 |
|           grp_tpgPatternBox_fu_279                                                                                                 |    <0.001 |
|           grp_tpgPatternCrossHair_fu_306                                                                                           |    <0.001 |
|         v_tpg_CTRL_s_axi_U                                                                                                         |     0.002 |
|     vid_phy_controller_0                                                                                                           |     0.433 |
|       inst                                                                                                                         |     0.433 |
|         clock_detector_inst                                                                                                        |     0.009 |
|           DRUCLK_FREQ_CAP_INST                                                                                                     |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           DRUCLK_RST_INST                                                                                                          |     0.000 |
|           DRUCLK_RUN_SYNC_INST                                                                                                     |     0.000 |
|           RX_FREQ_LOCK_EDGE_INST                                                                                                   |    <0.001 |
|           RX_TMR_END_EDGE_INST                                                                                                     |    <0.001 |
|           TXCLK_FREQ_CAP_INST                                                                                                      |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           TXCLK_RST_INST                                                                                                           |    <0.001 |
|           TXCLK_RUN_SYNC_INST                                                                                                      |    <0.001 |
|           TX_FREQ_LOCK_EDGE_INST                                                                                                   |    <0.001 |
|           TX_LOCK_CAP_INST                                                                                                         |    <0.001 |
|           TX_TMR_END_EDGE_INST                                                                                                     |    <0.001 |
|         drp_control_b0gt0_inst                                                                                                     |    <0.001 |
|           xpm_handshake_DRP_Config_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[18].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[19].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[20].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[21].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[22].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[23].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[24].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[25].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[26].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[27].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[28].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[29].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[30].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[31].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[32].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_handshake_DRP_Status_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_single_drp_reset_RST_inst                                                                                            |    <0.001 |
|         drp_control_b0gt1_inst                                                                                                     |    <0.001 |
|           xpm_handshake_DRP_Config_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[18].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[19].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[20].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[21].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[22].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[23].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[24].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[25].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[26].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[27].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[28].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[29].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[30].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[31].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[32].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_handshake_DRP_Status_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_single_drp_reset_RST_inst                                                                                            |    <0.001 |
|         drp_control_b0gt2_inst                                                                                                     |    <0.001 |
|           xpm_handshake_DRP_Config_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[18].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[19].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[20].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[21].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[22].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[23].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[24].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[25].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[26].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[27].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[28].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[29].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[30].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[31].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[32].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_handshake_DRP_Status_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_single_drp_reset_RST_inst                                                                                            |    <0.001 |
|         drp_control_b0gtcommon_inst                                                                                                |    <0.001 |
|           xpm_handshake_DRP_Config_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[17].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[18].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[19].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[20].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[21].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[22].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[23].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[24].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[25].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[26].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[27].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[28].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[29].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[30].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[31].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[32].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_handshake_DRP_Status_inst                                                                                            |    <0.001 |
|             single_array[0].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[10].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[11].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[12].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[13].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[14].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[15].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[16].xpm_cdc_single_inst                                                                                   |    <0.001 |
|             single_array[1].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[2].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[3].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[4].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[5].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[6].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[7].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[8].xpm_cdc_single_inst                                                                                    |    <0.001 |
|             single_array[9].xpm_cdc_single_inst                                                                                    |    <0.001 |
|           xpm_single_drp_reset_RST_inst                                                                                            |    <0.001 |
|         gt_common_inst                                                                                                             |    <0.001 |
|           common_inst                                                                                                              |    <0.001 |
|         gt_usrclk_source_inst                                                                                                      |     0.126 |
|           tx_mmcm.mmcme3_drp_inst                                                                                                  |    <0.001 |
|           tx_mmcm.txoutclk_mmcm0_i                                                                                                 |     0.121 |
|         gt_wrapper_inst                                                                                                            |     0.287 |
|           inst                                                                                                                     |     0.287 |
|             gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst                                   |     0.287 |
|               gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst                          |     0.286 |
|                 channel_inst                                                                                                       |     0.286 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst |    <0.001 |
|               gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |    <0.001 |
|                 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |    <0.001 |
|                 bit_synchronizer_plllock_rx_inst                                                                                   |    <0.001 |
|                 bit_synchronizer_plllock_tx_inst                                                                                   |    <0.001 |
|                 bit_synchronizer_rxcdrlock_inst                                                                                    |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |    <0.001 |
|                 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |    <0.001 |
|                 reset_synchronizer_tx_done_inst                                                                                    |    <0.001 |
|                 reset_synchronizer_txprogdivreset_inst                                                                             |    <0.001 |
|               gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst                        |    <0.001 |
|                 gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst                                |    <0.001 |
|                 gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst                                   |    <0.001 |
|                 gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    <0.001 |
|         vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst                                                                            |     0.006 |
|           vid_phy_controller_interrupts_inst                                                                                       |    <0.001 |
|         xpm_array_single_cplllock_b00_inst                                                                                         |    <0.001 |
|         xpm_array_single_cplllock_b01_inst                                                                                         |    <0.001 |
|         xpm_array_single_cplllock_b02_inst                                                                                         |    <0.001 |
|         xpm_array_single_qpll0lock_b0_inst                                                                                         |    <0.001 |
|         xpm_array_single_qpll1lock_b0_inst                                                                                         |    <0.001 |
|         xpm_array_single_reset_tx_done_b00_inst                                                                                    |    <0.001 |
|         xpm_array_single_reset_tx_done_b01_inst                                                                                    |    <0.001 |
|         xpm_array_single_reset_tx_done_b02_inst                                                                                    |    <0.001 |
|         xpm_array_single_rxbufstatus_b00_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_rxbufstatus_b01_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_rxbufstatus_b02_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_rxpmaresetdone_b00_inst                                                                                   |    <0.001 |
|         xpm_array_single_rxpmaresetdone_b01_inst                                                                                   |    <0.001 |
|         xpm_array_single_rxpmaresetdone_b02_inst                                                                                   |    <0.001 |
|         xpm_array_single_rxprbssel_b00_inst                                                                                        |     0.000 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |     0.000 |
|         xpm_array_single_rxprbssel_b01_inst                                                                                        |     0.000 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |     0.000 |
|         xpm_array_single_rxprbssel_b02_inst                                                                                        |     0.000 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |     0.000 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |     0.000 |
|         xpm_array_single_txbufstatus_b00_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_txbufstatus_b01_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_txbufstatus_b02_inst                                                                                      |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_txelecidle_b00_inst                                                                                       |    <0.001 |
|         xpm_array_single_txelecidle_b01_inst                                                                                       |    <0.001 |
|         xpm_array_single_txelecidle_b02_inst                                                                                       |    <0.001 |
|         xpm_array_single_txphaligndone_b00_inst                                                                                    |    <0.001 |
|         xpm_array_single_txphaligndone_b01_inst                                                                                    |    <0.001 |
|         xpm_array_single_txphaligndone_b02_inst                                                                                    |    <0.001 |
|         xpm_array_single_txpmaresetdone_b00_inst                                                                                   |    <0.001 |
|         xpm_array_single_txpmaresetdone_b01_inst                                                                                   |    <0.001 |
|         xpm_array_single_txpmaresetdone_b02_inst                                                                                   |    <0.001 |
|         xpm_array_single_txprbsforceerr_b00_inst                                                                                   |    <0.001 |
|         xpm_array_single_txprbsforceerr_b01_inst                                                                                   |    <0.001 |
|         xpm_array_single_txprbsforceerr_b02_inst                                                                                   |    <0.001 |
|         xpm_array_single_txprbssel_b00_inst                                                                                        |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_txprbssel_b01_inst                                                                                        |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_array_single_txprbssel_b02_inst                                                                                        |    <0.001 |
|           single_array[0].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[1].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[2].xpm_cdc_single_inst                                                                                      |    <0.001 |
|           single_array[3].xpm_cdc_single_inst                                                                                      |    <0.001 |
|         xpm_single_buffbypass_tx_done_b0_inst                                                                                      |    <0.001 |
|         xpm_single_buffbypass_tx_error_b0_inst                                                                                     |    <0.001 |
|         xpm_single_buffbypass_tx_reset_b0_inst                                                                                     |    <0.001 |
|         xpm_single_buffbypass_tx_start_b0_inst                                                                                     |    <0.001 |
|         xpm_single_drp_rdy_b0_common_inst                                                                                          |    <0.001 |
|         xpm_single_drp_rdy_b0gt0_inst                                                                                              |    <0.001 |
|         xpm_single_drp_rdy_b0gt1_inst                                                                                              |    <0.001 |
|         xpm_single_drp_rdy_b0gt2_inst                                                                                              |    <0.001 |
|         xpm_single_gtwiz_reset_tx_done_out_b0_inst                                                                                 |    <0.001 |
|         xpm_single_rxprbscntreset_b00_inst                                                                                         |     0.000 |
|         xpm_single_rxprbscntreset_b01_inst                                                                                         |     0.000 |
|         xpm_single_rxprbscntreset_b02_inst                                                                                         |     0.000 |
|     zynq_ultra_ps_e_0                                                                                                              |     2.703 |
|       inst                                                                                                                         |     2.703 |
+------------------------------------------------------------------------------------------------------------------------------------+-----------+


