beta
====

Simple unpipelined RISC processor created in a simulation language for MIT's 6.004 (Computing Systems) class.
