/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* SW2 */
#define SW2_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SW2_0_INBUF_ENABLED 1u
#define SW2_0_INIT_DRIVESTATE 0u
#define SW2_0_INIT_MUXSEL 0u
#define SW2_0_INPUT_SYNC 2u
#define SW2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW2_0_NUM 4u
#define SW2_0_PORT GPIO_PRT0
#define SW2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW2_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SW2_INBUF_ENABLED 1u
#define SW2_INIT_DRIVESTATE 0u
#define SW2_INIT_MUXSEL 0u
#define SW2_INPUT_SYNC 2u
#define SW2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW2_NUM 4u
#define SW2_PORT GPIO_PRT0
#define SW2_SLEWRATE CY_GPIO_SLEW_FAST
#define SW2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_RED */
#define LED_RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_RED_0_INBUF_ENABLED 0u
#define LED_RED_0_INIT_DRIVESTATE 1u
#define LED_RED_0_INIT_MUXSEL 0u
#define LED_RED_0_INPUT_SYNC 2u
#define LED_RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_RED_0_NUM 3u
#define LED_RED_0_PORT GPIO_PRT6
#define LED_RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_RED_INBUF_ENABLED 0u
#define LED_RED_INIT_DRIVESTATE 1u
#define LED_RED_INIT_MUXSEL 0u
#define LED_RED_INPUT_SYNC 2u
#define LED_RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_RED_NUM 3u
#define LED_RED_PORT GPIO_PRT6
#define LED_RED_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* AFE0_RDY */
#define AFE0_RDY_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define AFE0_RDY_0_INBUF_ENABLED 1u
#define AFE0_RDY_0_INIT_DRIVESTATE 1u
#define AFE0_RDY_0_INIT_MUXSEL 0u
#define AFE0_RDY_0_INPUT_SYNC 2u
#define AFE0_RDY_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define AFE0_RDY_0_NUM 4u
#define AFE0_RDY_0_PORT GPIO_PRT10
#define AFE0_RDY_0_SLEWRATE CY_GPIO_SLEW_FAST
#define AFE0_RDY_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define AFE0_RDY_DRIVEMODE CY_GPIO_DM_HIGHZ
#define AFE0_RDY_INBUF_ENABLED 1u
#define AFE0_RDY_INIT_DRIVESTATE 1u
#define AFE0_RDY_INIT_MUXSEL 0u
#define AFE0_RDY_INPUT_SYNC 2u
#define AFE0_RDY_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define AFE0_RDY_NUM 4u
#define AFE0_RDY_PORT GPIO_PRT10
#define AFE0_RDY_SLEWRATE CY_GPIO_SLEW_FAST
#define AFE0_RDY_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* AFE1_RDY */
#define AFE1_RDY_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define AFE1_RDY_0_INBUF_ENABLED 1u
#define AFE1_RDY_0_INIT_DRIVESTATE 1u
#define AFE1_RDY_0_INIT_MUXSEL 0u
#define AFE1_RDY_0_INPUT_SYNC 2u
#define AFE1_RDY_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define AFE1_RDY_0_NUM 5u
#define AFE1_RDY_0_PORT GPIO_PRT10
#define AFE1_RDY_0_SLEWRATE CY_GPIO_SLEW_FAST
#define AFE1_RDY_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define AFE1_RDY_DRIVEMODE CY_GPIO_DM_HIGHZ
#define AFE1_RDY_INBUF_ENABLED 1u
#define AFE1_RDY_INIT_DRIVESTATE 1u
#define AFE1_RDY_INIT_MUXSEL 0u
#define AFE1_RDY_INPUT_SYNC 2u
#define AFE1_RDY_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define AFE1_RDY_NUM 5u
#define AFE1_RDY_PORT GPIO_PRT10
#define AFE1_RDY_SLEWRATE CY_GPIO_SLEW_FAST
#define AFE1_RDY_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_scl */
#define I2C_1_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_0_INBUF_ENABLED 1u
#define I2C_1_scl_0_INIT_DRIVESTATE 1u
#define I2C_1_scl_0_INIT_MUXSEL 19u
#define I2C_1_scl_0_INPUT_SYNC 2u
#define I2C_1_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_0_NUM 0u
#define I2C_1_scl_0_PORT GPIO_PRT10
#define I2C_1_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_INBUF_ENABLED 1u
#define I2C_1_scl_INIT_DRIVESTATE 1u
#define I2C_1_scl_INIT_MUXSEL 19u
#define I2C_1_scl_INPUT_SYNC 2u
#define I2C_1_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_NUM 0u
#define I2C_1_scl_PORT GPIO_PRT10
#define I2C_1_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_sda */
#define I2C_1_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_0_INBUF_ENABLED 1u
#define I2C_1_sda_0_INIT_DRIVESTATE 1u
#define I2C_1_sda_0_INIT_MUXSEL 19u
#define I2C_1_sda_0_INPUT_SYNC 2u
#define I2C_1_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_0_NUM 1u
#define I2C_1_sda_0_PORT GPIO_PRT10
#define I2C_1_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_INBUF_ENABLED 1u
#define I2C_1_sda_INIT_DRIVESTATE 1u
#define I2C_1_sda_INIT_MUXSEL 19u
#define I2C_1_sda_INPUT_SYNC 2u
#define I2C_1_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_NUM 1u
#define I2C_1_sda_PORT GPIO_PRT10
#define I2C_1_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_2_scl */
#define I2C_2_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_2_scl_0_INBUF_ENABLED 1u
#define I2C_2_scl_0_INIT_DRIVESTATE 1u
#define I2C_2_scl_0_INIT_MUXSEL 19u
#define I2C_2_scl_0_INPUT_SYNC 2u
#define I2C_2_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_2_scl_0_NUM 0u
#define I2C_2_scl_0_PORT GPIO_PRT9
#define I2C_2_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_2_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_2_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_2_scl_INBUF_ENABLED 1u
#define I2C_2_scl_INIT_DRIVESTATE 1u
#define I2C_2_scl_INIT_MUXSEL 19u
#define I2C_2_scl_INPUT_SYNC 2u
#define I2C_2_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_2_scl_NUM 0u
#define I2C_2_scl_PORT GPIO_PRT9
#define I2C_2_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_2_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_2_sda */
#define I2C_2_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_2_sda_0_INBUF_ENABLED 1u
#define I2C_2_sda_0_INIT_DRIVESTATE 1u
#define I2C_2_sda_0_INIT_MUXSEL 19u
#define I2C_2_sda_0_INPUT_SYNC 2u
#define I2C_2_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_2_sda_0_NUM 1u
#define I2C_2_sda_0_PORT GPIO_PRT9
#define I2C_2_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_2_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_2_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_2_sda_INBUF_ENABLED 1u
#define I2C_2_sda_INIT_DRIVESTATE 1u
#define I2C_2_sda_INIT_MUXSEL 19u
#define I2C_2_sda_INPUT_SYNC 2u
#define I2C_2_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_2_sda_NUM 1u
#define I2C_2_sda_PORT GPIO_PRT9
#define I2C_2_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_2_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_GREEN */
#define LED_GREEN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GREEN_0_INBUF_ENABLED 0u
#define LED_GREEN_0_INIT_DRIVESTATE 1u
#define LED_GREEN_0_INIT_MUXSEL 0u
#define LED_GREEN_0_INPUT_SYNC 2u
#define LED_GREEN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GREEN_0_NUM 1u
#define LED_GREEN_0_PORT GPIO_PRT7
#define LED_GREEN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GREEN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_GREEN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GREEN_INBUF_ENABLED 0u
#define LED_GREEN_INIT_DRIVESTATE 1u
#define LED_GREEN_INIT_MUXSEL 0u
#define LED_GREEN_INPUT_SYNC 2u
#define LED_GREEN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GREEN_NUM 1u
#define LED_GREEN_PORT GPIO_PRT7
#define LED_GREEN_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GREEN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_AFE_CLK */
#define Pin_AFE_CLK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_AFE_CLK_0_INBUF_ENABLED 0u
#define Pin_AFE_CLK_0_INIT_DRIVESTATE 1u
#define Pin_AFE_CLK_0_INIT_MUXSEL 9u
#define Pin_AFE_CLK_0_INPUT_SYNC 2u
#define Pin_AFE_CLK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_AFE_CLK_0_NUM 6u
#define Pin_AFE_CLK_0_PORT GPIO_PRT10
#define Pin_AFE_CLK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_AFE_CLK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_AFE_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_AFE_CLK_INBUF_ENABLED 0u
#define Pin_AFE_CLK_INIT_DRIVESTATE 1u
#define Pin_AFE_CLK_INIT_MUXSEL 9u
#define Pin_AFE_CLK_INPUT_SYNC 2u
#define Pin_AFE_CLK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_AFE_CLK_NUM 6u
#define Pin_AFE_CLK_PORT GPIO_PRT10
#define Pin_AFE_CLK_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_AFE_CLK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
