至少在qemu0.1.6版本,字节码的转换流程十分简洁.

首先读取原始的i386字节码,转换成中间字节码,然后将中间字节码转换成目的字节码,在这里目的字节码就是i386.

为了方便读代码,这里列举一下,比较重要的一些函数:

cpu_x86_gen_code 将原始码转换为目的字节码

disas_insn 将原始字节码转换为中间字节码

dyngen_code 将中间字节码转换成目的字节码

optimize_flags 指令优化

## 约定

im代表立即数.
关于T0, T1, A0, 这些其实是寄存器变量,或者,你直接认为是寄存器也没有啥问题.

```c
/* test-i386.h */
#define xglue(x, y) x ## y
#define glue(x, y) xglue(x, y)

// exec-i386.h
register unsigned int T0 asm("ebx");
register unsigned int T1 asm("esi");
register unsigned int A0 asm("edi");
/* cpu上下文,全局唯一,记录了模拟cpu的各种状态 */
register struct CPUX86State *env asm("ebp");

extern int __op_param1, __op_param2, __op_param3;
#define PARAM1 ((long)(&__op_param1))
#define PARAM2 ((long)(&__op_param2))
#define PARAM3 ((long)(&__op_param3))

#ifndef reg_EAX
#define EAX (env->regs[R_EAX])
#endif

// exec-i386.c
static uint16_t *gen_opc_ptr;
static uint32_t *gen_opparam_ptr;
int __op_param1, __op_param2, __op_param3;
```

## 原始码 -> 中间码

如何从字节码中解析出汇编指令,可能需要查看手册,这里不过多涉及.

qemu定义了一系列的中间码,完整的中间码列表如下.

中间码仅仅使用了A0,T0,T1三个虚拟的寄存器.

```c
// opc-i386.c
DEF(end, 0)
DEF(movl_A0_EAX, 0) --将EAX的值存储到A0寄存器
DEF(addl_A0_EAX, 0) -- A0 += EAX A0的值加上EAX的值,存储到A0寄存器
DEF(addl_A0_EAX_s1, 0) -- A0 += EAX << 1
DEF(addl_A0_EAX_s2, 0) -- A0 += EAX << 2
DEF(addl_A0_EAX_s3, 0) -- A0 += EAX << 3
DEF(movl_T0_EAX, 0)    -- T0 = EAX
DEF(movl_T1_EAX, 0)    -- T1 = EAX
DEF(movh_T0_EAX, 0)    -- T0 = EAX >> 8
DEF(movh_T1_EAX, 0)    -- T1 = EAX >> 8
DEF(movl_EAX_T0, 0)    -- EAX = T0
DEF(movl_EAX_T1, 0)    -- EAX = T1
DEF(movl_EAX_A0, 0)    -- EAX = A0
DEF(cmovw_EAX_T1_T0, 0) 
DEF(cmovl_EAX_T1_T0, 0)
DEF(movw_EAX_T0, 0)    -- EAX = (EAX & 0xffff0000) | (T0 & 0xffff)
DEF(movw_EAX_T1, 0)    -- EAX = (EAX & 0xffff0000) | (T1 & 0xffff)
DEF(movw_EAX_A0, 0)    -- EAX = (EAX & 0xffff0000) | (A0 & 0xffff)
DEF(movb_EAX_T0, 0)
DEF(movh_EAX_T0, 0)
DEF(movb_EAX_T1, 0)
DEF(movh_EAX_T1, 0)
DEF(movl_A0_ECX, 0)
DEF(addl_A0_ECX, 0)
DEF(addl_A0_ECX_s1, 0)
DEF(addl_A0_ECX_s2, 0)
DEF(addl_A0_ECX_s3, 0)
DEF(movl_T0_ECX, 0)
DEF(movl_T1_ECX, 0)
DEF(movh_T0_ECX, 0)
DEF(movh_T1_ECX, 0)
DEF(movl_ECX_T0, 0)
DEF(movl_ECX_T1, 0)
DEF(movl_ECX_A0, 0)
DEF(cmovw_ECX_T1_T0, 0)
DEF(cmovl_ECX_T1_T0, 0)
DEF(movw_ECX_T0, 0)
DEF(movw_ECX_T1, 0)
DEF(movw_ECX_A0, 0)
DEF(movb_ECX_T0, 0)
DEF(movh_ECX_T0, 0)
DEF(movb_ECX_T1, 0)
DEF(movh_ECX_T1, 0)
DEF(movl_A0_EDX, 0)
DEF(addl_A0_EDX, 0)
DEF(addl_A0_EDX_s1, 0)
DEF(addl_A0_EDX_s2, 0)
DEF(addl_A0_EDX_s3, 0)
DEF(movl_T0_EDX, 0)
DEF(movl_T1_EDX, 0)
DEF(movh_T0_EDX, 0)
DEF(movh_T1_EDX, 0)
DEF(movl_EDX_T0, 0)
DEF(movl_EDX_T1, 0)
DEF(movl_EDX_A0, 0)
DEF(cmovw_EDX_T1_T0, 0)
DEF(cmovl_EDX_T1_T0, 0)
DEF(movw_EDX_T0, 0)
DEF(movw_EDX_T1, 0)
DEF(movw_EDX_A0, 0)
DEF(movb_EDX_T0, 0)
DEF(movh_EDX_T0, 0)
DEF(movb_EDX_T1, 0)
DEF(movh_EDX_T1, 0)
DEF(movl_A0_EBX, 0)
DEF(addl_A0_EBX, 0)
DEF(addl_A0_EBX_s1, 0)
DEF(addl_A0_EBX_s2, 0)
DEF(addl_A0_EBX_s3, 0)
DEF(movl_T0_EBX, 0)
DEF(movl_T1_EBX, 0)
DEF(movh_T0_EBX, 0)
DEF(movh_T1_EBX, 0)
DEF(movl_EBX_T0, 0)
DEF(movl_EBX_T1, 0)
DEF(movl_EBX_A0, 0)
DEF(cmovw_EBX_T1_T0, 0)
DEF(cmovl_EBX_T1_T0, 0)
DEF(movw_EBX_T0, 0)
DEF(movw_EBX_T1, 0)
DEF(movw_EBX_A0, 0)
DEF(movb_EBX_T0, 0)
DEF(movh_EBX_T0, 0)
DEF(movb_EBX_T1, 0)
DEF(movh_EBX_T1, 0)
DEF(movl_A0_ESP, 0)
DEF(addl_A0_ESP, 0)
DEF(addl_A0_ESP_s1, 0)
DEF(addl_A0_ESP_s2, 0)
DEF(addl_A0_ESP_s3, 0)
DEF(movl_T0_ESP, 0)
DEF(movl_T1_ESP, 0)
DEF(movh_T0_ESP, 0)
DEF(movh_T1_ESP, 0)
DEF(movl_ESP_T0, 0)
DEF(movl_ESP_T1, 0)
DEF(movl_ESP_A0, 0)
DEF(cmovw_ESP_T1_T0, 0)
DEF(cmovl_ESP_T1_T0, 0)
DEF(movw_ESP_T0, 0)
DEF(movw_ESP_T1, 0)
DEF(movw_ESP_A0, 0)
DEF(movb_ESP_T0, 0)
DEF(movh_ESP_T0, 0)
DEF(movb_ESP_T1, 0)
DEF(movh_ESP_T1, 0)
DEF(movl_A0_EBP, 0)
DEF(addl_A0_EBP, 0)
DEF(addl_A0_EBP_s1, 0)
DEF(addl_A0_EBP_s2, 0)
DEF(addl_A0_EBP_s3, 0)
DEF(movl_T0_EBP, 0)
DEF(movl_T1_EBP, 0)
DEF(movh_T0_EBP, 0)
DEF(movh_T1_EBP, 0)
DEF(movl_EBP_T0, 0)
DEF(movl_EBP_T1, 0)
DEF(movl_EBP_A0, 0)
DEF(cmovw_EBP_T1_T0, 0)
DEF(cmovl_EBP_T1_T0, 0)
DEF(movw_EBP_T0, 0)
DEF(movw_EBP_T1, 0)
DEF(movw_EBP_A0, 0)
DEF(movb_EBP_T0, 0)
DEF(movh_EBP_T0, 0)
DEF(movb_EBP_T1, 0)
DEF(movh_EBP_T1, 0)
DEF(movl_A0_ESI, 0)
DEF(addl_A0_ESI, 0)
DEF(addl_A0_ESI_s1, 0)
DEF(addl_A0_ESI_s2, 0)
DEF(addl_A0_ESI_s3, 0)
DEF(movl_T0_ESI, 0)
DEF(movl_T1_ESI, 0)
DEF(movh_T0_ESI, 0)
DEF(movh_T1_ESI, 0)
DEF(movl_ESI_T0, 0)
DEF(movl_ESI_T1, 0)
DEF(movl_ESI_A0, 0)
DEF(cmovw_ESI_T1_T0, 0)
DEF(cmovl_ESI_T1_T0, 0)
DEF(movw_ESI_T0, 0)
DEF(movw_ESI_T1, 0)
DEF(movw_ESI_A0, 0)
DEF(movb_ESI_T0, 0)
DEF(movh_ESI_T0, 0)
DEF(movb_ESI_T1, 0)
DEF(movh_ESI_T1, 0)
DEF(movl_A0_EDI, 0)
DEF(addl_A0_EDI, 0)
DEF(addl_A0_EDI_s1, 0)
DEF(addl_A0_EDI_s2, 0)
DEF(addl_A0_EDI_s3, 0)
DEF(movl_T0_EDI, 0)
DEF(movl_T1_EDI, 0)
DEF(movh_T0_EDI, 0)
DEF(movh_T1_EDI, 0)
DEF(movl_EDI_T0, 0)
DEF(movl_EDI_T1, 0)
DEF(movl_EDI_A0, 0)
DEF(cmovw_EDI_T1_T0, 0)
DEF(cmovl_EDI_T1_T0, 0)
DEF(movw_EDI_T0, 0)
DEF(movw_EDI_T1, 0)
DEF(movw_EDI_A0, 0)
DEF(movb_EDI_T0, 0)
DEF(movh_EDI_T0, 0)
DEF(movb_EDI_T1, 0)
DEF(movh_EDI_T1, 0)
DEF(addl_T0_T1_cc, 0)
DEF(orl_T0_T1_cc, 0)
DEF(andl_T0_T1_cc, 0)
DEF(subl_T0_T1_cc, 0)
DEF(xorl_T0_T1_cc, 0)
DEF(cmpl_T0_T1_cc, 0)
DEF(negl_T0_cc, 0)
DEF(incl_T0_cc, 0)
DEF(decl_T0_cc, 0)
DEF(testl_T0_T1_cc, 0)
DEF(addl_T0_T1, 0)
DEF(orl_T0_T1, 0)
DEF(andl_T0_T1, 0)
DEF(subl_T0_T1, 0)
DEF(xorl_T0_T1, 0)
DEF(negl_T0, 0)
DEF(incl_T0, 0)
DEF(decl_T0, 0)
DEF(notl_T0, 0)
DEF(bswapl_T0, 0)
DEF(mulb_AL_T0, 0)
DEF(imulb_AL_T0, 0)
DEF(mulw_AX_T0, 0)
DEF(imulw_AX_T0, 0)
DEF(mull_EAX_T0, 0)
DEF(imull_EAX_T0, 0)
DEF(imulw_T0_T1, 0)
DEF(imull_T0_T1, 0)
DEF(divb_AL_T0, 0)
DEF(idivb_AL_T0, 0)
DEF(divw_AX_T0, 0)
DEF(idivw_AX_T0, 0)
DEF(divl_EAX_T0, 0)
DEF(idivl_EAX_T0, 0)
DEF(movl_T0_im, 1)
DEF(addl_T0_im, 1)
DEF(andl_T0_ffff, 0)
DEF(movl_T0_T1, 0)
DEF(movl_T1_im, 1)
DEF(addl_T1_im, 1)
DEF(movl_T1_A0, 0)
DEF(movl_A0_im, 1)
DEF(addl_A0_im, 1)
DEF(addl_A0_AL, 0)
DEF(andl_A0_ffff, 0)
DEF(ldub_T0_A0, 0)
DEF(ldsb_T0_A0, 0)
DEF(lduw_T0_A0, 0)
DEF(ldsw_T0_A0, 0)
DEF(ldl_T0_A0, 0)
DEF(ldub_T1_A0, 0)
DEF(ldsb_T1_A0, 0)
DEF(lduw_T1_A0, 0)
DEF(ldsw_T1_A0, 0)
DEF(ldl_T1_A0, 0)
DEF(stb_T0_A0, 0)
DEF(stw_T0_A0, 0)
DEF(stl_T0_A0, 0)
DEF(add_bitw_A0_T1, 0)
DEF(add_bitl_A0_T1, 0)
DEF(jmp_T0, 0)
DEF(jmp_im, 1)
DEF(int_im, 1)
DEF(int3, 1)
DEF(into, 0)
DEF(cli, 0)
DEF(sti, 0)
DEF(cli_vm, 0)
DEF(sti_vm, 1)
DEF(boundw, 0)
DEF(boundl, 0)
DEF(cmpxchg8b, 0)
DEF(jb_subb, 2)
DEF(jz_subb, 2)
DEF(jbe_subb, 2)
DEF(js_subb, 2)
DEF(jl_subb, 2)
DEF(jle_subb, 2)
DEF(setb_T0_subb, 0)
DEF(setz_T0_subb, 0)
DEF(setbe_T0_subb, 0)
DEF(sets_T0_subb, 0)
DEF(setl_T0_subb, 0)
DEF(setle_T0_subb, 0)
DEF(rolb_T0_T1_cc, 0)
DEF(rolb_T0_T1, 0)
DEF(rorb_T0_T1_cc, 0)
DEF(rorb_T0_T1, 0)
DEF(rclb_T0_T1_cc, 0)
DEF(rcrb_T0_T1_cc, 0)
DEF(shlb_T0_T1_cc, 0)
DEF(shlb_T0_T1, 0)
DEF(shrb_T0_T1_cc, 0)
DEF(shrb_T0_T1, 0)
DEF(sarb_T0_T1_cc, 0)
DEF(sarb_T0_T1, 0)
DEF(adcb_T0_T1_cc, 0)
DEF(sbbb_T0_T1_cc, 0)
DEF(cmpxchgb_T0_T1_EAX_cc, 0)
DEF(movsb_fast, 0)
DEF(rep_movsb_fast, 0)
DEF(stosb_fast, 0)
DEF(rep_stosb_fast, 0)
DEF(lodsb_fast, 0)
DEF(rep_lodsb_fast, 0)
DEF(scasb_fast, 0)
DEF(repz_scasb_fast, 0)
DEF(repnz_scasb_fast, 0)
DEF(cmpsb_fast, 0)
DEF(repz_cmpsb_fast, 0)
DEF(repnz_cmpsb_fast, 0)
DEF(outsb_fast, 0)
DEF(rep_outsb_fast, 0)
DEF(insb_fast, 0)
DEF(rep_insb_fast, 0)
DEF(movsb_a32, 0)
DEF(rep_movsb_a32, 0)
DEF(stosb_a32, 0)
DEF(rep_stosb_a32, 0)
DEF(lodsb_a32, 0)
DEF(rep_lodsb_a32, 0)
DEF(scasb_a32, 0)
DEF(repz_scasb_a32, 0)
DEF(repnz_scasb_a32, 0)
DEF(cmpsb_a32, 0)
DEF(repz_cmpsb_a32, 0)
DEF(repnz_cmpsb_a32, 0)
DEF(outsb_a32, 0)
DEF(rep_outsb_a32, 0)
DEF(insb_a32, 0)
DEF(rep_insb_a32, 0)
DEF(movsb_a16, 0)
DEF(rep_movsb_a16, 0)
DEF(stosb_a16, 0)
DEF(rep_stosb_a16, 0)
DEF(lodsb_a16, 0)
DEF(rep_lodsb_a16, 0)
DEF(scasb_a16, 0)
DEF(repz_scasb_a16, 0)
DEF(repnz_scasb_a16, 0)
DEF(cmpsb_a16, 0)
DEF(repz_cmpsb_a16, 0)
DEF(repnz_cmpsb_a16, 0)
DEF(outsb_a16, 0)
DEF(rep_outsb_a16, 0)
DEF(insb_a16, 0)
DEF(rep_insb_a16, 0)
DEF(outb_T0_T1, 0)
DEF(inb_T0_T1, 0)
DEF(jb_subw, 2)
DEF(jz_subw, 2)
DEF(jbe_subw, 2)
DEF(js_subw, 2)
DEF(jl_subw, 2)
DEF(jle_subw, 2)
DEF(loopnzw, 2)
DEF(loopzw, 2)
DEF(loopw, 2)
DEF(jecxzw, 2)
DEF(setb_T0_subw, 0)
DEF(setz_T0_subw, 0)
DEF(setbe_T0_subw, 0)
DEF(sets_T0_subw, 0)
DEF(setl_T0_subw, 0)
DEF(setle_T0_subw, 0)
DEF(rolw_T0_T1_cc, 0)
DEF(rolw_T0_T1, 0)
DEF(rorw_T0_T1_cc, 0)
DEF(rorw_T0_T1, 0)
DEF(rclw_T0_T1_cc, 0)
DEF(rcrw_T0_T1_cc, 0)
DEF(shlw_T0_T1_cc, 0)
DEF(shlw_T0_T1, 0)
DEF(shrw_T0_T1_cc, 0)
DEF(shrw_T0_T1, 0)
DEF(sarw_T0_T1_cc, 0)
DEF(sarw_T0_T1, 0)
DEF(shldw_T0_T1_im_cc, 1)
DEF(shldw_T0_T1_ECX_cc, 0)
DEF(shrdw_T0_T1_im_cc, 1)
DEF(shrdw_T0_T1_ECX_cc, 0)
DEF(adcw_T0_T1_cc, 0)
DEF(sbbw_T0_T1_cc, 0)
DEF(cmpxchgw_T0_T1_EAX_cc, 0)
DEF(btw_T0_T1_cc, 0)
DEF(btsw_T0_T1_cc, 0)
DEF(btrw_T0_T1_cc, 0)
DEF(btcw_T0_T1_cc, 0)
DEF(bsfw_T0_cc, 0)
DEF(bsrw_T0_cc, 0)
DEF(movsw_fast, 0)
DEF(rep_movsw_fast, 0)
DEF(stosw_fast, 0)
DEF(rep_stosw_fast, 0)
DEF(lodsw_fast, 0)
DEF(rep_lodsw_fast, 0)
DEF(scasw_fast, 0)
DEF(repz_scasw_fast, 0)
DEF(repnz_scasw_fast, 0)
DEF(cmpsw_fast, 0)
DEF(repz_cmpsw_fast, 0)
DEF(repnz_cmpsw_fast, 0)
DEF(outsw_fast, 0)
DEF(rep_outsw_fast, 0)
DEF(insw_fast, 0)
DEF(rep_insw_fast, 0)
DEF(movsw_a32, 0)
DEF(rep_movsw_a32, 0)
DEF(stosw_a32, 0)
DEF(rep_stosw_a32, 0)
DEF(lodsw_a32, 0)
DEF(rep_lodsw_a32, 0)
DEF(scasw_a32, 0)
DEF(repz_scasw_a32, 0)
DEF(repnz_scasw_a32, 0)
DEF(cmpsw_a32, 0)
DEF(repz_cmpsw_a32, 0)
DEF(repnz_cmpsw_a32, 0)
DEF(outsw_a32, 0)
DEF(rep_outsw_a32, 0)
DEF(insw_a32, 0)
DEF(rep_insw_a32, 0)
DEF(movsw_a16, 0)
DEF(rep_movsw_a16, 0)
DEF(stosw_a16, 0)
DEF(rep_stosw_a16, 0)
DEF(lodsw_a16, 0)
DEF(rep_lodsw_a16, 0)
DEF(scasw_a16, 0)
DEF(repz_scasw_a16, 0)
DEF(repnz_scasw_a16, 0)
DEF(cmpsw_a16, 0)
DEF(repz_cmpsw_a16, 0)
DEF(repnz_cmpsw_a16, 0)
DEF(outsw_a16, 0)
DEF(rep_outsw_a16, 0)
DEF(insw_a16, 0)
DEF(rep_insw_a16, 0)
DEF(outw_T0_T1, 0)
DEF(inw_T0_T1, 0)
DEF(jb_subl, 2)
DEF(jz_subl, 2)
DEF(jbe_subl, 2)
DEF(js_subl, 2)
DEF(jl_subl, 2)
DEF(jle_subl, 2)
DEF(loopnzl, 2)
DEF(loopzl, 2)
DEF(loopl, 2)
DEF(jecxzl, 2)
DEF(setb_T0_subl, 0)
DEF(setz_T0_subl, 0)
DEF(setbe_T0_subl, 0)
DEF(sets_T0_subl, 0)
DEF(setl_T0_subl, 0)
DEF(setle_T0_subl, 0)
DEF(roll_T0_T1_cc, 0)
DEF(roll_T0_T1, 0)
DEF(rorl_T0_T1_cc, 0)
DEF(rorl_T0_T1, 0)
DEF(rcll_T0_T1_cc, 0)
DEF(rcrl_T0_T1_cc, 0)
DEF(shll_T0_T1_cc, 0)
DEF(shll_T0_T1, 0)
DEF(shrl_T0_T1_cc, 0)
DEF(shrl_T0_T1, 0)
DEF(sarl_T0_T1_cc, 0)
DEF(sarl_T0_T1, 0)
DEF(shldl_T0_T1_im_cc, 1)
DEF(shldl_T0_T1_ECX_cc, 0)
DEF(shrdl_T0_T1_im_cc, 1)
DEF(shrdl_T0_T1_ECX_cc, 0)
DEF(adcl_T0_T1_cc, 0)
DEF(sbbl_T0_T1_cc, 0)
DEF(cmpxchgl_T0_T1_EAX_cc, 0)
DEF(btl_T0_T1_cc, 0)
DEF(btsl_T0_T1_cc, 0)
DEF(btrl_T0_T1_cc, 0)
DEF(btcl_T0_T1_cc, 0)
DEF(bsfl_T0_cc, 0)
DEF(bsrl_T0_cc, 0)
DEF(movsl_fast, 0)
DEF(rep_movsl_fast, 0)
DEF(stosl_fast, 0)
DEF(rep_stosl_fast, 0)
DEF(lodsl_fast, 0)
DEF(rep_lodsl_fast, 0)
DEF(scasl_fast, 0)
DEF(repz_scasl_fast, 0)
DEF(repnz_scasl_fast, 0)
DEF(cmpsl_fast, 0)
DEF(repz_cmpsl_fast, 0)
DEF(repnz_cmpsl_fast, 0)
DEF(outsl_fast, 0)
DEF(rep_outsl_fast, 0)
DEF(insl_fast, 0)
DEF(rep_insl_fast, 0)
DEF(movsl_a32, 0)
DEF(rep_movsl_a32, 0)
DEF(stosl_a32, 0)
DEF(rep_stosl_a32, 0)
DEF(lodsl_a32, 0)
DEF(rep_lodsl_a32, 0)
DEF(scasl_a32, 0)
DEF(repz_scasl_a32, 0)
DEF(repnz_scasl_a32, 0)
DEF(cmpsl_a32, 0)
DEF(repz_cmpsl_a32, 0)
DEF(repnz_cmpsl_a32, 0)
DEF(outsl_a32, 0)
DEF(rep_outsl_a32, 0)
DEF(insl_a32, 0)
DEF(rep_insl_a32, 0)
DEF(movsl_a16, 0)
DEF(rep_movsl_a16, 0)
DEF(stosl_a16, 0)
DEF(rep_stosl_a16, 0)
DEF(lodsl_a16, 0)
DEF(rep_lodsl_a16, 0)
DEF(scasl_a16, 0)
DEF(repz_scasl_a16, 0)
DEF(repnz_scasl_a16, 0)
DEF(cmpsl_a16, 0)
DEF(repz_cmpsl_a16, 0)
DEF(repnz_cmpsl_a16, 0)
DEF(outsl_a16, 0)
DEF(rep_outsl_a16, 0)
DEF(insl_a16, 0)
DEF(rep_insl_a16, 0)
DEF(outl_T0_T1, 0)
DEF(inl_T0_T1, 0)
DEF(movsbl_T0_T0, 0)
DEF(movzbl_T0_T0, 0)
DEF(movswl_T0_T0, 0)
DEF(movzwl_T0_T0, 0)
DEF(movswl_EAX_AX, 0)
DEF(movsbw_AX_AL, 0)
DEF(movslq_EDX_EAX, 0)
DEF(movswl_DX_AX, 0)
DEF(pushl_T0, 0)
DEF(pushw_T0, 0)
DEF(pushl_ss32_T0, 0)
DEF(pushw_ss32_T0, 0)
DEF(pushl_ss16_T0, 0)
DEF(pushw_ss16_T0, 0)
DEF(popl_T0, 0)
DEF(popw_T0, 0)
DEF(popl_ss32_T0, 0)
DEF(popw_ss32_T0, 0)
DEF(popl_ss16_T0, 0)
DEF(popw_ss16_T0, 0)
DEF(addl_ESP_4, 0)
DEF(addl_ESP_2, 0)
DEF(addw_ESP_4, 0)
DEF(addw_ESP_2, 0)
DEF(addl_ESP_im, 1)
DEF(addw_ESP_im, 1)
DEF(rdtsc, 0)
DEF(cpuid, 0)
DEF(aam, 1)
DEF(aad, 1)
DEF(aaa, 0)
DEF(aas, 0)
DEF(daa, 0)
DEF(das, 0)
DEF(movl_seg_T0, 1)
DEF(movl_T0_seg, 1)
DEF(movl_A0_seg, 1)
DEF(addl_A0_seg, 1)
DEF(jo_cc, 2)
DEF(jb_cc, 2)
DEF(jz_cc, 2)
DEF(jbe_cc, 2)
DEF(js_cc, 2)
DEF(jp_cc, 2)
DEF(jl_cc, 2)
DEF(jle_cc, 2)
DEF(seto_T0_cc, 0)
DEF(setb_T0_cc, 0)
DEF(setz_T0_cc, 0)
DEF(setbe_T0_cc, 0)
DEF(sets_T0_cc, 0)
DEF(setp_T0_cc, 0)
DEF(setl_T0_cc, 0)
DEF(setle_T0_cc, 0)
DEF(xor_T0_1, 0)
DEF(set_cc_op, 1)
DEF(movl_eflags_T0, 0)
DEF(movw_eflags_T0, 0)
DEF(movw_eflags_T0_vm, 1)
DEF(movl_eflags_T0_vm, 1)
DEF(movb_eflags_T0, 0)
DEF(movl_T0_eflags, 0)
DEF(movl_T0_eflags_vm, 0)
DEF(cld, 0)
DEF(std, 0)
DEF(clc, 0)
DEF(stc, 0)
DEF(cmc, 0)
DEF(salc, 0)
DEF(flds_FT0_A0, 0)
DEF(fldl_FT0_A0, 0)
DEF(fild_FT0_A0, 0)
DEF(fildl_FT0_A0, 0)
DEF(fildll_FT0_A0, 0)
DEF(flds_ST0_A0, 0)
DEF(fldl_ST0_A0, 0)
DEF(fldt_ST0_A0, 0)
DEF(fild_ST0_A0, 0)
DEF(fildl_ST0_A0, 0)
DEF(fildll_ST0_A0, 0)
DEF(fsts_ST0_A0, 0)
DEF(fstl_ST0_A0, 0)
DEF(fstt_ST0_A0, 0)
DEF(fist_ST0_A0, 0)
DEF(fistl_ST0_A0, 0)
DEF(fistll_ST0_A0, 0)
DEF(fbld_ST0_A0, 0)
DEF(fbst_ST0_A0, 0)
DEF(fpush, 0)
DEF(fpop, 0)
DEF(fdecstp, 0)
DEF(fincstp, 0)
DEF(fmov_ST0_FT0, 0)
DEF(fmov_FT0_STN, 1)
DEF(fmov_ST0_STN, 1)
DEF(fmov_STN_ST0, 1)
DEF(fxchg_ST0_STN, 1)
DEF(fcom_ST0_FT0, 0)
DEF(fucom_ST0_FT0, 0)
DEF(fadd_ST0_FT0, 0)
DEF(fmul_ST0_FT0, 0)
DEF(fsub_ST0_FT0, 0)
DEF(fsubr_ST0_FT0, 0)
DEF(fdiv_ST0_FT0, 0)
DEF(fdivr_ST0_FT0, 0)
DEF(fadd_STN_ST0, 1)
DEF(fmul_STN_ST0, 1)
DEF(fsub_STN_ST0, 1)
DEF(fsubr_STN_ST0, 1)
DEF(fdiv_STN_ST0, 1)
DEF(fdivr_STN_ST0, 1)
DEF(fchs_ST0, 0)
DEF(fabs_ST0, 0)
DEF(fxam_ST0, 0)
DEF(fld1_ST0, 0)
DEF(fldl2t_ST0, 0)
DEF(fldl2e_ST0, 0)
DEF(fldpi_ST0, 0)
DEF(fldlg2_ST0, 0)
DEF(fldln2_ST0, 0)
DEF(fldz_ST0, 0)
DEF(fldz_FT0, 0)
DEF(f2xm1, 0)
DEF(fyl2x, 0)
DEF(fptan, 0)
DEF(fpatan, 0)
DEF(fxtract, 0)
DEF(fprem1, 0)
DEF(fprem, 0)
DEF(fyl2xp1, 0)
DEF(fsqrt, 0)
DEF(fsincos, 0)
DEF(frndint, 0)
DEF(fscale, 0)
DEF(fsin, 0)
DEF(fcos, 0)
DEF(fnstsw_A0, 0)
DEF(fnstsw_EAX, 0)
DEF(fnstcw_A0, 0)
DEF(fldcw_A0, 0)
DEF(fclex, 0)
DEF(fninit, 0)
DEF(lock, 0)
DEF(unlock, 0)
```



qemu中定义了一堆的指令转换函数.我这里简单介绍一下其中的movl:


```c
// translate-i386.c
enum {
#define DEF(s, n) INDEX_op_ ## s,
#include "opc-i386.h"
#undef DEF
    NB_OPS,
};
```
举一个简单的例子:
```c
// opc-i386.h
DEF(movl_A0_EAX, 0)
DEF(addl_A0_EAX, 0)
```

代码可以翻译成下面的形式:

```c
enum {
	INDEX_op_movl_A0_EAXs,
    INDEX_op_addl_A0_EAXs,
    NB_OPS,
};
```

qemu中定义了一系列的转换函数,在转换原始字节码的时候,会调用到这些函数:

```c
// translate-i386.v
typedef void (GenOpFunc)(void);
typedef void (GenOpFunc1)(long);
typedef void (GenOpFunc2)(long, long);

static GenOpFunc *gen_op_movl_A0_reg[8] = {
    gen_op_movl_A0_EAX,
    gen_op_movl_A0_ECX,
    gen_op_movl_A0_EDX,
    gen_op_movl_A0_EBX,
    gen_op_movl_A0_ESP,
    gen_op_movl_A0_EBP,
    gen_op_movl_A0_ESI,
    gen_op_movl_A0_EDI,
};
```

举一个例子:

```c
// op-i386.h
static inline void gen_op_movl_A0_EAX(void)
{
    *gen_opc_ptr++ = INDEX_op_movl_A0_EAX;
}
```

这里需要说明一下,gen_opc_ptr是一个静态数组,用于存储生成的中间字节码,与之对应的,还有一个静态数组gen_opparam_ptr,用于存储字节码的参数值.

```c
// exec-i386.c
static uint16_t *gen_opc_ptr;
static uint32_t *gen_opparam_ptr;
int __op_param1, __op_param2, __op_param3;
```

后续到了中间码->目标码的转换,需要用到这两个数组.

与之类似的,还有op_movsb_fast:

```c
// translate-i386.c
#define STRINGOP(x) \
    gen_op_ ## x ## b_fast, \
    gen_op_ ## x ## w_fast, \
    gen_op_ ## x ## l_fast, \
    gen_op_ ## x ## b_a32, \
    gen_op_ ## x ## w_a32, \
    gen_op_ ## x ## l_a32, \
    gen_op_ ## x ## b_a16, \
    gen_op_ ## x ## w_a16, \
    gen_op_ ## x ## l_a16,
```

因此:

```c
// translate-i386.c
static GenOpFunc *gen_op_movs[9 * 2] = {
    STRINGOP(movs)
    STRINGOP(rep_movs)
};

static GenOpFunc *gen_op_stos[9 * 2] = {
    STRINGOP(stos)
    STRINGOP(rep_stos)
};

static GenOpFunc *gen_op_lods[9 * 2] = {
    STRINGOP(lods)
    STRINGOP(rep_lods)
};

static GenOpFunc *gen_op_scas[9 * 3] = {
    STRINGOP(scas)
    STRINGOP(repz_scas)
    STRINGOP(repnz_scas)
};

static GenOpFunc *gen_op_cmps[9 * 3] = {
    STRINGOP(cmps)
    STRINGOP(repz_cmps)
    STRINGOP(repnz_cmps)
};

static GenOpFunc *gen_op_ins[9 * 2] = {
    STRINGOP(ins)
    STRINGOP(rep_ins)
};


static GenOpFunc *gen_op_outs[9 * 2] = {
    STRINGOP(outs)
    STRINGOP(rep_outs)
};
```

为了简单起见,我们仅仅翻译一下gen_op_movs:

```c
// translate-i386.c
static GenOpFunc *gen_op_movs[9 * 2] = {
    gen_op_movsb_fast,
    gen_op_movsw_fast,
    gen_op_movsl_fast,
    gen_op_movsb_a32,
    gen_op_movsw_a32,
    gen_op_movsl_a32,
    gen_op_movsb_a16,
    gen_op_movsw_a16,
    gen_op_movsl_a16,
    
    gen_op_rep_movsb_fast,
    gen_op_rep_movsw_fast,
    gen_op_rep_movsl_fast,
    gen_op_rep_movsb_a32,
    gen_op_rep_movsw_a32,
    gen_op_rep_movsl_a32,
    gen_op_rep_movsb_a16,
    gen_op_rep_movsw_a16,
    gen_op_rep_movsl_a16, 
};
```

我们简单地看一下其中的一个函数gen_op_movsb_fast:

```c
// op-i386.h
static inline void gen_op_movsb_fast(void)
{
    *gen_opc_ptr++ = INDEX_op_movsb_fast;
}
```

至于原始码和中间码如何来一一对应,不同的架构有不同的做法.这里总结起来也比较费劲,感兴趣的同学,可以自行去读代码,下面是一个简单的例子, 从i386->i386的转换.

```assembly
start_brk   0x080490ac
end_code    0x080480ac
start_code  0x08048000
end_data    0x080490ac
start_stack 0x400d6a6c
brk         0x080490ac
esp         0x400d6a6c
eip         0x08048074
----------------
IN:  ==> 原始的输入指令
0x08048074:  pushl  %ebp  # 将寄存器ebp的数据压栈
0x08048075:  movl   %esp,%ebp # 将esp -> ebp
0x08048077:  movl   $0x804809f,%ecx # 地址写入 ecx
0x0804807c:  pushl  %esi # esi压栈
0x0804807d:  movl   $0xc,%edx
0x08048082:  movl   $0x1,%esi
0x08048087:  movl   $0x4,%eax
0x0804808c:  pushl  %ebx  # 压栈
0x0804808d:  movl   %esi,%ebx 
0x0804808f:  int    $0x80 # 调用中断

# 需要说明的是,你可以认为中间指令是另外一套汇编
OP: ==> 转换后的指令
0x0000: movl_T0_EBP # ebp -> t0
0x0001: pushl_T0    # 压栈
0x0002: movl_T0_ESP # esp -> T0
0x0003: movl_EBP_T0 # t0 -> ebp
0x0004: movl_T0_im 0x804809f # 0x804809f -> t0
0x0005: movl_ECX_T0 # t0 -> ecx
0x0006: movl_T0_ESI # esi -> t0
0x0007: pushl_T0
0x0008: movl_T0_im 0xc
0x0009: movl_EDX_T0
0x000a: movl_T0_im 0x1
0x000b: movl_ESI_T0
0x000c: movl_T0_im 0x4
0x000d: movl_EAX_T0
0x000e: movl_T0_EBX
0x000f: pushl_T0
0x0010: movl_T0_ESI
0x0011: movl_EBX_T0
0x0012: int_im 0x804808f
0x0013: end

AFTER FLAGS OPT: ==> 优化后的指令
0x0000: movl_T0_EBP
0x0001: pushl_T0
0x0002: movl_T0_ESP
0x0003: movl_EBP_T0
0x0004: movl_T0_im 0x804809f
0x0005: movl_ECX_T0
0x0006: movl_T0_ESI
0x0007: pushl_T0
0x0008: movl_T0_im 0xc
0x0009: movl_EDX_T0
0x000a: movl_T0_im 0x1
0x000b: movl_ESI_T0
0x000c: movl_T0_im 0x4
0x000d: movl_EAX_T0
0x000e: movl_T0_EBX
0x000f: pushl_T0
0x0010: movl_T0_ESI
0x0011: movl_EBX_T0
0x0012: int_im 0x804808f
0x0013: end

OUT: [size=105]  ==> 最终翻译出来的指令
0x8012be20:  movl   0x14(%ebp),%ebx
0x8012be23:  movl   0x10(%ebp),%eax
0x8012be26:  leal   0xfffffffc(%eax),%edx
0x8012be29:  movl   %ebx,0xfffffffc(%eax)
0x8012be2c:  movl   %edx,0x10(%ebp)
0x8012be2f:  movl   0x10(%ebp),%ebx
0x8012be32:  movl   %ebx,0x14(%ebp)
0x8012be35:  movl   $0x804809f,%ebx
0x8012be3a:  movl   %ebx,0x4(%ebp)
0x8012be3d:  movl   0x18(%ebp),%ebx
0x8012be40:  movl   0x10(%ebp),%eax
0x8012be43:  leal   0xfffffffc(%eax),%edx
0x8012be46:  movl   %ebx,0xfffffffc(%eax)
0x8012be49:  movl   %edx,0x10(%ebp)
0x8012be4c:  movl   $0xc,%ebx
0x8012be51:  movl   %ebx,0x8(%ebp)
0x8012be54:  movl   $0x1,%ebx
0x8012be59:  movl   %ebx,0x18(%ebp)
0x8012be5c:  movl   $0x4,%ebx
0x8012be61:  movl   %ebx,0x0(%ebp)
0x8012be64:  movl   0xc(%ebp),%ebx
0x8012be67:  movl   0x10(%ebp),%eax
0x8012be6a:  leal   0xfffffffc(%eax),%edx
0x8012be6d:  movl   %ebx,0xfffffffc(%eax)
0x8012be70:  movl   %edx,0x10(%ebp)
0x8012be73:  movl   0x18(%ebp),%ebx
0x8012be76:  movl   %ebx,0xc(%ebp)
0x8012be79:  pushl  $0xd
0x8012be7b:  movl   $0x804808f,0x20(%ebp)
0x8012be82:  call   0x80031a08
0x8012be87:  popl   %eax
0x8012be88:  ret   
```

## 指令优化

为了加快指令的运行,qemu对生成的中间代码做了些许优化.

也就是对标志寄存器的优化,主要的优化策略基于这样一个事实:

对于前后相邻的两条指令,前一条指令执行完成后可能会对模拟cpu的标志位寄存器产生影响,如果后一条指令完全不关心这些影响,那么前一条指令完全可以不设置模拟cpu的标志位寄存器.

```c
/* simpler form of an operation if no flags need to be generated */
static uint16_t opc_simpler[NB_OPS] = {
    [INDEX_op_addl_T0_T1_cc] = INDEX_op_addl_T0_T1,
    [INDEX_op_orl_T0_T1_cc] = INDEX_op_orl_T0_T1,
    [INDEX_op_andl_T0_T1_cc] = INDEX_op_andl_T0_T1,
    [INDEX_op_subl_T0_T1_cc] = INDEX_op_subl_T0_T1,
    [INDEX_op_xorl_T0_T1_cc] = INDEX_op_xorl_T0_T1,
    [INDEX_op_negl_T0_cc] = INDEX_op_negl_T0,
    [INDEX_op_incl_T0_cc] = INDEX_op_incl_T0,
    [INDEX_op_decl_T0_cc] = INDEX_op_decl_T0,

    [INDEX_op_rolb_T0_T1_cc] = INDEX_op_rolb_T0_T1,
    [INDEX_op_rolw_T0_T1_cc] = INDEX_op_rolw_T0_T1,
    [INDEX_op_roll_T0_T1_cc] = INDEX_op_roll_T0_T1,

    [INDEX_op_rorb_T0_T1_cc] = INDEX_op_rorb_T0_T1,
    [INDEX_op_rorw_T0_T1_cc] = INDEX_op_rorw_T0_T1,
    [INDEX_op_rorl_T0_T1_cc] = INDEX_op_rorl_T0_T1,

    [INDEX_op_shlb_T0_T1_cc] = INDEX_op_shlb_T0_T1,
    [INDEX_op_shlw_T0_T1_cc] = INDEX_op_shlw_T0_T1,
    [INDEX_op_shll_T0_T1_cc] = INDEX_op_shll_T0_T1,

    [INDEX_op_shrb_T0_T1_cc] = INDEX_op_shrb_T0_T1,
    [INDEX_op_shrw_T0_T1_cc] = INDEX_op_shrw_T0_T1,
    [INDEX_op_shrl_T0_T1_cc] = INDEX_op_shrl_T0_T1,

    [INDEX_op_sarb_T0_T1_cc] = INDEX_op_sarb_T0_T1,
    [INDEX_op_sarw_T0_T1_cc] = INDEX_op_sarw_T0_T1,
    [INDEX_op_sarl_T0_T1_cc] = INDEX_op_sarl_T0_T1,
};

/* CPU标志(flags)计算优化,这个函数属于优化,从功能的角度,可以省略掉 */
static void optimize_flags(uint16_t *opc_buf, int opc_buf_len)
{
    uint16_t *opc_ptr;
    int live_flags, write_flags, op;

    opc_ptr = opc_buf + opc_buf_len; /* 指向最后一条指令 */
    /* live_flags contains the flags needed by the next instructions
       in the code. At the end of the bloc, we consider that all the
       flags are live. */
    /* live_flags包含被下一条指令所需的标志,在bloc的最后,我们认为所有的标志都需要 */
    live_flags = CC_OSZAPC;
    while (opc_ptr > opc_buf) {
        op = *--opc_ptr; /* 从后往前遍历 */
        /* if none of the flags written by the instruction is used,
           then we can try to find a simpler instruction */
        /* 如果指令不会更改任何标志,那么我们可以尝试将其替换为一条更加简单的指令
         * live_flags & write_flags为0表示本条指令不会更改下一条指令所读取的标志
         * 更加直白一点,那就是本条指令和下一条指令无关联
         */
        write_flags = opc_write_flags[op];
        if ((live_flags & write_flags) == 0) {
            *opc_ptr = opc_simpler[op];
        }
        /* compute the live flags before the instruction */
        /* 计算该指令的前一条指令所需要的live flags */
        live_flags &= ~write_flags;
        /* 指令需要读取的标志,记住,这个live_flags供上一条指令使用,它表示下一条指令(也就是
         * 本指令)所需要的标志
         */
        live_flags |= opc_read_flags[op];
    }
}
```

我们来简单对比一下,优化前和优化后的指令,以op_addl_T0_T1为例:

优化之前需要考虑标志:

```c
// op-i386.c
void op_addl_T0_T1_cc(void)
{
    CC_SRC = T0;
    T0 += T1;
    CC_DST = T0;
}
```

优化之后,无需考虑标志:

```c
// op-i386.c
void op_addl_T0_T1(void)
{
    T0 += T1;
}
```

代码会简化很多.

## 中间码 -> 目标码

qemu中,使用函数dyngen_code来实现转换.

这里并不会具体分析每一条指令的转换,只会抛砖引玉,举几个简单的转换实例.

```c
/* i386字节码生成
 * @param opc_buf 操作码信息
 * @param opparam_buf 参数信息
 */
int dyngen_code(uint8_t *gen_code_buf,
                const uint16_t *opc_buf, const uint32_t *opparam_buf)
{
    uint8_t *gen_code_ptr;
    const uint16_t *opc_ptr;
    const uint32_t *opparam_ptr;
    gen_code_ptr = gen_code_buf;
    opc_ptr = opc_buf;
    opparam_ptr = opparam_buf;
    for(;;)
    {
        switch(*opc_ptr++)
        {
            case INDEX_op_movl_A0_EAX:
            {
                extern void op_movl_A0_EAX();
                /* 我很好奇,这里为什么是3,在32位系统下面,一个指针,应当有4个字节
                 * op_movl_A0_EAX的汇编实现如下,确实用了3个字节
                 * 0002b558 <op_movl_A0_EAX>:
                 * 2b558:	8b 7d 00             	mov    0x0(%ebp),%edi
                 * 2b55b:	c3                   	ret 
                 */
                memcpy(gen_code_ptr, &op_movl_A0_EAX, 3);
                gen_code_ptr += 3;
            }
            break;

            case INDEX_op_addl_A0_EAX:
            {
                extern void op_addl_A0_EAX();
                /* 拷贝生成的i386字节码 */
                memcpy(gen_code_ptr, &op_addl_A0_EAX, 3);
                gen_code_ptr += 3;
            }
            break;
            // ...
            default:
                goto the_end;
        }
    }
the_end:
    *gen_code_ptr++ = 0xc3; /* ret */
    return gen_code_ptr -  gen_code_buf;
}
```

opc_ptr是一个数组,每个元素都代表一个中间指令.opparam_ptr则是指令对应的参数信息.gen_code_ptr也是一个数组,用于存储转换后的二进制指令.

### move

这里以move指令为例.

#### movl_A0_EAX

movl_A0_EAX,将EAX寄存器的值转移到A0(edi寄存器).

```c
            case INDEX_op_movl_A0_EAX:
            {
                extern void op_movl_A0_EAX();
                /* 我很好奇,这里为什么是3,在32位系统下面,一个指针,应当有4个字节
                 * op_movl_A0_EAX的汇编实现如下,确实用了3个字节
                 * 0002b558 <op_movl_A0_EAX>:
                 * 2b558:	8b 7d 00             	mov    0x0(%ebp),%edi
                 * 2b55b:	c3                   	ret 
                 */
                memcpy(gen_code_ptr, &op_movl_A0_EAX, 3);
                gen_code_ptr += 3;
            }
            break;
```

你可能会好奇,这里的代码生成,为什么是直接拷贝函数指针?我们以op_movl_A0_EAX()为例,这个函数其实是用宏生成的:

```c
/* op-i386.c */
#define REG EAX
#define REGNAME _EAX
#include "opreg_template.h"
#undef REG
#undef REGNAME

/* opreg_template.h */
void OPPROTO glue(op_movl_A0,REGNAME)(void)
{
    A0 = REG; /* 寄存器赋值 */
}
```

生成后的代码如下:

```c
void op_movl_A0_EAX(void)
{
	A0 = env->regs[R_EAX];
}
```

#### movl_T0_T1 && movl_T1_im

movl_T0_T1将T1的值移动到T0之中.movl_T1_im将立即数im的值移动到T1之中.

```c
            case INDEX_op_movl_T0_T1:
            {
                extern void op_movl_T0_T1();
                memcpy(gen_code_ptr, &op_movl_T0_T1, 2);
                gen_code_ptr += 2;
            }
			break;
            case INDEX_op_movl_T1_im: /* 将立即数移动到寄存器T1之中 */
            {
                long param1;
                extern void op_movl_T1_im();
                memcpy(gen_code_ptr, &op_movl_T1_im, 5);
                param1 = *opparam_ptr++;
                *(uint32_t *)(gen_code_ptr + 1) = param1 + 0;
                gen_code_ptr += 5;
            }
            break;
```

对应的函数实现如下:

```c
void op_movl_T0_T1(void)
{
    T0 = T1;
}

void op_movl_T1_im(void)
{
    T1 = PARAM1; /* 将参数1的值移动到寄存器T1之中 */
}
```

### ld

ld指令用于加载数据.

```c
// cpu-i386.h
/* all CPU memory access use these macros */
static inline int ldub(void *ptr) /* 加载无符号的字节 */
{
    return *(uint8_t *)ptr;
}

static inline int ldsb(void *ptr) /* 加载有符号的字节 */
{
    return *(int8_t *)ptr;
}

static inline int lduw(void *ptr) /* 加载无符号的2个字节 */
{
    return *(uint16_t *)ptr;
}

static inline int ldsw(void *ptr) /* 加载有符号的2个字节 */
{
    return *(int16_t *)ptr;
}

static inline int ldl(void *ptr) /* 加载无符号的4个字节 */
{
    return *(uint32_t *)ptr;
}

static inline uint64_t ldq(void *ptr) /* 加载无符号的8个字节 */
{
    return *(uint64_t *)ptr;
}
```

ldsb_T0_A0,将A0指向地址的值加载到T0寄存器,s代表有符号(signed),b代表1个字节(byte).

lsuw_T0_A0,做类似的事情,u代表无符号(unsigned),w表示字(word),两个字节.

```c
            case INDEX_op_ldsb_T0_A0: /* [A0] -> T0 有符号,1字节 */
            {
                extern void op_ldsb_T0_A0();
                memcpy(gen_code_ptr, &op_ldsb_T0_A0, 3);
                gen_code_ptr += 3;
            }
            break;

            case INDEX_op_lduw_T0_A0: /* [A0] -> T0 无符号,2字节 */
            {
                extern void op_lduw_T0_A0();
                memcpy(gen_code_ptr, &op_lduw_T0_A0, 3);
                gen_code_ptr += 3;
            }
            break;
```

他们的函数实现如下:

```c
void op_ldsb_T0_A0(void) /* [A0] -> T0 有符号,1个字节 */
{
    T0 = ldsb((int8_t *)A0);
}

void op_lduw_T0_A0(void) /* [A0] -> T0 无符号,2个字节 */
{
    T0 = lduw((uint8_t *)A0);
}
```

### jmp

跳转指令.

```c
            case INDEX_op_jmp_T0:
            {
                extern void op_jmp_T0();
                memcpy(gen_code_ptr, &op_jmp_T0, 3);
                gen_code_ptr += 3;
            }
            break;

            case INDEX_op_jmp_im:
            {
                long param1;
                extern void op_jmp_im();
                memcpy(gen_code_ptr, &op_jmp_im, 7);
                param1 = *opparam_ptr++;
                *(uint32_t *)(gen_code_ptr + 3) = param1 + 0;
                gen_code_ptr += 7;
            }
            break;
```

对应的c实现如下:

```c
void op_jmp_T0(void) /* 跳转到T0指向的地址 */
{
    EIP = T0;
}

void op_jmp_im(void) /* 直接跳转到立即数指示的地址 */
{
    EIP = PARAM1;
}
```



### add_bit

```c
            case INDEX_op_add_bitw_A0_T1:
            {
                extern void op_add_bitw_A0_T1();
                memcpy(gen_code_ptr, &op_add_bitw_A0_T1, 8);
                gen_code_ptr += 8;
            }
            break;
```

对应的c实现如下:

```c
void OPPROTO op_add_bitw_A0_T1(void)
{
    A0 += ((int32_t)T1 >> 4) << 1;
}
```

### st

stb_T0_A0,将T0寄存器的值存入A0指向的内存块.b表示一个字节.

stw_T0_A0,做类似的事情.w代表两个字节.

```c
            case INDEX_op_stb_T0_A0: /* T0 -> [A0],1字节 */
            {
                extern void op_stb_T0_A0();
                memcpy(gen_code_ptr, &op_stb_T0_A0, 2);
                gen_code_ptr += 2;
            }
            break;

            case INDEX_op_stw_T0_A0: /* T0 -> [A0], 2字节 */
            {
                extern void op_stw_T0_A0();
                memcpy(gen_code_ptr, &op_stw_T0_A0, 3);
                gen_code_ptr += 3;
            }
            break;
```

对应的代码如下:

```c
static inline void stb(void *ptr, int v)
{
    *(uint8_t *)ptr = v;
}

static inline void stw(void *ptr, int v)
{
    *(uint16_t *)ptr = v;
}

void  op_stb_T0_A0(void)
{
    stb((uint8_t *)A0, T0);
}

void op_stw_T0_A0(void)
{
    stw((uint8_t *)A0, T0);
}
```

## 常见问题

### 模拟的x86 cpu的eip是什么时候发生变化的,好像翻译的指令中并不会变动模拟的cpu的eip的值?

首先可以确定的是,执行完生成的代码之后,模拟cpu的eip寄存器的值确实会被更改,而且这些肯定是生成的代码做的.

一切的奥秘在cpu_x86_gen_code函数里面.

```c
/* return non zero if the very first instruction is invalid so that
   the virtual CPU can trigger an exception. */
int cpu_x86_gen_code(uint8_t *gen_code_buf, int max_code_size,
                     int *gen_code_size_ptr,
                     uint8_t *pc_start,  uint8_t *cs_base, int flags)
{
    DisasContext dc1, *dc = &dc1;
    uint8_t *pc_ptr;
    uint16_t *gen_opc_end;
    int gen_code_size;
    long ret;

    /* generate intermediate code */
    /* 产生中间代码 */
    dc->code32 = (flags >> GEN_FLAG_CODE32_SHIFT) & 1; /* 代码段 */
    dc->ss32 = (flags >> GEN_FLAG_SS32_SHIFT) & 1; /* 栈段 */
    dc->addseg = (flags >> GEN_FLAG_ADDSEG_SHIFT) & 1;
    dc->f_st = (flags >> GEN_FLAG_ST_SHIFT) & 7;
    dc->vm86 = (flags >> GEN_FLAG_VM_SHIFT) & 1;
    dc->cc_op = CC_OP_DYNAMIC;
    dc->cs_base = cs_base;

    gen_opc_ptr = gen_opc_buf;
    gen_opc_end = gen_opc_buf + OPC_MAX_SIZE;
    gen_opparam_ptr = gen_opparam_buf;

    dc->is_jmp = 0;
    pc_ptr = pc_start;
    do {
        ret = disas_insn(dc, pc_ptr); /* 反汇编指令 */
        if (ret == -1) {
            /* we trigger an illegal instruction operation only if it
               is the first instruction. Otherwise, we simply stop
               generating the code just before it */
            if (pc_ptr == pc_start)
                return -1;
            else
                break;
        }
        pc_ptr = (void *)ret;
    } while (!dc->is_jmp && gen_opc_ptr < gen_opc_end);
    /* we must store the eflags state if it is not already done */
    if (dc->cc_op != CC_OP_DYNAMIC)
        gen_op_set_cc_op(dc->cc_op);
    /* 更新模拟cpu的eip寄存器的值 */
    if (dc->is_jmp != 1) {
        /* we add an additionnal jmp to update the simulated PC */
        gen_op_jmp_im(ret - (unsigned long)dc->cs_base);
    }
    *gen_opc_ptr = INDEX_op_end;

    /* optimize flag computations */
    optimize_flags(gen_opc_buf, gen_opc_ptr - gen_opc_buf);

    /* generate machine code */
	/* 生成机器码 */
    gen_code_size = dyngen_code(gen_code_buf, gen_opc_buf, gen_opparam_buf);
    flush_icache_range((unsigned long)gen_code_buf, (unsigned long)(gen_code_buf + gen_code_size));
    *gen_code_size_ptr = gen_code_size;
    return 0;
}
```

在完成了将原始字节码 -> 中间码的操作之后,这个函数在翻译完的中间码之后,新增了3个中间码指令:

1. op_set_cc_op,由gen_op_set_cc_op函数完成.

```c
// exec-i386.h
#define CC_OP  (env->cc_op)

// op-i386.c
void op_set_cc_op(void)
{
    CC_OP = PARAM1;
}
```
这条指令非常简单,那就是设置env->cc_op的值,这条指令有什么用处呢?可以帮助计算执行完代码块之后模拟cpu的标志寄存器的值(eflags).可以参考下一章x86 eflags.

2. 更新eip指针的值,有gen_op_jmp_im函数完成,这样一来,就完成了EIP的更新.

```c
// op-i386.c
static inline void gen_op_jmp_im(long param1)
{
    *gen_opparam_ptr++ = param1;
    *gen_opc_ptr++ = INDEX_op_jmp_im;
}

void OPPROTO op_jmp_T0(void) /* 跳转到T0指向的地址 */
{
    EIP = T0;
}
```

3. 为生成的中间码划上终止符(INDEX_op_end).

### 模拟的cpu执行的目标指令的时候,是一条指令一条指令执行的吗?

不是的.实际的执行以一个翻译块(TranslationBlock)为单位,更加直白一点,那就是一次性将cpu_x86_gen_code翻译的代码执行完毕.

