
*** Running vivado
    with args -log design_1_axi_slave_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_slave_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_slave_0_0.tcl -notrace
Command: synth_design -top design_1_axi_slave_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 386.203 ; gain = 98.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_slave_0_0' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_axi_slave_0_0/synth/design_1_axi_slave_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_slave_v1_0' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_slave_v1_0_S00_AXI' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0_S00_AXI.v:380]
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity axi_slave_v1_0_S00_AXI does not have driver. [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0_S00_AXI.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave_v1_0_S00_AXI' (1#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave_v1_0' (2#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/6ec1/hdl/axi_slave_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_slave_0_0' (3#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_axi_slave_0_0/synth/design_1_axi_slave_0_0.v:57]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_AWREADY
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 440.910 ; gain = 153.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 440.910 ; gain = 153.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 440.910 ; gain = 153.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 772.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 772.375 ; gain = 484.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 772.375 ; gain = 484.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 772.375 ; gain = 484.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slv_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 772.375 ; gain = 484.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_slave_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/axi_slave_v1_0_S00_AXI_inst/slv_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_awready
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_axi_slave_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[0]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[1]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[2]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[2]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[3]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[3]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[4]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[4]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[5]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[5]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[6]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[6]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[7]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[7]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[8]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[8]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[9]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[9]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[10]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[10]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[11]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[11]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[12]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[12]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[13]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[13]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[14]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[14]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[15]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[15]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[16]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[16]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[17]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[17]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[18]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[18]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[19]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[19]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[20]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[20]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[21]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[21]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[22]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[22]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[23]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[23]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[24]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[25]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[26]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[27]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[28]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[29]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[30]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_slave_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_axi_slave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_axi_slave_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 772.375 ; gain = 484.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 774.359 ; gain = 486.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 774.508 ; gain = 486.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    84|
|5     |LUT5 |     1|
|6     |LUT6 |     8|
|7     |FDRE |   106|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   203|
|2     |  inst                          |axi_slave_v1_0         |   203|
|3     |    axi_slave_v1_0_S00_AXI_inst |axi_slave_v1_0_S00_AXI |   203|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 794.789 ; gain = 175.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 794.789 ; gain = 507.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 802.070 ; gain = 525.977
INFO: [Common 17-1381] The checkpoint 'K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/design_1_axi_slave_0_0_synth_1/design_1_axi_slave_0_0.dcp' has been generated.
