timestamp 1749633185
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use lvsf_pcell lvsf_pcell_0 1 0 2715 0 1 -188
use lvsf_ncell_l lvsf_ncell_l_0 1 0 2238 0 1 -1299
use lvsf_ncell_h lvsf_ncell_h_1 1 0 2173 0 1 -1326
port "GND" 6 2637 -1699 2637 -1699 m1
port "VDDH" 5 2637 229 2637 229 m1
port "INB" 3 3034 -956 3034 -956 m2
port "IN" 2 3158 -868 3158 -868 m2
port "VNBIAS" 1 2637 -686 2637 -686 m2
port "VPBIAS" 0 2637 143 2637 143 m2
port "OUTP" 4 3495 -266 3495 -266 m2
node "GND" 0 0 2637 -1699 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDH" 0 0 2637 229 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "INB" 0 0 3034 -956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "IN" 0 0 3158 -868 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VNBIAS" 0 0 2637 -686 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VPBIAS" 0 0 2637 143 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3237_n1615#" 0 0 3237 -1615 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2924_n1615#" 0 0 2924 -1615 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2775_n390#" 0 0 2775 -390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OUTP" 0 0 3495 -266 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3461_n797#" 0 0 3461 -797 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2683_n797#" 0 0 2683 -797 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_pcell_0/VSUBS" "lvsf_ncell_h_1/a_464_516#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_h_1/a_464_516#" "li_3461_n797#"
merge "li_3461_n797#" "li_2683_n797#"
merge "li_2683_n797#" "lvsf_ncell_l_0/a_399_n430#"
merge "lvsf_ncell_l_0/a_399_n430#" "VSUBS"
merge "VSUBS" "GND"
merge "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_1/a_n80_n161#" "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_0/a_n138_n64#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_0/a_n138_n64#" "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L29ME_0/a_100_n69#"
merge "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L29ME_0/a_100_n69#" "OUTP"
merge "lvsf_pcell_0/m1_272_300#" "VPBIAS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_l_0/a_923_310#" "IN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_pcell_0/w_n144_n33#" "VDDH" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_h_1/m1_586_604#" "VNBIAS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L29ME_0/a_n158_n69#" "lvsf_ncell_l_0/sky130_fd_pr__nfet_01v8_AT5T57_0/a_n73_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_l_0/sky130_fd_pr__nfet_01v8_AT5T57_0/a_n73_n300#" "m1_2924_n1615#"
merge "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L2TME_0/a_100_n69#" "lvsf_ncell_l_0/sky130_fd_pr__nfet_01v8_AT5T57_1/a_15_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_ncell_l_0/sky130_fd_pr__nfet_01v8_AT5T57_1/a_15_n300#" "m1_3237_n1615#"
merge "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_0/a_n80_n161#" "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_1/a_80_n64#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lvsf_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_6763AW_1/a_80_n64#" "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L2TME_0/a_n158_n69#"
merge "lvsf_ncell_h_1/sky130_fd_pr__nfet_g5v0d10v5_4L2TME_0/a_n158_n69#" "m1_2775_n390#"
merge "lvsf_ncell_l_0/a_799_310#" "INB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
