Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Jan  6 17:54:54 2023
| Host             : LAPTOP-91VRCND3 running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_in_wrapper_power_routed.rpt -pb hdmi_in_wrapper_power_summary_routed.pb -rpx hdmi_in_wrapper_power_routed.rpx
| Design           : hdmi_in_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.074        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.941        |
| Device Static (W)        | 0.134        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.1         |
| Junction Temperature (C) | 48.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.065 |       12 |       --- |             --- |
| Slice Logic              |     0.014 |    28014 |       --- |             --- |
|   LUT as Logic           |     0.011 |     8220 |     17600 |           46.70 |
|   Register               |     0.002 |    15274 |     35200 |           43.39 |
|   CARRY4                 |     0.001 |      346 |      4400 |            7.86 |
|   LUT as Distributed RAM |    <0.001 |      272 |      6000 |            4.53 |
|   F7/F8 Muxes            |    <0.001 |      290 |     17600 |            1.65 |
|   LUT as Shift Register  |    <0.001 |      248 |      6000 |            4.13 |
|   Others                 |    <0.001 |     1093 |       --- |             --- |
| Signals                  |     0.021 |    20213 |       --- |             --- |
| Block RAM                |     0.008 |     19.5 |        60 |           32.50 |
| MMCM                     |     0.226 |        2 |         2 |          100.00 |
| I/O                      |     0.044 |       44 |       100 |           44.00 |
| PS7                      |     1.562 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     2.074 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.114 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.150 |       0.141 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.744 |       0.709 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| CLKFBIN                | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN               |             8.3 |
| CLK_OUT_5x_hdmi_clk    | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk   |             1.7 |
| I                      | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/PXL_CLK           |             2.0 |
| TMDS_clk_p             | TMDS_clk_p                                                  |             8.3 |
| axi_dynclk_0_PXL_CLK_O | hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O                         |            10.0 |
| clk_fpga_0             | hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            10.0 |
| clk_fpga_1             | hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]  |             7.0 |
| clk_fpga_2             | hdmi_in_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]  |             5.0 |
| dvi2rgb_0_PixelClk     | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk              |             8.3 |
| mmcm_adv_inst_n_0      | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst_n_0 |            10.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| hdmi_in_wrapper                     |     1.940 |
|   hdmi_in_i                         |     1.930 |
|     axi_dynclk_0                    |     0.110 |
|       U0                            |     0.110 |
|     axi_mem_intercon                |     0.023 |
|       m00_couplers                  |     0.010 |
|       s00_couplers                  |     0.003 |
|       s01_couplers                  |     0.007 |
|       xbar                          |     0.002 |
|     axi_vdma_0                      |     0.025 |
|       U0                            |     0.025 |
|     dvi2rgb_0                       |     0.160 |
|       U0                            |     0.160 |
|     mmult_0                         |     0.001 |
|       U0                            |     0.001 |
|     processing_system7_0            |     1.564 |
|       inst                          |     1.564 |
|     processing_system7_0_axi_periph |     0.007 |
|       m08_couplers                  |     0.002 |
|       s00_couplers                  |     0.004 |
|       xbar                          |     0.001 |
|     v_axi4s_vid_out_0               |     0.001 |
|       inst                          |     0.001 |
|     v_tc_0                          |     0.012 |
|       U0                            |     0.012 |
|     v_tc_1                          |     0.017 |
|       U0                            |     0.017 |
|     v_vid_in_axi4s_0                |     0.007 |
|       inst                          |     0.007 |
|   iic_0_scl_iobuf                   |     0.004 |
|   iic_0_sda_iobuf                   |     0.004 |
+-------------------------------------+-----------+


