<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>InterferenceCache.h source code [llvm/llvm/lib/CodeGen/InterferenceCache.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::InterferenceCache "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/InterferenceCache.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='InterferenceCache.h.html'>InterferenceCache.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- InterferenceCache.h - Caching per-block interference ----*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// InterferenceCache remembers per-block interference from LiveIntervalUnions,</i></td></tr>
<tr><th id="10">10</th><td><i>// fixed RegUnit interference, and register masks.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_INTERFERENCECACHE_H">LLVM_LIB_CODEGEN_INTERFERENCECACHE_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_INTERFERENCECACHE_H" data-ref="_M/LLVM_LIB_CODEGEN_INTERFERENCECACHE_H">LLVM_LIB_CODEGEN_INTERFERENCECACHE_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html">"llvm/CodeGen/LiveIntervalUnion.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="macro" href="../../include/llvm/Support/Compiler.h.html#105" title="__attribute__ ((visibility(&quot;hidden&quot;)))" data-ref="_M/LLVM_LIBRARY_VISIBILITY">LLVM_LIBRARY_VISIBILITY</a> <dfn class="type def" id="llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</dfn> {</td></tr>
<tr><th id="33">33</th><td>  <i class="doc">/// BlockInterference - information about the interference in a single basic</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// block.</i></td></tr>
<tr><th id="35">35</th><td>  <b>struct</b> <dfn class="type def" id="llvm::InterferenceCache::BlockInterference" title='llvm::InterferenceCache::BlockInterference' data-ref="llvm::InterferenceCache::BlockInterference">BlockInterference</dfn> {</td></tr>
<tr><th id="36">36</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::BlockInterference::Tag" title='llvm::InterferenceCache::BlockInterference::Tag' data-ref="llvm::InterferenceCache::BlockInterference::Tag">Tag</dfn> = <var>0</var>;</td></tr>
<tr><th id="37">37</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="llvm::InterferenceCache::BlockInterference::First" title='llvm::InterferenceCache::BlockInterference::First' data-ref="llvm::InterferenceCache::BlockInterference::First">First</dfn>;</td></tr>
<tr><th id="38">38</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="llvm::InterferenceCache::BlockInterference::Last" title='llvm::InterferenceCache::BlockInterference::Last' data-ref="llvm::InterferenceCache::BlockInterference::Last">Last</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>    <dfn class="decl def" id="_ZN4llvm17InterferenceCache17BlockInterferenceC1Ev" title='llvm::InterferenceCache::BlockInterference::BlockInterference' data-ref="_ZN4llvm17InterferenceCache17BlockInterferenceC1Ev">BlockInterference</dfn>() {}</td></tr>
<tr><th id="41">41</th><td>  };</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// Entry - A cache entry containing interference information for all aliases</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  /// of PhysReg in all basic blocks.</i></td></tr>
<tr><th id="45">45</th><td>  <b>class</b> <dfn class="type def" id="llvm::InterferenceCache::Entry" title='llvm::InterferenceCache::Entry' data-ref="llvm::InterferenceCache::Entry">Entry</dfn> {</td></tr>
<tr><th id="46">46</th><td>    <i class="doc">/// PhysReg - The register currently represented.</i></td></tr>
<tr><th id="47">47</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::Entry::PhysReg" title='llvm::InterferenceCache::Entry::PhysReg' data-ref="llvm::InterferenceCache::Entry::PhysReg">PhysReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <i class="doc">/// Tag - Cache tag is changed when any of the underlying LiveIntervalUnions</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">    /// change.</i></td></tr>
<tr><th id="51">51</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::Entry::Tag" title='llvm::InterferenceCache::Entry::Tag' data-ref="llvm::InterferenceCache::Entry::Tag">Tag</dfn> = <var>0</var>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>    <i class="doc">/// RefCount - The total number of Cursor instances referring to this Entry.</i></td></tr>
<tr><th id="54">54</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::Entry::RefCount" title='llvm::InterferenceCache::Entry::RefCount' data-ref="llvm::InterferenceCache::Entry::RefCount">RefCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <i class="doc">/// MF - The current function.</i></td></tr>
<tr><th id="57">57</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::InterferenceCache::Entry::MF" title='llvm::InterferenceCache::Entry::MF' data-ref="llvm::InterferenceCache::Entry::MF">MF</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <i class="doc">/// Indexes - Mapping block numbers to SlotIndex ranges.</i></td></tr>
<tr><th id="60">60</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="decl" id="llvm::InterferenceCache::Entry::Indexes" title='llvm::InterferenceCache::Entry::Indexes' data-ref="llvm::InterferenceCache::Entry::Indexes">Indexes</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <i class="doc">/// LIS - Used for accessing register mask interference maps.</i></td></tr>
<tr><th id="63">63</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl" id="llvm::InterferenceCache::Entry::LIS" title='llvm::InterferenceCache::Entry::LIS' data-ref="llvm::InterferenceCache::Entry::LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>    <i class="doc">/// PrevPos - The previous position the iterators were moved to.</i></td></tr>
<tr><th id="66">66</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="llvm::InterferenceCache::Entry::PrevPos" title='llvm::InterferenceCache::Entry::PrevPos' data-ref="llvm::InterferenceCache::Entry::PrevPos">PrevPos</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <i class="doc">/// RegUnitInfo - Information tracked about each RegUnit in PhysReg.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">    /// When PrevPos is set, the iterators are valid as if advanceTo(PrevPos)</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">    /// had just been called.</i></td></tr>
<tr><th id="71">71</th><td>    <b>struct</b> <dfn class="type def" id="llvm::InterferenceCache::Entry::RegUnitInfo" title='llvm::InterferenceCache::Entry::RegUnitInfo' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo">RegUnitInfo</dfn> {</td></tr>
<tr><th id="72">72</th><td>      <i class="doc">/// Iterator pointing into the LiveIntervalUnion containing virtual</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">      /// register interference.</i></td></tr>
<tr><th id="74">74</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::SegmentIter" title='llvm::LiveIntervalUnion::SegmentIter' data-type='LiveSegments::iterator' data-ref="llvm::LiveIntervalUnion::SegmentIter">SegmentIter</a> <dfn class="decl" id="llvm::InterferenceCache::Entry::RegUnitInfo::VirtI" title='llvm::InterferenceCache::Entry::RegUnitInfo::VirtI' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::VirtI">VirtI</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>      <i class="doc">/// Tag of the LIU last time we looked.</i></td></tr>
<tr><th id="77">77</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag" title='llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag">VirtTag</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>      <i class="doc">/// Fixed interference in RegUnit.</i></td></tr>
<tr><th id="80">80</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="decl" id="llvm::InterferenceCache::Entry::RegUnitInfo::Fixed" title='llvm::InterferenceCache::Entry::RegUnitInfo::Fixed' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::Fixed">Fixed</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>      <i class="doc">/// Iterator pointing into the fixed RegUnit interference.</i></td></tr>
<tr><th id="83">83</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="decl" id="llvm::InterferenceCache::Entry::RegUnitInfo::FixedI" title='llvm::InterferenceCache::Entry::RegUnitInfo::FixedI' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::FixedI">FixedI</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>      <dfn class="decl def" id="_ZN4llvm17InterferenceCache5Entry11RegUnitInfoC1ERNS_17LiveIntervalUnionE" title='llvm::InterferenceCache::Entry::RegUnitInfo::RegUnitInfo' data-ref="_ZN4llvm17InterferenceCache5Entry11RegUnitInfoC1ERNS_17LiveIntervalUnionE">RegUnitInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> &amp;<dfn class="local col5 decl" id="25LIU" title='LIU' data-type='llvm::LiveIntervalUnion &amp;' data-ref="25LIU">LIU</dfn>) : <a class="member" href="#llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag" title='llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::VirtTag">VirtTag</a>(<a class="local col5 ref" href="#25LIU" title='LIU' data-ref="25LIU">LIU</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion6getTagEv" title='llvm::LiveIntervalUnion::getTag' data-ref="_ZNK4llvm17LiveIntervalUnion6getTagEv">getTag</a>()) {</td></tr>
<tr><th id="86">86</th><td>        <a class="member" href="#llvm::InterferenceCache::Entry::RegUnitInfo::VirtI" title='llvm::InterferenceCache::Entry::RegUnitInfo::VirtI' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo::VirtI">VirtI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZN4llvm11IntervalMap14const_iterator6setMapERKNS_11IntervalMapIT_T0_XT1_ET2_EE" title='llvm::IntervalMap::const_iterator::setMap' data-ref="_ZN4llvm11IntervalMap14const_iterator6setMapERKNS_11IntervalMapIT_T0_XT1_ET2_EE">setMap</a>(<a class="local col5 ref" href="#25LIU" title='LIU' data-ref="25LIU">LIU</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion6getMapEv" title='llvm::LiveIntervalUnion::getMap' data-ref="_ZNK4llvm17LiveIntervalUnion6getMapEv">getMap</a>());</td></tr>
<tr><th id="87">87</th><td>      }</td></tr>
<tr><th id="88">88</th><td>    };</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <i class="doc">/// Info for each RegUnit in PhysReg. It is very rare ofr a PHysReg to have</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">    /// more than 4 RegUnits.</i></td></tr>
<tr><th id="92">92</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::InterferenceCache::Entry::RegUnitInfo" title='llvm::InterferenceCache::Entry::RegUnitInfo' data-ref="llvm::InterferenceCache::Entry::RegUnitInfo">RegUnitInfo</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::InterferenceCache::Entry::RegUnits" title='llvm::InterferenceCache::Entry::RegUnits' data-ref="llvm::InterferenceCache::Entry::RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <i class="doc">/// Blocks - Interference for each block in the function.</i></td></tr>
<tr><th id="95">95</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::InterferenceCache::BlockInterference" title='llvm::InterferenceCache::BlockInterference' data-ref="llvm::InterferenceCache::BlockInterference">BlockInterference</a>, <var>8</var>&gt; <dfn class="decl" id="llvm::InterferenceCache::Entry::Blocks" title='llvm::InterferenceCache::Entry::Blocks' data-ref="llvm::InterferenceCache::Entry::Blocks">Blocks</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>    <i class="doc">/// update - Recompute Blocks[MBBNum]</i></td></tr>
<tr><th id="98">98</th><td>    <em>void</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache5Entry6updateEj" title='llvm::InterferenceCache::Entry::update' data-ref="_ZN4llvm17InterferenceCache5Entry6updateEj" id="_ZN4llvm17InterferenceCache5Entry6updateEj">update</a>(<em>unsigned</em> <dfn class="local col6 decl" id="26MBBNum" title='MBBNum' data-type='unsigned int' data-ref="26MBBNum">MBBNum</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <b>public</b>:</td></tr>
<tr><th id="101">101</th><td>    <dfn class="decl" id="_ZN4llvm17InterferenceCache5EntryC1Ev" title='llvm::InterferenceCache::Entry::Entry' data-ref="_ZN4llvm17InterferenceCache5EntryC1Ev">Entry</dfn>() = <b>default</b>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache5Entry5clearEPNS_15MachineFunctionEPNS_11SlotIndexesEPNS_13LiveIntervalsE" title='llvm::InterferenceCache::Entry::clear' data-ref="_ZN4llvm17InterferenceCache5Entry5clearEPNS_15MachineFunctionEPNS_11SlotIndexesEPNS_13LiveIntervalsE">clear</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="27mf" title='mf' data-type='llvm::MachineFunction *' data-ref="27mf">mf</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="local col8 decl" id="28indexes" title='indexes' data-type='llvm::SlotIndexes *' data-ref="28indexes">indexes</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col9 decl" id="29lis" title='lis' data-type='llvm::LiveIntervals *' data-ref="29lis">lis</dfn>) {</td></tr>
<tr><th id="104">104</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!hasRefs() &amp;&amp; &quot;Cannot clear cache entry with references&quot;) ? void (0) : __assert_fail (&quot;!hasRefs() &amp;&amp; \&quot;Cannot clear cache entry with references\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/InterferenceCache.h&quot;, 104, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm17InterferenceCache5Entry7hasRefsEv" title='llvm::InterferenceCache::Entry::hasRefs' data-ref="_ZNK4llvm17InterferenceCache5Entry7hasRefsEv">hasRefs</a>() &amp;&amp; <q>"Cannot clear cache entry with references"</q>);</td></tr>
<tr><th id="105">105</th><td>      <a class="member" href="#llvm::InterferenceCache::Entry::PhysReg" title='llvm::InterferenceCache::Entry::PhysReg' data-ref="llvm::InterferenceCache::Entry::PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="106">106</th><td>      <a class="member" href="#llvm::InterferenceCache::Entry::MF" title='llvm::InterferenceCache::Entry::MF' data-ref="llvm::InterferenceCache::Entry::MF">MF</a> = <a class="local col7 ref" href="#27mf" title='mf' data-ref="27mf">mf</a>;</td></tr>
<tr><th id="107">107</th><td>      <a class="member" href="#llvm::InterferenceCache::Entry::Indexes" title='llvm::InterferenceCache::Entry::Indexes' data-ref="llvm::InterferenceCache::Entry::Indexes">Indexes</a> = <a class="local col8 ref" href="#28indexes" title='indexes' data-ref="28indexes">indexes</a>;</td></tr>
<tr><th id="108">108</th><td>      <a class="member" href="#llvm::InterferenceCache::Entry::LIS" title='llvm::InterferenceCache::Entry::LIS' data-ref="llvm::InterferenceCache::Entry::LIS">LIS</a> = <a class="local col9 ref" href="#29lis" title='lis' data-ref="29lis">lis</a>;</td></tr>
<tr><th id="109">109</th><td>    }</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17InterferenceCache5Entry10getPhysRegEv" title='llvm::InterferenceCache::Entry::getPhysReg' data-ref="_ZNK4llvm17InterferenceCache5Entry10getPhysRegEv">getPhysReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::InterferenceCache::Entry::PhysReg" title='llvm::InterferenceCache::Entry::PhysReg' data-ref="llvm::InterferenceCache::Entry::PhysReg">PhysReg</a>; }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache5Entry6addRefEi" title='llvm::InterferenceCache::Entry::addRef' data-ref="_ZN4llvm17InterferenceCache5Entry6addRefEi">addRef</dfn>(<em>int</em> <dfn class="local col0 decl" id="30Delta" title='Delta' data-type='int' data-ref="30Delta">Delta</dfn>) { <a class="member" href="#llvm::InterferenceCache::Entry::RefCount" title='llvm::InterferenceCache::Entry::RefCount' data-ref="llvm::InterferenceCache::Entry::RefCount">RefCount</a> += <a class="local col0 ref" href="#30Delta" title='Delta' data-ref="30Delta">Delta</a>; }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17InterferenceCache5Entry7hasRefsEv" title='llvm::InterferenceCache::Entry::hasRefs' data-ref="_ZNK4llvm17InterferenceCache5Entry7hasRefsEv">hasRefs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::InterferenceCache::Entry::RefCount" title='llvm::InterferenceCache::Entry::RefCount' data-ref="llvm::InterferenceCache::Entry::RefCount">RefCount</a> &gt; <var>0</var>; }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <em>void</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE" title='llvm::InterferenceCache::Entry::revalidate' data-ref="_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE" id="_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE">revalidate</a>(<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> *<dfn class="local col1 decl" id="31LIUArray" title='LIUArray' data-type='llvm::LiveIntervalUnion *' data-ref="31LIUArray">LIUArray</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="32TRI">TRI</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <i class="doc">/// valid - Return true if this is a valid entry for physReg.</i></td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE" title='llvm::InterferenceCache::Entry::valid' data-ref="_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE" id="_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE">valid</a>(<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> *<dfn class="local col3 decl" id="33LIUArray" title='LIUArray' data-type='llvm::LiveIntervalUnion *' data-ref="33LIUArray">LIUArray</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="34TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="34TRI">TRI</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <i class="doc">/// reset - Initialize entry to represent physReg's aliases.</i></td></tr>
<tr><th id="123">123</th><td>    <em>void</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache5Entry5resetEjPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE" title='llvm::InterferenceCache::Entry::reset' data-ref="_ZN4llvm17InterferenceCache5Entry5resetEjPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE" id="_ZN4llvm17InterferenceCache5Entry5resetEjPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE">reset</a>(<em>unsigned</em> <dfn class="local col5 decl" id="35physReg" title='physReg' data-type='unsigned int' data-ref="35physReg">physReg</dfn>,</td></tr>
<tr><th id="124">124</th><td>               <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> *<dfn class="local col6 decl" id="36LIUArray" title='LIUArray' data-type='llvm::LiveIntervalUnion *' data-ref="36LIUArray">LIUArray</dfn>,</td></tr>
<tr><th id="125">125</th><td>               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="37TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="37TRI">TRI</dfn>,</td></tr>
<tr><th id="126">126</th><td>               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="38MF">MF</dfn>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i class="doc">/// get - Return an up to date BlockInterference.</i></td></tr>
<tr><th id="129">129</th><td>    <a class="type" href="#llvm::InterferenceCache::BlockInterference" title='llvm::InterferenceCache::BlockInterference' data-ref="llvm::InterferenceCache::BlockInterference">BlockInterference</a> *<dfn class="decl def" id="_ZN4llvm17InterferenceCache5Entry3getEj" title='llvm::InterferenceCache::Entry::get' data-ref="_ZN4llvm17InterferenceCache5Entry3getEj">get</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="39MBBNum" title='MBBNum' data-type='unsigned int' data-ref="39MBBNum">MBBNum</dfn>) {</td></tr>
<tr><th id="130">130</th><td>      <b>if</b> (<a class="member" href="#llvm::InterferenceCache::Entry::Blocks" title='llvm::InterferenceCache::Entry::Blocks' data-ref="llvm::InterferenceCache::Entry::Blocks">Blocks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#39MBBNum" title='MBBNum' data-ref="39MBBNum">MBBNum</a>]</a>.<a class="ref" href="#llvm::InterferenceCache::BlockInterference::Tag" title='llvm::InterferenceCache::BlockInterference::Tag' data-ref="llvm::InterferenceCache::BlockInterference::Tag">Tag</a> != <a class="member" href="#llvm::InterferenceCache::Entry::Tag" title='llvm::InterferenceCache::Entry::Tag' data-ref="llvm::InterferenceCache::Entry::Tag">Tag</a>)</td></tr>
<tr><th id="131">131</th><td>        <a class="member" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache5Entry6updateEj" title='llvm::InterferenceCache::Entry::update' data-ref="_ZN4llvm17InterferenceCache5Entry6updateEj">update</a>(<a class="local col9 ref" href="#39MBBNum" title='MBBNum' data-ref="39MBBNum">MBBNum</a>);</td></tr>
<tr><th id="132">132</th><td>      <b>return</b> &amp;<a class="member" href="#llvm::InterferenceCache::Entry::Blocks" title='llvm::InterferenceCache::Entry::Blocks' data-ref="llvm::InterferenceCache::Entry::Blocks">Blocks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#39MBBNum" title='MBBNum' data-ref="39MBBNum">MBBNum</a>]</a>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>  };</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i>// We don't keep a cache entry for every physical register, that would use too</i></td></tr>
<tr><th id="137">137</th><td><i>  // much memory. Instead, a fixed number of cache entries are used in a round-</i></td></tr>
<tr><th id="138">138</th><td><i>  // robin manner.</i></td></tr>
<tr><th id="139">139</th><td>  <b>enum</b> { <dfn class="enum" id="llvm::InterferenceCache::CacheEntries" title='llvm::InterferenceCache::CacheEntries' data-ref="llvm::InterferenceCache::CacheEntries">CacheEntries</dfn> = <var>32</var> };</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::InterferenceCache::TRI" title='llvm::InterferenceCache::TRI' data-ref="llvm::InterferenceCache::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> *<dfn class="decl" id="llvm::InterferenceCache::LIUArray" title='llvm::InterferenceCache::LIUArray' data-ref="llvm::InterferenceCache::LIUArray">LIUArray</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::InterferenceCache::MF" title='llvm::InterferenceCache::MF' data-ref="llvm::InterferenceCache::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i>// Point to an entry for each physreg. The entry pointed to may not be up to</i></td></tr>
<tr><th id="146">146</th><td><i>  // date, and it may have been reused for a different physreg.</i></td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <em>char</em>* <dfn class="decl" id="llvm::InterferenceCache::PhysRegEntries" title='llvm::InterferenceCache::PhysRegEntries' data-ref="llvm::InterferenceCache::PhysRegEntries">PhysRegEntries</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="148">148</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl" id="llvm::InterferenceCache::PhysRegEntriesCount" title='llvm::InterferenceCache::PhysRegEntriesCount' data-ref="llvm::InterferenceCache::PhysRegEntriesCount">PhysRegEntriesCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i>// Next round-robin entry to be picked.</i></td></tr>
<tr><th id="151">151</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::InterferenceCache::RoundRobin" title='llvm::InterferenceCache::RoundRobin' data-ref="llvm::InterferenceCache::RoundRobin">RoundRobin</dfn> = <var>0</var>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// The actual cache entries.</i></td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="#llvm::InterferenceCache::Entry" title='llvm::InterferenceCache::Entry' data-ref="llvm::InterferenceCache::Entry">Entry</a> <dfn class="decl" id="llvm::InterferenceCache::Entries" title='llvm::InterferenceCache::Entries' data-ref="llvm::InterferenceCache::Entries">Entries</dfn>[<a class="enum" href="#llvm::InterferenceCache::CacheEntries" title='llvm::InterferenceCache::CacheEntries' data-ref="llvm::InterferenceCache::CacheEntries">CacheEntries</a>];</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// get - Get a valid entry for PhysReg.</i></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="#llvm::InterferenceCache::Entry" title='llvm::InterferenceCache::Entry' data-ref="llvm::InterferenceCache::Entry">Entry</a> *<a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache3getEj" title='llvm::InterferenceCache::get' data-ref="_ZN4llvm17InterferenceCache3getEj" id="_ZN4llvm17InterferenceCache3getEj">get</a>(<em>unsigned</em> <dfn class="local col0 decl" id="40PhysReg" title='PhysReg' data-type='unsigned int' data-ref="40PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><b>public</b>:</td></tr>
<tr><th id="160">160</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::Cursor" title='llvm::Cursor' data-ref="llvm::Cursor">Cursor</a>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <dfn class="decl" id="_ZN4llvm17InterferenceCacheC1Ev" title='llvm::InterferenceCache::InterferenceCache' data-ref="_ZN4llvm17InterferenceCacheC1Ev">InterferenceCache</dfn>() = <b>default</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <dfn class="decl def" id="_ZN4llvm17InterferenceCacheD1Ev" title='llvm::InterferenceCache::~InterferenceCache' data-ref="_ZN4llvm17InterferenceCacheD1Ev">~InterferenceCache</dfn>() {</td></tr>
<tr><th id="165">165</th><td>    <a class="ref" href="../../../../include/stdlib.h.html#free" title='free' data-ref="free">free</a>(<a class="member" href="#llvm::InterferenceCache::PhysRegEntries" title='llvm::InterferenceCache::PhysRegEntries' data-ref="llvm::InterferenceCache::PhysRegEntries">PhysRegEntries</a>);</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>void</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv" title='llvm::InterferenceCache::reinitPhysRegEntries' data-ref="_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv" id="_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv">reinitPhysRegEntries</a>();</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// init - Prepare cache for a new function.</i></td></tr>
<tr><th id="171">171</th><td>  <em>void</em> <a class="decl" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE" title='llvm::InterferenceCache::init' data-ref="_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE" id="_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE">init</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="41mf" title='mf' data-type='llvm::MachineFunction *' data-ref="41mf">mf</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a> *<dfn class="local col2 decl" id="42liuarray" title='liuarray' data-type='llvm::LiveIntervalUnion *' data-ref="42liuarray">liuarray</dfn>,</td></tr>
<tr><th id="172">172</th><td>            <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="local col3 decl" id="43indexes" title='indexes' data-type='llvm::SlotIndexes *' data-ref="43indexes">indexes</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col4 decl" id="44lis" title='lis' data-type='llvm::LiveIntervals *' data-ref="44lis">lis</dfn>,</td></tr>
<tr><th id="173">173</th><td>            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="45tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="45tri">tri</dfn>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i class="doc">/// getMaxCursors - Return the maximum number of concurrent cursors that can</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// be supported.</i></td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17InterferenceCache13getMaxCursorsEv" title='llvm::InterferenceCache::getMaxCursors' data-ref="_ZNK4llvm17InterferenceCache13getMaxCursorsEv">getMaxCursors</dfn>() <em>const</em> { <b>return</b> <a class="enum" href="#llvm::InterferenceCache::CacheEntries" title='llvm::InterferenceCache::CacheEntries' data-ref="llvm::InterferenceCache::CacheEntries">CacheEntries</a>; }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <i class="doc">/// Cursor - The primary query interface for the block interference cache.</i></td></tr>
<tr><th id="180">180</th><td>  <b>class</b> <dfn class="type def" id="llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</dfn> {</td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="#llvm::InterferenceCache::Entry" title='llvm::InterferenceCache::Entry' data-ref="llvm::InterferenceCache::Entry">Entry</a> *<dfn class="decl" id="llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="182">182</th><td>    <em>const</em> <a class="type" href="#llvm::InterferenceCache::BlockInterference" title='llvm::InterferenceCache::BlockInterference' data-ref="llvm::InterferenceCache::BlockInterference">BlockInterference</a> *<dfn class="decl" id="llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="183">183</th><td>    <em>static</em> <em>const</em> <a class="type" href="#llvm::InterferenceCache::BlockInterference" title='llvm::InterferenceCache::BlockInterference' data-ref="llvm::InterferenceCache::BlockInterference">BlockInterference</a> <dfn class="decl" id="llvm::InterferenceCache::Cursor::NoInterference" title='llvm::InterferenceCache::Cursor::NoInterference' data-ref="llvm::InterferenceCache::Cursor::NoInterference">NoInterference</dfn>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</dfn>(<a class="type" href="#llvm::InterferenceCache::Entry" title='llvm::InterferenceCache::Entry' data-ref="llvm::InterferenceCache::Entry">Entry</a> *<dfn class="local col6 decl" id="46E" title='E' data-type='llvm::InterferenceCache::Entry *' data-ref="46E">E</dfn>) {</td></tr>
<tr><th id="186">186</th><td>      <a class="member" href="#llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</a> = <b>nullptr</b>;</td></tr>
<tr><th id="187">187</th><td>      <i>// Update reference counts. Nothing happens when RefCount reaches 0, so</i></td></tr>
<tr><th id="188">188</th><td><i>      // we don't have to check for E == CacheEntry etc.</i></td></tr>
<tr><th id="189">189</th><td>      <b>if</b> (<a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>)</td></tr>
<tr><th id="190">190</th><td>        <a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>-&gt;<a class="ref" href="#_ZN4llvm17InterferenceCache5Entry6addRefEi" title='llvm::InterferenceCache::Entry::addRef' data-ref="_ZN4llvm17InterferenceCache5Entry6addRefEi">addRef</a>(-<var>1</var>);</td></tr>
<tr><th id="191">191</th><td>      <a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a> = <a class="local col6 ref" href="#46E" title='E' data-ref="46E">E</a>;</td></tr>
<tr><th id="192">192</th><td>      <b>if</b> (<a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>)</td></tr>
<tr><th id="193">193</th><td>        <a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>-&gt;<a class="ref" href="#_ZN4llvm17InterferenceCache5Entry6addRefEi" title='llvm::InterferenceCache::Entry::addRef' data-ref="_ZN4llvm17InterferenceCache5Entry6addRefEi">addRef</a>(+<var>1</var>);</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <b>public</b>:</td></tr>
<tr><th id="197">197</th><td>    <i class="doc">/// Cursor - Create a dangling cursor.</i></td></tr>
<tr><th id="198">198</th><td>    <dfn class="decl" id="_ZN4llvm17InterferenceCache6CursorC1Ev" title='llvm::InterferenceCache::Cursor::Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorC1Ev">Cursor</dfn>() = <b>default</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <dfn class="decl def" id="_ZN4llvm17InterferenceCache6CursorC1ERKS1_" title='llvm::InterferenceCache::Cursor::Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorC1ERKS1_">Cursor</dfn>(<em>const</em> <a class="type" href="#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> &amp;<dfn class="local col7 decl" id="47O" title='O' data-type='const llvm::InterferenceCache::Cursor &amp;' data-ref="47O">O</dfn>) {</td></tr>
<tr><th id="201">201</th><td>      <a class="member" href="#_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</a>(<a class="local col7 ref" href="#47O" title='O' data-ref="47O">O</a>.<a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>);</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <a class="type" href="#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> &amp;<dfn class="decl def" id="_ZN4llvm17InterferenceCache6CursoraSERKS1_" title='llvm::InterferenceCache::Cursor::operator=' data-ref="_ZN4llvm17InterferenceCache6CursoraSERKS1_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> &amp;<dfn class="local col8 decl" id="48O" title='O' data-type='const llvm::InterferenceCache::Cursor &amp;' data-ref="48O">O</dfn>) {</td></tr>
<tr><th id="205">205</th><td>      <a class="member" href="#_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</a>(<a class="local col8 ref" href="#48O" title='O' data-ref="48O">O</a>.<a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>);</td></tr>
<tr><th id="206">206</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <dfn class="decl def" id="_ZN4llvm17InterferenceCache6CursorD1Ev" title='llvm::InterferenceCache::Cursor::~Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorD1Ev">~Cursor</dfn>() { <a class="member" href="#_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</a>(<b>nullptr</b>); }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <i class="doc">/// setPhysReg - Point this cursor to PhysReg's interference.</i></td></tr>
<tr><th id="212">212</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor10setPhysRegERS0_j" title='llvm::InterferenceCache::Cursor::setPhysReg' data-ref="_ZN4llvm17InterferenceCache6Cursor10setPhysRegERS0_j">setPhysReg</dfn>(<a class="type" href="#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a> &amp;<dfn class="local col9 decl" id="49Cache" title='Cache' data-type='llvm::InterferenceCache &amp;' data-ref="49Cache">Cache</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50PhysReg" title='PhysReg' data-type='unsigned int' data-ref="50PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="213">213</th><td>      <i>// Release reference before getting a new one. That guarantees we can</i></td></tr>
<tr><th id="214">214</th><td><i>      // actually have CacheEntries live cursors.</i></td></tr>
<tr><th id="215">215</th><td>      <a class="member" href="#_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</a>(<b>nullptr</b>);</td></tr>
<tr><th id="216">216</th><td>      <b>if</b> (<a class="local col0 ref" href="#50PhysReg" title='PhysReg' data-ref="50PhysReg">PhysReg</a>)</td></tr>
<tr><th id="217">217</th><td>        <a class="member" href="#_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE" title='llvm::InterferenceCache::Cursor::setEntry' data-ref="_ZN4llvm17InterferenceCache6Cursor8setEntryEPNS0_5EntryE">setEntry</a>(<a class="local col9 ref" href="#49Cache" title='Cache' data-ref="49Cache">Cache</a>.<a class="ref" href="InterferenceCache.cpp.html#_ZN4llvm17InterferenceCache3getEj" title='llvm::InterferenceCache::get' data-ref="_ZN4llvm17InterferenceCache3getEj">get</a>(<a class="local col0 ref" href="#50PhysReg" title='PhysReg' data-ref="50PhysReg">PhysReg</a>));</td></tr>
<tr><th id="218">218</th><td>    }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i class="doc">/// moveTo - Move cursor to basic block MBBNum.</i></td></tr>
<tr><th id="221">221</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51MBBNum" title='MBBNum' data-type='unsigned int' data-ref="51MBBNum">MBBNum</dfn>) {</td></tr>
<tr><th id="222">222</th><td>      <a class="member" href="#llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</a> = <a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a> ? <a class="member" href="#llvm::InterferenceCache::Cursor::CacheEntry" title='llvm::InterferenceCache::Cursor::CacheEntry' data-ref="llvm::InterferenceCache::Cursor::CacheEntry">CacheEntry</a>-&gt;<a class="ref" href="#_ZN4llvm17InterferenceCache5Entry3getEj" title='llvm::InterferenceCache::Entry::get' data-ref="_ZN4llvm17InterferenceCache5Entry3getEj">get</a>(<a class="local col1 ref" href="#51MBBNum" title='MBBNum' data-ref="51MBBNum">MBBNum</a>) : &amp;<a class="member" href="#llvm::InterferenceCache::Cursor::NoInterference" title='llvm::InterferenceCache::Cursor::NoInterference' data-ref="llvm::InterferenceCache::Cursor::NoInterference">NoInterference</a>;</td></tr>
<tr><th id="223">223</th><td>    }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <i class="doc">/// hasInterference - Return true if the current block has any interference.</i></td></tr>
<tr><th id="226">226</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv" title='llvm::InterferenceCache::Cursor::hasInterference' data-ref="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv">hasInterference</dfn>() {</td></tr>
<tr><th id="227">227</th><td>      <b>return</b> <a class="member" href="#llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</a>-&gt;<a class="ref" href="#llvm::InterferenceCache::BlockInterference::First" title='llvm::InterferenceCache::BlockInterference::First' data-ref="llvm::InterferenceCache::BlockInterference::First">First</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>();</td></tr>
<tr><th id="228">228</th><td>    }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i class="doc">/// first - Return the starting index of the first interfering range in the</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">    /// current block.</i></td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</dfn>() {</td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="member" href="#llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</a>-&gt;<a class="ref" href="#llvm::InterferenceCache::BlockInterference::First" title='llvm::InterferenceCache::BlockInterference::First' data-ref="llvm::InterferenceCache::BlockInterference::First">First</a>;</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>    <i class="doc">/// last - Return the ending index of the last interfering range in the</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">    /// current block.</i></td></tr>
<tr><th id="238">238</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl def" id="_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</dfn>() {</td></tr>
<tr><th id="239">239</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="member" href="#llvm::InterferenceCache::Cursor::Current" title='llvm::InterferenceCache::Cursor::Current' data-ref="llvm::InterferenceCache::Cursor::Current">Current</a>-&gt;<a class="ref" href="#llvm::InterferenceCache::BlockInterference::Last" title='llvm::InterferenceCache::BlockInterference::Last' data-ref="llvm::InterferenceCache::BlockInterference::Last">Last</a>;</td></tr>
<tr><th id="240">240</th><td>    }</td></tr>
<tr><th id="241">241</th><td>  };</td></tr>
<tr><th id="242">242</th><td>};</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_CODEGEN_INTERFERENCECACHE_H</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='InterferenceCache.cpp.html'>llvm/llvm/lib/CodeGen/InterferenceCache.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
