library ieee;
use ieee.std_logic_1164.all;

entity mux8x1EightBit is
port(
		a, b: in std_logic_vector(7 downto 0);
		s : in std_logic_vector(2 downto 0);
		o: out std_logic_vector
		);
end entity;
		
architecture rtl of mux2x1 is
	begin
	
	
	
	end rtl;