//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34841621
// Cuda compilation tools, release 12.6, V12.6.77
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	compute_energies
// _ZZ16compute_energiesE2sQ has been demoted

.visible .entry compute_energies(
	.param .u64 compute_energies_param_0,
	.param .u32 compute_energies_param_1,
	.param .u32 compute_energies_param_2,
	.param .u64 compute_energies_param_3,
	.param .u64 compute_energies_param_4,
	.param .u64 compute_energies_param_5
)
{
	.reg .pred 	%p<29>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<118>;
	.reg .b64 	%rd<108>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16compute_energiesE2sQ[16384];

	ld.param.u64 	%rd34, [compute_energies_param_0];
	ld.param.u32 	%r32, [compute_energies_param_1];
	ld.param.u32 	%r33, [compute_energies_param_2];
	ld.param.u64 	%rd31, [compute_energies_param_3];
	ld.param.u64 	%rd32, [compute_energies_param_4];
	ld.param.u64 	%rd33, [compute_energies_param_5];
	cvta.to.global.u64 	%rd1, %rd34;
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd32;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r112, %tid.x;
	mad.lo.s32 	%r3, %r1, %r34, %r112;
	mov.u32 	%r35, %nctaid.x;
	mul.lo.s32 	%r4, %r1, %r35;
	mov.u32 	%r36, 1;
	shl.b32 	%r5, %r36, %r33;
	cvt.s64.s32 	%rd4, %r5;
	mul.lo.s32 	%r6, %r32, %r32;
	setp.ge.s32 	%p1, %r112, %r6;
	@%p1 bra 	$L__BB0_6;

	not.b32 	%r37, %r112;
	add.s32 	%r38, %r6, %r37;
	div.u32 	%r7, %r38, %r1;
	add.s32 	%r39, %r7, 1;
	and.b32  	%r111, %r39, 3;
	setp.eq.s32 	%p2, %r111, 0;
	@%p2 bra 	$L__BB0_4;

	mov.u32 	%r112, %tid.x;

$L__BB0_3:
	.pragma "nounroll";
	div.s32 	%r40, %r112, %r32;
	mul.lo.s32 	%r41, %r40, %r32;
	sub.s32 	%r42, %r112, %r41;
	mad.lo.s32 	%r43, %r40, %r32, %r42;
	mul.wide.s32 	%rd35, %r43, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.f32 	%f11, [%rd36];
	shl.b32 	%r44, %r40, 8;
	mov.u32 	%r45, _ZZ16compute_energiesE2sQ;
	add.s32 	%r46, %r45, %r44;
	shl.b32 	%r47, %r42, 2;
	add.s32 	%r48, %r46, %r47;
	st.shared.f32 	[%r48], %f11;
	add.s32 	%r112, %r112, %r1;
	add.s32 	%r111, %r111, -1;
	setp.ne.s32 	%p3, %r111, 0;
	@%p3 bra 	$L__BB0_3;

$L__BB0_4:
	setp.lt.u32 	%p4, %r7, 3;
	@%p4 bra 	$L__BB0_6;

$L__BB0_5:
	div.s32 	%r49, %r112, %r32;
	mul.lo.s32 	%r50, %r49, %r32;
	sub.s32 	%r51, %r112, %r50;
	mad.lo.s32 	%r52, %r49, %r32, %r51;
	mul.wide.s32 	%rd37, %r52, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.f32 	%f12, [%rd38];
	shl.b32 	%r53, %r49, 8;
	mov.u32 	%r54, _ZZ16compute_energiesE2sQ;
	add.s32 	%r55, %r54, %r53;
	shl.b32 	%r56, %r51, 2;
	add.s32 	%r57, %r55, %r56;
	st.shared.f32 	[%r57], %f12;
	add.s32 	%r58, %r112, %r1;
	div.s32 	%r59, %r58, %r32;
	mul.lo.s32 	%r60, %r59, %r32;
	sub.s32 	%r61, %r58, %r60;
	mad.lo.s32 	%r62, %r59, %r32, %r61;
	mul.wide.s32 	%rd39, %r62, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.f32 	%f13, [%rd40];
	shl.b32 	%r63, %r61, 2;
	shl.b32 	%r64, %r59, 8;
	add.s32 	%r65, %r54, %r64;
	add.s32 	%r66, %r65, %r63;
	st.shared.f32 	[%r66], %f13;
	add.s32 	%r67, %r58, %r1;
	div.s32 	%r68, %r67, %r32;
	mul.lo.s32 	%r69, %r68, %r32;
	sub.s32 	%r70, %r67, %r69;
	mad.lo.s32 	%r71, %r68, %r32, %r70;
	mul.wide.s32 	%rd41, %r71, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.f32 	%f14, [%rd42];
	shl.b32 	%r72, %r70, 2;
	shl.b32 	%r73, %r68, 8;
	add.s32 	%r74, %r54, %r73;
	add.s32 	%r75, %r74, %r72;
	st.shared.f32 	[%r75], %f14;
	add.s32 	%r76, %r67, %r1;
	div.s32 	%r77, %r76, %r32;
	mul.lo.s32 	%r78, %r77, %r32;
	sub.s32 	%r79, %r76, %r78;
	mad.lo.s32 	%r80, %r77, %r32, %r79;
	mul.wide.s32 	%rd43, %r80, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.f32 	%f15, [%rd44];
	shl.b32 	%r81, %r79, 2;
	shl.b32 	%r82, %r77, 8;
	add.s32 	%r83, %r54, %r82;
	add.s32 	%r84, %r83, %r81;
	st.shared.f32 	[%r84], %f15;
	add.s32 	%r112, %r76, %r1;
	setp.lt.s32 	%p5, %r112, %r6;
	@%p5 bra 	$L__BB0_5;

$L__BB0_6:
	cvt.u32.u64 	%r85, %rd4;
	bar.sync 	0;
	setp.ge.s32 	%p6, %r3, %r85;
	@%p6 bra 	$L__BB0_28;

	cvt.s64.s32 	%rd103, %r3;
	mul.lo.s64 	%rd6, %rd4, %rd33;
	cvt.s64.s32 	%rd7, %r4;
	setp.gt.s32 	%p7, %r32, 0;
	@%p7 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_8;

$L__BB0_16:
	mov.u32 	%r92, 1;
	shl.b32 	%r93, %r92, %r33;
	cvt.s64.s32 	%rd69, %r93;
	mul.lo.s64 	%rd70, %rd69, %rd33;
	add.s64 	%rd29, %rd103, %rd70;
	mov.f32 	%f40, 0f00000000;
	mov.u32 	%r114, 0;

$L__BB0_17:
	mov.u64 	%rd71, 1;
	shl.b64 	%rd72, %rd71, %r114;
	and.b64  	%rd73, %rd72, %rd29;
	setp.eq.s64 	%p13, %rd73, 0;
	@%p13 bra 	$L__BB0_26;

	shl.b32 	%r94, %r114, 8;
	mov.u32 	%r95, _ZZ16compute_energiesE2sQ;
	add.s32 	%r96, %r95, %r94;
	shl.b32 	%r97, %r114, 2;
	add.s32 	%r19, %r96, %r97;
	ld.shared.f32 	%f17, [%r19];
	add.f32 	%f40, %f40, %f17;
	add.s32 	%r115, %r114, 1;
	setp.ge.s32 	%p14, %r115, %r32;
	@%p14 bra 	$L__BB0_26;

	not.b32 	%r98, %r114;
	add.s32 	%r99, %r98, %r32;
	and.b32  	%r21, %r99, 3;
	setp.eq.s32 	%p15, %r21, 0;
	@%p15 bra 	$L__BB0_23;

	mov.u64 	%rd74, 1;
	shl.b64 	%rd75, %rd74, %r115;
	and.b64  	%rd76, %rd75, %rd29;
	setp.ne.s64 	%p16, %rd76, 0;
	selp.f32 	%f19, 0f3F800000, 0f00000000, %p16;
	ld.shared.f32 	%f20, [%r19+4];
	fma.rn.f32 	%f40, %f20, %f19, %f40;
	add.s32 	%r115, %r114, 2;
	setp.eq.s32 	%p17, %r21, 1;
	@%p17 bra 	$L__BB0_23;

	shl.b64 	%rd78, %rd74, %r115;
	and.b64  	%rd79, %rd78, %rd29;
	setp.ne.s64 	%p18, %rd79, 0;
	selp.f32 	%f21, 0f3F800000, 0f00000000, %p18;
	ld.shared.f32 	%f22, [%r19+8];
	fma.rn.f32 	%f40, %f22, %f21, %f40;
	add.s32 	%r115, %r114, 3;
	setp.eq.s32 	%p19, %r21, 2;
	@%p19 bra 	$L__BB0_23;

	mov.u64 	%rd80, 1;
	shl.b64 	%rd81, %rd80, %r115;
	and.b64  	%rd82, %rd81, %rd29;
	setp.ne.s64 	%p20, %rd82, 0;
	selp.f32 	%f23, 0f3F800000, 0f00000000, %p20;
	ld.shared.f32 	%f24, [%r19+12];
	fma.rn.f32 	%f40, %f24, %f23, %f40;
	add.s32 	%r115, %r114, 4;

$L__BB0_23:
	add.s32 	%r100, %r32, -2;
	sub.s32 	%r101, %r100, %r114;
	setp.lt.u32 	%p21, %r101, 3;
	@%p21 bra 	$L__BB0_26;

	shl.b32 	%r102, %r114, 6;
	add.s32 	%r103, %r115, %r102;
	shl.b32 	%r104, %r103, 2;
	add.s32 	%r106, %r95, %r104;
	add.s32 	%r116, %r106, 8;

$L__BB0_25:
	mov.u64 	%rd83, 1;
	shl.b64 	%rd84, %rd83, %r115;
	and.b64  	%rd85, %rd84, %rd29;
	setp.ne.s64 	%p22, %rd85, 0;
	selp.f32 	%f25, 0f3F800000, 0f00000000, %p22;
	ld.shared.f32 	%f26, [%r116+-8];
	fma.rn.f32 	%f27, %f26, %f25, %f40;
	add.s32 	%r107, %r115, 1;
	shl.b64 	%rd86, %rd83, %r107;
	and.b64  	%rd87, %rd86, %rd29;
	setp.ne.s64 	%p23, %rd87, 0;
	selp.f32 	%f28, 0f3F800000, 0f00000000, %p23;
	ld.shared.f32 	%f29, [%r116+-4];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	add.s32 	%r108, %r115, 2;
	shl.b64 	%rd88, %rd83, %r108;
	and.b64  	%rd89, %rd88, %rd29;
	setp.ne.s64 	%p24, %rd89, 0;
	selp.f32 	%f31, 0f3F800000, 0f00000000, %p24;
	ld.shared.f32 	%f32, [%r116];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	add.s32 	%r109, %r115, 3;
	shl.b64 	%rd90, %rd83, %r109;
	and.b64  	%rd91, %rd90, %rd29;
	setp.ne.s64 	%p25, %rd91, 0;
	selp.f32 	%f34, 0f3F800000, 0f00000000, %p25;
	ld.shared.f32 	%f35, [%r116+4];
	fma.rn.f32 	%f40, %f35, %f34, %f33;
	add.s32 	%r116, %r116, 16;
	add.s32 	%r115, %r115, 4;
	setp.lt.s32 	%p26, %r115, %r32;
	@%p26 bra 	$L__BB0_25;

$L__BB0_26:
	add.s32 	%r114, %r114, 1;
	setp.lt.s32 	%p27, %r114, %r32;
	@%p27 bra 	$L__BB0_17;

	shl.b64 	%rd93, %rd103, 3;
	add.s64 	%rd94, %rd3, %rd93;
	st.global.u64 	[%rd94], %rd29;
	shl.b64 	%rd96, %rd103, 2;
	add.s64 	%rd97, %rd2, %rd96;
	st.global.f32 	[%rd97], %f40;
	add.s64 	%rd103, %rd103, %rd7;
	setp.lt.s64 	%p28, %rd103, %rd4;
	@%p28 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_28;

$L__BB0_8:
	not.b64 	%rd45, %rd103;
	add.s64 	%rd8, %rd45, %rd4;
	or.b64  	%rd46, %rd8, %rd7;
	and.b64  	%rd47, %rd46, -4294967296;
	setp.eq.s64 	%p8, %rd47, 0;
	@%p8 bra 	$L__BB0_10;

	div.u64 	%rd100, %rd8, %rd7;
	bra.uni 	$L__BB0_11;

$L__BB0_10:
	cvt.u32.u64 	%r86, %rd7;
	cvt.u32.u64 	%r87, %rd8;
	div.u32 	%r88, %r87, %r86;
	cvt.u64.u32 	%rd100, %r88;

$L__BB0_11:
	add.s64 	%rd48, %rd100, 1;
	and.b64  	%rd102, %rd48, 3;
	setp.eq.s64 	%p9, %rd102, 0;
	@%p9 bra 	$L__BB0_13;

$L__BB0_12:
	.pragma "nounroll";
	shl.b64 	%rd49, %rd103, 3;
	add.s64 	%rd50, %rd3, %rd49;
	add.s64 	%rd51, %rd103, %rd6;
	st.global.u64 	[%rd50], %rd51;
	shl.b64 	%rd52, %rd103, 2;
	add.s64 	%rd53, %rd2, %rd52;
	mov.u32 	%r89, 0;
	st.global.u32 	[%rd53], %r89;
	add.s64 	%rd103, %rd103, %rd7;
	add.s64 	%rd102, %rd102, -1;
	setp.ne.s64 	%p10, %rd102, 0;
	@%p10 bra 	$L__BB0_12;

$L__BB0_13:
	setp.lt.u64 	%p11, %rd100, 3;
	@%p11 bra 	$L__BB0_28;

	shl.b64 	%rd54, %rd103, 2;
	add.s64 	%rd105, %rd2, %rd54;
	shl.b64 	%rd19, %rd7, 2;
	shl.b64 	%rd55, %rd103, 3;
	add.s64 	%rd106, %rd3, %rd55;
	shl.b64 	%rd21, %rd7, 3;

$L__BB0_15:
	add.s64 	%rd56, %rd103, %rd6;
	st.global.u64 	[%rd106], %rd56;
	mov.u32 	%r90, 0;
	st.global.u32 	[%rd105], %r90;
	add.s64 	%rd57, %rd103, %rd7;
	add.s64 	%rd58, %rd57, %rd6;
	add.s64 	%rd59, %rd106, %rd21;
	st.global.u64 	[%rd59], %rd58;
	add.s64 	%rd60, %rd105, %rd19;
	st.global.u32 	[%rd60], %r90;
	add.s64 	%rd61, %rd57, %rd7;
	add.s64 	%rd62, %rd61, %rd6;
	add.s64 	%rd63, %rd59, %rd21;
	st.global.u64 	[%rd63], %rd62;
	add.s64 	%rd64, %rd60, %rd19;
	st.global.u32 	[%rd64], %r90;
	add.s64 	%rd65, %rd61, %rd7;
	add.s64 	%rd66, %rd65, %rd6;
	add.s64 	%rd67, %rd63, %rd21;
	add.s64 	%rd106, %rd67, %rd21;
	st.global.u64 	[%rd67], %rd66;
	add.s64 	%rd68, %rd64, %rd19;
	add.s64 	%rd105, %rd68, %rd19;
	st.global.u32 	[%rd68], %r90;
	add.s64 	%rd103, %rd65, %rd7;
	setp.lt.s64 	%p12, %rd103, %rd4;
	@%p12 bra 	$L__BB0_15;

$L__BB0_28:
	ret;

}

