# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../rtl/include" \
"../../../../../../rtl/pe/pe_array_8x8.sv" \
"../../../../../../rtl/pe/pe_int8_dsp.sv" \
"../../../../../../rtl/pe/pe_int8_lut.sv" \
"../../../../../../rtl/core/tile_compute.sv" \
"../../../../../../sim/tb/unit/tb_tile_compute.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
