<!doctype html><html lang=zh-tw><head><link rel=preload href=/lib/font-awesome/webfonts/fa-brands-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-regular-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-solid-900.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/JetBrainsMono/web/woff2/JetBrainsMono-Regular.woff2 as=font type=font/woff2 crossorigin=anonymous><script type=text/javascript src=https://latest.cactus.chat/cactus.js></script><link rel=stylesheet href=https://latest.cactus.chat/style.css type=text/css><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><title>verilog 學習筆記 | 隨寫日誌</title>
<link rel=canonical href=https://yun-20459.github.io/posts/verilog-%E5%AD%B8%E7%BF%92%E7%AD%86%E8%A8%98/><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="all,follow"><meta name=googlebot content="index,follow,snippet,archive"><meta property="og:title" content="verilog 學習筆記"><meta property="og:description" content="基礎語法 module
1 2 3 module <module name>(<parameters>); // module content endmodule assign
1 assign out = in; gate
and & or | not ~ xor ^ wire
1 wire w1, w2, w3; 多進制表示
<位元長度> ’ <進制表示> <數值資料>
vector
1 2 3 4 5 // type [upper:lower] vector_name; output reg [0:0] y; // 1-bit reg that is also an output port (this is still a vector) input wire [3:-2] z; // 6-bit wire input (negative ranges are allowed) output [3:0] a; // 4-bit output wire."><meta property="og:type" content="article"><meta property="og:url" content="https://yun-20459.github.io/posts/verilog-%E5%AD%B8%E7%BF%92%E7%AD%86%E8%A8%98/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-18T14:08:36+00:00"><meta property="article:modified_time" content="2022-06-18T14:08:36+00:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="verilog 學習筆記"><meta name=twitter:description content="基礎語法 module
1 2 3 module <module name>(<parameters>); // module content endmodule assign
1 assign out = in; gate
and & or | not ~ xor ^ wire
1 wire w1, w2, w3; 多進制表示
<位元長度> ’ <進制表示> <數值資料>
vector
1 2 3 4 5 // type [upper:lower] vector_name; output reg [0:0] y; // 1-bit reg that is also an output port (this is still a vector) input wire [3:-2] z; // 6-bit wire input (negative ranges are allowed) output [3:0] a; // 4-bit output wire."><link rel=stylesheet href=https://yun-20459.github.io/css/styles.36c12a99052778131d28078b3171237fd0184ad9b87c778208912a8d08e2d0194867a030c64d9b02d6077de53a8a9979249331f971fb47c471a2d59676520a3a.css integrity="sha512-NsEqmQUneBMdKAeLMXEjf9AYStm4fHeCCJEqjQji0BlIZ6Awxk2bAtYHfeU6ipl5JJMx+XH7R8RxotWWdlIKOg=="><link rel=stylesheet href=https://yun-20459.github.io/css/highlight.css><link rel=stylesheet href=https://yun-20459.github.io/css/style-dark.css><link rel=stylesheet href=https://yun-20459.github.io/css/search.css><!--[if lt IE 9]><script src=https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js></script><script src=https://oss.maxcdn.com/respond/1.4.2/respond.min.js></script><![endif]--><link rel=icon type=image/png href=https://yun-20459.github.io/images/favicon.ico></head><body class="max-width mx-auto px3 ltr"><div class="content index py4"><div id=header-post><a id=menu-icon href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=menu-icon-tablet href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=top-icon-tablet href=# onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg"></i></a>
<span id=menu><span id=nav><ul><li><a href=/>Home</a></li><li><a href=/about>About</a></li><li><a href=/posts>Posts</a></li><li><a href=/resources>Resources</a></li><li><a href=/search>Search</a></li><li><a href=/tags>Tags</a></li></ul></span><br><span id=actions><ul><li><a class=icon href=https://yun-20459.github.io/posts/google-android-study-jam-%E5%AD%B8%E7%BF%92%E7%AD%86%E8%A8%98-6/ aria-label=Previous><i class="fas fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon href=https://yun-20459.github.io/posts/frontend-%E5%AD%B8%E7%BF%92%E7%AD%86%E8%A8%98-html/ aria-label=Next><i class="fas fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon href=# aria-label=Share><i class="fas fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span>
<span id=i-next class=info style=display:none>Next post</span>
<span id=i-top class=info style=display:none>Back to top</span>
<span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f" aria-label=Facebook><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&text=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Twitter><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Linkedin><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&is_video=false&description=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Pinterest><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98&body=Check out this article: https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f" aria-label=Email><i class="fas fa-envelope" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Pocket><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=reddit><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&name=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98&description=%e5%9f%ba%e7%a4%8e%e8%aa%9e%e6%b3%95%20module%0a1%202%203%20module%20%26lt%3bmodule%20name%26gt%3b%28%26lt%3bparameters%26gt%3b%29%3b%20%2f%2f%20module%20content%20endmodule%20assign%0a1%20assign%20out%20%3d%20in%3b%20gate%0aand%20%26amp%3b%20or%20%7c%20not%20~%20xor%20%5e%20wire%0a1%20wire%20w1%2c%20w2%2c%20w3%3b%20%e5%a4%9a%e9%80%b2%e5%88%b6%e8%a1%a8%e7%a4%ba%0a%26lt%3b%e4%bd%8d%e5%85%83%e9%95%b7%e5%ba%a6%26gt%3b%20%e2%80%99%20%26lt%3b%e9%80%b2%e5%88%b6%e8%a1%a8%e7%a4%ba%26gt%3b%20%26lt%3b%e6%95%b8%e5%80%bc%e8%b3%87%e6%96%99%26gt%3b%0avector%0a1%202%203%204%205%20%2f%2f%20type%20%5bupper%3alower%5d%20vector_name%3b%20output%20reg%20%5b0%3a0%5d%20y%3b%20%2f%2f%201-bit%20reg%20that%20is%20also%20an%20output%20port%20%28this%20is%20still%20a%20vector%29%20input%20wire%20%5b3%3a-2%5d%20z%3b%20%2f%2f%206-bit%20wire%20input%20%28negative%20ranges%20are%20allowed%29%20output%20%5b3%3a0%5d%20a%3b%20%2f%2f%204-bit%20output%20wire." aria-label=Tumblr><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&t=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label="Hacker News"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div><div id=toc><nav id=TableOfContents><ul><li><a href=#基礎語法>基礎語法</a></li><li><a href=#酷酷的東西>酷酷的東西</a></li></ul></nav></div></span></div><article class=post itemscope itemtype=http://schema.org/BlogPosting><header><h1 class=posttitle itemprop="name headline">verilog 學習筆記</h1><div class=meta><span class=author itemprop=author itemscope itemtype=http://schema.org/Person><span itemprop=name></span></span><div class=postdate><time datetime="2022-06-18 14:08:36 +0000 UTC" itemprop=datePublished>2022-06-18</time></div><div class=article-read-time><i class="far fa-clock"></i>
4 minute read</div><div class=article-tag><i class="fas fa-tag"></i>
<a class=tag-link href=/tags/verilog rel=tag>verilog</a></div></div></header><div class=content itemprop=articleBody><h2 id=基礎語法>基礎語法</h2><ol><li><p>module</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl> <span class=k>module</span> <span class=o>&lt;</span><span class=k>module</span> <span class=n>name</span><span class=o>&gt;</span><span class=p>(</span><span class=o>&lt;</span><span class=n>parameters</span><span class=o>&gt;</span><span class=p>);</span>
</span></span><span class=line><span class=cl>     <span class=c1>// module content
</span></span></span><span class=line><span class=cl><span class=c1></span> <span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>assign</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>in</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>gate</p><ul><li>and <code>&</code></li><li>or <code>|</code></li><li>not <code>~</code></li><li>xor <code>^</code></li></ul></li><li><p>wire</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=n>w1</span><span class=p>,</span> <span class=n>w2</span><span class=p>,</span> <span class=n>w3</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>多進制表示<br><code>&lt;位元長度> ’ &lt;進制表示> &lt;數值資料></code></p></li><li><p>vector</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=c1>// type [upper:lower] vector_name;
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span><span class=p>;</span>   <span class=c1>// 1-bit reg that is also an output port (this is still a vector)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>3</span><span class=o>:-</span><span class=mh>2</span><span class=p>]</span> <span class=n>z</span><span class=p>;</span>  <span class=c1>// 6-bit wire input (negative ranges are allowed)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>output</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>;</span>       <span class=c1>// 4-bit output wire. Type is &#39;wire&#39; unless specified otherwise.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>wire</span> <span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>7</span><span class=p>]</span> <span class=n>b</span><span class=p>;</span>         <span class=c1>// 8-bit wire where b[0] is the most-significant bit.
</span></span></span></code></pre></td></tr></table></div></div><ul><li><p>implicit nets: 永遠都是 one-bit wire</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> <span class=n>c</span><span class=p>;</span>   <span class=c1>// Two vectors
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>a</span> <span class=o>=</span> <span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>;</span>  <span class=c1>// a = 101
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>b</span> <span class=o>=</span> <span class=n>a</span><span class=p>;</span>       <span class=c1>// b =   1  implicitly-created wire
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>c</span> <span class=o>=</span> <span class=n>b</span><span class=p>;</span>       <span class=c1>// c = 001  &lt;-- bug
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>my_module</span> <span class=n>i1</span> <span class=p>(</span><span class=n>d</span><span class=p>,</span><span class=n>e</span><span class=p>);</span> <span class=c1>// d and e are implicitly one-bit wide if not declared.
</span></span></span><span class=line><span class=cl><span class=c1></span>                    <span class=c1>// This could be a bug if the port was intended to be a vector.
</span></span></span></code></pre></td></tr></table></div></div></li><li><p>part-select</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>w</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>      <span class=c1>// Only the lower 4 bits of w
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>x</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span>        <span class=c1>// The lowest bit of x
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>x</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>1</span><span class=p>]</span>      <span class=c1>// ...also the lowest bit of x
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>z</span><span class=p>[</span><span class=o>-</span><span class=mh>1</span><span class=o>:-</span><span class=mh>2</span><span class=p>]</span>    <span class=c1>// Two lowest bits of z
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>b</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>      <span class=c1>// Illegal. Vector part-select must match the direction of the declaration.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>b</span><span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>3</span><span class=p>]</span>      <span class=c1>// The *upper* 4 bits of b.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>w</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=n>b</span><span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>3</span><span class=p>];</span>    <span class=c1>// Assign upper 4 bits of b to lower 4 bits of w. w[3]=b[0], w[2]=b[1], etc.
</span></span></span></code></pre></td></tr></table></div></div></li><li><p>bitwise/logical or</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_or_bitwise</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_or_logical</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_or_bitwise</span> <span class=o>=</span> <span class=n>a</span> <span class=o>|</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_or_logical</span> <span class=o>=</span> <span class=n>a</span> <span class=o>||</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>concatenation</p><ul><li><p>exmaple code</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>23</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=c1>// Swap two bytes. Right side and left side are both 16-bit vectors.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=p>{</span><span class=n>out</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>out</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]}</span> <span class=o>=</span> <span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=c1>// This is the same thing.         
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=p>{</span><span class=n>in</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>in</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]};</span>   
</span></span><span class=line><span class=cl><span class=c1>// This is different. The 16-bit vector on the right is extended to 
</span></span></span><span class=line><span class=cl><span class=c1>// match the 24-bit vector on the left, so out[23:16] are zero.
</span></span></span><span class=line><span class=cl><span class=c1>// In the first two examples, out[23:16] are not assigned.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=p>{</span><span class=n>in</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>in</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]};</span>                                          
</span></span></code></pre></td></tr></table></div></div></li><li><p><a href=https://hdlbits.01xz.net/wiki/Vector3>例題</a></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> <span class=n>b</span><span class=p>,</span> <span class=n>c</span><span class=p>,</span> <span class=n>d</span><span class=p>,</span> <span class=n>e</span><span class=p>,</span> <span class=n>f</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>w</span><span class=p>,</span> <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>z</span> <span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=p>{</span><span class=n>w</span><span class=p>,</span> <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>z</span><span class=p>}</span> <span class=o>=</span> <span class=p>{</span><span class=n>a</span><span class=p>,</span> <span class=n>b</span><span class=p>,</span> <span class=n>c</span><span class=p>,</span> <span class=n>d</span><span class=p>,</span> <span class=n>e</span><span class=p>,</span> <span class=n>f</span><span class=p>,</span> <span class=mh>2</span><span class=mb>&#39;b11</span><span class=p>};</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>replication operator</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=c1>// {num{vector}}
</span></span></span><span class=line><span class=cl><span class=c1>// 5&#39;b11111 (or 5&#39;d31 or 5&#39;h1f)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>{</span><span class=mh>5</span><span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>}}</span>
</span></span><span class=line><span class=cl><span class=c1>// The same as {a,b,c,a,b,c}           
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>{</span><span class=mh>2</span><span class=p>{</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>}}</span>
</span></span><span class=line><span class=cl><span class=c1>// 9&#39;b101_110_110. It&#39;s a concatenation of 101 with
</span></span></span><span class=line><span class=cl><span class=c1>// the second vector, which is two copies of 3&#39;b110.          
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>{</span><span class=mh>3</span><span class=mi>&#39;d5</span><span class=p>,</span> <span class=p>{</span><span class=mh>2</span><span class=p>{</span><span class=mh>3</span><span class=mi>&#39;d6</span><span class=p>}}}</span>                   
</span></span></code></pre></td></tr></table></div></div></li></ul></li></ul></li><li><p>always</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span><span class=p>@(</span><span class=o>*</span><span class=p>)</span><span class=k>begin</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>case</p><ul><li>allow duplicate case items</li><li>case item 有多於一個 statement 的話用 <code>begin end</code></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>case</span><span class=p>(</span><span class=o>&lt;</span><span class=n>case_expr</span><span class=o>&gt;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=nl>condition1:</span> <span class=n>statement1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=nl>condition2:</span> <span class=n>statement2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>default</span><span class=o>:</span> <span class=n>default_statement</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>endcase</span>
</span></span></code></pre></td></tr></table></div></div><ul><li><p>casez: 可以忽略一些 bit</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=k>casez</span> <span class=p>(</span><span class=n>in</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>])</span>
</span></span><span class=line><span class=cl>        <span class=mh>4</span><span class=p>&#39;</span><span class=nl>bzzz1:</span> <span class=n>out</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>   <span class=c1>// in[3:1] can be anything
</span></span></span><span class=line><span class=cl><span class=c1></span>        <span class=mh>4</span><span class=p>&#39;</span><span class=nl>bzz1z:</span> <span class=n>out</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=mh>4</span><span class=p>&#39;</span><span class=nl>bz1zz:</span> <span class=n>out</span> <span class=o>=</span> <span class=mh>2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=mh>4</span><span class=mb>&#39;b1</span><span class=nl>zzz:</span> <span class=n>out</span> <span class=o>=</span> <span class=mh>3</span><span class=p>;</span>   <span class=c1>// same as 4&#39;b1???
</span></span></span><span class=line><span class=cl><span class=c1></span>        <span class=k>default</span><span class=o>:</span> <span class=n>out</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>endcase</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div></li></ul></li><li><p>always: 一種 procedure</p><ul><li>conbinational: <code>always @(*)</code></li><li>clocked: <code>always @(posedge clk)</code></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=c1>// do something here
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>blocking v.s. non-blocking<ul><li><strong>Continuous</strong> assignments (assign x = y;). Can only be used when not inside a procedure (&ldquo;always block&rdquo;).</li><li>Procedural <strong>blocking</strong> assignment: (x = y;). Can only be used inside a procedure.</li><li>Procedural <strong>non-blocking</strong> assignment: (x &lt;= y;). Can only be used inside a procedure.</li></ul></li></ul></li><li><p>conditional ternary operator</p><p>就類似像 C 裡面的 conditional ternary operator</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span>         <span class=c1>// A T-flip-flop.
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=n>q</span> <span class=o>&lt;=</span> <span class=n>toggle</span> <span class=o>?</span> <span class=o>~</span><span class=n>q</span> <span class=o>:</span> <span class=n>q</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>reduction</p><p>要把所有 bit and/or/xor 起來一個一個寫很麻煩，所以可以直接寫</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>w</span> <span class=o>=</span> <span class=o>~&amp;</span> <span class=n>a</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span> <span class=c1>// or ~&amp; a
</span></span></span></code></pre></td></tr></table></div></div><p>這樣就是對 a 裡面每個 bit 做 NAND</p></li></ol><h2 id=酷酷的東西>酷酷的東西</h2><ol><li><p>bit slicing</p><p>可以直接寫</p><ul><li><code>[M +: N]</code>: 拿從 M 開始正的 offset N 個 bits</li><li><code>[M -: N]</code>: 拿從 M 開始負的 offset N 個 bits</li></ul></li></ol></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/>Home</a></li><li><a href=/about>About</a></li><li><a href=/posts>Posts</a></li><li><a href=/resources>Resources</a></li><li><a href=/search>Search</a></li><li><a href=/tags>Tags</a></li></ul></div><div id=toc-footer style=display:none><nav id=TableOfContents><ul><li><a href=#基礎語法>基礎語法</a></li><li><a href=#酷酷的東西>酷酷的東西</a></li></ul></nav></div><div id=share-footer style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f" aria-label=Facebook><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&text=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Twitter><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Linkedin><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&is_video=false&description=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Pinterest><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98&body=Check out this article: https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f" aria-label=Email><i class="fas fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=Pocket><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&title=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label=reddit><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&name=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98&description=%e5%9f%ba%e7%a4%8e%e8%aa%9e%e6%b3%95%20module%0a1%202%203%20module%20%26lt%3bmodule%20name%26gt%3b%28%26lt%3bparameters%26gt%3b%29%3b%20%2f%2f%20module%20content%20endmodule%20assign%0a1%20assign%20out%20%3d%20in%3b%20gate%0aand%20%26amp%3b%20or%20%7c%20not%20~%20xor%20%5e%20wire%0a1%20wire%20w1%2c%20w2%2c%20w3%3b%20%e5%a4%9a%e9%80%b2%e5%88%b6%e8%a1%a8%e7%a4%ba%0a%26lt%3b%e4%bd%8d%e5%85%83%e9%95%b7%e5%ba%a6%26gt%3b%20%e2%80%99%20%26lt%3b%e9%80%b2%e5%88%b6%e8%a1%a8%e7%a4%ba%26gt%3b%20%26lt%3b%e6%95%b8%e5%80%bc%e8%b3%87%e6%96%99%26gt%3b%0avector%0a1%202%203%204%205%20%2f%2f%20type%20%5bupper%3alower%5d%20vector_name%3b%20output%20reg%20%5b0%3a0%5d%20y%3b%20%2f%2f%201-bit%20reg%20that%20is%20also%20an%20output%20port%20%28this%20is%20still%20a%20vector%29%20input%20wire%20%5b3%3a-2%5d%20z%3b%20%2f%2f%206-bit%20wire%20input%20%28negative%20ranges%20are%20allowed%29%20output%20%5b3%3a0%5d%20a%3b%20%2f%2f%204-bit%20output%20wire." aria-label=Tumblr><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fyun-20459.github.io%2fposts%2fverilog-%25E5%25AD%25B8%25E7%25BF%2592%25E7%25AD%2586%25E8%25A8%2598%2f&t=verilog%20%e5%ad%b8%e7%bf%92%e7%ad%86%e8%a8%98" aria-label="Hacker News"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu-toggle class=icon href=# onclick='return $("#nav-footer").toggle(),!1' aria-label=Menu><i class="fas fa-bars fa-lg" aria-hidden=true></i> Menu</a>
<a id=toc-toggle class=icon href=# onclick='return $("#toc-footer").toggle(),!1' aria-label=TOC><i class="fas fa-list fa-lg" aria-hidden=true></i> TOC</a>
<a id=share-toggle class=icon href=# onclick='return $("#share-footer").toggle(),!1' aria-label=Share><i class="fas fa-share-alt fa-lg" aria-hidden=true></i> share</a>
<a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2025 Erin Li</div><div class=footer-right><nav><ul><li><a href=/>Home</a></li><li><a href=/about>About</a></li><li><a href=/posts>Posts</a></li><li><a href=/resources>Resources</a></li><li><a href=/search>Search</a></li><li><a href=/tags>Tags</a></li></ul></nav></div></footer></div><link rel=stylesheet href=/lib/font-awesome/css/all.min.css><script src=/lib/jquery/jquery.min.js></script><script src=/js/main.js></script><script src=/js/code-copy.js></script><script>MathJax={tex:{inlineMath:[["$","$"],["\\(","\\)"]]},svg:{fontCache:"global"}}</script><script type=text/javascript id=MathJax-script async src=https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js></script><script src=/lib/clipboard/clipboard.min.js></script><script>$(function(){var t,e='<span class="btn-copy tooltipped tooltipped-sw" aria-label="Copy to clipboard!">';e+='<i class="far fa-clone"></i>',e+="</span>",$(".highlight table").before(e),t=new ClipboardJS(".btn-copy",{text:function(e){var t='code[data-lang]:not([data-lang=""])',n=Array.from(e.nextElementSibling.querySelectorAll(t)).reduce((e,t)=>e+t.innerText+`
`,"");return n}}),t.on("success",function(e){e.trigger.setAttribute("aria-label","Copied!"),e.clearSelection()}),t.on("error",function(e){console.error("Action:",e.action),console.error("Trigger:",e.trigger)})})</script></body></html>