0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/FPGA_Class_4/FPGA_Class_4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/FPGA_Class_4/FPGA_Class_4.srcs/sim_1/new/Binary_Shift_Example.v,1658258575,verilog,,,,Binary_Shift_Example,,,,,,,,
