

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Sun Aug 16 08:57:31 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        VIP
* Solution:       VIP
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1233601|  1233601|  1233601|  1233601|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1233600|  1233600|      1285|          -|          -|   960|    no    |
        | + loop_width  |     1282|     1282|         4|          1|          1|  1280|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    358|
|FIFO             |        6|      -|    234|    402|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    222|
|Register         |        0|      -|    340|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        6|      1|    574|   1078|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|      1|      1|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |vip1_m_mul_mul_10bkb_U11  |vip1_m_mul_mul_10bkb  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+----+----+------+-----+---------+
    |             Name             | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+----+----+------+-----+---------+
    |imag2_0_data_stream_1_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag2_0_data_stream_2_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag2_0_data_stream_s_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_1_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_2_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_s_fifo_U  |        1|  39|  67|   640|    8|     5120|
    +------------------------------+---------+----+----+------+-----+---------+
    |Total                         |        6| 234| 402|  3840|   48|    30720|
    +------------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_315_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_333_p2                     |     +    |      0|  0|  18|          11|           1|
    |tmp_12_fu_404_p2                  |     +    |      0|  0|  16|           9|           9|
    |tmp_13_fu_418_p2                  |     +    |      0|  0|  17|          10|          10|
    |tmp_18_fu_376_p2                  |     +    |      0|  0|  16|           9|           9|
    |tmp_20_fu_390_p2                  |     +    |      0|  0|  17|          10|          10|
    |ap_condition_182                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_350                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_598                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op58_read_state4     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op68_read_state4     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op97_read_state4     |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_345_p2                 |    and   |      0|  0|   8|           1|           1|
    |p_not_tmp_s_fu_429_p2             |    and   |      0|  0|   8|           1|           1|
    |s_val_1_fu_448_p2                 |    and   |      0|  0|   8|           1|           1|
    |s_val_2_fu_454_p2                 |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_309_p2               |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_327_p2                |   icmp   |      0|  0|  13|          11|          11|
    |not_tmp_s_fu_362_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_5_fu_321_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_7_fu_339_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_8_fu_356_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_s_fu_350_p2                   |   icmp   |      0|  0|  13|          11|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    or    |      0|  0|   8|           1|           1|
    |p_not_tmp_1_fu_434_p2             |    or    |      0|  0|   8|           1|           1|
    |s_val_0_3_fu_438_p2               |    or    |      0|  0|   8|           1|           1|
    |imag3_0_data_stream_1_din         |  select  |      0|  0|   2|           1|           2|
    |imag3_0_data_stream_2_din         |  select  |      0|  0|   2|           1|           2|
    |imag3_0_data_stream_s_din         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |not_tmp_1_fu_424_p2               |    xor   |      0|  0|   8|           1|           2|
    |not_tmp_2_fu_443_p2               |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 358|         158|         133|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  27|          5|    1|          5|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |   9|          2|    1|          2|
    |ap_phi_mux_storemerge256_in_in_phi_fu_267_p4  |  15|          3|   10|         30|
    |ap_phi_mux_tmp_22_phi_fu_276_p6               |   9|          2|    8|         16|
    |ap_phi_mux_tmp_23_phi_fu_288_p6               |   9|          2|    8|         16|
    |ap_phi_mux_tmp_24_phi_fu_300_p6               |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_tmp_22_reg_273           |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_285           |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_tmp_24_reg_297           |  15|          3|    8|         24|
    |imag0_0_data_stream_0_V_blk_n                 |   9|          2|    1|          2|
    |imag0_0_data_stream_1_V_blk_n                 |   9|          2|    1|          2|
    |imag0_0_data_stream_2_V_blk_n                 |   9|          2|    1|          2|
    |imag_1_data_stream_0_V_blk_n                  |   9|          2|    1|          2|
    |imag_1_data_stream_1_V_blk_n                  |   9|          2|    1|          2|
    |imag_1_data_stream_2_V_blk_n                  |   9|          2|    1|          2|
    |real_start                                    |   9|          2|    1|          2|
    |t_V_1_reg_253                                 |   9|          2|   11|         22|
    |t_V_reg_242                                   |   9|          2|   10|         20|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 222|         47|   90|        217|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_24_reg_297  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_24_reg_297  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_24_reg_297  |   8|   0|    8|          0|
    |exitcond_reg_557                     |   1|   0|    1|          0|
    |i_V_reg_547                          |  10|   0|   10|          0|
    |not_tmp_s_reg_586                    |   1|   0|    1|          0|
    |or_cond_reg_570                      |   1|   0|    1|          0|
    |s_val_0_reg_632                      |   8|   0|    8|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_1_reg_253                        |  11|   0|   11|          0|
    |t_V_reg_242                          |  10|   0|   10|          0|
    |tmp_13_reg_597                       |  10|   0|   10|          0|
    |tmp_20_reg_592                       |  10|   0|   10|          0|
    |tmp_5_reg_552                        |   1|   0|    1|          0|
    |tmp_7_reg_566                        |   1|   0|    1|          0|
    |tmp_8_reg_580                        |   1|   0|    1|          0|
    |tmp_s_reg_574                        |   1|   0|    1|          0|
    |exitcond_reg_557                     |  64|  32|    1|          0|
    |or_cond_reg_570                      |  64|  32|    1|          0|
    |tmp_7_reg_566                        |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 340|  96|  151|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_out                        | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_write                      | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|imag_1_data_stream_0_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_0_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_1_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_1_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_2_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag_1_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag_1_data_stream_2_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag0_0_data_stream_0_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_1_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_2_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

