{"vcs1":{"timestamp_begin":1743138562.744610267, "rt":2.37, "ut":0.21, "st":0.21}}
{"vcselab":{"timestamp_begin":1743138565.159829105, "rt":1.44, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1743138566.638336650, "rt":0.82, "ut":0.26, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1743138562.076723546}
{"VCS_COMP_START_TIME": 1743138562.076723546}
{"VCS_COMP_END_TIME": 1743138568.163506078}
{"VCS_USER_OPTIONS": "-CFLAGS -I /homes/user/fac/tk3070/conda/include -sverilog +vc -Mupdate -line -full64 -kdb -lca -nc -debug_access+all+reverse +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +define+CLOCK_PERIOD=1000.0ps test/map_table_test.sv verilog/map_table.sv -o map_table.simv"}
{"vcs1": {"peak_mem": 550816}}
{"vcselab": {"peak_mem": 246048}}
