FREQUENCY PORT "REF_CLK" 48.000000 MHz ;
BLOCK PATH TO PORT "LED_R" ;
BLOCK PATH TO PORT "LED_G" ;
BLOCK PATH TO PORT "LED_B" ;
BLOCK PATH TO PORT "IO_SCK" ;
BLOCK PATH TO PORT "IO_MOSI" ;
BLOCK PATH TO PORT "IO_MISO" ;
BLOCK PATH TO PORT "IO_0" ;
RVL_ALIAS "ref_clk" "ref_clk"; 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 1.5 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 1.5 V;
BANK 7 VCCIO 1.5 V;
BANK 8 VCCIO 3.3 V;
BLOCK JTAGPATHS ;
