{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 10:33:49 2017 " "Info: Processing started: Sat Sep 16 10:33:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN memory themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 memory MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 183.62 MHz 5.446 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 183.62 MHz between source memory \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18\" and destination memory \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2\" (period= 5.446 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.272 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 1 MEM M4K_X52_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.150 ns) 2.319 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8 2 COMB LCCOMB_X24_Y19_N8 1 " "Info: 2: + IC(2.081 ns) + CELL(0.150 ns) = 2.319 ns; Loc. = LCCOMB_X24_Y19_N8; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.842 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9 3 COMB LCCOMB_X24_Y19_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 2.842 ns; Loc. = LCCOMB_X24_Y19_N26; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 3.511 ns mux_CASE:inst7\|Mux5~1 4 COMB LCCOMB_X24_Y19_N10 1 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 3.511 ns; Loc. = LCCOMB_X24_Y19_N10; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 4.356 ns mux_CASE:inst7\|Mux5~2 5 COMB LCCOMB_X28_Y19_N22 1 " "Info: 5: + IC(0.695 ns) + CELL(0.150 ns) = 4.356 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.142 ns) 5.272 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 6 MEM M4K_X26_Y19 16 " "Info: 6: + IC(0.774 ns) + CELL(0.142 ns) = 5.272 ns; Loc. = M4K_X26_Y19; Fanout = 16; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 23.24 % ) " "Info: Total cell delay = 1.225 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.047 ns ( 76.76 % ) " "Info: Total interconnect delay = 4.047 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 {} mux_CASE:inst7|Mux5~1 {} mux_CASE:inst7|Mux5~2 {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.081ns 0.248ns 0.249ns 0.695ns 0.774ns } { 0.088ns 0.150ns 0.275ns 0.420ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.070 ns - Smallest " "Info: - Smallest clock skew is 0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.753 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_IN\" to destination memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.753 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X26_Y19 16 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.753 ns; Loc. = M4K_X26_Y19; Fanout = 16; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.30 % ) " "Info: Total cell delay = 1.660 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.093 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.683 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_IN\" to source memory is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.635 ns) 2.683 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 3 MEM M4K_X52_Y28 1 " "Info: 3: + IC(0.931 ns) + CELL(0.635 ns) = 2.683 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.90 % ) " "Info: Total cell delay = 1.634 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.049 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 {} mux_CASE:inst7|Mux5~1 {} mux_CASE:inst7|Mux5~2 {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.081ns 0.248ns 0.249ns 0.695ns 0.774ns } { 0.088ns 0.150ns 0.275ns 0.420ns 0.150ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Clk_Divider1:inst2\|clk_out_sig RESETn CLK_IN 5.261 ns register " "Info: tsu for register \"Clk_Divider1:inst2\|clk_out_sig\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is 5.261 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.982 ns + Longest pin register " "Info: + Longest pin to register delay is 7.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 140 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 140; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 208 72 240 224 "RESETn" "" } { 584 21 152 596 "RESETn" "" } { 1448 208 272 1464 "RESETn" "" } { 736 560 616 752 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.460 ns) + CELL(0.660 ns) 7.982 ns Clk_Divider1:inst2\|clk_out_sig 2 REG LCFF_X24_Y22_N17 2 " "Info: 2: + IC(6.460 ns) + CELL(0.660 ns) = 7.982 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'Clk_Divider1:inst2\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.07 % ) " "Info: Total cell delay = 1.522 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.460 ns ( 80.93 % ) " "Info: Total interconnect delay = 6.460 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { RESETn {} RESETn~combout {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 6.460ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns Clk_Divider1:inst2\|clk_out_sig 3 REG LCFF_X24_Y22_N17 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'Clk_Divider1:inst2\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { RESETn {} RESETn~combout {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 6.460ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN PDAC_A_DATA_CHIP\[1\] MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 6.619 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"PDAC_A_DATA_CHIP\[1\]\" through register \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_\" is 6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 3 REG LCFF_X61_Y19_N11 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X61_Y19_N11; Fanout = 1; REG Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.680 ns + Longest register pin " "Info: + Longest register to pin delay is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 1 REG LCFF_X61_Y19_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y19_N11; Fanout = 1; REG Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(2.652 ns) 3.680 ns PDAC_A_DATA_CHIP\[1\] 2 PIN PIN_K26 0 " "Info: 2: + IC(1.028 ns) + CELL(2.652 ns) = 3.680 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'PDAC_A_DATA_CHIP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 256 720 951 272 "PDAC_A_DATA_CHIP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 72.07 % ) " "Info: Total cell delay = 2.652 ns ( 72.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 27.93 % ) " "Info: Total interconnect delay = 1.028 ns ( 27.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} PDAC_A_DATA_CHIP[1] {} } { 0.000ns 1.028ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} PDAC_A_DATA_CHIP[1] {} } { 0.000ns 1.028ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] SinEnable CLK_IN -0.463 ns register " "Info: th for register \"counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]\" (data pin = \"SinEnable\", clock pin = \"CLK_IN\") is -0.463 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y19_N9 26 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 26; REG Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLK_IN CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.427 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SinEnable 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SinEnable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinEnable } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 704 160 328 720 "SinEnable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.150 ns) 2.541 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|counter_reg_bit1a\[11\]~0 2 COMB LCCOMB_X31_Y19_N0 12 " "Info: 2: + IC(1.392 ns) + CELL(0.150 ns) = 2.541 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 12; COMB Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|counter_reg_bit1a\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 97 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 3.427 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y19_N9 26 " "Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 3.427 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 26; REG Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 52.79 % ) " "Info: Total cell delay = 1.809 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 47.21 % ) " "Info: Total interconnect delay = 1.618 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { SinEnable {} SinEnable~combout {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.392ns 0.226ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLK_IN CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { SinEnable {} SinEnable~combout {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.392ns 0.226ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 10:33:49 2017 " "Info: Processing ended: Sat Sep 16 10:33:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
