Classic Timing Analyzer report for BCDcounter
Tue Jan 01 21:57:37 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. Clock Hold: 'Clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.326 ns                         ; Up                      ; counter:inst1|count[2] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.307 ns                        ; counter:inst|count[1]   ; MSB[1]                 ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.716 ns                         ; Reset                   ; counter:inst|carryBCD  ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 157.11 MHz ( period = 6.365 ns ) ; counter:inst|carryBCD   ; counter:inst1|carryBCD ; Clock      ; Clock    ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter:inst1|borrowBCD ; counter:inst|count[0]  ; Clock      ; Clock    ; 11           ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                        ;            ;          ; 11           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 157.11 MHz ( period = 6.365 ns )               ; counter:inst|carryBCD   ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; 157.58 MHz ( period = 6.346 ns )               ; counter:inst|carryBCD   ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 265.11 MHz ( period = 3.772 ns )               ; counter:inst|count[2]   ; counter:inst|count[2]   ; Clock      ; Clock    ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 268.46 MHz ( period = 3.725 ns )               ; counter:inst|count[0]   ; counter:inst|count[2]   ; Clock      ; Clock    ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 276.40 MHz ( period = 3.618 ns )               ; counter:inst|count[1]   ; counter:inst|count[2]   ; Clock      ; Clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; 278.78 MHz ( period = 3.587 ns )               ; counter:inst|count[0]   ; counter:inst|count[3]   ; Clock      ; Clock    ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; counter:inst|count[2]   ; counter:inst|count[3]   ; Clock      ; Clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 306.75 MHz ( period = 3.260 ns )               ; counter:inst|count[1]   ; counter:inst|count[3]   ; Clock      ; Clock    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; counter:inst1|count[2]  ; counter:inst1|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; counter:inst|count[1]   ; counter:inst|count[1]   ; Clock      ; Clock    ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 316.86 MHz ( period = 3.156 ns )               ; counter:inst|count[2]   ; counter:inst|borrowBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.749 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter:inst|count[0]   ; counter:inst|borrowBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; 328.95 MHz ( period = 3.040 ns )               ; counter:inst1|count[2]  ; counter:inst1|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A   ; 333.11 MHz ( period = 3.002 ns )               ; counter:inst|count[1]   ; counter:inst|borrowBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; 335.23 MHz ( period = 2.983 ns )               ; counter:inst1|count[1]  ; counter:inst1|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 2.744 ns                ;
; N/A   ; 335.91 MHz ( period = 2.977 ns )               ; counter:inst1|count[1]  ; counter:inst1|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.93 MHz ( period = 2.968 ns )               ; counter:inst1|count[2]  ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; counter:inst1|count[0]  ; counter:inst1|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 2.725 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; counter:inst|count[2]   ; counter:inst|count[1]   ; Clock      ; Clock    ; None                        ; None                      ; 2.483 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; counter:inst|count[0]   ; counter:inst|count[1]   ; Clock      ; Clock    ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; counter:inst1|count[2]  ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; counter:inst|count[3]   ; counter:inst|count[2]   ; Clock      ; Clock    ; None                        ; None                      ; 2.336 ns                ;
; N/A   ; 365.23 MHz ( period = 2.738 ns )               ; counter:inst1|count[2]  ; counter:inst1|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; counter:inst1|count[3]  ; counter:inst1|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 2.446 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[0]  ; counter:inst1|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 2.379 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[2]   ; counter:inst|carryBCD   ; Clock      ; Clock    ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[0]   ; counter:inst|carryBCD   ; Clock      ; Clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[0]  ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[0]  ; counter:inst1|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[1]  ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[1]   ; counter:inst|carryBCD   ; Clock      ; Clock    ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[3]   ; counter:inst|count[3]   ; Clock      ; Clock    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[3]  ; counter:inst1|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[1]  ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 2.505 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[1]  ; counter:inst1|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[3]  ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[3]  ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[3]  ; counter:inst1|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[0]  ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 2.319 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[3]   ; counter:inst|borrowBCD  ; Clock      ; Clock    ; None                        ; None                      ; 1.724 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[3]   ; counter:inst|count[1]   ; Clock      ; Clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[3]   ; counter:inst|carryBCD   ; Clock      ; Clock    ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|borrowBCD  ; counter:inst|borrowBCD  ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|count[0]   ; counter:inst|count[0]   ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst|carryBCD   ; counter:inst|carryBCD   ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|borrowBCD ; counter:inst1|borrowBCD ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|carryBCD  ; counter:inst1|carryBCD  ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:inst1|count[0]  ; counter:inst1|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                      ;
+------------------------------------------+-------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                    ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst1|borrowBCD ; counter:inst|count[0]  ; Clock      ; Clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|count[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|count[2]  ; Clock      ; Clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|count[3]  ; Clock      ; Clock    ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|borrowBCD ; Clock      ; Clock    ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|borrowBCD ; counter:inst|borrowBCD ; Clock      ; Clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|carryBCD  ; Clock      ; Clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|carryBCD  ; counter:inst|count[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|borrowBCD ; counter:inst|count[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|borrowBCD ; counter:inst|count[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst1|borrowBCD ; counter:inst|count[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.330 ns                 ;
+------------------------------------------+-------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+-------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                      ; To Clock ;
+-------+--------------+------------+-------+-------------------------+----------+
; N/A   ; None         ; 6.326 ns   ; Up    ; counter:inst1|count[2]  ; Clock    ;
; N/A   ; None         ; 6.254 ns   ; Up    ; counter:inst1|carryBCD  ; Clock    ;
; N/A   ; None         ; 6.082 ns   ; Down  ; counter:inst1|count[3]  ; Clock    ;
; N/A   ; None         ; 5.857 ns   ; Up    ; counter:inst1|count[3]  ; Clock    ;
; N/A   ; None         ; 5.814 ns   ; Down  ; counter:inst1|count[2]  ; Clock    ;
; N/A   ; None         ; 5.740 ns   ; Up    ; counter:inst1|count[1]  ; Clock    ;
; N/A   ; None         ; 5.583 ns   ; Down  ; counter:inst1|count[1]  ; Clock    ;
; N/A   ; None         ; 4.496 ns   ; Down  ; counter:inst1|count[0]  ; Clock    ;
; N/A   ; None         ; 4.435 ns   ; Down  ; counter:inst1|borrowBCD ; Clock    ;
; N/A   ; None         ; 4.236 ns   ; Up    ; counter:inst1|borrowBCD ; Clock    ;
; N/A   ; None         ; 4.176 ns   ; Up    ; counter:inst1|count[0]  ; Clock    ;
; N/A   ; None         ; 2.430 ns   ; Down  ; counter:inst|count[2]   ; Clock    ;
; N/A   ; None         ; 2.075 ns   ; Down  ; counter:inst|count[3]   ; Clock    ;
; N/A   ; None         ; 1.817 ns   ; Down  ; counter:inst|borrowBCD  ; Clock    ;
; N/A   ; None         ; 1.777 ns   ; Down  ; counter:inst|count[1]   ; Clock    ;
; N/A   ; None         ; 1.147 ns   ; Up    ; counter:inst|count[1]   ; Clock    ;
; N/A   ; None         ; 0.997 ns   ; Up    ; counter:inst|count[3]   ; Clock    ;
; N/A   ; None         ; 0.938 ns   ; Up    ; counter:inst|count[2]   ; Clock    ;
; N/A   ; None         ; 0.778 ns   ; Reset ; counter:inst1|carryBCD  ; Clock    ;
; N/A   ; None         ; 0.758 ns   ; Reset ; counter:inst1|borrowBCD ; Clock    ;
; N/A   ; None         ; 0.627 ns   ; Up    ; counter:inst|carryBCD   ; Clock    ;
; N/A   ; None         ; -0.260 ns  ; Up    ; counter:inst|count[0]   ; Clock    ;
; N/A   ; None         ; -0.262 ns  ; Down  ; counter:inst|count[0]   ; Clock    ;
; N/A   ; None         ; -0.264 ns  ; Up    ; counter:inst|borrowBCD  ; Clock    ;
; N/A   ; None         ; -3.018 ns  ; Reset ; counter:inst|borrowBCD  ; Clock    ;
; N/A   ; None         ; -4.294 ns  ; Reset ; counter:inst|carryBCD   ; Clock    ;
+-------+--------------+------------+-------+-------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To     ; From Clock ;
+-------+--------------+------------+------------------------+--------+------------+
; N/A   ; None         ; 13.307 ns  ; counter:inst|count[1]  ; MSB[1] ; Clock      ;
; N/A   ; None         ; 13.299 ns  ; counter:inst|count[0]  ; MSB[0] ; Clock      ;
; N/A   ; None         ; 13.077 ns  ; counter:inst|borrowBCD ; Borrow ; Clock      ;
; N/A   ; None         ; 12.755 ns  ; counter:inst|count[2]  ; MSB[2] ; Clock      ;
; N/A   ; None         ; 12.754 ns  ; counter:inst|count[3]  ; MSB[3] ; Clock      ;
; N/A   ; None         ; 9.093 ns   ; counter:inst1|count[1] ; LSB[1] ; Clock      ;
; N/A   ; None         ; 7.547 ns   ; counter:inst1|count[2] ; LSB[2] ; Clock      ;
; N/A   ; None         ; 7.212 ns   ; counter:inst1|count[3] ; LSB[3] ; Clock      ;
; N/A   ; None         ; 6.919 ns   ; counter:inst1|count[0] ; LSB[0] ; Clock      ;
+-------+--------------+------------+------------------------+--------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+-------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                      ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------+----------+
; N/A           ; None        ; 4.716 ns  ; Reset ; counter:inst|carryBCD   ; Clock    ;
; N/A           ; None        ; 3.440 ns  ; Reset ; counter:inst|borrowBCD  ; Clock    ;
; N/A           ; None        ; 0.686 ns  ; Up    ; counter:inst|borrowBCD  ; Clock    ;
; N/A           ; None        ; 0.684 ns  ; Down  ; counter:inst|count[0]   ; Clock    ;
; N/A           ; None        ; 0.682 ns  ; Up    ; counter:inst|count[0]   ; Clock    ;
; N/A           ; None        ; 0.398 ns  ; Up    ; counter:inst|count[1]   ; Clock    ;
; N/A           ; None        ; 0.113 ns  ; Up    ; counter:inst|carryBCD   ; Clock    ;
; N/A           ; None        ; 0.072 ns  ; Up    ; counter:inst|count[2]   ; Clock    ;
; N/A           ; None        ; 0.055 ns  ; Down  ; counter:inst|borrowBCD  ; Clock    ;
; N/A           ; None        ; -0.128 ns ; Up    ; counter:inst|count[3]   ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; counter:inst1|borrowBCD ; Clock    ;
; N/A           ; None        ; -0.530 ns ; Reset ; counter:inst1|carryBCD  ; Clock    ;
; N/A           ; None        ; -0.579 ns ; Down  ; counter:inst|count[3]   ; Clock    ;
; N/A           ; None        ; -0.580 ns ; Down  ; counter:inst|count[2]   ; Clock    ;
; N/A           ; None        ; -0.835 ns ; Down  ; counter:inst|count[1]   ; Clock    ;
; N/A           ; None        ; -3.592 ns ; Up    ; counter:inst1|carryBCD  ; Clock    ;
; N/A           ; None        ; -3.928 ns ; Up    ; counter:inst1|count[0]  ; Clock    ;
; N/A           ; None        ; -3.988 ns ; Up    ; counter:inst1|borrowBCD ; Clock    ;
; N/A           ; None        ; -4.187 ns ; Down  ; counter:inst1|borrowBCD ; Clock    ;
; N/A           ; None        ; -4.248 ns ; Down  ; counter:inst1|count[0]  ; Clock    ;
; N/A           ; None        ; -4.659 ns ; Up    ; counter:inst1|count[3]  ; Clock    ;
; N/A           ; None        ; -4.685 ns ; Up    ; counter:inst1|count[1]  ; Clock    ;
; N/A           ; None        ; -4.742 ns ; Up    ; counter:inst1|count[2]  ; Clock    ;
; N/A           ; None        ; -5.131 ns ; Down  ; counter:inst1|count[1]  ; Clock    ;
; N/A           ; None        ; -5.195 ns ; Down  ; counter:inst1|count[2]  ; Clock    ;
; N/A           ; None        ; -5.199 ns ; Down  ; counter:inst1|count[3]  ; Clock    ;
+---------------+-------------+-----------+-------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Jan 01 21:57:37 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCDcounter -c BCDcounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter:inst1|carryBCD" as buffer
    Info: Detected ripple clock "counter:inst1|borrowBCD" as buffer
    Info: Detected gated clock "inst7" as buffer
Info: Clock "Clock" has Internal fmax of 157.11 MHz between source register "counter:inst|carryBCD" and destination register "counter:inst1|carryBCD" (period= 6.365 ns)
    Info: + Longest register to register delay is 1.142 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst|carryBCD'
        Info: 2: + IC(0.369 ns) + CELL(0.177 ns) = 0.546 ns; Loc. = LCCOMB_X11_Y4_N22; Fanout = 2; COMB Node = 'inst10'
        Info: 3: + IC(0.322 ns) + CELL(0.178 ns) = 1.046 ns; Loc. = LCCOMB_X11_Y4_N8; Fanout = 1; COMB Node = 'counter:inst1|carryBCD~2'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.142 ns; Loc. = LCFF_X11_Y4_N9; Fanout = 7; REG Node = 'counter:inst1|carryBCD'
        Info: Total cell delay = 0.451 ns ( 39.49 % )
        Info: Total interconnect delay = 0.691 ns ( 60.51 % )
    Info: - Smallest clock skew is -4.984 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 3.251 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(1.623 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X11_Y4_N9; Fanout = 7; REG Node = 'counter:inst1|carryBCD'
            Info: Total cell delay = 1.628 ns ( 50.08 % )
            Info: Total interconnect delay = 1.623 ns ( 49.92 % )
        Info: - Longest clock path from clock "Clock" to source register is 8.235 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
            Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'
            Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'
            Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst|carryBCD'
            Info: Total cell delay = 2.785 ns ( 33.82 % )
            Info: Total interconnect delay = 5.450 ns ( 66.18 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst1|borrowBCD" and destination pin or register "counter:inst|count[0]" for clock "Clock" (Hold time is 3.498 ns)
    Info: + Largest clock skew is 4.990 ns
        Info: + Longest clock path from clock "Clock" to destination register is 8.241 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
            Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'
            Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'
            Info: 5: + IC(1.003 ns) + CELL(0.602 ns) = 8.241 ns; Loc. = LCFF_X11_Y2_N7; Fanout = 8; REG Node = 'counter:inst|count[0]'
            Info: Total cell delay = 2.785 ns ( 33.79 % )
            Info: Total interconnect delay = 5.456 ns ( 66.21 % )
        Info: - Shortest clock path from clock "Clock" to source register is 3.251 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(1.623 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
            Info: Total cell delay = 1.628 ns ( 50.08 % )
            Info: Total interconnect delay = 1.623 ns ( 49.92 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
        Info: 2: + IC(1.227 ns) + CELL(0.178 ns) = 1.405 ns; Loc. = LCCOMB_X11_Y2_N6; Fanout = 1; COMB Node = 'counter:inst|count[0]~29'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.501 ns; Loc. = LCFF_X11_Y2_N7; Fanout = 8; REG Node = 'counter:inst|count[0]'
        Info: Total cell delay = 0.274 ns ( 18.25 % )
        Info: Total interconnect delay = 1.227 ns ( 81.75 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "counter:inst1|count[2]" (data pin = "Up", clock pin = "Clock") is 6.326 ns
    Info: + Longest pin to register delay is 9.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W4; Fanout = 17; PIN Node = 'Up'
        Info: 2: + IC(5.607 ns) + CELL(0.521 ns) = 6.992 ns; Loc. = LCCOMB_X12_Y2_N2; Fanout = 1; COMB Node = 'counter:inst1|always0~3'
        Info: 3: + IC(0.310 ns) + CELL(0.485 ns) = 7.787 ns; Loc. = LCCOMB_X12_Y2_N28; Fanout = 4; COMB Node = 'counter:inst1|always0~0'
        Info: 4: + IC(0.311 ns) + CELL(0.177 ns) = 8.275 ns; Loc. = LCCOMB_X12_Y2_N6; Fanout = 1; COMB Node = 'counter:inst1|count[2]~20'
        Info: 5: + IC(0.319 ns) + CELL(0.544 ns) = 9.138 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 1; COMB Node = 'counter:inst1|count[2]~21'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 9.234 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 6; REG Node = 'counter:inst1|count[2]'
        Info: Total cell delay = 2.687 ns ( 29.10 % )
        Info: Total interconnect delay = 6.547 ns ( 70.90 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.870 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 6; REG Node = 'counter:inst1|count[2]'
        Info: Total cell delay = 1.628 ns ( 56.72 % )
        Info: Total interconnect delay = 1.242 ns ( 43.28 % )
Info: tco from clock "Clock" to destination pin "MSB[1]" through register "counter:inst|count[1]" is 13.307 ns
    Info: + Longest clock path from clock "Clock" to source register is 8.235 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
        Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'
        Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'
        Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N27; Fanout = 5; REG Node = 'counter:inst|count[1]'
        Info: Total cell delay = 2.785 ns ( 33.82 % )
        Info: Total interconnect delay = 5.450 ns ( 66.18 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.795 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N27; Fanout = 5; REG Node = 'counter:inst|count[1]'
        Info: 2: + IC(1.935 ns) + CELL(2.860 ns) = 4.795 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'MSB[1]'
        Info: Total cell delay = 2.860 ns ( 59.65 % )
        Info: Total interconnect delay = 1.935 ns ( 40.35 % )
Info: th for register "counter:inst|carryBCD" (data pin = "Reset", clock pin = "Clock") is 4.716 ns
    Info: + Longest clock path from clock "Clock" to destination register is 8.235 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(1.623 ns) + CELL(0.879 ns) = 3.528 ns; Loc. = LCFF_X11_Y4_N21; Fanout = 5; REG Node = 'counter:inst1|borrowBCD'
        Info: 3: + IC(1.013 ns) + CELL(0.278 ns) = 4.819 ns; Loc. = LCCOMB_X11_Y2_N26; Fanout = 1; COMB Node = 'inst7'
        Info: 4: + IC(1.817 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst7~clkctrl'
        Info: 5: + IC(0.997 ns) + CELL(0.602 ns) = 8.235 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst|carryBCD'
        Info: Total cell delay = 2.785 ns ( 33.82 % )
        Info: Total interconnect delay = 5.450 ns ( 66.18 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.805 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'Reset'
        Info: 2: + IC(2.138 ns) + CELL(0.545 ns) = 3.709 ns; Loc. = LCCOMB_X11_Y4_N30; Fanout = 1; COMB Node = 'counter:inst|carryBCD~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.805 ns; Loc. = LCFF_X11_Y4_N31; Fanout = 3; REG Node = 'counter:inst|carryBCD'
        Info: Total cell delay = 1.667 ns ( 43.81 % )
        Info: Total interconnect delay = 2.138 ns ( 56.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Tue Jan 01 21:57:37 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


