Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 171a879890974468a0d026d613eeb2de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_sistema_comp_behav xil_defaultlib.sim_sistema_comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [\UARTcomponent(baud_divide_g=1,b...]
Compiling architecture behavioral of entity xil_defaultlib.contatore [\contatore(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.control_unitA [control_unita_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_block [delay_block_default]
Compiling architecture structural of entity xil_defaultlib.sistemaA [sistemaa_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unitB [control_unitb_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaB [\MemoriaB(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.sistemaB [sistemab_default]
Compiling architecture structural of entity xil_defaultlib.sistema_complessivo [sistema_complessivo_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_sistema_comp
Built simulation snapshot sim_sistema_comp_behav
