Source Block: hdl/library/util_wfifo/util_wfifo.v@98:108@HdlIdDef
  // internal registers

  reg                             m_wovf_m1 = 'd0;
  reg                             m_wovf_m2 = 'd0;
  reg                             m_wovf = 'd0;
  reg                             s_wr_int = 'd0;

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;

Diff Content:
- 103   reg                             s_wr_int = 'd0;
+ 103   reg     [ 1:0]                  adc_wovf_m = 'd0;
+ 103   reg                             adc_wovf = 'd0;
+ 103   reg                             dma_wr_int = 'd0;
+ 103   reg                             fifo_rst = 'd0;
+ 103   reg                             fifo_rstn = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_wfifo/util_wfifo.v@102:112
  reg                             m_wovf = 'd0;
  reg                             s_wr_int = 'd0;

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults


