#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 17 21:57:41 2023
# Process ID: 2728
# Current directory: D:/vivado/project/project_6ALU/ALU/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6068 D:\vivado\project\project_6ALU\ALU\ALU\ALU.xpr
# Log file: D:/vivado/project/project_6ALU/ALU/ALU/vivado.log
# Journal file: D:/vivado/project/project_6ALU/ALU/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/project/project_6ALU/ALU/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ALU
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.613 ; gain = 221.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-251] Overflow occurred during addition [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:48]
INFO: [Synth 8-251] Overflow occurred during addition [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:61]
INFO: [Synth 8-251] Overflow occurred during addition [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:97]
INFO: [Synth 8-251] Overflow occurred during addition [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.703 ; gain = 269.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.703 ; gain = 269.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.703 ; gain = 269.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1275.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1368.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1410.000 ; gain = 404.043
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1410.000 ; gain = 609.707
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1410.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/vivado/project/project_6ALU/ALU/ALU/ALU.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/vivado/project/project_6ALU/ALU/ALU/ALU.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 22:48:24 2023...
