# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab3_test
cd C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations
# reading C:/lscc/radiant/2025.1/questasim/win64/../modelsim.ini
# Loading project lab3_test
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui lab3_work.lab3_testbench_ar -L iCE40UP -voptargs=+acc
# vsim -gui lab3_work.lab3_testbench_ar -L iCE40UP -voptargs="+acc" 
# Start time: 07:20:12 on Sep 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/lab3_ar.sv(16): Module 'keypad_mux_ar' is not defined.
#  For instance 'keypad_module' at path 'lab3_testbench_ar.dut'
# ** Error: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/lab3_ar.sv(19): Module 'keypad_fsm_ar' is not defined.
#  For instance 'fsm_module' at path 'lab3_testbench_ar.dut'
# ** Error: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/lab3_ar.sv(22): Module 'sync_ar' is not defined.
#  For instance 'syncronizer' at path 'lab3_testbench_ar.dut'
# ** Error: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/lab3_ar.sv(25): Module 'display_mux_ar' is not defined.
#  For instance 'display_module' at path 'lab3_testbench_ar.dut'
# ** Error: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/lab3_ar.sv(28): Module 'seven_seg_ar' is not defined.
#  For instance 'seven_segment_module' at path 'lab3_testbench_ar.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=1.
# Error loading design
# End time: 07:20:13 on Sep 25,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 9
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc lab3_work.lab3_testbench_ar
# vsim -gui -L iCE40UP -voptargs="+acc" lab3_work.lab3_testbench_ar 
# Start time: 07:20:59 on Sep 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt".
# ** Note: (vopt-143) Recognized 1 FSM in module "keypad_fsm_ar(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
add wave -position insertpoint  \
sim:/lab3_testbench_ar/reset \
sim:/lab3_testbench_ar/row \
sim:/lab3_testbench_ar/display_select \
sim:/lab3_testbench_ar/not_display_select \
sim:/lab3_testbench_ar/col \
sim:/lab3_testbench_ar/seg \
sim:/lab3_testbench_ar/clk \
sim:/lab3_testbench_ar/expected_segs
run 5000000000
# [0] Applying reset...
# [200000] Reset released.
# [10200000] Waiting for DUT to scan column 3...
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# [0] Applying reset...
# [200000] Reset released.
# [10200000] Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# [0] Applying reset...
# [200000] Reset released.
# [10200000] Simulating press of key '7'.
# [60200000] Key released.
# ** Error: FAILED: Digit incorrect. Expected 1111000, got 1111111 at time 70200000.
#    Time: 70200 ns  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 100
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(103)
#    Time: 70200 ns  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 103
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# [0] Applying reset...
# [200000] Reset released.
# [10200000] Simulating press of key '7'.
# [60200000] Key released.
# ** Error: FAILED: Digit incorrect. Expected 1111000, got 1111111 at time 70200000.
#    Time: 70200 ns  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 100
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(103)
#    Time: 70200 ns  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 103
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# ** Error: Testbench timed out! The simulation may be stuck.
#    Time: 500 us  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 93
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(94)
#    Time: 500 us  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 94
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 50000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 500000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Column 3 is active. Asserting row 1 to press key '7'.
# Key '7' released.
# ** Error: FAILED: 7-segment display is incorrect. Expected 1111000, got 1111111
#    Time: 61260336 ps  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 84
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(87)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 87
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column 3...
# Column 3 is active. Asserting row 1 to press key '7'.
# Key '7' released.
# ** Error: FAILED: 7-segment display is incorrect. Expected 1111000, got 1111111
#    Time: 61260336 ps  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 84
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(87)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 87
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv failed with 1 errors.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/lab3_testbench_ar/expected_segs'. 
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# PASSED: 7-segment display shows 'C' correctly. Value: 1111111
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(91)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 91
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# ** Error: FAILED: 7-segment display is incorrect. Expected 1000110, got 1111111
#    Time: 61260336 ps  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 84
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(87)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 87
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14): (vopt-8884) Illegal output port connection for 'col' (5th connection) to reg type. 
# Optimization failed
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
run 5000000000
# No Design Loaded!
vsim -gui -L iCE40UP -voptargs=+acc lab3_work.lab3_testbench_ar
# vsim -gui -L iCE40UP -voptargs="+acc" lab3_work.lab3_testbench_ar 
# Start time: 07:20:59 on Sep 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Error (suppressible): C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14): (vopt-8884) Illegal output port connection for 'col' (5th connection) to reg type. 
# Optimization failed
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_data".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=11.
# Error loading design
# End time: 07:57:26 on Sep 25,2025, Elapsed time: 0:36:27
# Errors: 2, Warnings: 12
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc lab3_work.lab3_testbench_ar
# vsim -gui -L iCE40UP -voptargs="+acc" lab3_work.lab3_testbench_ar 
# Start time: 07:58:20 on Sep 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/simulations/lab3_work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Note: (vopt-143) Recognized 1 FSM in module "keypad_fsm_ar(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# ** Error: FAILED: 7-segment display is incorrect. Expected 1000110, got 1111111
#    Time: 61260336 ps  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 84
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(87)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 87
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# ** Error: FAILED: 7-segment display is incorrect. Expected 1000110, got 1111111
#    Time: 61260336 ps  Scope: lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 84
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(87)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 87
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(25): (vopt-2250) Function "get_expected_seg" has no return value assignment.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 43
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 42
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 41
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 40
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 39
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 38
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 37
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 36
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 35
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 34
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 33
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 32
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 31
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 30
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 29
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 28
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 27
run 5000000000
# No Design Loaded!
vsim -gui -L iCE40UP -voptargs=+acc lab3_work.lab3_testbench_ar
# vsim -gui -L iCE40UP -voptargs="+acc" lab3_work.lab3_testbench_ar 
# Start time: 07:58:20 on Sep 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=17, Warnings=4.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 43
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 42
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 41
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 40
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 39
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 38
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 37
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 36
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 35
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 34
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 33
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 32
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 31
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 30
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 29
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 28
# ** Error (suppressible): (vsim-3839) Variable '/lab3_testbench_ar/seg', driven via a port connection, is multiply driven. See C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_testbench_ar File: C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv Line: 27
# Error loading design
# End time: 08:16:02 on Sep 25,2025, Elapsed time: 0:17:42
# Errors: 34, Warnings: 5
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc lab3_work.lab3_testbench_ar
# vsim -gui -L iCE40UP -voptargs="+acc" lab3_work.lab3_testbench_ar 
# Start time: 08:25:56 on Sep 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# PASSED: 7-segment display shows 'C' correctly. Value: 1111111
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(89)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 89
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench_ar(fast)
# Loading work.lab3_ar(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.keypad_mux_ar(fast)
# Loading work.sync_ar(fast)
# Loading work.keypad_fsm_ar(fast)
# Loading work.display_mux_ar(fast)
# Loading work.seven_seg_ar(fast)
run 5000000000
# Starting test...
# Reset released.
# Waiting for DUT to scan column for key 'C'...
# Column is active. Asserting row to press key 'C'.
# Key 'C' released.
# PASSED: 7-segment display shows 'C' correctly. Value: 1111111
# Test completed successfully.
# ** Note: $stop    : C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv(89)
#    Time: 61260336 ps  Iteration: 0  Instance: /lab3_testbench_ar
# Break in Module lab3_testbench_ar at C:/Users/abrah/OneDrive/Documents/E155-Microprocessors/lab3/fpga/lab3_ar/source/HDL/testbench/lab3_testbench_ar.sv line 89
# Compile of lab3_ar.sv was successful.
# Compile of lab3_testbench_ar.sv was successful.
# Compile of display_mux_ar.sv was successful.
# Compile of keypad_fsm_ar.sv was successful.
# Compile of keypad_mux_ar.sv was successful.
# Compile of seven_seg_ar.sv was successful.
# Compile of sync_ar.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 15:41:55 on Sep 25,2025, Elapsed time: 7:15:59
# Errors: 0, Warnings: 3
