# read design 
read_verilog Paralelo_Serie_conductual.v

# elaborate design hierarchy
hierarchy -check -top Paralelo_Serie_conductual

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to CMOS_cells.lib
dfflibmap -liberty CMOS_cells.lib

# mapping logic to CMOS_cells.lib
abc -liberty CMOS_cells.lib

# cleanup
clean

# write synthesized design
write_verilog P_S_Yosys.v
