// Seed: 279366422
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    output uwire id_5,
    output wand id_6,
    input wand id_7,
    input supply1 id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11
);
  wire id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri1 id_4
);
  always if (id_0) id_4 = 1;
  module_0(
      id_3, id_2, id_2, id_3, id_0, id_1, id_3, id_0, id_0, id_2, id_4, id_1
  );
endmodule
