<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.02.12.17:51:42"
 outputDirectory="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="CLOCK" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ADC_SCLK" direction="output" role="SCLK" width="1" />
   <port name="ADC_CS_N" direction="output" role="CS_N" width="1" />
   <port name="ADC_DOUT" direction="input" role="DOUT" width="1" />
   <port name="ADC_DIN" direction="output" role="DIN" width="1" />
  </interface>
  <interface name="readings" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="CH0" direction="output" role="CH0" width="12" />
   <port name="CH1" direction="output" role="CH1" width="12" />
   <port name="CH2" direction="output" role="CH2" width="12" />
   <port name="CH3" direction="output" role="CH3" width="12" />
   <port name="CH4" direction="output" role="CH4" width="12" />
   <port name="CH5" direction="output" role="CH5" width="12" />
   <port name="CH6" direction="output" role="CH6" width="12" />
   <port name="CH7" direction="output" role="CH7" width="12" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="RESET" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="adc_controller:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1581547899,AUTO_UNIQUE_ID=(altera_up_avalon_adc_mega:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,board=DE10-Standard,board_rev=Autodetect,max10plldivby=1,max10pllmultby=1,numch=7,numch_=8,sclk_freq=12.5,sys_clk_freq=50,tsclk=4)"
   instancePathKey="adc_controller"
   kind="adc_controller"
   version="1.0"
   name="adc_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1581547899" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/synthesis/adc_controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/synthesis/submodules/adc_controller_adc_mega_0.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_mega_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="adc_controller">queue size: 0 starting:adc_controller "adc_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="adc_controller"><![CDATA["<b>adc_controller</b>" reuses <b>altera_up_avalon_adc_mega</b> "<b>submodules/adc_controller_adc_mega_0</b>"]]></message>
   <message level="Debug" culprit="adc_controller">queue size: 0 starting:altera_up_avalon_adc_mega "submodules/adc_controller_adc_mega_0"</message>
   <message level="Info" culprit="adc_mega_0">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Info" culprit="adc_mega_0">C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --source=C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.319s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\troyk\AppData\Local\Temp\alt8304_1850391698019674055.dir\0002_sopcgen\adc_controller_adc_mega_0.v --source=C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=adc_controller_adc_mega_0 "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Standard\";board_rev=S\"Autodetect\";tsclk=D\"4\";numch=D\"7\";max10pllmultby=D\"1\";max10plldivby=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.039s</message>
   <message level="Info" culprit="adc_mega_0"><![CDATA["<b>adc_controller</b>" instantiated <b>altera_up_avalon_adc_mega</b> "<b>adc_mega_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_adc_mega:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,board=DE10-Standard,board_rev=Autodetect,max10plldivby=1,max10pllmultby=1,numch=7,numch_=8,sclk_freq=12.5,sys_clk_freq=50,tsclk=4"
   instancePathKey="adc_controller:.:adc_mega_0"
   kind="altera_up_avalon_adc_mega"
   version="18.0"
   name="adc_controller_adc_mega_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="max10plldivby" value="1" />
  <parameter name="sys_clk_freq" value="50" />
  <parameter name="tsclk" value="4" />
  <parameter name="sclk_freq" value="12.5" />
  <parameter name="numch_" value="8" />
  <parameter name="board_rev" value="Autodetect" />
  <parameter name="max10pllmultby" value="1" />
  <parameter name="board" value="DE10-Standard" />
  <parameter name="numch" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/troyk/Documents/YSU/Senior Design/ysu-greenhouse/FPGA/adc_controller/adc_controller/synthesis/submodules/adc_controller_adc_mega_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_mega_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="adc_controller" as="adc_mega_0" />
  <messages>
   <message level="Debug" culprit="adc_controller">queue size: 0 starting:altera_up_avalon_adc_mega "submodules/adc_controller_adc_mega_0"</message>
   <message level="Info" culprit="adc_mega_0">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Info" culprit="adc_mega_0">C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --source=C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.319s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\troyk\AppData\Local\Temp\alt8304_1850391698019674055.dir\0002_sopcgen\adc_controller_adc_mega_0.v --source=C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v --source=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0002_sopcgen/adc_controller_adc_mega_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/troyk/AppData/Local/Temp/alt8304_1850391698019674055.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=adc_controller_adc_mega_0 "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Standard\";board_rev=S\"Autodetect\";tsclk=D\"4\";numch=D\"7\";max10pllmultby=D\"1\";max10plldivby=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.039s</message>
   <message level="Info" culprit="adc_mega_0"><![CDATA["<b>adc_controller</b>" instantiated <b>altera_up_avalon_adc_mega</b> "<b>adc_mega_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
