.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001101000000000000000000001111000100000000
000000000000000001100010010000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101100000000000000000
000000000000000000000000000000011000100000000010000000
000000000000000001100000001011001111100000000000000000
000000000000000000000000001001011110000000000000000000
000000000000001101100000010111100000001100110100000000
000000000000000101000010000011000000110011000000000000
000000000000000000000110111011111110100000000000000000
000000000000000000000010100011011111000000000000000000
110000000000000001100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 3 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001010000000000000001000
011000000000001101100000010000000001000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000101100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011111011101100000000000000000
000000000000000000000110000111111100000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000011001101010101000000000000000
000000000000000000000010101111100000000000000000000000
000000000000000101100110110001101110100000000000000000
000000000000000000000010100111111100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 3 2
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
011000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 4 2
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000010100000001000001100110100100000
000000000000000000000000000000001101110011000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011101001110100000000000000000
000000000000000000000010001101011010000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000110010001101011001100111000000010
000000000000000000000011110000111000110011000000001000
000000000000000000000111110001000000000000001000000000
000000000000001101000110000000101101000000000000000000
000000000000000000000111100111001100000011111000000000
000010000000000000000110010000101111000011110000000000
000000000000001000000011100011001010000011111000000000
000000000000000001000000000000111001000011110000000000
000000000000000011100111000101111111000011111000000000
000010000000000000100111100000001100000011110000000000
000000000000000101000110000011100001000000001000000000
000000000000000111100011100000101100000000000000000000
000000000100001000000011110111011111000011111000000000
000000000000011011000010000000011001000011110000000000
000000000000000000000010100101111111000011111000000000
000000000000001101000110110000111101000011110000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111110000000000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000000111000100000000000000000000000000000000
000000000000000001000111010111100000000000001000000000
000000000000000000100011110000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000111000011110000101111000000000000000000

.logic_tile 13 13
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000111100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000011100111100000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000001000000010101000000000000001000000000
000000000000000000000011110000001100000000000000000000
000000000000000111000000000011100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000001000000000
000000000000000000000111100000001101000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000011100000000101100001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000101011110000011111000000001
000000000000000000100000000000100000000011110000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000010100111100000000000001000000000
000000010000000101000000000000100000000000000000000000
000000010000000101000000000111000000000000001000000000
000000010000000101000000000000000000000000000000000000
000000010000001101100110110111000001000000001000000000
000000010000000101000010100000001000000000000000000000

.logic_tile 9 14
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000001000
011000000000001000000010100111011100001100111000000000
100000000000001011000100000000010000110011000000000010
110000000000000000000000000101101001001100111000000000
110000000000000000000000000000001000110011000000000001
000000000000000000000110010000001001001100111000000000
000000000000001101000010000000001001110011000000000001
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000010000001000110011001100000000
000000010000000000000010100000001001110011000000000000
000000010100000101000010000101101000001100111100000000
000000010000000000000000000000100000110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000100000110011000000000000

.logic_tile 10 14
000000000000000000000000000101001111000011111000000000
000010000000000000000000000000001100000011110000010000
011000000000000000000000010101001110000011111000000000
100000000000000000000010000000001111000011110000000000
010000000100001001100011100000001000111100001000000000
110000000000000001000000000000000000111100000000000001
000010000000001000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000010010000000000000001000000000000000000100000100
000010010000000000000000001001000000000010000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000101000000010101100000010110100000000000
000000011010001101100011010000000000010110100000000000
000000010000000101000000011111111011000100010000000000
000000010000001101100011001111011110010001000000000000

.logic_tile 11 14
000000000000000000000111110000000000000000001000000000
000000000000001001000111110000001101000000000000001000
000000000000000111100111000001000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000010111000001000000001000000000
000000010000000000000011100000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000001000000000010001100000000000001000000000
000000010000001011000011010000000000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000001011000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000100000001000000110000000001000111100001000000000
000001000000001111000010010000001000111100000000010001
011000000000001000000111100000001000000011110000000000
100000000000001001000000000000000000000011110001000010
010000000000000000000000000000011000000100000110000000
010000000000001001000000000000010000000000000000000000
000000000000000000000000011000000001010000100000000000
000000000000000000000010011101001111100000010000000000
000000010000000000000010100001001101010010000000000000
000000010000000000000000000000111111010010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000110100001111100100010110000000000
000000010000000000000010100101001110101001110010000000

.logic_tile 9 15
000000000000000101000010100101001000001100111100000000
000000000110000000000000000000000000110011000000010000
011000000000000101000110000000001000001100110100000000
100000000000000111100100000000001100110011000000000000
010000001110001000000111000000011001100000000000000000
110000000000000001000010101111011101010000000000000000
000000000000001101000010101011011011001000010000000000
000000000000000101000000000101101000000000000000000000
000000010000000001100011110000001010000100000100000000
000000010000000000000010000000010000000000000000000010
000000010000000000000000010000000000001111000100000000
000000010000000000000010000000001000001111000000000010
000000010000000000000011101011001101110011000000000000
000000010000000000000100001101101000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000100

.logic_tile 10 15
000000000110000111100000000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000001000000000000000011010000011111000000000
000000000000000101000000000000001100000011110000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101000000000000000000000
000000000000000101100110100101100001000000001000000000
000000000000000001000010100000101010000000000000000000
000000110010010001100000000111101000001100111000000100
000000010000000001000000000000001100110011000000000000
000000010000000000000110000000001000001100111000000000
000000010000000000000100000000001000110011000000000001
000001010000000000000000000111101000001100111000000000
000000010000000000000000000000101100110011000000000100
000000010000001000000000010011001001001100111000000001
000000010000001001000010010000001101110011000000000000

.logic_tile 11 15
000000000011000111000000000001000001000000001000000000
000000000000100000100000000000001110000000000000010000
000000000000100000000000000000001000111100001000000000
000000000001010000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000100001000000000000000000000000000001000000000
000001000000001111000000000000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000010000000101000000000011100000000000001000000000
000000010000000000100000000000000000000000000000000000
000000010000000101000000000011100001000000001000000000
000000010000000000100010110000101001000000000000000000
000001010100000011100010100001100001000000001000000000
000000010000010000000110110000101111000000000000000000
000000010000000000000010100111000000000000001000000000
000000010000001101000100000000001010000000000000000000

.logic_tile 13 15
000000000000000111100000000111000000000000001000000000
000000000100000000100000000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000001111000011110000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000011110000101101000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000001000010000000101110000000000000000000
000000010000000111000000000011000001000000001000000000
000000010000000001100000000000101010000000000000000000

.logic_tile 14 15
000001000000000000000011100101100000000000001000000000
000010000000000000000000000000100000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000000000000010010111000000000000001000000000
000000000000000000000011010000000000000000000000000000
000000011000000000000010000111000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000010000000000001000000001000000000
000000010000000000000010000000001101000000000000000000
000000010000000001000000000101000000000000001000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000101001000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101001000001100111000000001
000000000000000000000010000000100000110011000000000000
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000010000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110100111101000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 9 16
000000000000010001100110110000000000000000001000000000
000000000000000000000011110000001100000000000000001000
011000000000000111000110110011111110010101011000000000
000000000000000000100010101011011000101010100000000001
010000000000000000000000010101000000000000001000000000
010000000000010000000010100000100000000000000000000000
000000000000001101100000001000001000011000111110000001
000000000000000101000000000001001001100100110011000011
000000000000000000000010110101101001100001001110000001
000000000000000101000111111011001100101101110010000010
000000000000001000000000001101101000100001001110000000
000000000000001011000000000001001110101101110010000011
000000100000000000000000000111101001110001101110000000
000001000000000111000000001011001001100100110010100001
000000000000001000000010101011101001110001101110000001
000000000000001011000100000001001001100100110010000101

.logic_tile 10 16
000000000000000000000000000111101000001100111000000000
000010000000000000000011100000101100110011000000010100
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001100110011000000000100
000001000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000001001111001001000000000010
000000001100000000000000001011111100101001000000000000
000001100000001001100011000000000000000000000000000000
000011000000001001100000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000

.logic_tile 11 16
000000000000000000000000010000000000000000001000000000
000000000001010000000010000000001100000000000000001000
000000000000000001100000000111111000000011111010000001
000000000000100000000011100000011100000011110000000000
000001000000000000000111100000011010000011111010000001
000010000000000000000100000000011001000011110000000000
000000000001000000000000010111001011000011111010000001
000000000000000000000011100000111100000011110000000000
000000000111010001100000010000001111000011111010000000
000000000000101101000011100000001100000011110000000001
000000000000001111000000010111101101000011111010000000
000000000000000001000011100000011000000011110000000001
000000001010001000000110000111111111000011111000000000
000000001110000111000000000000101110000011110010000010
000000100000001111000110010111111101000011111000000000
000000000000000111000010000000111100000011110000000011

.logic_tile 12 16
000000000000000001100000010011000000000000001000000000
000000000000000000000010000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000010000100000000000
000000000000000000000000001111001100100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000101000000000000000000000000000000000000
000010000000101001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010001100111100001011110000001110000000000
000011100000100000100100001001001110000001010000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 13 16
000000000111010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000010000
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000001001100000010000000000000000000000000000
000000001110000111000011010000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000101001101010110100000000000
000000100001000000000000000101101110100000000000000000
000000000000000000000000001000000000000110000000000000
000000000010100001000000000101001010001001000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000111110000001000111100001000000000
000000001100000000000110000000000000111100000000010000
000000000000000000000110000000000000100000010000000000
000000000000000000000000000011001001010000100000000000
000010000001011001100000001011100000100000010000000000
000001000000100001000000001011101110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000001001100000000100000000000000000000000000000000000
000000000000000000000010000001011111111101010000000000
000000000000000000000011110101111001011110100010000000
000010000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000101000001100000010000000000
000000000000000000000000000000001010100000010000000000

.logic_tile 15 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000010
110000000000000001100110000000001000111100001000000000
010000000000000000100000000000000000111100000000000000
000000000000000000000110000101001011101100010110000001
000000000000000000000000000000101100101100010011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000000011011110011000100000000
000000000000000000000000000000011100110011000011000010

.logic_tile 9 17
000000000000001000000000001011001000110001101110100001
000000000000010101000011110111001000100100110011010011
011000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000001010101100000010101000000000000001000000000
010000000000100000000010100000101110000000000000000000
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001001110000011100000000011100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000010011100000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000

.logic_tile 10 17
000000000000001000000110010111011111000011111000000000
000000000000000011000011000000011010000011110010001000
000000000000101001100110010101000001000000001000000000
000000000001011001100110010000001011000000000000000000
000000000000000001100110010101000000000000001000000000
000010000000000111100110010000101000000000000000000000
000000000000001011100010010101001000000011111000000000
000000000000000011000011010000111001000011110000000000
000010000000000000000000000101000001000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000001100001000000010000101100001000000001000000000
000000000000010001000000000000001001000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011100000101001000000000000000000

.logic_tile 11 17
000000000000000000000000000101001110000011111000000001
000000000000000000000000000000001111000011110000010011
000000000000000000000000010111011000000011111010000001
000000000000000000000011100000010000000011110000000000
000000000000001000000000000000001000111100001000000000
000000100000000001000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001100111000000000000000000000000000000
000000000001101111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 17
000001000000100000000000000111000000000000001000000000
000000100001010000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000001000000000111000000000000001000000000
000000000001000000100000000000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000100000000110010111100000000000001000000000
000000100001010000000110010000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000010111100000000000001000000000
000010000000001111100011000000101010000000000000000000
000000000000001001100110010111100000000000001000000000
000000000010001001100110010000100000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001110000000000000001000
000010000000000111100111100101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000111100111100001100000000000001000000000
000010100000000000100100000000101110000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000011100000000011000000000000001000000000
000001000000000000100000000000100000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 14 17
000000000000000000000010010000000001000000001000000000
000000001110000000000111100000001011000000000000001000
000000000000001000000000010001000000000000001000000000
000000000000001011000011100000101101000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000111100011100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000001010000000000010000000000001000000001000000000
000000000000001001000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001000000000000000000011000001000000001000000000
000000000001010000000000000000101010000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000101001000000000000000000

.logic_tile 15 17
000000000001010000000011100001000000000000001000000000
000000000000100000000100000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000010101000000000000001000000000
000000100000000000000011110000101100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000001000000111000011100000000000001000000000
000000000000001011000100000000001100000000000000000000
000000000001000111000000010011100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000011100011000000000000001000000000
000000001110000000000111100000101111000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000001111000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000100000000000000101000000000000001000000000
000000000001000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001100000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 10 18
000000001111001000000000000101000000000000001000000000
000000000000101001000000000000001000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000010101001100000010111100001000000001000000000
000000000001011011100011010000101110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000000000000001111000000000000000000
000000001110000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001000000010111100001000000001000000000
000000000000000000000011010000001111000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000001111000111100111000000000000001000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000000000011000000001010000000000000000000
000000000000000000000000000000001000111100001000000100
000000000000000000000000000000000000111100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000001100000000000000000000001000000011000000000001
000000000000000000000000000000001000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000100000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111100111111110101000000000000000
000000000000000000100000000000100000101000000000000001

.logic_tile 13 18
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001010000000000000010000
000000000000000111000000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000100111100111100000001000111100001000000000
000000000000010000100100000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000001
000000000000000000000000001001000000010110100000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000001000000011100001101000101100000000000000
000000001100001111000000000000001101101100000000010000
000000000000000111000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000001000000000000000010000011000000010100000000000
000000000000000000000010000001010000000001010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000001000000000010000000000000000000000000000
000010101100000001000010000000000000000000000000000000
000000000000000001100000000101111110001110000000000000
000000000000000000000000001101111001000110000000000000
000000000000000000000000000011100000000110000000000000
000000000000000000000000000000001100000110000000000100
000010000000000000000110001001100000010110100000000000
000001000000000000000000000001000000000000000000000100

.logic_tile 15 18
000000000000000000000111100001000001000000001000000000
000000000000000000000100000000101010000000000000010000
000000000000000001000000000101100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000001
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001001111100111100000110000011
000000000000000000000011110011110000010101010011000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000011000000000000000110000111
000000001100000000000010100000100000000001000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000001101000010100000000000000000100110000001
000000000000000001100100000000001101000000000010100100
011000000000000101000000000000000000000000100110000000
000000000000001101100000000000001000000000000011100101
000000000000000000000000000000000000001111000000000001
000000000000000000000000000000001000001111000010000101
000000000000000000000010100000000000000000100110000011
000000000000000000000110110000001001000000000011100101
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001100000000000000110000100
000000000000000000000000000000000000000001000011000011
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001111011000000000000000000
000000001100000000000000000001011011000010000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000010000000000000011000000000000001000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000101100000000000000010000
000000100000000000000010100101000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000001110000001000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000100000000000000010100101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000001000000100000000010000011000001000000001000000000
000000100001010001000000000000101011000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000001001010000000000000000011000001000000001000000000
000000100000000000000000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 11 19
000000000010000111100111100000000000000000001000000000
000000000011000111100100000000001111000000000000001000
000000100000000111100000000101000000000000001000000000
000000000000100000100000000000001101000000000000000000
000000000000000111000000000111000000000000001000000000
000000000001000000100000000000100000000000000000000000
000000100000000000000111100101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000001000010000000111000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000100000000000000101000000000000001000000000
000000000011000000000000000000001001000000000000000000
000000001001000000000111000000000001000000001000000000
000000000000100000000010000000001011000000000000000000
000010000000000000000000000101000000000000001000000000
000000000010100000000000000000001000000000000000000000

.logic_tile 12 19
000000000111000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100000010000000001000000001000000000
000000000000000000100011110000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000110000000000000000001100000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000010000001100001000000001000000000
000001000010000000000010000000101110000000000000000000
000000001010000111100010000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000100000000001000000000111000001000000001000000000
000000001000001111000010000000101000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001101000000000000001000
000000000000000111000111010000000001000000001000000000
000000000000000000000111010000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000001111100000000111000001000000001000000000
000000000000000111100000000000001001000000000000000000
000000000000010000000000010111100000000000001000000000
000000000000000000000011000000101110000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000001000000111100011000001000000001000000000
000000000000001111000000000000001110000000000000000000

.logic_tile 14 19
000001000000000000000000000000000001000000001000000000
000010000000001111000000000000001000000000000000001000
000000000000000111000000000111000000000000001000000000
000000000000001001100000000000001100000000000000000000
000000001000100000000111100011000000000000001000000000
000000000000010000000000000000101011000000000000000000
000000100000000000000000000111100000000000001000000000
000000000000001111000011110000000000000000000000000000
000010000000010111100010000101100000000000001000000000
000001100000100001000000000000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100001000000000101100000000000001000000000
000000000000010000000000000000001100000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 15 19
000000000010001111000000000000000000000000001000000000
000000000000001111100010000000001100000000000000001000
000000100000000000000000010001000000000000001000000000
000000000000100000000011110000101000000000000000000000
000000000010000111100111100000000000000000001000000000
000000000000000000100100000000001110000000000000000000
000000100000000111000000000001100000000000001000000000
000000000000101111000000000000100000000000000000000000
000000000000011000000000000001000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000100000000000000101000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000010001000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000101000000000000001000000000
000000000001000000000000000000001000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000111100111110000000001000000001000000000
000000000000000000100111110000001011000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111100111100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
011000000000000000000000000011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000111101001110001101110000000
000000000000000000000000001111101111100100110011100101
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001110000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000001001000010100000001111000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000101100110100000000001000000001000000000
000000000000000000000011100000001111000000000000000000

.logic_tile 8 20
000000000001000101000000010000000000000000001000000000
000000000000000101000010100000001000000000000000001000
000001000000000101000000000000011010001100111000000000
000010100000000000000000000000001000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000010000111000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000001101000001100111000000000
000000000000000000100000000000000000110011000000000000
000001000100000000000000010011101000001100111000000000
000000000110000000000011010000100000110011000000000001
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100010010001100000000001001000001100111000000000
000001000000000000100000000000100000110011000000000000

.logic_tile 9 20
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000001100111100000000010010
011010100000000111000000000111001001010100110110100001
000000001010000000000000000000001000010100110011000011
110000000000001000000000001011011101100000000010000001
010000000000000001000000000011101111000000000000100000
000000000000000000000000010000000001010000100110100001
000000000000000000000011010101001011100000010010000010
000000000000000000000111010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000001110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000001000000000000111100001000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000110000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001000000000111111001000011111000000000
000001000000000000100000000000001101000011110000100000

.logic_tile 11 20
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101000001000000000000000000
000000001100000001000000001101101110001001000000000001
000000000000000000000000000111101010000001000000000000
000000000000000000000000000000111101000001000000000000
000000000110000000000000000000000001010000100000000000
000000000001000000000000000011001111100000010000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000011111100111010001000001000000001000000000
000000000000101011000010000000001100000000000000010000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000001000000000001001000111100000000000000
000000000000000000000000000101100000101000000000000000
000000000000000000000000000111001011000110000000000000
000000000000000000000010001001001100001110000010000000
000010000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000001001000000001001000000000000000000000000
000001001100001011000000001101000000010110100000000000
000001000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001011000000000001000001000001101000000000000
000000001000001011000000000011011100001110000000000001

.logic_tile 14 20
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101000000000000000010000
000000000000001000000000001101001000010100000010000000
000000000000001111000000001101000000111100000000000100
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000100000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001001111100001000000001
000000001110000000000000000000001101111100000000000000
000000000000000000000000000011001000010100000010000000
000000000000000000000000000000000000010100000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 21
000000000000001000000010100011001000001100111000000000
000000000000001011000010100000000000110011000000010100
000000000001000101000000000000001001001100111000000000
000000001010100000100000000000001000110011000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000001011100010100000000000000
000000000000000000100000001001110000000000000010000001
000000100000010000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000001001010000001010000000000
000000000000000000000000000000000000000001010000000000

.logic_tile 9 21
000000000000000000000000000001100000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000011100111100000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000111100111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000111000011110000101110000000000000000000
000000000000010011100000000111100000000000001000000000
000000000000001111000011110000001010000000000000000000

.logic_tile 10 21
000000000000000000000000000000001000111100001000000010
000000000000000000000000000000000000111100000000010000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001101100000000000000100000
000000000000001111000000000101001101000001000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000101100000010000100000000000
000000000000000000000000000000101010010000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010011000000000000001000000000
000000000001000000000011010000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010101000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000111000111000000000000001000000000
000000000000000011000110010000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000010100001010000000000000000100000000000000000000000
000000000000001111000111010111000001000000001000000000
000000000000001011000011010000001111000000000000000000
000000000000100000000111000111000000000000001000000000
000000000000010000000000000000001110000000000000000000

.logic_tile 12 21
000000000000100001000000000000000000000000001000000000
000000000000000000000011110000001110000000000000001000
000000000000100111100111100101100000000000001000000000
000000000001001111000000000000000000000000000000000000
000000000010000111100000000001000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000100111100111100000000001000000001000000000
000000000011010000100100000000001000000000000000000000
000000001010001000000000000001100000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101111101001000000000000000
000000000000000000000000000101011000000110000010000000
000000000000001101000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000000000000000000000000001000000001001001000000000100
000000000000000000000000000101001101000110000000000000
000000000001010000000000010000000000000000000000000000
000000001010100000000010010000000000000000000000000000
000000000000000000000000000101011000000111010000000000
000000000000000000000000000000001010000111010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000001001000010000000101000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 15 21
000000000010000111000011100101100000000000001000000000
000000000000000000100100000000000000000000000000001000
000001000000100111000000010000000001000000001000000000
000010100001010111000011010000001011000000000000000000
000000000100000000000000000001000000000000001000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000011000000000000001000000000
000000000000001111000011110000001001000000000000000000
000011100000001000000000000000000001000000001000000000
000000001010001011000000000000001000000000000000000000
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000000000
000000100001000000000000000001100000000000001000000000
000001000110100000000000000000000000000000000000000000
000000001110000000000111000111100000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000

.logic_tile 8 22
000001001110000000000011100001100000000000001000000000
000010100000000000000000000000000000000000000000001000
011000000000000011100000000011100000000000001000000000
000000000000000000100000000000001001000000000000000000
000001000100000101000000000011100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000001110000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000000001010001100000110000001
000000000100001101000000000000001101001100000011000110
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000111000000000000000100000101
000000001100000000000000001011100000111111110010100101

.logic_tile 9 22
000001000000000000000000000111000000000000001000000000
000010100000000000000000000000100000000000000000010000
000010000000100111000000010000000001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000001100110000101111000000010100000000000
000000000000000101000100000000110000000010100000000000
000000000000000000000000001011111100101000000000000001
000000000000000000000011110011010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000100000000111100101000000000000001000000000
000000000000010001000110000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000011100000101110000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000100001000000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101100001000000001000000000
000000000001010000000000000000001101000000000000000000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000011100011100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000010000001000111100001000000000
000000100000000000000010100000000000111100000000000000
000000000001000000000010000101101100000011110000000000
000000000000000000000000001101110000000001010000000000
000000000000000000000000010000000000000000000000000000
000010100001010000000010000000000000000000000000000000
000000000000000000000000001000011110000001010000000000
000000001000000000000010001001000000000010100000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000110101011111110000000100000000000
000000100000001001000000000111001011000010100000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000101100000001011011000101001010000000000
000000000000001001000010101101100000000010100000000000
000000000000000000000000001001011010110100010000000000
000000000110000000000010001111101010111001010000000000
000000000000000001100000000001011011101001010000000000
000001000000000000000000001001001011000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000100000000000000010100000001000111100001000000000
000001000000000000000100000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000001000111100001000100001
000000000000000000000000000000000000111100000000010000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000011100000010101100000000000001000000000
000001000000000000100011010000000000000000000000001000
000010000000000111100000000101000000000000001000000000
000001000000000000100000000000001011000000000000000000
000000000000010111100000010001000000000000001000000000
000000000000001111100011000000001010000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000001010000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
011000000001010000000000000000000001000000001000000000
000000000100100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000001001111100001000100000
000000000000000000000010000000001011111100000000000000
000000000000000000000000000000001000000000110110000000
000000000000000001000000000000001100000000110010000111
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 8 23
000001000000000000000000010111100000000000001000000000
000000100110000000000011100000000000000000000000001000
000000100000000000000000000001000000000000001000000000
000001000000000000000000000000101111000000000000000000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000101110000000000111100001000000000000001000000000
000001000000000000000000000000101100000000000000000000
000010100000000011100111000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000010100000000000000000000111000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000100000001000000010000000001000000001000000000
000000000000000000100011010000001011000000000000000000
000000000000001000000111000000001000111100001000000000
000000000000000011000000000000000000111100000000000000

.logic_tile 9 23
000010000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000001000
000000000000000000000010000111000001000000001000000000
000001000000000000000110010000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000100000000000000000101101000000000000000000
000010000000000000000000000111000001000000001000000000
000001000000000000000011100000101001000000000000000000
000000000001000000000111100111000000000000001000000000
000000000000000000000010010000000000000000000000000000
000010100000000011100111000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111100011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000010001100000000000001000000000
000000000110000000000011000000100000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011111000010000000000000
000000000000000000000000000111001111000001000000000000
000000000001011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111100111000000000000000000000000000000
000000000000100001100100000000000000000000000000000000

.logic_tile 11 23
001000000000001000000111000000000001000000001000000000
000000000000000111000000000000001010000000000000001000
000000001010110000000000000101100000000000001000000000
000000100000110000000000000000101010000000000000000000
000000001011001111000111010001000000000000001000000000
000000000000000111000111000000101000000000000000000000
000000000000000001000010000101000000000000001000000000
000000001110000000000000000000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000100000000010000000001101000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000100000000000000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000110000000000010101000000000000001000000000
000000000110110000000011100000001010000000000000000000

.logic_tile 12 23
000001000000000000000000000001100000000000001000000000
000010100000000000000000000000100000000000000000001000
000000000000000111100111100101100000000000001000000000
000001000110000000100100000000001100000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000001111000000000000101010000000000000000000
000010100000000111100000000011000001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000001000011100111010001100001000000001000000000
000000000001110000000011010000001111000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111010000000000000000001000000000
000000000000000000000111000000001111000000000000000000
000000100000000000000111000000000000000000001000000000
000001000100000000000000000000001010000000000000000000

.logic_tile 13 23
000000000000000001100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000001101000000001101001111010000100000000000
000000000000001111100000010011101100000000110000000000
000001000000001011100010000101011111010000110000000000
000000000000101000000010100000011010000011000000000000
000000100001000011000100000000011100000011000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000010011111100101001010010000000
000000000000000101100010000101011000010110000000000000
000000000000000001000010101111011011011110100000000000
000000000000000000000010000001101111001110000000000000
000000000000000000000110000111011010000100000000000000
000000000000000000000010110011011101000110000000000000

.logic_tile 14 23
000000000000000001000010000000000001000000001000000000
000000000000000000100100000000001000000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000001001000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000001001100010010000101101000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000110000111101100000011111000000101
000000000000000000000000000000100000000011110011000111

.logic_tile 15 23
000000000010000111000000000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000001000000010000000010000011000000000000001000000000
000000100110000000000100000000100000000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000001100000000000001010000000000000000000
000000100000100000000000000101000001000000001000000000
000001001001000000000000000000001001000000000000000000
000000000110110000000000010111000000000000001000000000
000000000001010000000011000000001010000000000000000000
000000100000101000000000000101000000000000001000000000
000001000001001011000000000000001111000000000000000000
000001000001001000000000010001000001000000001000000000
000010100000101011000011010000001100000000000000000000
000000001100001000000000010000000001000000001000000000
000000000000000011000011010000001111000000000000000000

.logic_tile 16 23
000000000000000111100111010001000000000000001000000000
000000100000001111000011110000100000000000000000001000
000000000000001000000000010001100000000000001000000000
000001000000001111000011000000000000000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000111000000000000001000000000000000000000
000001000100000111100000000001100000000000001000000000
000010100000000000100000000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000001000000000000000000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000001000000000000000000000
000011000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000001000000000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000001001000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000010000000000001000000001000000000
000000000000000101000100000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000001000000010000111100001000000001000000000
000000000000000011000000000000101101000000000000000000
000000000000001101100110100101100001000000001000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001001000000000000101111000000000000000000
000000000000000000000010000011001000111100000000000000
000000000000000000000110000011001101011100000010000000

.logic_tile 8 24
000001000000100000000011110111111001000010000000000000
000010100001000000000010001101111100000000000000000000
000000000000010000000111000101000000000110000000000000
000000000000000000000100000000001001000110000000000000
000001000000000001000010001011000000000000000000000000
000010100000000000000000000101000000101001010000000000
000000000001011111000010101000011010000010100000000000
000000000000001011000000000101000000000001010010000000
000000000000000001100000001011100000001001000000000000
000000000000000000000000001101101001000000000010000000
000010000010001000000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000

.logic_tile 9 24
000000001110001000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000010000
000010000000001000000111010011100000000000001000000000
000000000000000011000011100000100000000000000000000000
000000000000101101100111010000001000111100001000000000
000000000001010011000010000000000000111100000010000000
000000000000001001000110001001101011100000000000000000
000000001010000001000011101111111001000000000000000000
000000000000000000000110000001111111000000000000000000
000000000000000000000000000001111011000000100000000000
000000000000000000000000011001100000010110100000000000
000000000000000000000011010101001101001001000000000000
000001000000000011100000010101001111010010100000000000
000010100000000000100011010000111010010010100010000000
000000000001010000000000010101000001001001000010000000
000000001010000000000011000101001011000000000000000000

.logic_tile 10 24
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000011100000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000101100000000000001000000000
000000000001010001000000000000001111000000000000000000
000010000000000000000000000111000000000000001000000000
000000000000000000000010000000101001000000000000000000

.logic_tile 11 24
000000000000000001000000010111000001000000001000000000
000000000000000000000010000000001110000000000000010000
000000000000001000000000000111000000000000001000000000
000000000000000001000011110000001110000000000000000000
000000000000000000000000001111001001000010100010000000
000000000000000000000000000101101001010010100000000000
000000000000000001100000010000000001100000010000000000
000000000000000000000011110011001011010000100000000000
000000000000000101100000000101111110000010100000000000
000000100000000000000000000000100000000010100000000000
000010000000001111100000000011100000001001000000000000
000000000000001001100000000000001000001001000000000000
000000000000000111100011110000000001010000100000000000
000000000000001001000010011111001100100000010010000000
000000100000000111000000000001101001010010100000000000
000001001110001111000000000000011100010010100010000000

.logic_tile 12 24
000000000000000000000110110000000001000000001000000000
000000100001010000000010100000001011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000110101000000000000000000000000000000000000000
000000000000010111000011110000000000000000000000000000
000000000000000101100111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001000101110000000000000
000000000000000000000000000001011001101101010000000010
000000000000000000000000001101101100000010100000000000
000000000000000000000000000101001011100001010000000000

.logic_tile 13 24
000000000000000000000010100001111000010000110000000000
000000000000000001000011100011011110100000010000000000
000000000000000011100111000101101111000010100000000000
000000001000000000000000000111011111000000010000000000
000000000110101111100000000001011101100001010000000000
000000000001011011100000000001101011000001010000000000
000000000000000111000110111101011101111001010000000000
000000000000000000000011001101001001110100010000000000
000000000000000001100110111000000000000110000000000000
000000000000000001000010000011001010001001000000000000
000000000000001001100000000101101101001100000000000000
000000000000001111000000001011101011001110000000000000
000000001100001101100110000011001010001111000010000000
000000000000000001000000001011001001000111000000000000
000000000000001111000000010000011111001100000000000000
000001000000000111100011100000001110001100000000000000

.logic_tile 14 24
000000000000000111100000010000001000111100001000000000
000000000000000000000011100000000000111100000000010000
000000000000000000000111100001001111000010100000000000
000000000000001111000100001111111011000000010000000000
000000000110001000000000010101101010000011010000000000
000000000010001111000011010000101001000011010000000000
000000000000000000000000010000011000010001110000000000
000000000000000000000010000001001011100010110000000000
000000000000001000000110110011101100101000000000000000
000000000000000001000010001011010000111100000000000000
000000000000000001100000000000001100000001010000000000
000000000000000000000000000101000000000010100000000000
000000000000000000000111010111111001000010000000000000
000010000000000000000010100000111111000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000100000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000010010000001110111100000000000000
000000100000100000000000000000001000000010100010000000
000001000001000000000000001101000000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000001000
000000000000001111000000010101000000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000000000000111110000000001000000001000000000
000000000000000000000111110000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000000000000000001100000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000001000000000011100000000000000000000000001000000000
000000100000000000000000000000001100000000000000001000
000000000000000011100011100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000001000010010000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010000000101000000000000000000000

.logic_tile 8 25
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000010000000000011100101000000000000001000000000
000000000000001111000100000000100000000000000000000000
000000000000000111100111100111000001000000001000000000
000001000010000000000000000000101010000000000000000000
000000000010000111000000010000000000000000001000000000
000000000000000000100011100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001010000000000000000000
000000000010000000000000000000000001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000001000000010111000000000000001000000000
000001000010000000000011010000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001011000000000000000000

.logic_tile 9 25
000000000000000111000000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001011100000010000000000000000001000000000
000000000000001111100011100000001000000000000000000000
000000000001000111100000010000000000000000001000000000
000000000000000000100011110000001010000000000000000000
000000000000001000000000010111100001000000001000000000
000000000000000111000011110000001011000000000000000000
000000100000100000000000000101100001000000001000000000
000000000011010000000000000000001110000000000000000000
000000000000000011100000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 25
000000000000000000000111100011100000000000001000000000
000000001000000000000000000000000000000000000000010000
000000000000010111100000010000000000000000001000000000
000000000000100000100011100000001001000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000111001011000010000000000000
000000000000000000000000001111011000000000000000000000
000000000001000000000000001000011000000010000000000001
000001000010000000000000000111001011000001000000000000
000000000000000001000000001001101110000010100000000001
000000000000000000000000000111110000101001010000000100
000000000000000001000110010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 11 25
000000000000000111000000000111000000000000001000000000
000000001000000000100000000000100000000000000000001000
000000000000000001000000010001100001000000001000000000
000000000000000000100011100000101000000000000000000000
000001000001000001000010000000000000000000001000000000
000010000000000000000010000000001010000000000000000000
000000000000000001000000000101000001000000001000000000
000010100000000000100000000000101000000000000000000000
000000000000000000000010000000000000000000001000000000
000001000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000100000000010000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 25
000000000001000000000000000101000000000000001000000000
000000001000000000000000000000000000000000000000001000
000000001010001000000000010111000000000000001000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000001000000000111000000000000001101000000000000000000
000000000110000000000011100111100000000000001000000000
000010100001000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000001000000000000011010000001000000000000000000000
000000001010000011100000000111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001011100000000011100001000000001000000000
000000000010100011100000000000001001000000000000000000
000000000000000011100111100101100001000000001000000000
000000100001010000000100000000101100000000000000000000

.logic_tile 13 25
000000000110000000000000000000000000000000001000000000
000000000000000000000011110000001011000000000000001000
000000000110000000000000010111100000000000001000000000
000010100001001111000011100000001011000000000000000000
000000000000001000000011110101100000000000001000000000
000000000000001111000011100000000000000000000000000000
000001000000001000000000010001100000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000110001000000000010000001110000011111010100000
000010100000000001000010000000011000000011110001100100
000000000000000000000000000000011110000011111010100000
000000100000000000000000000000011101000011110011100000
000000000000000000000110000000011110000011111010100000
000001000000000000000000000000001001000011110001000010
000000000000000000000000010111011111000011111000000000
000000000000001001000010000000001000000011110011100100
000001000100000001100000000000001111000011111010000000
000010100000000000000010000000001100000011110011100000
000000000000001111000111010000001111000011111010000000
000000000000001011100011000000011001000011110011100000
000000000000100001000000010101101100000011111000000000
000000000000010001000011000000101110000011110011100000

.logic_tile 16 25
000000000000001000000000000011000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000001011100111000011000001000000001000000000
000000000000001011100100000000001100000000000000000000
000000000000001001000000000001000000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000000011100000000000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000011100111000001000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000010011000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000010101001001101100000000000000
000000000000000000000011010000101001101100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000000000000000010000000001000000001000000000
000000000000001111000011000000001011000000000000000000
000000000000000000000000000000001000111100001010000000
000000001000000111000000000000000000111100000000000100
000000000000000000000000010111111000000010100000000000
000000000000000000000011010011010000000000000011000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111100000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000010000000001000010000111000000000000001000000000
000000010000000001000000000000100000000000000000000000
000000010000000000000111000000000000000000001000000000
000000010000000000000100000000001101000000000000000000
000000010000000001000000000111100000000000001000000000
000000010000000001000010010000001100000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000001000000000000001110000000000000000000

.logic_tile 11 26
000000000000000000000000000001100001000000001000000000
000001000000000000000000000000001010000000000000010000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000001100000000000000000000000000111100000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000110000000000000010000001000111100001000100000
000000000000000000000011010000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000111000000010101100000000110000000000000
000000000000000000100010001001101010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000100000010000000000
000000010000000000000000001101001101010000100000000010
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000100000010000000000
000000000000000000000000001011001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000001101110000000000000000
000000000000000000000011110000001011110000000000000000
000000010000001000000000010000000000000000000000000000
000000010000000001000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000010111011110000011111010100000
000000000000000000000011010000000000000011110011110000
000000000000000000000000000001000001000000001000000000
000000100000000000000000000000101010000000000000000000
000000000000000000000110110000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000001000000100000000000000000000000000000000000000000
000000000001001101000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000001010101001110000000001
000010010000000000000000001101011011010110110000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000001010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000111000001000001000000001000000000
000000000000000000000100000000101100000000000000010000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000001000000000010000000001000000001000000000
000000000000001101000011000000001011000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001011100000010001100000000000001000000000
000000000000001101000011010000001000000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000010000000000000000010000000000000000001000000000
000000010000000000000010110000001111000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000010000101000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 8 27
000000000000000000000110100000000000000000001000000000
000000000000000111000100000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000111000101100001000000001000000000
000000000000100011000000000000101010000000000000000000
000000000000000111000111010000000001000000001000000000
000000000000000111100111000000001010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000010000000101000000000000000000000
000000010000010000000000010101000000000000001000000000
000000010000100000000010110000100000000000000000000000
000001010000000000000000000101000000000000001000000000
000010110010000000000000000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000101001000000000000000000

.logic_tile 9 27
000000000000001111000111000001100000000000001000000000
000000000000001111000100000000000000000000000000001000
000000000000001011100011100101000000000000001000000000
000000100000001111100000000000101010000000000000000000
000000000001001000000010010101000000000000001000000000
000000000000001111000011010000101000000000000000000000
000010100000000000000000010001000000000000001000000000
000001000000000000000011000000001000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000101000000000000000000000
000010110001010000000000000000000001000000001000000000
000001010000000000000000000000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000010000000000000001100000000000001000000000
000000010000100000000000000000001010000000000000000000

.logic_tile 10 27
000000000000000001100000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000001000000011000001011111011110010000000
000000000000000000000011000001011111110111110000000000
000000000000000000000000000000011111111111000010000000
000000000000000000000000000000011100111111000000000000
000000010000000101100010000001011110000000100000000000
000000010000000000100000000000011111000000100000000000
000000010000001001100000000101011000000010100000000000
000000010110001101000000000000000000000010100000000000
000000010000000000000010001011101101110110110000000000
000000010000000000000000000011001111111110110010000000
000000010000000000000110100111111100101111010000000000
000000010000000000000010000011101011101111110010000000

.logic_tile 11 27
000000000000000011100010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000011001101010001011110000000000
000000000000000111000010000101111001010111110010000000
000000000000000000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001010000000000000000001001001001111001110000000000
000000110000000000000000001001011000101001110000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000111100000000000000000000000001000110000000000000
000000010000000000000000001001001011001001000000000000
000000010000000000000000001001011011110000110000000000
000000010000000000000010001111111010110000010000000000

.logic_tile 12 27
000000000000101011100111000001000000000000001000000000
000000000001010011000000000000000000000000000000001000
000000000000000111000111100101100000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000011100111110000000000000000001000000000
000000000000100000100111010000001011000000000000000000
000000000000000111000000000101000000000000001000000000
000000000001000000100000000000000000000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000100000000000000011100000000000001000000000
000000010000010001000000000000000000000000000000000000
000001011100000000000000000001100000000000001000000000
000000110000000000000000000000100000000000000000000000
000000010001010000000000000001000001000000001000000000
000000010000100000000000000000001000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000010000000111100000010000000000000000001000000000
000000010000000000000011100000001101000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000010000000001111000000000000000000
000000010000000000000111100101000000000000001000000000
000000010000000000000111110000100000000000000000000000
000000010000001000000000000011100001000000001000000000
000000010000000101000000000000101110000000000000000000

.logic_tile 15 27
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001111000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001010000000000000010000000001000000001000000000
000000000000010000000011010000001011000000000000000000
000000010000000000000000000111100001000010101010100100
000000010000000000000000000000001000000001010011100110
000000010000000001000000000000000000000000001000000000
000000010010000000000000000000001110000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000001000000000000000000111100000000000000
000000010000001000000111100000000000000000000000000000
000000010000000001000100000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000011100000000011000001000000001000000000
000000000000000000100000000000101110000000000000010000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000111000011001000111100001000000000
000000000000000000000100000000100000111100000010000000
000000000000000000000000000001101000111001010010000000
000000000000000000000000001111001000110100010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101000111001010000000000
000000000000000000000000000111011111111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000010001100001000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000010
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000101001010000000000
000000000000000000000000000111000000010110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000000100
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
100010000000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000001000
001000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000010010
000000000000010000
000000000000000100
000000000000011001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000010110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 9 intermediate_clk_$glb_clk
.sym 10 counter_clk_$glb_clk
.sym 11 counter_clk_SB_DFFSR_Q_R_$glb_sr
.sym 6280 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 6584 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 6674 u_counter.count[0]
.sym 6676 counter_clk_SB_DFFSR_Q_R
.sym 6677 counter_clk_SB_LUT4_I0_O[0]
.sym 6678 u_counter.count[1]
.sym 6679 counter_clk_SB_LUT4_I0_O[1]
.sym 6826 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 6830 counter_clk_SB_LUT4_I0_O[2]
.sym 6831 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11043 locked$SB_IO_OUT
.sym 11051 locked$SB_IO_OUT
.sym 11117 locked$SB_IO_OUT
.sym 11231 u_counter.count[2]
.sym 11232 u_counter.count[3]
.sym 11233 u_counter.count[4]
.sym 11234 u_counter.count[5]
.sym 11235 u_counter.count[6]
.sym 11236 u_counter.count[7]
.sym 11275 counter_clk_SB_LUT4_I0_O[0]
.sym 11276 counter_clk_SB_LUT4_I0_O[2]
.sym 11277 counter_clk
.sym 11288 u_counter.count[0]
.sym 11291 u_counter.count[4]
.sym 11292 u_counter.count[5]
.sym 11293 counter_clk_SB_LUT4_I0_O[1]
.sym 11297 u_counter.count[2]
.sym 11298 u_counter.count[3]
.sym 11300 u_counter.count[1]
.sym 11301 u_counter.count[6]
.sym 11312 u_counter.count[0]
.sym 11323 counter_clk_SB_LUT4_I0_O[0]
.sym 11324 counter_clk_SB_LUT4_I0_O[2]
.sym 11325 counter_clk_SB_LUT4_I0_O[1]
.sym 11328 counter_clk
.sym 11329 u_counter.count[0]
.sym 11330 u_counter.count[1]
.sym 11331 u_counter.count[2]
.sym 11334 u_counter.count[0]
.sym 11335 u_counter.count[1]
.sym 11340 u_counter.count[4]
.sym 11341 u_counter.count[5]
.sym 11342 u_counter.count[3]
.sym 11343 u_counter.count[6]
.sym 11351 intermediate_clk_$glb_clk
.sym 11352 counter_clk_SB_DFFSR_Q_R_$glb_sr
.sym 11357 u_counter.count[8]
.sym 11358 u_counter.count[9]
.sym 11359 u_counter.count[10]
.sym 11360 u_counter.count[11]
.sym 11361 u_counter.count[12]
.sym 11362 u_counter.count[13]
.sym 11363 u_counter.count[14]
.sym 11364 u_counter.count[15]
.sym 11377 counter_clk_SB_DFFSR_Q_R
.sym 11405 counter_clk
.sym 11440 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11441 u_counter.count[7]
.sym 11443 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11450 u_counter.count[8]
.sym 11455 u_counter.count[13]
.sym 11456 u_counter.count[14]
.sym 11459 u_counter.count[9]
.sym 11460 u_counter.count[10]
.sym 11461 u_counter.count[11]
.sym 11462 u_counter.count[12]
.sym 11464 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 11473 u_counter.count[12]
.sym 11474 u_counter.count[11]
.sym 11475 u_counter.count[13]
.sym 11476 u_counter.count[14]
.sym 11497 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 11498 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11500 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11503 u_counter.count[9]
.sym 11504 u_counter.count[7]
.sym 11505 u_counter.count[8]
.sym 11506 u_counter.count[10]
.sym 11516 u_counter.count[16]
.sym 11517 u_counter.count[17]
.sym 11518 u_counter.count[18]
.sym 11519 counter_clk
.sym 11522 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 15104 u_counter.count[2]
.sym 15106 u_counter.count[4]
.sym 15107 u_counter.count[1]
.sym 15108 u_counter.count[6]
.sym 15111 u_counter.count[0]
.sym 15117 u_counter.count[7]
.sym 15129 u_counter.count[3]
.sym 15131 u_counter.count[5]
.sym 15134 $nextpnr_ICESTORM_LC_89$O
.sym 15137 u_counter.count[0]
.sym 15140 u_counter.count_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 15143 u_counter.count[1]
.sym 15146 u_counter.count_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 15149 u_counter.count[2]
.sym 15150 u_counter.count_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 15152 u_counter.count_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 15154 u_counter.count[3]
.sym 15156 u_counter.count_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 15158 u_counter.count_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 15161 u_counter.count[4]
.sym 15162 u_counter.count_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 15164 u_counter.count_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 15166 u_counter.count[5]
.sym 15168 u_counter.count_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 15170 u_counter.count_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 15173 u_counter.count[6]
.sym 15174 u_counter.count_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 15176 u_counter.count_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 15178 u_counter.count[7]
.sym 15180 u_counter.count_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 15182 intermediate_clk_$glb_clk
.sym 15183 counter_clk_SB_DFFSR_Q_R_$glb_sr
.sym 15260 u_counter.count_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 15267 u_counter.count[10]
.sym 15271 u_counter.count[14]
.sym 15276 u_counter.count[11]
.sym 15278 u_counter.count[13]
.sym 15285 u_counter.count[12]
.sym 15288 u_counter.count[15]
.sym 15289 u_counter.count[8]
.sym 15290 u_counter.count[9]
.sym 15297 u_counter.count_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15299 u_counter.count[8]
.sym 15301 u_counter.count_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 15303 u_counter.count_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 15305 u_counter.count[9]
.sym 15307 u_counter.count_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15309 u_counter.count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 15312 u_counter.count[10]
.sym 15313 u_counter.count_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 15315 u_counter.count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 15317 u_counter.count[11]
.sym 15319 u_counter.count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 15321 u_counter.count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 15324 u_counter.count[12]
.sym 15325 u_counter.count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 15327 u_counter.count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 15329 u_counter.count[13]
.sym 15331 u_counter.count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 15333 u_counter.count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 15336 u_counter.count[14]
.sym 15337 u_counter.count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 15339 u_counter.count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 15342 u_counter.count[15]
.sym 15343 u_counter.count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 15345 intermediate_clk_$glb_clk
.sym 15346 counter_clk_SB_DFFSR_Q_R_$glb_sr
.sym 15383 u_counter.count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 15396 u_counter.count[16]
.sym 15397 u_counter.count[17]
.sym 15403 u_counter.count[15]
.sym 15407 counter_clk
.sym 15414 u_counter.count[18]
.sym 15420 u_counter.count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 15422 u_counter.count[16]
.sym 15424 u_counter.count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 15426 u_counter.count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15428 u_counter.count[17]
.sym 15430 u_counter.count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 15432 counter_clk_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15434 u_counter.count[18]
.sym 15436 u_counter.count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15441 counter_clk
.sym 15442 counter_clk_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15457 u_counter.count[15]
.sym 15458 u_counter.count[16]
.sym 15459 u_counter.count[17]
.sym 15460 u_counter.count[18]
.sym 15468 intermediate_clk_$glb_clk
.sym 15469 counter_clk_SB_DFFSR_Q_R_$glb_sr
.sym 15497 counter_clk
.sym 18195 curr_col[7]
.sym 18805 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 19194 counter_clk
.sym 21394 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 21404 curr_col[5]
.sym 21405 curr_col[7]
.sym 21406 curr_col[0]
.sym 21410 curr_col[3]
.sym 21412 curr_col[6]
.sym 21413 curr_col[1]
.sym 21417 curr_col[8]
.sym 21419 curr_col[2]
.sym 21420 $PACKER_VCC_NET
.sym 21422 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21424 curr_col[3]
.sym 21425 curr_col[2]
.sym 21427 curr_col[6]
.sym 21762 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 21779 $PACKER_VCC_NET
.sym 21783 curr_col[5]
.sym 21791 curr_col[9]
.sym 21794 curr_col[3]
.sym 21795 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21905 curr_col[9]
.sym 21909 curr_col[8]
.sym 21912 $PACKER_VCC_NET
.sym 22009 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 22020 curr_col[0]
.sym 22022 curr_col[2]
.sym 22025 curr_col[5]
.sym 22027 curr_col[1]
.sym 22028 curr_col[6]
.sym 22874 counter_clk_SB_DFFSR_Q_R
.sym 24869 curr_row[0]
.sym 24871 curr_row[1]
.sym 25114 curr_col[6]
.sym 25116 curr_col[2]
.sym 25117 curr_col[3]
.sym 25121 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25127 curr_col[9]
.sym 25142 curr_col[3]
.sym 25143 curr_col[1]
.sym 25144 curr_col[6]
.sym 25145 curr_col[7]
.sym 25154 curr_col[5]
.sym 25156 curr_col[0]
.sym 25159 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25170 curr_col[2]
.sym 25173 $nextpnr_ICESTORM_LC_81$O
.sym 25176 curr_col[0]
.sym 25179 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25181 curr_col[1]
.sym 25185 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25188 curr_col[2]
.sym 25191 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25194 curr_col[3]
.sym 25197 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25200 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25203 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25205 curr_col[5]
.sym 25209 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25211 curr_col[6]
.sym 25215 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25217 curr_col[7]
.sym 25252 curr_col[1]
.sym 25259 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25287 curr_col[9]
.sym 25288 curr_col[8]
.sym 25293 $PACKER_VCC_NET
.sym 25296 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 25298 curr_col[8]
.sym 25299 $PACKER_VCC_NET
.sym 25302 $nextpnr_ICESTORM_LC_82$I3
.sym 25304 $PACKER_VCC_NET
.sym 25305 curr_col[9]
.sym 25312 $nextpnr_ICESTORM_LC_82$I3
.sym 25364 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 25378 curr_col[7]
.sym 25484 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25485 curr_col[3]
.sym 25490 curr_col[9]
.sym 25511 curr_col[3]
.sym 25512 curr_col[6]
.sym 25515 curr_col[5]
.sym 25518 curr_col[8]
.sym 25519 $PACKER_VCC_NET
.sym 25520 curr_col[2]
.sym 25522 curr_col[1]
.sym 25525 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25538 curr_col[7]
.sym 25542 $nextpnr_ICESTORM_LC_83$O
.sym 25544 curr_col[1]
.sym 25548 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25550 $PACKER_VCC_NET
.sym 25551 curr_col[2]
.sym 25554 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25556 curr_col[3]
.sym 25557 $PACKER_VCC_NET
.sym 25560 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25562 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25566 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25568 curr_col[5]
.sym 25569 $PACKER_VCC_NET
.sym 25572 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25574 curr_col[6]
.sym 25578 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25580 curr_col[7]
.sym 25581 $PACKER_VCC_NET
.sym 25584 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25586 $PACKER_VCC_NET
.sym 25587 curr_col[8]
.sym 25604 curr_col[8]
.sym 25628 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25635 curr_col[9]
.sym 25657 $PACKER_VCC_NET
.sym 25665 $nextpnr_ICESTORM_LC_84$I3
.sym 25667 $PACKER_VCC_NET
.sym 25668 curr_col[9]
.sym 25675 $nextpnr_ICESTORM_LC_84$I3
.sym 25731 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 25757 curr_col[5]
.sym 25760 curr_col[0]
.sym 25761 curr_col[3]
.sym 25762 curr_col[2]
.sym 25766 curr_col[6]
.sym 25767 curr_col[1]
.sym 25770 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25777 curr_col[7]
.sym 25785 $PACKER_VCC_NET
.sym 25788 $nextpnr_ICESTORM_LC_13$O
.sym 25791 curr_col[0]
.sym 25794 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25796 curr_col[1]
.sym 25800 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25803 curr_col[2]
.sym 25806 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25808 $PACKER_VCC_NET
.sym 25809 curr_col[3]
.sym 25812 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25814 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25815 $PACKER_VCC_NET
.sym 25818 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25820 $PACKER_VCC_NET
.sym 25821 curr_col[5]
.sym 25824 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25826 curr_col[6]
.sym 25830 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25832 $PACKER_VCC_NET
.sym 25833 curr_col[7]
.sym 25874 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25879 $PACKER_VCC_NET
.sym 25884 curr_col[8]
.sym 25886 curr_col[9]
.sym 25911 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 25913 curr_col[8]
.sym 25914 $PACKER_VCC_NET
.sym 25917 $nextpnr_ICESTORM_LC_14$I3
.sym 25919 $PACKER_VCC_NET
.sym 25920 curr_col[9]
.sym 25927 $nextpnr_ICESTORM_LC_14$I3
.sym 25979 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 26096 $PACKER_VCC_NET
.sym 26527 counter_clk_SB_DFFSR_Q_R
.sym 26545 counter_clk_SB_DFFSR_Q_R
.sym 28137 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 28242 curr_row[3]
.sym 28246 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 28343 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 28400 curr_col[6]
.sym 28404 curr_col[2]
.sym 28461 curr_col[7]
.sym 28464 curr_col[6]
.sym 28503 curr_col[7]
.sym 28545 curr_col[1]
.sym 28547 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28552 curr_col[6]
.sym 28561 curr_col[2]
.sym 28656 curr_col[7]
.sym 28657 curr_col[7]
.sym 28661 curr_col[3]
.sym 28663 curr_col[1]
.sym 28664 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 28667 $PACKER_VCC_NET
.sym 28668 curr_col[2]
.sym 28764 curr_col[7]
.sym 28810 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 28811 curr_col[8]
.sym 28853 curr_col[9]
.sym 28861 curr_col[6]
.sym 28862 curr_col[8]
.sym 28865 curr_col[7]
.sym 28916 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 28974 curr_col[2]
.sym 29058 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 29065 curr_col[7]
.sym 29068 curr_col[8]
.sym 29069 curr_col[3]
.sym 29071 curr_col[1]
.sym 29076 curr_col[2]
.sym 29115 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29262 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 29318 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31280 curr_col[2]
.sym 31295 $PACKER_VCC_NET
.sym 31396 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 31516 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 31517 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 31518 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 31519 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 31520 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[2]
.sym 31523 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31641 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 31642 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 31643 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 31644 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 31645 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 31646 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 31655 $PACKER_VCC_NET
.sym 31656 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31658 $PACKER_VCC_NET
.sym 31662 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 31762 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 31763 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31764 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31765 curr_row[1]
.sym 31769 curr_row[0]
.sym 31772 curr_col[6]
.sym 31774 curr_row[4]
.sym 31778 curr_row[5]
.sym 31780 curr_row[6]
.sym 31782 curr_row[7]
.sym 31794 $PACKER_VCC_NET
.sym 31900 curr_row[1]
.sym 31902 curr_row[0]
.sym 31907 curr_row[8]
.sym 31912 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31913 curr_col[0]
.sym 31915 curr_col[1]
.sym 31916 curr_col[6]
.sym 31919 curr_col[3]
.sym 32008 curr_col[0]
.sym 32009 curr_col[1]
.sym 32010 u_vga.curr_col_SB_DFF_Q_9_D
.sym 32011 curr_col[3]
.sym 32013 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32015 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[3]
.sym 32034 curr_col[2]
.sym 32041 curr_col[0]
.sym 32042 curr_col[6]
.sym 32043 curr_col[1]
.sym 32055 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32067 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 32070 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 32071 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 32088 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 32089 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32091 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 32113 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 32129 intermediate_clk_$glb_clk
.sym 32132 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 32133 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 32134 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 32135 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 32136 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 32137 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 32138 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32145 curr_col[2]
.sym 32146 curr_col[3]
.sym 32147 curr_col[6]
.sym 32150 curr_col[0]
.sym 32151 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32152 curr_col[1]
.sym 32153 $PACKER_VCC_NET
.sym 32155 u_vga.curr_col_SB_DFF_Q_9_D
.sym 32157 curr_col[3]
.sym 32161 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32162 curr_col[2]
.sym 32189 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32192 $PACKER_VCC_NET
.sym 32194 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 32196 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32198 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32199 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32201 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 32202 $PACKER_VCC_NET
.sym 32203 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32204 $nextpnr_ICESTORM_LC_104$O
.sym 32207 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 32210 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 32212 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 32213 $PACKER_VCC_NET
.sym 32216 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32217 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32218 $PACKER_VCC_NET
.sym 32219 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32220 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 32222 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_CARRY_I0_CO
.sym 32225 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32228 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO
.sym 32230 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32234 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 32236 $PACKER_VCC_NET
.sym 32237 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32240 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32242 $PACKER_VCC_NET
.sym 32246 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32249 $PACKER_VCC_NET
.sym 32252 intermediate_clk_$glb_clk
.sym 32254 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32255 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32256 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 32258 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 32261 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 32268 curr_row[2]
.sym 32272 curr_col[7]
.sym 32278 $PACKER_VCC_NET
.sym 32279 curr_col[7]
.sym 32280 curr_col[5]
.sym 32285 $PACKER_VCC_NET
.sym 32286 curr_col[8]
.sym 32287 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32289 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32290 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32309 $PACKER_VCC_NET
.sym 32327 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32329 $PACKER_VCC_NET
.sym 32333 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32336 $PACKER_VCC_NET
.sym 32339 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32341 $PACKER_VCC_NET
.sym 32345 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32348 $PACKER_VCC_NET
.sym 32351 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32353 $PACKER_VCC_NET
.sym 32357 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32360 $PACKER_VCC_NET
.sym 32363 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32365 $PACKER_VCC_NET
.sym 32369 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32372 $PACKER_VCC_NET
.sym 32380 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32382 curr_col[9]
.sym 32384 curr_col[5]
.sym 32392 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32393 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32395 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32397 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32399 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32404 curr_col[9]
.sym 32407 curr_col[3]
.sym 32408 curr_col[5]
.sym 32409 curr_col[6]
.sym 32411 curr_col[3]
.sym 32413 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32438 $PACKER_VCC_NET
.sym 32445 $PACKER_VCC_NET
.sym 32450 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32453 $PACKER_VCC_NET
.sym 32456 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32458 $PACKER_VCC_NET
.sym 32462 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32465 $PACKER_VCC_NET
.sym 32468 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32470 $PACKER_VCC_NET
.sym 32474 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32477 $PACKER_VCC_NET
.sym 32480 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32482 $PACKER_VCC_NET
.sym 32486 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32489 $PACKER_VCC_NET
.sym 32492 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32494 $PACKER_VCC_NET
.sym 32507 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 32516 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32517 curr_col[5]
.sym 32524 curr_col[1]
.sym 32526 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32527 curr_col[6]
.sym 32529 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32530 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32531 curr_col[2]
.sym 32532 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32533 curr_col[0]
.sym 32534 curr_col[5]
.sym 32535 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32536 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32555 $PACKER_VCC_NET
.sym 32557 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32573 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32575 $PACKER_VCC_NET
.sym 32579 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 32582 $PACKER_VCC_NET
.sym 32585 $nextpnr_ICESTORM_LC_105$I3
.sym 32587 $PACKER_VCC_NET
.sym 32591 $nextpnr_ICESTORM_LC_105$COUT
.sym 32594 $PACKER_VCC_NET
.sym 32595 $nextpnr_ICESTORM_LC_105$I3
.sym 32600 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32601 $nextpnr_ICESTORM_LC_105$COUT
.sym 32621 intermediate_clk_$glb_clk
.sym 32623 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 32624 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 32625 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 32626 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32627 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32631 clock_in$SB_IO_IN
.sym 32635 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32636 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32638 $PACKER_VCC_NET
.sym 32639 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 32645 curr_col[8]
.sym 32652 curr_col[8]
.sym 32653 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32657 curr_col[3]
.sym 32658 curr_col[9]
.sym 32668 curr_col[8]
.sym 32671 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32674 curr_col[9]
.sym 32676 curr_col[7]
.sym 32679 curr_col[3]
.sym 32680 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 32681 curr_col[2]
.sym 32683 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32687 curr_col[6]
.sym 32688 $PACKER_VCC_NET
.sym 32694 curr_col[5]
.sym 32695 $PACKER_VCC_NET
.sym 32696 $nextpnr_ICESTORM_LC_12$O
.sym 32699 curr_col[3]
.sym 32702 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32705 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32708 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32710 curr_col[5]
.sym 32714 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32716 $PACKER_VCC_NET
.sym 32717 curr_col[6]
.sym 32720 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32722 curr_col[7]
.sym 32723 $PACKER_VCC_NET
.sym 32726 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_I3_SB_CARRY_CO_CI
.sym 32728 curr_col[8]
.sym 32729 $PACKER_VCC_NET
.sym 32732 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 32734 curr_col[9]
.sym 32735 $PACKER_VCC_NET
.sym 32739 curr_col[2]
.sym 32740 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 32741 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32742 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 32766 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 32771 curr_col[8]
.sym 32772 curr_col[7]
.sym 32774 $PACKER_VCC_NET
.sym 32777 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32781 $PACKER_VCC_NET
.sym 32788 curr_col[6]
.sym 32792 curr_col[7]
.sym 32794 curr_col[2]
.sym 32796 curr_col[1]
.sym 32803 curr_col[0]
.sym 32805 $PACKER_VCC_NET
.sym 32806 curr_col[5]
.sym 32813 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32817 curr_col[3]
.sym 32819 $nextpnr_ICESTORM_LC_49$O
.sym 32822 curr_col[0]
.sym 32825 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32827 curr_col[1]
.sym 32831 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32833 curr_col[2]
.sym 32834 $PACKER_VCC_NET
.sym 32837 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32840 curr_col[3]
.sym 32843 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32845 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32846 $PACKER_VCC_NET
.sym 32849 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32852 curr_col[5]
.sym 32855 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32857 curr_col[6]
.sym 32858 $PACKER_VCC_NET
.sym 32861 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32863 $PACKER_VCC_NET
.sym 32864 curr_col[7]
.sym 32869 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 32881 curr_col[8]
.sym 32886 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 32896 curr_col[9]
.sym 32897 curr_col[6]
.sym 32900 curr_col[5]
.sym 32901 curr_col[5]
.sym 32905 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32916 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32920 curr_col[2]
.sym 32922 curr_col[8]
.sym 32928 curr_col[9]
.sym 32941 $PACKER_VCC_NET
.sym 32942 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32944 curr_col[8]
.sym 32945 $PACKER_VCC_NET
.sym 32948 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32950 curr_col[9]
.sym 32956 curr_col[2]
.sym 32957 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32958 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33010 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 33033 $PACKER_VCC_NET
.sym 33035 curr_col[8]
.sym 33038 curr_col[3]
.sym 33041 $PACKER_VCC_NET
.sym 33042 curr_col[7]
.sym 33043 curr_col[2]
.sym 33047 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33048 curr_col[1]
.sym 33051 curr_col[6]
.sym 33060 curr_col[5]
.sym 33065 $nextpnr_ICESTORM_LC_26$O
.sym 33068 curr_col[1]
.sym 33071 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33074 curr_col[2]
.sym 33077 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33079 curr_col[3]
.sym 33080 $PACKER_VCC_NET
.sym 33083 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33086 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33089 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33092 curr_col[5]
.sym 33095 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33097 curr_col[6]
.sym 33098 $PACKER_VCC_NET
.sym 33101 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33103 $PACKER_VCC_NET
.sym 33104 curr_col[7]
.sym 33107 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 33109 curr_col[8]
.sym 33115 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33123 $PACKER_VCC_NET
.sym 33151 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 33166 curr_col[9]
.sym 33185 $PACKER_VCC_NET
.sym 33188 $nextpnr_ICESTORM_LC_27$I3
.sym 33190 curr_col[9]
.sym 33191 $PACKER_VCC_NET
.sym 33198 $nextpnr_ICESTORM_LC_27$I3
.sym 33254 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33257 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33271 $PACKER_VCC_NET
.sym 33501 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 33890 counter_clk
.sym 35125 $PACKER_VCC_NET
.sym 35127 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 35136 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 35225 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 35226 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 35227 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 35228 u_screen_gen.u_green_lane.y[4]
.sym 35229 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 35230 u_screen_gen.u_green_lane.y[6]
.sym 35231 u_screen_gen.u_green_lane.y[7]
.sym 35251 curr_row[2]
.sym 35256 curr_row[9]
.sym 35270 $PACKER_VCC_NET
.sym 35276 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 35278 $PACKER_VCC_NET
.sym 35285 u_screen_gen.u_green_lane.y[2]
.sym 35288 u_screen_gen.u_green_lane.y[3]
.sym 35289 u_screen_gen.u_green_lane.y[8]
.sym 35290 u_screen_gen.u_green_lane.y[9]
.sym 35293 u_screen_gen.u_green_lane.y[4]
.sym 35294 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 35295 u_screen_gen.u_green_lane.y[6]
.sym 35296 u_screen_gen.u_green_lane.y[7]
.sym 35297 $nextpnr_ICESTORM_LC_28$O
.sym 35300 u_screen_gen.u_green_lane.y[2]
.sym 35303 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35305 $PACKER_VCC_NET
.sym 35306 u_screen_gen.u_green_lane.y[3]
.sym 35309 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35311 u_screen_gen.u_green_lane.y[4]
.sym 35315 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35317 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 35319 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 35321 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35323 u_screen_gen.u_green_lane.y[6]
.sym 35327 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35329 u_screen_gen.u_green_lane.y[7]
.sym 35333 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_CARRY_CO_CI
.sym 35335 u_screen_gen.u_green_lane.y[8]
.sym 35339 $nextpnr_ICESTORM_LC_29$I3
.sym 35341 u_screen_gen.u_green_lane.y[9]
.sym 35342 $PACKER_VCC_NET
.sym 35347 u_screen_gen.u_green_lane.y[8]
.sym 35348 u_screen_gen.u_green_lane.y[9]
.sym 35349 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[3]
.sym 35350 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 35351 u_screen_gen.u_green_lane.y[2]
.sym 35352 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 35353 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 35354 u_screen_gen.u_green_lane.y[3]
.sym 35371 curr_row[6]
.sym 35372 curr_row[8]
.sym 35373 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35375 curr_row[0]
.sym 35377 curr_row[1]
.sym 35378 u_screen_gen.u_green_lane.y[3]
.sym 35379 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 35380 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 35383 $nextpnr_ICESTORM_LC_29$I3
.sym 35388 $PACKER_VCC_NET
.sym 35390 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 35391 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 35392 u_screen_gen.u_green_lane.y[4]
.sym 35395 $PACKER_VCC_NET
.sym 35396 curr_row[8]
.sym 35402 u_screen_gen.u_green_lane.y[6]
.sym 35407 curr_row[3]
.sym 35408 curr_row[4]
.sym 35412 u_screen_gen.u_green_lane.y[8]
.sym 35418 curr_row[6]
.sym 35419 u_screen_gen.u_green_lane.y[3]
.sym 35420 $nextpnr_ICESTORM_LC_29$COUT
.sym 35423 $PACKER_VCC_NET
.sym 35424 $nextpnr_ICESTORM_LC_29$I3
.sym 35430 $nextpnr_ICESTORM_LC_29$COUT
.sym 35436 $PACKER_VCC_NET
.sym 35439 u_screen_gen.u_green_lane.y[6]
.sym 35441 curr_row[6]
.sym 35446 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 35447 u_screen_gen.u_green_lane.y[3]
.sym 35448 curr_row[3]
.sym 35463 curr_row[8]
.sym 35464 u_screen_gen.u_green_lane.y[4]
.sym 35465 u_screen_gen.u_green_lane.y[8]
.sym 35466 curr_row[4]
.sym 35467 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 35468 counter_clk_$glb_clk
.sym 35471 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 35473 curr_row[3]
.sym 35474 curr_row[4]
.sym 35475 curr_row[5]
.sym 35476 curr_row[6]
.sym 35477 curr_row[7]
.sym 35497 curr_row[0]
.sym 35501 curr_row[7]
.sym 35505 curr_row[1]
.sym 35514 curr_row[1]
.sym 35521 curr_row[2]
.sym 35526 curr_row[0]
.sym 35532 curr_row[5]
.sym 35533 curr_row[6]
.sym 35538 curr_row[3]
.sym 35539 curr_row[4]
.sym 35542 curr_row[7]
.sym 35543 $nextpnr_ICESTORM_LC_63$O
.sym 35546 curr_row[0]
.sym 35549 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35552 curr_row[1]
.sym 35555 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35557 curr_row[2]
.sym 35559 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35561 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35563 curr_row[3]
.sym 35565 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35567 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35569 curr_row[4]
.sym 35571 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35573 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35576 curr_row[5]
.sym 35577 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35579 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35582 curr_row[6]
.sym 35583 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35585 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35587 curr_row[7]
.sym 35589 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35593 curr_row[8]
.sym 35606 curr_row[6]
.sym 35608 curr_row[3]
.sym 35610 curr_row[7]
.sym 35614 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 35617 $PACKER_VCC_NET
.sym 35621 $PACKER_VCC_NET
.sym 35627 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35629 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35643 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 35645 curr_row[1]
.sym 35649 curr_row[0]
.sym 35652 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 35655 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 35658 curr_row[8]
.sym 35661 curr_row[9]
.sym 35666 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35668 curr_row[8]
.sym 35670 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35672 $nextpnr_ICESTORM_LC_64$I3
.sym 35674 curr_row[9]
.sym 35676 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35682 $nextpnr_ICESTORM_LC_64$I3
.sym 35686 curr_row[1]
.sym 35687 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 35688 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 35711 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 35712 curr_row[0]
.sym 35713 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 35714 intermediate_clk_$glb_clk
.sym 35735 curr_row[8]
.sym 35736 curr_row[1]
.sym 35741 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 35743 curr_row[2]
.sym 35745 curr_col[0]
.sym 35747 curr_row[9]
.sym 35749 u_vga.curr_col_SB_DFF_Q_9_D
.sym 35751 curr_col[3]
.sym 35849 curr_col[3]
.sym 35865 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35871 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 35872 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 35873 curr_col[1]
.sym 35880 curr_col[0]
.sym 35881 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 35883 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 35884 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 35885 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 35894 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 35895 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 35898 u_vga.curr_col_SB_DFF_Q_9_D
.sym 35915 u_vga.curr_col_SB_DFF_Q_9_D
.sym 35921 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 35927 curr_col[0]
.sym 35933 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 35944 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 35955 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 35956 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 35957 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 35958 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 35960 intermediate_clk_$glb_clk
.sym 35962 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 35963 curr_row[2]
.sym 35964 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 35965 curr_row[9]
.sym 35974 curr_col[0]
.sym 35976 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35978 curr_col[1]
.sym 35980 u_vga.curr_col_SB_DFF_Q_9_D
.sym 35982 curr_col[3]
.sym 35987 u_vga.curr_col_SB_DFF_Q_9_D
.sym 35989 curr_col[3]
.sym 35993 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35996 curr_col[9]
.sym 36003 curr_col[0]
.sym 36004 curr_col[1]
.sym 36005 curr_col[7]
.sym 36008 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36014 curr_col[3]
.sym 36016 curr_col[0]
.sym 36020 curr_col[6]
.sym 36025 curr_col[5]
.sym 36032 curr_col[2]
.sym 36035 $nextpnr_ICESTORM_LC_106$O
.sym 36038 curr_col[0]
.sym 36041 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 36044 curr_col[1]
.sym 36045 curr_col[0]
.sym 36047 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 36050 curr_col[2]
.sym 36051 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 36053 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 36055 curr_col[3]
.sym 36057 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 36059 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36061 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36063 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 36065 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36067 curr_col[5]
.sym 36069 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36071 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36073 curr_col[6]
.sym 36075 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36077 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36079 curr_col[7]
.sym 36081 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36100 curr_row[9]
.sym 36106 curr_row[2]
.sym 36108 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 36110 curr_col[8]
.sym 36112 curr_col[2]
.sym 36113 $PACKER_VCC_NET
.sym 36116 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 36118 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36119 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36120 curr_col[6]
.sym 36121 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36126 curr_col[0]
.sym 36128 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 36129 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 36131 curr_col[9]
.sym 36135 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 36143 curr_col[8]
.sym 36149 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 36158 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36160 curr_col[8]
.sym 36162 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36164 $nextpnr_ICESTORM_LC_107$I3
.sym 36167 curr_col[9]
.sym 36168 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36174 $nextpnr_ICESTORM_LC_107$I3
.sym 36183 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 36184 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 36186 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 36202 curr_col[0]
.sym 36204 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 36210 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 36213 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 36214 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 36223 curr_col[6]
.sym 36224 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36227 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36230 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 36232 curr_col[3]
.sym 36233 curr_col[0]
.sym 36234 curr_col[9]
.sym 36237 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 36238 curr_col[5]
.sym 36242 u_vga.curr_col_SB_DFF_Q_9_D
.sym 36252 $PACKER_VCC_NET
.sym 36254 curr_col[7]
.sym 36258 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 36268 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 36269 curr_col[8]
.sym 36270 curr_col[9]
.sym 36276 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 36281 $nextpnr_ICESTORM_LC_52$O
.sym 36283 curr_col[7]
.sym 36287 rgb_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 36289 curr_col[8]
.sym 36290 $PACKER_VCC_NET
.sym 36293 $nextpnr_ICESTORM_LC_53$I3
.sym 36295 curr_col[9]
.sym 36303 $nextpnr_ICESTORM_LC_53$I3
.sym 36314 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 36315 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 36324 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 36325 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 36329 intermediate_clk_$glb_clk
.sym 36343 curr_col[2]
.sym 36344 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36345 curr_col[9]
.sym 36348 curr_col[3]
.sym 36349 curr_col[8]
.sym 36352 u_vga.curr_col_SB_DFF_Q_9_D
.sym 36358 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36359 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36361 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36362 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36365 curr_col[1]
.sym 36366 curr_col[5]
.sym 36374 $PACKER_VCC_NET
.sym 36387 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36389 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36391 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36397 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36398 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36400 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36403 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36404 $nextpnr_ICESTORM_LC_54$O
.sym 36406 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36410 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36412 $PACKER_VCC_NET
.sym 36413 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36416 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36418 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36422 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36424 $PACKER_VCC_NET
.sym 36425 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36428 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36431 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36434 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 36436 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36440 $nextpnr_ICESTORM_LC_55$I3
.sym 36443 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36450 $nextpnr_ICESTORM_LC_55$I3
.sym 36456 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 36457 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 36458 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 36459 rgb_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 36460 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 36461 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 36466 curr_col[7]
.sym 36468 $PACKER_VCC_NET
.sym 36471 curr_col[5]
.sym 36479 u_vga.curr_col_SB_DFF_Q_9_D
.sym 36483 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36485 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36486 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36489 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 36497 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36498 curr_col[2]
.sym 36502 curr_col[6]
.sym 36504 curr_col[3]
.sym 36506 curr_col[9]
.sym 36507 curr_col[1]
.sym 36508 curr_col[0]
.sym 36510 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 36512 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 36515 curr_col[8]
.sym 36518 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 36525 curr_col[7]
.sym 36528 curr_col[9]
.sym 36529 curr_col[7]
.sym 36530 curr_col[8]
.sym 36531 curr_col[6]
.sym 36535 curr_col[3]
.sym 36536 curr_col[2]
.sym 36540 curr_col[0]
.sym 36541 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 36546 curr_col[1]
.sym 36549 curr_col[0]
.sym 36552 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 36553 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 36554 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36589 curr_col[5]
.sym 36590 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 36592 curr_col[3]
.sym 36593 curr_col[9]
.sym 36594 curr_col[6]
.sym 36597 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 36599 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36602 curr_col[8]
.sym 36603 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36605 $PACKER_VCC_NET
.sym 36608 curr_col[6]
.sym 36611 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36612 curr_col[2]
.sym 36621 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36622 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36625 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36627 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36629 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36631 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36632 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36643 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36644 $PACKER_VCC_NET
.sym 36650 $nextpnr_ICESTORM_LC_22$O
.sym 36653 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36656 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36658 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36662 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36664 $PACKER_VCC_NET
.sym 36665 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36668 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36671 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36674 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36677 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36680 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36683 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36686 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 36688 $PACKER_VCC_NET
.sym 36689 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36692 $nextpnr_ICESTORM_LC_23$I3
.sym 36695 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36702 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 36703 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36713 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36715 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36717 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36718 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36719 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36721 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36723 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36725 curr_col[0]
.sym 36729 curr_col[3]
.sym 36732 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36734 curr_col[9]
.sym 36735 curr_col[5]
.sym 36736 $nextpnr_ICESTORM_LC_23$I3
.sym 36777 $nextpnr_ICESTORM_LC_23$I3
.sym 36837 curr_col[8]
.sym 36846 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 36847 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 36864 curr_col[6]
.sym 36867 $PACKER_VCC_NET
.sym 36872 curr_col[8]
.sym 36875 curr_col[7]
.sym 36876 curr_col[5]
.sym 36877 $PACKER_VCC_NET
.sym 36878 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36879 curr_col[9]
.sym 36882 curr_col[2]
.sym 36886 curr_col[3]
.sym 36896 $nextpnr_ICESTORM_LC_58$O
.sym 36899 curr_col[2]
.sym 36902 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36904 curr_col[3]
.sym 36905 $PACKER_VCC_NET
.sym 36908 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36910 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36911 $PACKER_VCC_NET
.sym 36914 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36917 curr_col[5]
.sym 36920 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36922 $PACKER_VCC_NET
.sym 36923 curr_col[6]
.sym 36926 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36928 curr_col[7]
.sym 36932 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 36934 curr_col[8]
.sym 36938 $nextpnr_ICESTORM_LC_59$I3
.sym 36940 curr_col[9]
.sym 36941 $PACKER_VCC_NET
.sym 36948 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3
.sym 36949 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 36965 $PACKER_VCC_NET
.sym 36968 $PACKER_VCC_NET
.sym 36969 curr_col[7]
.sym 36982 $nextpnr_ICESTORM_LC_59$I3
.sym 37023 $nextpnr_ICESTORM_LC_59$I3
.sym 37084 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 37095 rgb[5]$SB_IO_OUT
.sym 37100 $PACKER_VCC_NET
.sym 37102 curr_col[8]
.sym 37103 rgb[4]$SB_IO_OUT
.sym 38835 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 38844 curr_row[7]
.sym 38932 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 38934 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 38935 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 38936 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.sym 38938 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38939 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38963 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 38964 u_screen_gen.u_green_lane.y[2]
.sym 38965 curr_row[6]
.sym 38966 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 39055 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39056 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 39057 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 39059 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 39061 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39062 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 39068 curr_row[6]
.sym 39069 curr_row[0]
.sym 39075 u_screen_gen.u_green_lane.y[3]
.sym 39076 curr_row[1]
.sym 39085 curr_row[3]
.sym 39086 curr_row[2]
.sym 39087 curr_row[4]
.sym 39089 curr_row[5]
.sym 39090 curr_row[9]
.sym 39099 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 39100 $PACKER_VCC_NET
.sym 39103 u_screen_gen.u_green_lane.y[3]
.sym 39108 u_screen_gen.u_green_lane.y[2]
.sym 39110 u_screen_gen.u_green_lane.y[6]
.sym 39111 u_screen_gen.u_green_lane.y[7]
.sym 39118 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39121 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39123 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 39124 u_screen_gen.u_green_lane.y[4]
.sym 39128 $nextpnr_ICESTORM_LC_100$O
.sym 39131 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39134 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 39136 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39138 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39140 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 39142 u_screen_gen.u_green_lane.y[2]
.sym 39143 $PACKER_VCC_NET
.sym 39144 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 39146 u_screen_gen.u_green_lane.y_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 39149 u_screen_gen.u_green_lane.y[3]
.sym 39150 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 39152 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39154 u_screen_gen.u_green_lane.y[4]
.sym 39156 u_screen_gen.u_green_lane.y_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 39158 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 39161 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 39162 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39164 u_screen_gen.u_green_lane.y_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 39166 u_screen_gen.u_green_lane.y[6]
.sym 39168 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 39170 u_screen_gen.u_green_lane.y_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39172 u_screen_gen.u_green_lane.y[7]
.sym 39174 u_screen_gen.u_green_lane.y_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 39175 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 39176 counter_clk_$glb_clk
.sym 39179 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39182 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 39183 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39184 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39185 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39192 curr_row[1]
.sym 39202 curr_row[8]
.sym 39203 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 39205 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 39206 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 39207 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39208 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 39209 curr_row[2]
.sym 39213 curr_row[3]
.sym 39214 u_screen_gen.u_green_lane.y_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39220 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 39222 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 39223 curr_row[9]
.sym 39224 curr_row[5]
.sym 39226 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 39227 u_screen_gen.u_green_lane.y[8]
.sym 39229 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 39230 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 39231 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[2]
.sym 39232 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 39234 u_screen_gen.u_green_lane.y[7]
.sym 39236 u_screen_gen.u_green_lane.y[9]
.sym 39237 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[3]
.sym 39238 curr_row[7]
.sym 39241 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 39246 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39251 u_screen_gen.u_green_lane.y_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39253 u_screen_gen.u_green_lane.y[8]
.sym 39255 u_screen_gen.u_green_lane.y_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39260 u_screen_gen.u_green_lane.y[9]
.sym 39261 u_screen_gen.u_green_lane.y_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39264 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39266 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 39267 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 39270 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[2]
.sym 39271 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[3]
.sym 39272 curr_row[5]
.sym 39273 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 39279 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 39284 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 39288 u_screen_gen.u_green_lane.y[7]
.sym 39289 curr_row[7]
.sym 39290 curr_row[9]
.sym 39291 u_screen_gen.u_green_lane.y[9]
.sym 39296 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 39298 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 39299 counter_clk_$glb_clk
.sym 39301 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39302 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39303 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39304 rgb_SB_LUT4_O_3_I1[1]
.sym 39319 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 39325 curr_row[4]
.sym 39327 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 39328 curr_row[2]
.sym 39329 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 39330 curr_row[8]
.sym 39331 curr_row[7]
.sym 39334 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39335 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 39336 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 39343 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 39344 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39345 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 39347 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39348 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 39349 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 39352 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 39354 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 39355 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 39358 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 39360 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39361 curr_row[1]
.sym 39362 $PACKER_VCC_NET
.sym 39366 $PACKER_VCC_NET
.sym 39370 $PACKER_VCC_NET
.sym 39373 curr_row[0]
.sym 39374 $nextpnr_ICESTORM_LC_65$O
.sym 39377 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 39380 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39381 curr_row[1]
.sym 39382 $PACKER_VCC_NET
.sym 39383 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 39384 curr_row[0]
.sym 39386 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 39388 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 39392 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 39393 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39395 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 39396 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 39398 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 39399 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39400 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 39401 $PACKER_VCC_NET
.sym 39402 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 39404 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 39405 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39406 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 39407 $PACKER_VCC_NET
.sym 39408 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 39410 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 39411 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39412 $PACKER_VCC_NET
.sym 39413 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 39414 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 39416 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 39417 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39418 $PACKER_VCC_NET
.sym 39419 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 39420 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 39421 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39422 intermediate_clk_$glb_clk
.sym 39424 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 39427 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O
.sym 39436 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 39438 curr_row[5]
.sym 39440 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39443 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39444 curr_row[3]
.sym 39446 curr_row[4]
.sym 39451 curr_row[3]
.sym 39455 curr_row[5]
.sym 39456 curr_row[8]
.sym 39457 curr_row[6]
.sym 39459 curr_row[7]
.sym 39460 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 39465 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 39467 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39474 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39475 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39482 $PACKER_VCC_NET
.sym 39486 $PACKER_VCC_NET
.sym 39490 $PACKER_VCC_NET
.sym 39494 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39497 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39498 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39499 $PACKER_VCC_NET
.sym 39500 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 39501 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 39503 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO
.sym 39505 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39509 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 39511 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39512 $PACKER_VCC_NET
.sym 39515 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39517 $PACKER_VCC_NET
.sym 39521 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39523 $PACKER_VCC_NET
.sym 39527 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39530 $PACKER_VCC_NET
.sym 39533 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39535 $PACKER_VCC_NET
.sym 39539 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39542 $PACKER_VCC_NET
.sym 39544 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39545 intermediate_clk_$glb_clk
.sym 39559 curr_row[8]
.sym 39563 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39567 curr_row[1]
.sym 39568 curr_row[6]
.sym 39571 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39573 curr_row[2]
.sym 39576 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39577 curr_row[9]
.sym 39583 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39596 $PACKER_VCC_NET
.sym 39620 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39622 $PACKER_VCC_NET
.sym 39626 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39629 $PACKER_VCC_NET
.sym 39632 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39634 $PACKER_VCC_NET
.sym 39638 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39641 $PACKER_VCC_NET
.sym 39644 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39646 $PACKER_VCC_NET
.sym 39650 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39653 $PACKER_VCC_NET
.sym 39656 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39658 $PACKER_VCC_NET
.sym 39662 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39665 $PACKER_VCC_NET
.sym 39684 curr_row[1]
.sym 39686 curr_row[0]
.sym 39696 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 39699 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 39701 curr_row[2]
.sym 39703 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39705 curr_row[9]
.sym 39706 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39727 $PACKER_VCC_NET
.sym 39743 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39746 $PACKER_VCC_NET
.sym 39749 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39751 $PACKER_VCC_NET
.sym 39755 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39758 $PACKER_VCC_NET
.sym 39761 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39763 $PACKER_VCC_NET
.sym 39767 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39770 $PACKER_VCC_NET
.sym 39773 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39775 $PACKER_VCC_NET
.sym 39779 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 39782 $PACKER_VCC_NET
.sym 39785 $nextpnr_ICESTORM_LC_66$I3
.sym 39787 $PACKER_VCC_NET
.sym 39800 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 39827 curr_row[2]
.sym 39829 $nextpnr_ICESTORM_LC_66$I3
.sym 39839 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 39842 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39848 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39850 $PACKER_VCC_NET
.sym 39852 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39853 curr_col[9]
.sym 39854 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 39855 curr_col[8]
.sym 39859 curr_row[2]
.sym 39865 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[3]
.sym 39866 $nextpnr_ICESTORM_LC_66$COUT
.sym 39869 $PACKER_VCC_NET
.sym 39870 $nextpnr_ICESTORM_LC_66$I3
.sym 39874 curr_row[2]
.sym 39875 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 39876 $nextpnr_ICESTORM_LC_66$COUT
.sym 39879 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 39880 curr_col[9]
.sym 39881 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[3]
.sym 39882 curr_col[8]
.sym 39885 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39887 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39913 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39914 intermediate_clk_$glb_clk
.sym 39916 rgb_SB_LUT4_O_3_I1[2]
.sym 39918 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 39921 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 39930 curr_col[0]
.sym 39932 curr_row[2]
.sym 39936 curr_row[9]
.sym 39941 curr_col[6]
.sym 39942 curr_col[1]
.sym 39962 u_vga.curr_col_SB_DFF_Q_9_D
.sym 39964 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39965 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39976 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39981 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39983 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39985 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39986 $PACKER_VCC_NET
.sym 39987 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39989 $nextpnr_ICESTORM_LC_92$O
.sym 39991 u_vga.curr_col_SB_DFF_Q_9_D
.sym 39995 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39998 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40001 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40003 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40004 $PACKER_VCC_NET
.sym 40007 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40009 $PACKER_VCC_NET
.sym 40010 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40013 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40015 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40016 $PACKER_VCC_NET
.sym 40019 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40022 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40025 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40027 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40028 $PACKER_VCC_NET
.sym 40031 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40033 $PACKER_VCC_NET
.sym 40034 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40051 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 40058 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40067 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 40071 curr_col[7]
.sym 40075 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40085 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40086 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40095 curr_col[5]
.sym 40100 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 40101 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 40103 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 40106 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40112 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 40114 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40118 $nextpnr_ICESTORM_LC_93$I3
.sym 40121 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40128 $nextpnr_ICESTORM_LC_93$I3
.sym 40144 curr_col[5]
.sym 40146 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40149 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 40150 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 40152 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 40164 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 40166 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 40174 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40182 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40186 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40192 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40193 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40195 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40197 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40209 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40210 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40217 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40221 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40222 $PACKER_VCC_NET
.sym 40224 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40226 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40227 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40230 $PACKER_VCC_NET
.sym 40233 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40235 $nextpnr_ICESTORM_LC_37$O
.sym 40237 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40241 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40243 $PACKER_VCC_NET
.sym 40244 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40247 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40249 $PACKER_VCC_NET
.sym 40250 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40253 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40255 $PACKER_VCC_NET
.sym 40256 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40259 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40261 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40265 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40267 $PACKER_VCC_NET
.sym 40268 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40271 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40273 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40277 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40279 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40302 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40304 $PACKER_VCC_NET
.sym 40312 curr_col[9]
.sym 40321 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40326 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 40330 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 40332 curr_col[6]
.sym 40333 curr_col[5]
.sym 40334 curr_col[0]
.sym 40335 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 40336 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 40337 curr_col[9]
.sym 40338 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 40339 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 40340 curr_col[1]
.sym 40341 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40345 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 40348 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40351 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40352 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 40356 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40358 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 40361 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40364 $nextpnr_ICESTORM_LC_38$I3
.sym 40366 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40374 $nextpnr_ICESTORM_LC_38$I3
.sym 40377 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40378 curr_col[6]
.sym 40379 curr_col[5]
.sym 40380 curr_col[9]
.sym 40383 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 40384 curr_col[5]
.sym 40385 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40386 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40389 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 40390 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 40391 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 40396 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 40397 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 40398 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 40401 curr_col[0]
.sym 40402 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 40403 curr_col[1]
.sym 40410 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40411 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40412 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40413 rgb_SB_LUT4_O_3_I1[0]
.sym 40421 curr_col[5]
.sym 40426 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 40427 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40431 curr_col[9]
.sym 40434 curr_col[1]
.sym 40435 rgb_SB_LUT4_O_3_I1[0]
.sym 40441 curr_col[6]
.sym 40442 clock_in$SB_IO_IN
.sym 40450 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40453 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40454 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40455 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40458 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40459 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40461 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40463 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40470 $PACKER_VCC_NET
.sym 40478 $PACKER_VCC_NET
.sym 40481 $nextpnr_ICESTORM_LC_35$O
.sym 40483 u_vga.curr_col_SB_DFF_Q_9_D
.sym 40487 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40490 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40493 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40496 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40499 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40501 $PACKER_VCC_NET
.sym 40502 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40505 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40507 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40508 $PACKER_VCC_NET
.sym 40511 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40513 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40514 $PACKER_VCC_NET
.sym 40517 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40520 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40523 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40525 $PACKER_VCC_NET
.sym 40526 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40543 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40544 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40545 curr_col[5]
.sym 40547 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40548 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40553 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40563 curr_col[7]
.sym 40567 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40576 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40578 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40580 $PACKER_VCC_NET
.sym 40586 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40589 curr_col[7]
.sym 40601 curr_col[6]
.sym 40604 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 40606 $PACKER_VCC_NET
.sym 40607 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40610 $nextpnr_ICESTORM_LC_36$I3
.sym 40613 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40620 $nextpnr_ICESTORM_LC_36$I3
.sym 40623 curr_col[7]
.sym 40624 curr_col[6]
.sym 40626 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40655 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40656 rgb[5]$SB_IO_OUT
.sym 40657 rgb[4]$SB_IO_OUT
.sym 40658 rgb_SB_LUT4_O_4_I3[1]
.sym 40659 rgb_SB_LUT4_O_4_I2[0]
.sym 40660 rgb[2]$SB_IO_OUT
.sym 40661 rgb[3]$SB_IO_OUT
.sym 40672 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40674 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 40681 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40695 $PACKER_VCC_NET
.sym 40696 curr_col[3]
.sym 40698 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40699 curr_col[7]
.sym 40700 curr_col[0]
.sym 40702 curr_col[5]
.sym 40703 $PACKER_VCC_NET
.sym 40705 curr_col[2]
.sym 40706 curr_col[1]
.sym 40709 curr_col[6]
.sym 40727 $nextpnr_ICESTORM_LC_41$O
.sym 40729 curr_col[0]
.sym 40733 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40735 curr_col[1]
.sym 40736 $PACKER_VCC_NET
.sym 40739 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40741 curr_col[2]
.sym 40742 $PACKER_VCC_NET
.sym 40745 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40747 $PACKER_VCC_NET
.sym 40748 curr_col[3]
.sym 40751 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40753 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40754 $PACKER_VCC_NET
.sym 40757 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40760 curr_col[5]
.sym 40763 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40765 curr_col[6]
.sym 40766 $PACKER_VCC_NET
.sym 40769 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40771 curr_col[7]
.sym 40772 $PACKER_VCC_NET
.sym 40789 $PACKER_VCC_NET
.sym 40790 rgb[2]$SB_IO_OUT
.sym 40792 rgb[4]$SB_IO_OUT
.sym 40794 rgb[3]$SB_IO_OUT
.sym 40800 rgb[5]$SB_IO_OUT
.sym 40813 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40819 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40822 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 40829 curr_col[9]
.sym 40837 $PACKER_VCC_NET
.sym 40844 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40847 curr_col[8]
.sym 40850 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 40852 $PACKER_VCC_NET
.sym 40853 curr_col[8]
.sym 40856 $nextpnr_ICESTORM_LC_42$I3
.sym 40858 curr_col[9]
.sym 40862 $nextpnr_ICESTORM_LC_42$COUT
.sym 40864 $PACKER_VCC_NET
.sym 40866 $nextpnr_ICESTORM_LC_42$I3
.sym 40869 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40870 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 40871 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40872 $nextpnr_ICESTORM_LC_42$COUT
.sym 40918 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3
.sym 40930 clock_in$SB_IO_IN
.sym 41191 rgb[4]$SB_IO_OUT
.sym 41194 rgb[5]$SB_IO_OUT
.sym 41203 rgb[5]$SB_IO_OUT
.sym 41211 rgb[4]$SB_IO_OUT
.sym 42405 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 42790 $PACKER_VCC_NET
.sym 42792 $PACKER_VCC_NET
.sym 42796 $PACKER_VCC_NET
.sym 42806 curr_row[1]
.sym 42807 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 42808 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 42810 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42811 curr_row[0]
.sym 42814 $PACKER_VCC_NET
.sym 42815 u_screen_gen.u_green_lane.y[3]
.sym 42816 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.sym 42819 curr_row[7]
.sym 42821 u_screen_gen.u_green_lane.y[2]
.sym 42822 curr_row[3]
.sym 42823 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 42824 curr_row[4]
.sym 42825 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 42826 curr_row[5]
.sym 42827 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42828 curr_row[6]
.sym 42830 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 42831 curr_row[2]
.sym 42832 u_screen_gen.u_green_lane.y[4]
.sym 42834 u_screen_gen.u_green_lane.y[6]
.sym 42835 u_screen_gen.u_green_lane.y[7]
.sym 42836 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CI
.sym 42838 curr_row[0]
.sym 42839 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 42840 $PACKER_VCC_NET
.sym 42842 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO
.sym 42844 curr_row[1]
.sym 42845 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 42848 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 42850 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 42851 curr_row[2]
.sym 42852 u_screen_gen.u_green_lane.y[2]
.sym 42854 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 42856 curr_row[3]
.sym 42857 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 42858 u_screen_gen.u_green_lane.y[3]
.sym 42860 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_CARRY_I1_CI
.sym 42862 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.sym 42863 curr_row[4]
.sym 42864 u_screen_gen.u_green_lane.y[4]
.sym 42866 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42868 curr_row[5]
.sym 42869 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 42872 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42874 curr_row[6]
.sym 42875 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42876 u_screen_gen.u_green_lane.y[6]
.sym 42878 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42880 curr_row[7]
.sym 42881 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42882 u_screen_gen.u_green_lane.y[7]
.sym 42900 curr_row[3]
.sym 42901 curr_row[2]
.sym 42903 curr_row[3]
.sym 42906 curr_row[8]
.sym 42919 curr_row[5]
.sym 42921 curr_row[6]
.sym 42922 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42933 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42935 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42936 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 42938 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 42939 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 42942 curr_row[1]
.sym 42947 curr_row[8]
.sym 42951 u_screen_gen.u_green_lane.y[8]
.sym 42952 u_screen_gen.u_green_lane.y[9]
.sym 42953 curr_row[9]
.sym 42955 u_screen_gen.u_green_lane.y[2]
.sym 42956 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 42957 curr_row[2]
.sym 42959 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 42961 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42962 curr_row[8]
.sym 42963 u_screen_gen.u_green_lane.y[8]
.sym 42965 $nextpnr_ICESTORM_LC_101$I3
.sym 42967 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 42968 curr_row[9]
.sym 42969 u_screen_gen.u_green_lane.y[9]
.sym 42975 $nextpnr_ICESTORM_LC_101$I3
.sym 42984 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42997 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 43002 curr_row[2]
.sym 43003 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43004 u_screen_gen.u_green_lane.y[2]
.sym 43005 curr_row[1]
.sym 43006 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 43007 counter_clk_$glb_clk
.sym 43010 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 43021 curr_row[7]
.sym 43027 curr_row[8]
.sym 43029 curr_row[4]
.sym 43030 curr_row[2]
.sym 43034 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 43039 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43043 curr_row[1]
.sym 43051 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 43054 u_screen_gen.u_green_lane.y[2]
.sym 43060 $PACKER_VCC_NET
.sym 43062 $PACKER_VCC_NET
.sym 43063 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43064 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43065 u_screen_gen.u_green_lane.y[3]
.sym 43066 $PACKER_VCC_NET
.sym 43067 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43073 u_screen_gen.u_green_lane.y[7]
.sym 43078 u_screen_gen.u_green_lane.y[4]
.sym 43080 u_screen_gen.u_green_lane.y[6]
.sym 43082 $nextpnr_ICESTORM_LC_10$O
.sym 43084 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43088 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I0_CO
.sym 43091 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43092 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43094 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 43096 $PACKER_VCC_NET
.sym 43097 u_screen_gen.u_green_lane.y[2]
.sym 43100 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43102 u_screen_gen.u_green_lane.y[3]
.sym 43103 $PACKER_VCC_NET
.sym 43106 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43108 u_screen_gen.u_green_lane.y[4]
.sym 43109 $PACKER_VCC_NET
.sym 43110 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43112 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43115 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 43116 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43118 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43120 u_screen_gen.u_green_lane.y[6]
.sym 43121 $PACKER_VCC_NET
.sym 43122 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43124 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43126 $PACKER_VCC_NET
.sym 43127 u_screen_gen.u_green_lane.y[7]
.sym 43128 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43133 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 43134 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 43135 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 43136 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 43137 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43138 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43139 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43142 rgb_SB_LUT4_O_3_I1[1]
.sym 43145 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 43153 curr_row[3]
.sym 43155 curr_row[8]
.sym 43163 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43168 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43175 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 43189 u_screen_gen.u_green_lane.y[8]
.sym 43190 u_screen_gen.u_green_lane.y[9]
.sym 43192 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 43194 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 43200 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 43202 $PACKER_VCC_NET
.sym 43203 $PACKER_VCC_NET
.sym 43205 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43207 $PACKER_VCC_NET
.sym 43208 u_screen_gen.u_green_lane.y[8]
.sym 43209 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43211 $nextpnr_ICESTORM_LC_11$I3
.sym 43213 $PACKER_VCC_NET
.sym 43214 u_screen_gen.u_green_lane.y[9]
.sym 43215 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 43221 $nextpnr_ICESTORM_LC_11$I3
.sym 43224 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 43225 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 43226 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 43227 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 43255 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43256 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 43257 VSYNC_SB_LUT4_O_I0[2]
.sym 43267 curr_row[9]
.sym 43268 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43270 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 43272 curr_row[2]
.sym 43273 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 43275 curr_row[3]
.sym 43276 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 43278 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 43279 $PACKER_VCC_NET
.sym 43287 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 43288 $PACKER_VCC_NET
.sym 43289 $PACKER_VCC_NET
.sym 43296 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 43298 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 43299 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O
.sym 43300 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 43301 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43302 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43303 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43304 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 43305 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 43306 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 43307 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 43308 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43309 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 43310 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 43311 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43320 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 43323 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43326 curr_row[0]
.sym 43328 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 43330 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 43331 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 43332 curr_row[0]
.sym 43334 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI
.sym 43336 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 43337 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 43340 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CO
.sym 43342 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 43343 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 43346 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 43348 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 43349 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O
.sym 43350 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 43352 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 43354 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 43355 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 43358 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43360 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43361 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43364 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43366 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43367 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43370 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43372 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43373 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43383 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43389 rgb_SB_LUT4_O_3_I1[2]
.sym 43390 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 43392 curr_row[3]
.sym 43393 curr_row[2]
.sym 43395 curr_row[9]
.sym 43399 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 43405 curr_row[5]
.sym 43406 curr_row[4]
.sym 43410 curr_row[6]
.sym 43414 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43419 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43427 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43428 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 43429 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43439 $PACKER_VCC_NET
.sym 43448 $PACKER_VCC_NET
.sym 43449 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43451 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43453 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43454 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43457 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43459 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 43460 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 43463 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43465 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43466 $PACKER_VCC_NET
.sym 43469 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43471 $PACKER_VCC_NET
.sym 43472 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43475 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43477 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43478 $PACKER_VCC_NET
.sym 43481 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43483 $PACKER_VCC_NET
.sym 43484 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43487 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43489 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43490 $PACKER_VCC_NET
.sym 43493 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43495 $PACKER_VCC_NET
.sym 43496 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43514 curr_row[7]
.sym 43515 curr_row[8]
.sym 43519 curr_row[2]
.sym 43520 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 43522 curr_row[4]
.sym 43527 curr_row[0]
.sym 43531 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43535 curr_row[1]
.sym 43537 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 43549 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43551 $PACKER_VCC_NET
.sym 43557 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43558 $PACKER_VCC_NET
.sym 43561 $PACKER_VCC_NET
.sym 43574 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43576 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43577 $PACKER_VCC_NET
.sym 43580 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43582 $PACKER_VCC_NET
.sym 43583 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43586 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43588 $PACKER_VCC_NET
.sym 43589 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43592 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43594 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43595 $PACKER_VCC_NET
.sym 43598 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43600 $PACKER_VCC_NET
.sym 43601 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43604 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43606 $PACKER_VCC_NET
.sym 43607 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43610 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43612 $PACKER_VCC_NET
.sym 43613 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43616 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43618 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43619 $PACKER_VCC_NET
.sym 43626 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 43638 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43640 curr_row[6]
.sym 43642 curr_row[7]
.sym 43644 curr_row[5]
.sym 43646 curr_row[3]
.sym 43647 curr_row[8]
.sym 43649 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43650 curr_col[5]
.sym 43651 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43655 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43657 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43660 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43669 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 43688 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43694 $PACKER_VCC_NET
.sym 43697 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43699 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43700 $PACKER_VCC_NET
.sym 43703 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43705 $PACKER_VCC_NET
.sym 43706 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43709 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43711 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43712 $PACKER_VCC_NET
.sym 43715 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43717 $PACKER_VCC_NET
.sym 43718 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43721 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43723 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43724 $PACKER_VCC_NET
.sym 43727 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43729 $PACKER_VCC_NET
.sym 43730 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43733 rgb_SB_LUT4_O_3_I2_SB_CARRY_CO_CI
.sym 43735 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43736 $PACKER_VCC_NET
.sym 43739 $nextpnr_ICESTORM_LC_21$I3
.sym 43741 $PACKER_VCC_NET
.sym 43742 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 43743 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 43772 curr_col[1]
.sym 43773 curr_col[2]
.sym 43774 curr_col[6]
.sym 43775 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43777 curr_col[6]
.sym 43779 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 43780 $PACKER_VCC_NET
.sym 43781 curr_col[3]
.sym 43782 curr_col[0]
.sym 43783 $nextpnr_ICESTORM_LC_21$I3
.sym 43793 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 43796 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43801 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 43803 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43805 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 43806 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 43824 $nextpnr_ICESTORM_LC_21$I3
.sym 43833 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 43834 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 43835 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 43836 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 43852 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43853 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43872 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2
.sym 43899 curr_col[7]
.sym 43901 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 43902 curr_col[7]
.sym 43919 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43921 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43922 u_vga.curr_col_SB_DFF_Q_9_D
.sym 43925 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43927 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43931 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43935 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43937 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43940 $PACKER_VCC_NET
.sym 43943 $nextpnr_ICESTORM_LC_56$O
.sym 43946 u_vga.curr_col_SB_DFF_Q_9_D
.sym 43949 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43952 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43955 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43957 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43961 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43963 $PACKER_VCC_NET
.sym 43964 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43967 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43969 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43973 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43975 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43979 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43981 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43982 $PACKER_VCC_NET
.sym 43985 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43987 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44012 curr_col[9]
.sym 44017 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44019 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44021 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44024 $PACKER_VCC_NET
.sym 44027 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44029 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44040 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44054 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44062 curr_col[7]
.sym 44063 curr_col[8]
.sym 44065 curr_col[9]
.sym 44066 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 44069 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44072 $nextpnr_ICESTORM_LC_57$I3
.sym 44074 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44082 $nextpnr_ICESTORM_LC_57$I3
.sym 44091 curr_col[8]
.sym 44093 curr_col[9]
.sym 44094 curr_col[7]
.sym 44118 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 44119 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 44120 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44121 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 44122 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44123 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44135 clock_in$SB_IO_IN
.sym 44141 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44145 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44148 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44149 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44150 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44160 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44162 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44165 u_vga.curr_col_SB_DFF_Q_9_D
.sym 44167 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44169 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44177 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44181 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44184 $PACKER_VCC_NET
.sym 44187 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44189 $nextpnr_ICESTORM_LC_47$O
.sym 44191 u_vga.curr_col_SB_DFF_Q_9_D
.sym 44195 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44197 $PACKER_VCC_NET
.sym 44198 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44201 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44203 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44207 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44210 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44213 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44215 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44216 $PACKER_VCC_NET
.sym 44219 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44221 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44225 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44227 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44228 $PACKER_VCC_NET
.sym 44231 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44233 $PACKER_VCC_NET
.sym 44234 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44252 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44254 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 44256 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44262 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 44263 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44265 rgb_SB_LUT4_O_3_I1[0]
.sym 44266 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 44267 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44268 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44270 curr_col[2]
.sym 44271 $PACKER_VCC_NET
.sym 44272 curr_col[8]
.sym 44273 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44274 curr_col[6]
.sym 44275 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44283 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44285 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44286 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44291 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44301 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44305 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44306 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44307 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44308 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44309 rgb_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 44312 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 44314 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44318 $nextpnr_ICESTORM_LC_48$I3
.sym 44321 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44328 $nextpnr_ICESTORM_LC_48$I3
.sym 44331 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44332 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44333 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44334 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44337 rgb_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 44339 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44340 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44343 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44344 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44346 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44364 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0
.sym 44375 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44377 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44378 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44379 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44381 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44382 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44393 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 44394 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 44396 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44397 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 44412 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44419 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44420 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44422 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44426 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44427 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44428 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44429 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44431 $PACKER_VCC_NET
.sym 44435 $nextpnr_ICESTORM_LC_60$O
.sym 44438 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44441 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44444 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44447 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44449 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44453 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44456 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44459 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44461 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44465 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44468 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44471 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44473 $PACKER_VCC_NET
.sym 44474 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44477 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 44479 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44480 $PACKER_VCC_NET
.sym 44486 rgb[1]$SB_IO_OUT
.sym 44489 rgb[0]$SB_IO_OUT
.sym 44491 rgb_SB_LUT4_O_I0[3]
.sym 44492 rgb_SB_LUT4_O_3_I1[3]
.sym 44507 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44509 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0
.sym 44515 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44521 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 44527 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44530 rgb_SB_LUT4_O_4_I3[1]
.sym 44535 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44536 rgb_SB_LUT4_O_3_I1[0]
.sym 44543 rgb_SB_LUT4_O_3_I1[1]
.sym 44545 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44546 rgb_SB_LUT4_O_3_I1[2]
.sym 44547 rgb_SB_LUT4_O_4_I2[0]
.sym 44553 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 44556 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44557 rgb_SB_LUT4_O_3_I1[3]
.sym 44558 $nextpnr_ICESTORM_LC_61$I3
.sym 44560 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 44568 $nextpnr_ICESTORM_LC_61$I3
.sym 44571 rgb_SB_LUT4_O_4_I3[1]
.sym 44573 rgb_SB_LUT4_O_3_I1[3]
.sym 44574 rgb_SB_LUT4_O_3_I1[0]
.sym 44579 rgb_SB_LUT4_O_4_I2[0]
.sym 44580 rgb_SB_LUT4_O_3_I1[3]
.sym 44584 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44585 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 44586 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44590 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44592 rgb_SB_LUT4_O_4_I3[1]
.sym 44595 rgb_SB_LUT4_O_3_I1[2]
.sym 44596 rgb_SB_LUT4_O_4_I2[0]
.sym 44597 rgb_SB_LUT4_O_3_I1[3]
.sym 44598 rgb_SB_LUT4_O_3_I1[1]
.sym 44601 rgb_SB_LUT4_O_3_I1[1]
.sym 44602 rgb_SB_LUT4_O_3_I1[3]
.sym 44603 rgb_SB_LUT4_O_3_I1[0]
.sym 44604 rgb_SB_LUT4_O_3_I1[2]
.sym 44611 rgb_SB_LUT4_O_I0[0]
.sym 45021 clock_in$SB_IO_IN
.sym 45038 clock_in$SB_IO_IN
.sym 45237 counter_clk
.sym 46620 $PACKER_VCC_NET
.sym 46718 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 46749 curr_row[7]
.sym 46750 curr_row[9]
.sym 46751 curr_row[3]
.sym 46758 curr_row[3]
.sym 46760 curr_row[2]
.sym 46761 curr_row[4]
.sym 46763 curr_row[7]
.sym 46765 $PACKER_VCC_NET
.sym 46767 curr_row[8]
.sym 46771 $PACKER_VCC_NET
.sym 46776 curr_row[1]
.sym 46782 curr_row[5]
.sym 46784 curr_row[6]
.sym 46790 $nextpnr_ICESTORM_LC_79$O
.sym 46793 curr_row[1]
.sym 46796 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46798 curr_row[2]
.sym 46802 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46804 $PACKER_VCC_NET
.sym 46805 curr_row[3]
.sym 46808 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46811 curr_row[4]
.sym 46814 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46816 curr_row[5]
.sym 46817 $PACKER_VCC_NET
.sym 46820 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46823 curr_row[6]
.sym 46826 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46828 curr_row[7]
.sym 46832 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 46834 curr_row[8]
.sym 46864 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46865 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46867 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46871 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 46873 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 46875 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 46876 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 46882 $PACKER_VCC_NET
.sym 46910 curr_row[9]
.sym 46913 $nextpnr_ICESTORM_LC_80$I3
.sym 46915 $PACKER_VCC_NET
.sym 46916 curr_row[9]
.sym 46923 $nextpnr_ICESTORM_LC_80$I3
.sym 46964 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 46965 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 46969 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46976 $PACKER_VCC_NET
.sym 46979 $PACKER_VCC_NET
.sym 46982 $PACKER_VCC_NET
.sym 46992 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46994 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 46996 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 47006 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 47009 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47010 curr_row[1]
.sym 47015 curr_row[3]
.sym 47018 curr_row[2]
.sym 47020 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 47021 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 47022 curr_row[5]
.sym 47024 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 47025 $PACKER_VCC_NET
.sym 47026 curr_row[7]
.sym 47028 curr_row[4]
.sym 47031 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 47032 curr_row[6]
.sym 47033 $PACKER_VCC_NET
.sym 47034 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47035 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47036 $nextpnr_ICESTORM_LC_6$O
.sym 47039 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 47042 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47044 $PACKER_VCC_NET
.sym 47045 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 47046 curr_row[1]
.sym 47048 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47051 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 47052 curr_row[2]
.sym 47054 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47056 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 47057 $PACKER_VCC_NET
.sym 47058 curr_row[3]
.sym 47060 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47063 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 47064 curr_row[4]
.sym 47066 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47068 $PACKER_VCC_NET
.sym 47069 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47070 curr_row[5]
.sym 47072 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47074 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47075 $PACKER_VCC_NET
.sym 47076 curr_row[6]
.sym 47078 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47080 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47081 $PACKER_VCC_NET
.sym 47082 curr_row[7]
.sym 47100 curr_row[5]
.sym 47102 curr_row[7]
.sym 47103 curr_row[4]
.sym 47107 curr_row[6]
.sym 47113 $PACKER_VCC_NET
.sym 47115 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 47117 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47118 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47121 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47122 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47133 curr_row[9]
.sym 47135 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47151 curr_row[8]
.sym 47152 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 47154 $PACKER_VCC_NET
.sym 47159 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 47161 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47162 $PACKER_VCC_NET
.sym 47163 curr_row[8]
.sym 47165 $nextpnr_ICESTORM_LC_7$I3
.sym 47167 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 47169 curr_row[9]
.sym 47175 $nextpnr_ICESTORM_LC_7$I3
.sym 47211 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 47216 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47224 curr_row[1]
.sym 47226 curr_row[0]
.sym 47227 VSYNC_SB_LUT4_O_I0[2]
.sym 47231 curr_row[8]
.sym 47237 curr_row[9]
.sym 47239 curr_row[2]
.sym 47254 curr_row[7]
.sym 47255 $PACKER_VCC_NET
.sym 47257 curr_row[8]
.sym 47263 curr_row[9]
.sym 47268 curr_row[5]
.sym 47275 curr_row[6]
.sym 47282 $nextpnr_ICESTORM_LC_67$O
.sym 47285 curr_row[5]
.sym 47288 rgb_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47290 curr_row[6]
.sym 47294 rgb_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47297 curr_row[7]
.sym 47300 rgb_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 47303 curr_row[8]
.sym 47306 $nextpnr_ICESTORM_LC_68$I3
.sym 47308 $PACKER_VCC_NET
.sym 47309 curr_row[9]
.sym 47316 $nextpnr_ICESTORM_LC_68$I3
.sym 47367 curr_row[8]
.sym 47373 curr_row[4]
.sym 47374 curr_row[7]
.sym 47376 curr_row[5]
.sym 47378 curr_row[3]
.sym 47382 $PACKER_VCC_NET
.sym 47388 curr_row[6]
.sym 47392 curr_row[1]
.sym 47399 curr_row[2]
.sym 47400 curr_row[0]
.sym 47405 $nextpnr_ICESTORM_LC_50$O
.sym 47408 curr_row[0]
.sym 47411 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47413 $PACKER_VCC_NET
.sym 47414 curr_row[1]
.sym 47417 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47419 curr_row[2]
.sym 47423 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47425 $PACKER_VCC_NET
.sym 47426 curr_row[3]
.sym 47429 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47432 curr_row[4]
.sym 47435 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47437 $PACKER_VCC_NET
.sym 47438 curr_row[5]
.sym 47441 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47444 curr_row[6]
.sym 47447 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47449 $PACKER_VCC_NET
.sym 47450 curr_row[7]
.sym 47455 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 47459 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 47460 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 47461 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 47468 $PACKER_VCC_NET
.sym 47469 curr_col[2]
.sym 47470 $PACKER_VCC_NET
.sym 47471 curr_col[6]
.sym 47474 curr_col[0]
.sym 47476 curr_col[1]
.sym 47477 $PACKER_VCC_NET
.sym 47491 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47517 $PACKER_VCC_NET
.sym 47518 curr_row[9]
.sym 47527 curr_row[8]
.sym 47528 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI
.sym 47530 $PACKER_VCC_NET
.sym 47531 curr_row[8]
.sym 47534 $nextpnr_ICESTORM_LC_51$I3
.sym 47536 curr_row[9]
.sym 47537 $PACKER_VCC_NET
.sym 47544 $nextpnr_ICESTORM_LC_51$I3
.sym 47592 curr_row[2]
.sym 47599 curr_col[7]
.sym 47606 curr_col[0]
.sym 47608 curr_col[1]
.sym 47609 curr_col[3]
.sym 47610 u_vga.curr_col_SB_DFF_Q_9_D
.sym 47611 $PACKER_VCC_NET
.sym 47613 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47625 curr_col[5]
.sym 47635 curr_col[1]
.sym 47637 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47638 curr_col[3]
.sym 47643 $PACKER_VCC_NET
.sym 47644 curr_col[7]
.sym 47645 curr_col[0]
.sym 47646 curr_col[2]
.sym 47650 curr_col[6]
.sym 47651 $nextpnr_ICESTORM_LC_90$O
.sym 47653 curr_col[0]
.sym 47657 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47659 curr_col[1]
.sym 47660 $PACKER_VCC_NET
.sym 47663 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47666 curr_col[2]
.sym 47669 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47672 curr_col[3]
.sym 47675 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47677 $PACKER_VCC_NET
.sym 47678 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47681 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47683 curr_col[5]
.sym 47687 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47689 $PACKER_VCC_NET
.sym 47690 curr_col[6]
.sym 47693 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47695 curr_col[7]
.sym 47696 $PACKER_VCC_NET
.sym 47703 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1
.sym 47704 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 47706 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 47713 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47715 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47717 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47719 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47723 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47737 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47755 $PACKER_VCC_NET
.sym 47759 curr_col[8]
.sym 47765 curr_col[9]
.sym 47774 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 47776 curr_col[8]
.sym 47777 $PACKER_VCC_NET
.sym 47780 $nextpnr_ICESTORM_LC_91$I3
.sym 47782 $PACKER_VCC_NET
.sym 47783 curr_col[9]
.sym 47790 $nextpnr_ICESTORM_LC_91$I3
.sym 47837 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47841 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47844 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47845 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47847 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47848 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47850 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47851 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47853 curr_col[6]
.sym 47854 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47857 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 47858 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47859 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47865 $PACKER_VCC_NET
.sym 47868 curr_col[2]
.sym 47873 $PACKER_VCC_NET
.sym 47874 curr_col[7]
.sym 47875 curr_col[6]
.sym 47876 curr_col[3]
.sym 47878 curr_col[0]
.sym 47880 curr_col[1]
.sym 47883 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47895 curr_col[5]
.sym 47897 $nextpnr_ICESTORM_LC_32$O
.sym 47900 curr_col[0]
.sym 47903 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47905 curr_col[1]
.sym 47906 $PACKER_VCC_NET
.sym 47909 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47911 curr_col[2]
.sym 47912 $PACKER_VCC_NET
.sym 47915 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47917 curr_col[3]
.sym 47918 $PACKER_VCC_NET
.sym 47921 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47923 $PACKER_VCC_NET
.sym 47924 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47927 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47930 curr_col[5]
.sym 47933 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47935 curr_col[6]
.sym 47939 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47941 curr_col[7]
.sym 47942 $PACKER_VCC_NET
.sym 47948 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 47953 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 47954 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 47959 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47961 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47962 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 47963 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 47965 curr_col[8]
.sym 47966 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47969 $PACKER_VCC_NET
.sym 47971 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47972 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0
.sym 47975 curr_col[2]
.sym 47977 u_vga.curr_col_SB_DFF_Q_9_D
.sym 47982 curr_col[9]
.sym 47983 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47989 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47990 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 47992 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 47994 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 48001 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 48002 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 48005 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 48008 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 48009 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48012 $PACKER_VCC_NET
.sym 48013 curr_col[9]
.sym 48014 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 48015 curr_col[2]
.sym 48016 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 48017 curr_col[8]
.sym 48020 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 48022 $PACKER_VCC_NET
.sym 48023 curr_col[8]
.sym 48026 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 48028 curr_col[9]
.sym 48029 $PACKER_VCC_NET
.sym 48033 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 48034 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 48035 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 48036 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 48039 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 48041 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 48046 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 48048 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 48052 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 48053 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 48057 curr_col[2]
.sym 48059 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 48064 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48065 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48066 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 48086 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 48088 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 48089 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 48090 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 48094 curr_col[0]
.sym 48095 curr_col[7]
.sym 48096 curr_col[1]
.sym 48098 $PACKER_VCC_NET
.sym 48102 curr_col[3]
.sym 48103 curr_col[5]
.sym 48105 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 48112 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48116 $PACKER_VCC_NET
.sym 48117 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48120 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48121 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48122 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48124 $PACKER_VCC_NET
.sym 48129 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48130 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48137 u_vga.curr_col_SB_DFF_Q_9_D
.sym 48143 $nextpnr_ICESTORM_LC_33$O
.sym 48145 u_vga.curr_col_SB_DFF_Q_9_D
.sym 48149 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48151 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48152 $PACKER_VCC_NET
.sym 48155 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48158 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48161 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48163 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48164 $PACKER_VCC_NET
.sym 48167 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48170 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48173 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48176 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48179 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48181 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48182 $PACKER_VCC_NET
.sym 48185 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48188 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48193 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0
.sym 48195 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 48198 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 48205 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48206 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48208 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48210 curr_col[8]
.sym 48213 $PACKER_VCC_NET
.sym 48214 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 48227 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 48229 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48239 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48247 $PACKER_VCC_NET
.sym 48248 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 48266 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 48268 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48269 $PACKER_VCC_NET
.sym 48272 $nextpnr_ICESTORM_LC_34$I3
.sym 48275 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 48282 $nextpnr_ICESTORM_LC_34$I3
.sym 48328 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48333 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48335 $PACKER_VCC_NET
.sym 48336 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48339 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48358 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48359 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 48360 rgb_SB_LUT4_O_I0[0]
.sym 48361 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 48363 rgb_SB_LUT4_O_I0[3]
.sym 48368 rgb_SB_LUT4_O_3_I1[0]
.sym 48369 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 48372 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 48387 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 48396 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 48397 rgb_SB_LUT4_O_I0[3]
.sym 48398 rgb_SB_LUT4_O_I0[0]
.sym 48399 rgb_SB_LUT4_O_3_I1[0]
.sym 48414 rgb_SB_LUT4_O_I0[3]
.sym 48415 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48416 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 48417 rgb_SB_LUT4_O_I0[0]
.sym 48426 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 48428 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 48432 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 48433 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 48434 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 48435 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 48441 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2
.sym 48453 curr_col[6]
.sym 48455 rgb[1]$SB_IO_OUT
.sym 48457 $PACKER_VCC_NET
.sym 48458 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 48459 curr_col[2]
.sym 48463 curr_col[9]
.sym 48468 rgb[0]$SB_IO_OUT
.sym 48471 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 48474 curr_col[8]
.sym 48482 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 48484 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0
.sym 48506 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2
.sym 48508 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3
.sym 48531 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3
.sym 48532 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0
.sym 48533 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2
.sym 48534 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 48596 $PACKER_VCC_NET
.sym 48690 $PACKER_GND_NET
.sym 48810 intermediate_clk
.sym 48825 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 48834 $PACKER_GND_NET
.sym 48880 intermediate_clk
.sym 48882 counter_clk
.sym 48900 counter_clk
.sym 50449 $PACKER_VCC_NET
.sym 50484 curr_row[3]
.sym 50485 curr_row[2]
.sym 50486 curr_row[6]
.sym 50489 curr_row[4]
.sym 50491 curr_row[5]
.sym 50492 curr_row[1]
.sym 50493 $PACKER_VCC_NET
.sym 50494 curr_row[7]
.sym 50496 curr_row[8]
.sym 50498 $nextpnr_ICESTORM_LC_45$O
.sym 50500 curr_row[1]
.sym 50504 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50507 curr_row[2]
.sym 50510 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50513 curr_row[3]
.sym 50516 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50518 $PACKER_VCC_NET
.sym 50519 curr_row[4]
.sym 50522 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50525 curr_row[5]
.sym 50528 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50530 curr_row[6]
.sym 50534 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50536 curr_row[7]
.sym 50537 $PACKER_VCC_NET
.sym 50540 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 50542 $PACKER_VCC_NET
.sym 50543 curr_row[8]
.sym 50549 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 50575 curr_row[4]
.sym 50577 curr_row[5]
.sym 50580 curr_row[9]
.sym 50583 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 50584 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 50603 $PACKER_VCC_NET
.sym 50605 curr_row[9]
.sym 50621 $nextpnr_ICESTORM_LC_46$I3
.sym 50623 $PACKER_VCC_NET
.sym 50624 curr_row[9]
.sym 50631 $nextpnr_ICESTORM_LC_46$I3
.sym 50687 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 50696 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50712 $PACKER_VCC_NET
.sym 50719 $PACKER_VCC_NET
.sym 50720 $PACKER_VCC_NET
.sym 50729 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 50733 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50734 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50737 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50738 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 50739 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 50740 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 50743 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50744 $nextpnr_ICESTORM_LC_73$O
.sym 50746 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 50750 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50753 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 50756 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50759 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 50762 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50764 $PACKER_VCC_NET
.sym 50765 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 50768 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50770 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50774 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50776 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50777 $PACKER_VCC_NET
.sym 50780 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50782 $PACKER_VCC_NET
.sym 50783 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50786 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 50788 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50789 $PACKER_VCC_NET
.sym 50795 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50798 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 50799 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50808 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50809 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50811 $PACKER_VCC_NET
.sym 50812 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 50817 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50827 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 50830 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 50836 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 50837 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 50851 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 50852 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 50860 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 50862 curr_row[3]
.sym 50863 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 50867 $nextpnr_ICESTORM_LC_74$I3
.sym 50869 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 50877 $nextpnr_ICESTORM_LC_74$I3
.sym 50880 curr_row[3]
.sym 50882 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 50904 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 50905 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 50906 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 50907 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 50937 curr_row[7]
.sym 50940 curr_row[6]
.sym 50941 $PACKER_VCC_NET
.sym 50950 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 50967 $PACKER_VCC_NET
.sym 50976 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 50977 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 50982 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 50983 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 50984 $PACKER_VCC_NET
.sym 50986 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 50987 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50988 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50989 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 50990 $nextpnr_ICESTORM_LC_62$O
.sym 50992 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 50996 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50998 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 50999 $PACKER_VCC_NET
.sym 51002 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51004 $PACKER_VCC_NET
.sym 51005 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 51008 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51011 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 51014 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51016 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 51020 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51022 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51026 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51028 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51029 $PACKER_VCC_NET
.sym 51032 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51034 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51042 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 51044 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 51052 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51056 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 51058 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 51059 curr_row[8]
.sym 51060 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 51062 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51063 curr_row[1]
.sym 51065 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 51066 curr_row[5]
.sym 51067 curr_row[2]
.sym 51070 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51071 curr_row[9]
.sym 51073 curr_row[4]
.sym 51074 curr_row[3]
.sym 51076 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51081 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 51097 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51098 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51110 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 51112 curr_row[0]
.sym 51113 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51116 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51119 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 51122 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51128 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 51129 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 51157 curr_row[0]
.sym 51159 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 51181 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51183 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51188 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51192 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 51194 curr_row[1]
.sym 51198 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51209 $PACKER_VCC_NET
.sym 51210 $PACKER_VCC_NET
.sym 51222 curr_row[6]
.sym 51226 curr_row[5]
.sym 51227 curr_row[2]
.sym 51229 curr_row[8]
.sym 51231 curr_row[9]
.sym 51232 curr_row[7]
.sym 51233 curr_row[4]
.sym 51234 curr_row[3]
.sym 51236 $nextpnr_ICESTORM_LC_85$O
.sym 51238 curr_row[2]
.sym 51242 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51245 curr_row[3]
.sym 51248 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51251 curr_row[4]
.sym 51254 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51256 curr_row[5]
.sym 51260 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51262 $PACKER_VCC_NET
.sym 51263 curr_row[6]
.sym 51266 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51268 $PACKER_VCC_NET
.sym 51269 curr_row[7]
.sym 51272 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI
.sym 51274 $PACKER_VCC_NET
.sym 51275 curr_row[8]
.sym 51278 $nextpnr_ICESTORM_LC_86$I3
.sym 51280 curr_row[9]
.sym 51281 $PACKER_VCC_NET
.sym 51287 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 51288 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 51289 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 51291 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 51293 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[3]
.sym 51299 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51300 curr_col[1]
.sym 51307 u_vga.curr_col_SB_DFF_Q_9_D
.sym 51309 $PACKER_VCC_NET
.sym 51316 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 51322 $nextpnr_ICESTORM_LC_86$I3
.sym 51337 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51338 curr_row[5]
.sym 51343 curr_row[4]
.sym 51346 curr_row[3]
.sym 51356 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51358 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51363 $nextpnr_ICESTORM_LC_86$I3
.sym 51384 curr_row[5]
.sym 51385 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51386 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51391 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51392 curr_row[3]
.sym 51393 curr_row[5]
.sym 51396 curr_row[4]
.sym 51398 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51410 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 51413 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 51415 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51423 curr_row[2]
.sym 51424 curr_row[9]
.sym 51433 $PACKER_VCC_NET
.sym 51435 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51438 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51442 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 51451 $PACKER_VCC_NET
.sym 51452 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51454 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51455 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51457 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51459 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51463 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51465 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51466 $PACKER_VCC_NET
.sym 51475 u_vga.curr_col_SB_DFF_Q_9_D
.sym 51482 $nextpnr_ICESTORM_LC_77$O
.sym 51485 u_vga.curr_col_SB_DFF_Q_9_D
.sym 51488 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51490 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51494 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51496 $PACKER_VCC_NET
.sym 51497 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51500 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51503 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51506 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51508 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51509 $PACKER_VCC_NET
.sym 51512 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51514 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51518 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51521 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51524 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51526 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51532 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[3]
.sym 51535 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 51536 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 51537 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 51548 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51550 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51551 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 51553 curr_col[6]
.sym 51554 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 51560 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 51562 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 51563 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 51565 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[3]
.sym 51566 curr_row[5]
.sym 51567 curr_col[0]
.sym 51568 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51576 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51580 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51583 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2
.sym 51588 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 51591 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1
.sym 51595 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51602 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 51605 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 51607 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51611 $nextpnr_ICESTORM_LC_78$I3
.sym 51613 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51621 $nextpnr_ICESTORM_LC_78$I3
.sym 51624 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2
.sym 51625 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 51627 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1
.sym 51636 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51639 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 51656 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 51657 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O[0]
.sym 51658 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 51660 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 51661 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 51662 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51669 u_vga.curr_col_SB_DFF_Q_9_D
.sym 51672 curr_col[3]
.sym 51675 curr_col[9]
.sym 51677 curr_col[2]
.sym 51678 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51680 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 51681 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51685 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 51688 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 51701 $PACKER_VCC_NET
.sym 51703 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51704 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51709 $PACKER_VCC_NET
.sym 51713 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51714 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51715 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51722 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51723 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51727 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51728 $nextpnr_ICESTORM_LC_30$O
.sym 51730 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51734 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51736 $PACKER_VCC_NET
.sym 51737 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51740 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51742 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51743 $PACKER_VCC_NET
.sym 51746 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51748 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51749 $PACKER_VCC_NET
.sym 51752 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51754 $PACKER_VCC_NET
.sym 51755 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51758 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51761 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51764 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51767 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51770 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 51773 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 51778 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 51779 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[2]
.sym 51780 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[1]
.sym 51781 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 51782 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 51783 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 51784 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 51785 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 51790 curr_col[3]
.sym 51795 $PACKER_VCC_NET
.sym 51796 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 51800 curr_col[7]
.sym 51806 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51807 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 51809 u_vga.curr_col_SB_DFF_Q_9_D
.sym 51812 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 51814 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 51821 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 51822 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 51823 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 51827 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51829 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51831 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 51832 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 51834 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51835 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0
.sym 51851 $nextpnr_ICESTORM_LC_31$I3
.sym 51854 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 51861 $nextpnr_ICESTORM_LC_31$I3
.sym 51888 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 51889 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51890 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 51891 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 51894 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 51895 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 51896 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51897 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0
.sym 51913 curr_col[5]
.sym 51917 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51919 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 51920 curr_col[9]
.sym 51922 curr_col[3]
.sym 51923 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51929 $PACKER_VCC_NET
.sym 51946 curr_col[6]
.sym 51948 curr_col[8]
.sym 51950 curr_col[2]
.sym 51957 curr_col[9]
.sym 51960 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51963 $PACKER_VCC_NET
.sym 51966 curr_col[7]
.sym 51967 curr_col[3]
.sym 51971 $PACKER_VCC_NET
.sym 51973 curr_col[5]
.sym 51974 $nextpnr_ICESTORM_LC_110$O
.sym 51976 curr_col[2]
.sym 51980 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51982 curr_col[3]
.sym 51986 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51988 $PACKER_VCC_NET
.sym 51989 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51992 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51994 curr_col[5]
.sym 51998 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52001 curr_col[6]
.sym 52004 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52006 $PACKER_VCC_NET
.sym 52007 curr_col[7]
.sym 52010 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_CARRY_CO_CI
.sym 52012 $PACKER_VCC_NET
.sym 52013 curr_col[8]
.sym 52016 $nextpnr_ICESTORM_LC_111$I3
.sym 52018 curr_col[9]
.sym 52019 $PACKER_VCC_NET
.sym 52026 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 52037 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52039 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52041 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52043 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52045 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52047 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 52048 curr_col[5]
.sym 52056 curr_col[9]
.sym 52060 $nextpnr_ICESTORM_LC_111$I3
.sym 52067 curr_col[9]
.sym 52074 curr_col[8]
.sym 52075 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 52079 curr_col[1]
.sym 52084 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 52101 $nextpnr_ICESTORM_LC_111$I3
.sym 52110 curr_col[9]
.sym 52111 curr_col[1]
.sym 52112 curr_col[8]
.sym 52128 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 52130 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 52160 curr_col[8]
.sym 52161 curr_col[9]
.sym 52188 curr_col[7]
.sym 52189 curr_col[0]
.sym 52191 curr_col[1]
.sym 52193 $PACKER_VCC_NET
.sym 52195 curr_col[6]
.sym 52197 curr_col[3]
.sym 52198 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 52199 curr_col[2]
.sym 52201 $PACKER_VCC_NET
.sym 52208 curr_col[5]
.sym 52220 $nextpnr_ICESTORM_LC_39$O
.sym 52222 curr_col[0]
.sym 52226 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52228 $PACKER_VCC_NET
.sym 52229 curr_col[1]
.sym 52232 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52235 curr_col[2]
.sym 52238 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52240 curr_col[3]
.sym 52244 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52246 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 52247 $PACKER_VCC_NET
.sym 52250 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52252 curr_col[5]
.sym 52256 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52258 curr_col[6]
.sym 52262 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52264 curr_col[7]
.sym 52265 $PACKER_VCC_NET
.sym 52284 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 52286 curr_col[5]
.sym 52289 $PACKER_VCC_NET
.sym 52293 curr_col[3]
.sym 52306 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52329 curr_col[8]
.sym 52336 curr_col[9]
.sym 52341 $PACKER_VCC_NET
.sym 52343 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 52346 curr_col[8]
.sym 52349 $nextpnr_ICESTORM_LC_40$I3
.sym 52351 curr_col[9]
.sym 52352 $PACKER_VCC_NET
.sym 52359 $nextpnr_ICESTORM_LC_40$I3
.sym 52417 rgb[2]$SB_IO_OUT
.sym 52419 rgb[3]$SB_IO_OUT
.sym 52677 rgb[0]$SB_IO_OUT
.sym 52683 intermediate_clk
.sym 52687 rgb[0]$SB_IO_OUT
.sym 52703 rgb[0]$SB_IO_OUT
.sym 52707 intermediate_clk
.sym 52710 $PACKER_GND_NET
.sym 54158 curr_row[7]
.sym 54300 curr_row[1]
.sym 54306 curr_row[6]
.sym 54314 $PACKER_VCC_NET
.sym 54316 curr_row[8]
.sym 54318 curr_row[7]
.sym 54319 curr_row[2]
.sym 54322 curr_row[5]
.sym 54327 curr_row[3]
.sym 54328 curr_row[4]
.sym 54329 $nextpnr_ICESTORM_LC_71$O
.sym 54331 curr_row[1]
.sym 54335 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54337 curr_row[2]
.sym 54341 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54343 curr_row[3]
.sym 54347 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54349 curr_row[4]
.sym 54350 $PACKER_VCC_NET
.sym 54353 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54356 curr_row[5]
.sym 54359 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54361 curr_row[6]
.sym 54362 $PACKER_VCC_NET
.sym 54365 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54367 curr_row[7]
.sym 54371 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 54374 curr_row[8]
.sym 54396 curr_row[1]
.sym 54402 curr_row[6]
.sym 54403 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54405 curr_row[2]
.sym 54407 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 54409 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 54410 curr_row[9]
.sym 54411 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 54415 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 54424 $PACKER_VCC_NET
.sym 54437 curr_row[9]
.sym 54452 $nextpnr_ICESTORM_LC_72$I3
.sym 54454 curr_row[9]
.sym 54455 $PACKER_VCC_NET
.sym 54462 $nextpnr_ICESTORM_LC_72$I3
.sym 54526 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 54544 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 54550 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54555 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54557 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54561 $PACKER_VCC_NET
.sym 54563 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54567 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 54569 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 54571 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 54572 $PACKER_VCC_NET
.sym 54575 $nextpnr_ICESTORM_LC_69$O
.sym 54577 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 54581 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54584 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 54587 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54589 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 54590 $PACKER_VCC_NET
.sym 54593 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54596 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 54599 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54601 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54602 $PACKER_VCC_NET
.sym 54605 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54607 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54611 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54613 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54614 $PACKER_VCC_NET
.sym 54617 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 54619 $PACKER_VCC_NET
.sym 54620 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54625 VSYNC_SB_LUT4_O_I0[1]
.sym 54626 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54627 VSYNC_SB_LUT4_O_I0[0]
.sym 54630 VSYNC$SB_IO_OUT
.sym 54632 VSYNC_SB_LUT4_O_I0[3]
.sym 54649 curr_row[7]
.sym 54655 curr_row[4]
.sym 54657 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 54661 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 54674 curr_row[4]
.sym 54675 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54676 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 54678 curr_row[6]
.sym 54683 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54686 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 54695 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 54698 $nextpnr_ICESTORM_LC_70$I3
.sym 54701 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 54708 $nextpnr_ICESTORM_LC_70$I3
.sym 54723 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54724 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 54725 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 54726 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54729 curr_row[6]
.sym 54731 curr_row[4]
.sym 54761 curr_row[5]
.sym 54768 curr_row[3]
.sym 54770 curr_row[4]
.sym 54779 curr_row[5]
.sym 54781 curr_row[3]
.sym 54794 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54796 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 54798 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 54800 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 54802 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54807 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54810 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 54814 $PACKER_VCC_NET
.sym 54818 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 54821 $nextpnr_ICESTORM_LC_94$O
.sym 54824 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 54827 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54829 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 54833 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54835 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 54836 $PACKER_VCC_NET
.sym 54839 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54841 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 54845 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54847 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 54848 $PACKER_VCC_NET
.sym 54851 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54853 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54857 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54860 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54863 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54866 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54871 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 54873 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 54876 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 54877 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54878 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 54883 curr_row[8]
.sym 54888 curr_row[6]
.sym 54895 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 54900 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54902 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 54907 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 54914 curr_row[1]
.sym 54917 curr_row[0]
.sym 54921 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54923 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 54944 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 54947 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 54950 $nextpnr_ICESTORM_LC_95$I3
.sym 54952 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 54960 $nextpnr_ICESTORM_LC_95$I3
.sym 54969 curr_row[1]
.sym 54970 curr_row[0]
.sym 55008 curr_row[1]
.sym 55013 curr_row[0]
.sym 55019 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 55040 curr_row[4]
.sym 55041 curr_row[5]
.sym 55042 curr_row[2]
.sym 55049 curr_row[3]
.sym 55051 $PACKER_VCC_NET
.sym 55052 curr_row[7]
.sym 55057 curr_row[1]
.sym 55059 $PACKER_VCC_NET
.sym 55063 curr_row[8]
.sym 55066 curr_row[6]
.sym 55067 $nextpnr_ICESTORM_LC_96$O
.sym 55070 curr_row[1]
.sym 55073 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55076 curr_row[2]
.sym 55079 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55081 curr_row[3]
.sym 55085 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55088 curr_row[4]
.sym 55091 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55093 $PACKER_VCC_NET
.sym 55094 curr_row[5]
.sym 55097 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55099 curr_row[6]
.sym 55100 $PACKER_VCC_NET
.sym 55103 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55105 curr_row[7]
.sym 55106 $PACKER_VCC_NET
.sym 55109 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 55111 $PACKER_VCC_NET
.sym 55112 curr_row[8]
.sym 55118 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55149 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55152 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55153 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 55158 curr_row[4]
.sym 55159 curr_row[9]
.sym 55160 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 55161 curr_row[5]
.sym 55167 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 55172 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 55175 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55178 $PACKER_VCC_NET
.sym 55179 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 55183 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 55186 $PACKER_VCC_NET
.sym 55190 $nextpnr_ICESTORM_LC_97$I3
.sym 55192 curr_row[9]
.sym 55193 $PACKER_VCC_NET
.sym 55196 $nextpnr_ICESTORM_LC_97$COUT
.sym 55199 $PACKER_VCC_NET
.sym 55200 $nextpnr_ICESTORM_LC_97$I3
.sym 55203 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 55204 curr_row[5]
.sym 55206 $nextpnr_ICESTORM_LC_97$COUT
.sym 55209 curr_row[5]
.sym 55210 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 55211 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 55212 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 55221 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 55222 curr_row[4]
.sym 55233 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 55235 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55236 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 55260 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 55261 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55263 curr_row[9]
.sym 55266 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 55275 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[3]
.sym 55286 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 55289 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55290 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 55294 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 55303 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 55320 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55321 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 55322 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 55323 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 55338 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 55340 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 55351 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55352 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 55353 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 55364 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1
.sym 55379 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 55392 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 55393 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 55396 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55397 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 55398 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1
.sym 55404 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 55407 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55408 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55413 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 55415 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 55416 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 55417 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55418 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55422 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55425 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 55432 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 55433 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 55435 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[3]
.sym 55437 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 55438 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 55439 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 55440 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 55455 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55456 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55458 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55461 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[3]
.sym 55462 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55463 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 55464 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 55467 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55468 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 55469 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55470 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55493 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55498 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 55517 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55528 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 55531 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 55535 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 55536 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 55537 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O[0]
.sym 55539 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 55542 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55544 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 55546 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55547 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 55548 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55549 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 55552 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 55553 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 55554 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55557 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 55558 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 55566 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O[0]
.sym 55568 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 55572 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 55573 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55574 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55575 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55580 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 55581 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55590 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 55591 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 55592 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 55593 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 55596 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 55597 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 55598 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 55599 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 55602 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 55603 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 55604 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 55605 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55609 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 55610 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55611 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[2]
.sym 55612 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55613 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 55614 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 55615 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 55626 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55634 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55635 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 55637 curr_col[9]
.sym 55643 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55650 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55652 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 55653 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 55655 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55657 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55658 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[3]
.sym 55659 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 55663 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 55664 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 55665 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 55666 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55667 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[2]
.sym 55668 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[1]
.sym 55669 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55670 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 55671 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 55674 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 55675 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55677 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55678 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 55679 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 55680 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 55683 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55684 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55685 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55686 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55689 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 55690 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 55691 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 55692 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55695 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 55696 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 55697 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 55698 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 55701 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 55702 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 55703 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 55704 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 55707 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 55709 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 55713 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55714 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 55715 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 55716 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55719 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[1]
.sym 55720 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[2]
.sym 55721 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 55722 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[3]
.sym 55727 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 55728 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 55746 curr_col[0]
.sym 55750 curr_col[5]
.sym 55751 curr_row[5]
.sym 55766 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 55775 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55777 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55779 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55781 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55783 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55784 u_vga.curr_col_SB_DFF_Q_9_D
.sym 55785 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55787 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55794 $PACKER_VCC_NET
.sym 55802 $PACKER_VCC_NET
.sym 55805 $nextpnr_ICESTORM_LC_2$O
.sym 55808 u_vga.curr_col_SB_DFF_Q_9_D
.sym 55811 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55813 $PACKER_VCC_NET
.sym 55814 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55817 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55819 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55823 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55825 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55829 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55831 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55835 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55837 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55838 $PACKER_VCC_NET
.sym 55841 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55843 $PACKER_VCC_NET
.sym 55844 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55847 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55850 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55855 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 55858 HSYNC_SB_LUT4_O_I3[2]
.sym 55868 curr_col[5]
.sym 55869 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55871 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55873 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55884 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 55891 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55896 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55915 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55928 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 55931 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 55934 $nextpnr_ICESTORM_LC_3$I3
.sym 55937 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 55944 $nextpnr_ICESTORM_LC_3$I3
.sym 55993 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 56000 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 56103 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 56113 $PACKER_VCC_NET
.sym 56241 curr_col[9]
.sym 56515 rgb[2]$SB_IO_OUT
.sym 56518 rgb[3]$SB_IO_OUT
.sym 56527 rgb[3]$SB_IO_OUT
.sym 56533 rgb[2]$SB_IO_OUT
.sym 58116 $PACKER_VCC_NET
.sym 58120 $PACKER_VCC_NET
.sym 58235 curr_row[4]
.sym 58236 curr_row[7]
.sym 58238 curr_row[5]
.sym 58239 curr_row[6]
.sym 58359 curr_row[8]
.sym 58367 VSYNC_SB_LUT4_O_I0[2]
.sym 58376 curr_row[9]
.sym 58380 curr_row[3]
.sym 58381 curr_row[8]
.sym 58387 curr_row[2]
.sym 58388 $PACKER_VCC_NET
.sym 58392 $PACKER_VCC_NET
.sym 58395 curr_row[4]
.sym 58396 curr_row[7]
.sym 58398 curr_row[5]
.sym 58399 curr_row[6]
.sym 58405 $nextpnr_ICESTORM_LC_4$O
.sym 58407 curr_row[2]
.sym 58411 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58414 curr_row[3]
.sym 58417 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58419 $PACKER_VCC_NET
.sym 58420 curr_row[4]
.sym 58423 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58425 curr_row[5]
.sym 58429 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58431 curr_row[6]
.sym 58435 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58438 curr_row[7]
.sym 58441 VSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 58443 curr_row[8]
.sym 58447 $nextpnr_ICESTORM_LC_5$I3
.sym 58449 $PACKER_VCC_NET
.sym 58450 curr_row[9]
.sym 58467 curr_row[8]
.sym 58476 curr_row[3]
.sym 58491 $nextpnr_ICESTORM_LC_5$I3
.sym 58498 VSYNC_SB_LUT4_O_I0[0]
.sym 58499 curr_row[3]
.sym 58503 VSYNC_SB_LUT4_O_I0[3]
.sym 58504 VSYNC_SB_LUT4_O_I0[1]
.sym 58505 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58508 curr_row[5]
.sym 58513 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 58518 curr_row[7]
.sym 58519 curr_row[8]
.sym 58521 curr_row[6]
.sym 58527 VSYNC_SB_LUT4_O_I0[2]
.sym 58532 $nextpnr_ICESTORM_LC_5$I3
.sym 58535 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 58537 curr_row[3]
.sym 58541 curr_row[7]
.sym 58542 curr_row[8]
.sym 58543 curr_row[6]
.sym 58559 VSYNC_SB_LUT4_O_I0[1]
.sym 58560 VSYNC_SB_LUT4_O_I0[0]
.sym 58561 VSYNC_SB_LUT4_O_I0[3]
.sym 58562 VSYNC_SB_LUT4_O_I0[2]
.sym 58572 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58573 curr_row[5]
.sym 58592 VSYNC$SB_IO_OUT
.sym 58611 $PACKER_VCC_NET
.sym 58612 $PACKER_VCC_NET
.sym 58621 curr_row[3]
.sym 58622 $PACKER_VCC_NET
.sym 58623 curr_row[7]
.sym 58625 curr_row[6]
.sym 58629 curr_row[4]
.sym 58630 curr_row[9]
.sym 58632 curr_row[8]
.sym 58634 curr_row[2]
.sym 58635 $PACKER_VCC_NET
.sym 58638 $PACKER_VCC_NET
.sym 58649 curr_row[5]
.sym 58651 $nextpnr_ICESTORM_LC_88$O
.sym 58654 curr_row[2]
.sym 58657 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58659 curr_row[3]
.sym 58660 $PACKER_VCC_NET
.sym 58663 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58665 curr_row[4]
.sym 58666 $PACKER_VCC_NET
.sym 58669 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58672 curr_row[5]
.sym 58675 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58678 curr_row[6]
.sym 58681 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58683 curr_row[7]
.sym 58684 $PACKER_VCC_NET
.sym 58687 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 58689 $PACKER_VCC_NET
.sym 58690 curr_row[8]
.sym 58693 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 58695 curr_row[9]
.sym 58696 $PACKER_VCC_NET
.sym 58703 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 58715 curr_row[3]
.sym 58716 curr_row[9]
.sym 58722 curr_row[2]
.sym 58727 curr_row[5]
.sym 58730 curr_row[2]
.sym 58731 curr_row[7]
.sym 58734 curr_row[4]
.sym 58737 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 58742 curr_row[0]
.sym 58745 curr_row[5]
.sym 58746 curr_row[2]
.sym 58747 curr_row[3]
.sym 58749 curr_row[1]
.sym 58752 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58757 curr_row[4]
.sym 58758 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58760 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58763 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 58773 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 58776 curr_row[3]
.sym 58777 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58778 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 58787 curr_row[0]
.sym 58790 curr_row[1]
.sym 58805 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58806 curr_row[4]
.sym 58807 curr_row[5]
.sym 58808 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 58812 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 58813 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58817 curr_row[3]
.sym 58818 curr_row[2]
.sym 58842 curr_row[2]
.sym 58844 curr_row[8]
.sym 58845 curr_row[4]
.sym 58847 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 58853 curr_row[1]
.sym 58854 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58855 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58856 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58857 curr_row[0]
.sym 58858 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58859 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58865 curr_row[8]
.sym 58869 curr_row[1]
.sym 58870 curr_row[6]
.sym 58876 curr_row[3]
.sym 58877 curr_row[7]
.sym 58879 curr_row[5]
.sym 58881 $PACKER_VCC_NET
.sym 58882 $PACKER_VCC_NET
.sym 58884 $PACKER_VCC_NET
.sym 58890 curr_row[2]
.sym 58894 curr_row[4]
.sym 58897 $nextpnr_ICESTORM_LC_87$O
.sym 58900 curr_row[1]
.sym 58903 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58905 curr_row[2]
.sym 58906 $PACKER_VCC_NET
.sym 58909 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58911 $PACKER_VCC_NET
.sym 58912 curr_row[3]
.sym 58915 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58917 curr_row[4]
.sym 58921 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58923 curr_row[5]
.sym 58927 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58929 $PACKER_VCC_NET
.sym 58930 curr_row[6]
.sym 58933 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 58935 curr_row[7]
.sym 58936 $PACKER_VCC_NET
.sym 58939 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI
.sym 58941 curr_row[8]
.sym 58942 $PACKER_VCC_NET
.sym 58949 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 58950 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 58959 curr_row[8]
.sym 58962 curr_row[3]
.sym 58965 curr_row[7]
.sym 58966 curr_row[6]
.sym 58967 curr_row[5]
.sym 58972 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 58973 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58979 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58980 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58983 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI
.sym 58992 curr_row[9]
.sym 58997 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 59002 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 59018 $PACKER_VCC_NET
.sym 59020 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[2]
.sym 59022 $PACKER_VCC_NET
.sym 59023 curr_row[9]
.sym 59027 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 59028 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 59030 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[2]
.sym 59085 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 59095 curr_col[1]
.sym 59096 curr_col[2]
.sym 59097 curr_col[6]
.sym 59098 curr_col[0]
.sym 59103 $PACKER_VCC_NET
.sym 59104 $PACKER_VCC_NET
.sym 59111 $PACKER_VCC_NET
.sym 59125 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59126 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59127 $PACKER_VCC_NET
.sym 59128 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59129 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59130 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59133 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59139 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59140 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59143 $nextpnr_ICESTORM_LC_43$O
.sym 59146 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59149 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59151 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59155 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59157 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59161 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59163 $PACKER_VCC_NET
.sym 59164 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59167 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59169 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59170 $PACKER_VCC_NET
.sym 59173 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59175 $PACKER_VCC_NET
.sym 59176 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59179 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59182 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59185 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 59187 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59193 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 59218 curr_col[7]
.sym 59220 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59229 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 59241 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59266 $nextpnr_ICESTORM_LC_44$I3
.sym 59268 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59276 $nextpnr_ICESTORM_LC_44$I3
.sym 59343 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59345 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59346 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59347 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59349 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59351 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59358 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59360 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59361 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59371 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59373 curr_col[9]
.sym 59376 $PACKER_VCC_NET
.sym 59377 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59378 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59379 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59384 $PACKER_VCC_NET
.sym 59388 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59389 $nextpnr_ICESTORM_LC_0$O
.sym 59392 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59395 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59397 $PACKER_VCC_NET
.sym 59398 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59401 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59403 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59407 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59410 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59413 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59416 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59419 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59421 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59422 $PACKER_VCC_NET
.sym 59425 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 59427 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59431 $nextpnr_ICESTORM_LC_1$I3
.sym 59433 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59435 curr_col[9]
.sym 59441 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 59442 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 59463 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59464 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59465 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59469 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59471 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59474 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 59475 $nextpnr_ICESTORM_LC_1$I3
.sym 59481 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 59482 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 59484 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59487 curr_col[0]
.sym 59488 curr_row[5]
.sym 59490 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1
.sym 59494 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 59496 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 59498 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[2]
.sym 59499 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 59501 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 59506 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 59507 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 59510 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59511 curr_col[3]
.sym 59516 $nextpnr_ICESTORM_LC_1$I3
.sym 59519 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 59520 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 59521 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 59522 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 59526 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 59527 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 59528 curr_row[5]
.sym 59531 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 59533 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1
.sym 59534 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59537 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[2]
.sym 59538 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 59540 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 59543 curr_row[5]
.sym 59546 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 59550 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59551 curr_col[3]
.sym 59552 curr_col[0]
.sym 59563 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59564 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59565 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59566 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59567 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59568 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59569 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59576 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 59577 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 59580 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59585 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 59586 curr_col[0]
.sym 59587 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59588 curr_col[1]
.sym 59589 curr_col[6]
.sym 59590 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59591 curr_col[8]
.sym 59593 curr_col[2]
.sym 59595 $PACKER_VCC_NET
.sym 59597 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59685 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59687 HSYNC_SB_LUT4_O_I2
.sym 59690 HSYNC$SB_IO_OUT
.sym 59698 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59700 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59702 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59706 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59708 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59711 curr_col[7]
.sym 59713 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 59737 curr_col[7]
.sym 59740 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59742 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 59744 curr_col[9]
.sym 59759 curr_col[9]
.sym 59761 curr_col[7]
.sym 59779 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59780 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 59812 $PACKER_VCC_NET
.sym 59814 HSYNC_SB_LUT4_O_I1
.sym 59822 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 59827 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 59833 $PACKER_VCC_NET
.sym 59834 curr_col[8]
.sym 59858 curr_col[0]
.sym 59859 curr_col[6]
.sym 59860 curr_col[1]
.sym 59866 curr_col[3]
.sym 59867 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59871 curr_col[7]
.sym 59875 curr_col[5]
.sym 59876 curr_col[2]
.sym 59877 $PACKER_VCC_NET
.sym 59881 $nextpnr_ICESTORM_LC_17$O
.sym 59884 curr_col[0]
.sym 59887 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59889 curr_col[1]
.sym 59893 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59895 $PACKER_VCC_NET
.sym 59896 curr_col[2]
.sym 59899 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59902 curr_col[3]
.sym 59905 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59908 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 59911 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59914 curr_col[5]
.sym 59917 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59919 curr_col[6]
.sym 59923 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59925 curr_col[7]
.sym 59926 $PACKER_VCC_NET
.sym 59959 $PACKER_VCC_NET
.sym 59967 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59978 curr_col[9]
.sym 59984 $PACKER_VCC_NET
.sym 59994 curr_col[8]
.sym 60004 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 60006 $PACKER_VCC_NET
.sym 60007 curr_col[8]
.sym 60010 $nextpnr_ICESTORM_LC_18$I3
.sym 60012 curr_col[9]
.sym 60013 $PACKER_VCC_NET
.sym 60020 $nextpnr_ICESTORM_LC_18$I3
.sym 60084 rgb[1]$SB_IO_OUT
.sym 62440 $PACKER_VCC_NET
.sym 62452 curr_row[0]
.sym 62456 curr_row[3]
.sym 62459 curr_row[2]
.sym 62465 $PACKER_VCC_NET
.sym 62468 $PACKER_VCC_NET
.sym 62470 curr_row[4]
.sym 62471 curr_row[5]
.sym 62475 curr_row[7]
.sym 62476 curr_row[6]
.sym 62477 curr_row[1]
.sym 62481 $nextpnr_ICESTORM_LC_75$O
.sym 62483 curr_row[0]
.sym 62487 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62490 curr_row[1]
.sym 62493 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62495 curr_row[2]
.sym 62496 $PACKER_VCC_NET
.sym 62499 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62501 $PACKER_VCC_NET
.sym 62502 curr_row[3]
.sym 62505 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62507 curr_row[4]
.sym 62508 $PACKER_VCC_NET
.sym 62511 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62513 curr_row[5]
.sym 62517 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62519 $PACKER_VCC_NET
.sym 62520 curr_row[6]
.sym 62523 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62525 $PACKER_VCC_NET
.sym 62526 curr_row[7]
.sym 62548 curr_row[0]
.sym 62559 curr_row[9]
.sym 62560 curr_row[2]
.sym 62567 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62575 curr_row[8]
.sym 62577 curr_row[9]
.sym 62585 $PACKER_VCC_NET
.sym 62604 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_CARRY_CO_CI
.sym 62606 curr_row[8]
.sym 62607 $PACKER_VCC_NET
.sym 62610 $nextpnr_ICESTORM_LC_76$I3
.sym 62612 $PACKER_VCC_NET
.sym 62613 curr_row[9]
.sym 62620 $nextpnr_ICESTORM_LC_76$I3
.sym 62679 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 62681 curr_row[1]
.sym 62682 curr_row[8]
.sym 62687 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 62695 curr_row[6]
.sym 62696 $PACKER_VCC_NET
.sym 62697 curr_row[1]
.sym 62701 curr_row[3]
.sym 62704 curr_row[7]
.sym 62706 curr_row[5]
.sym 62707 $PACKER_VCC_NET
.sym 62708 curr_row[4]
.sym 62711 curr_row[0]
.sym 62720 curr_row[2]
.sym 62727 $nextpnr_ICESTORM_LC_19$O
.sym 62730 curr_row[0]
.sym 62733 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62735 curr_row[1]
.sym 62736 $PACKER_VCC_NET
.sym 62739 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62742 curr_row[2]
.sym 62745 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62747 curr_row[3]
.sym 62751 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62753 $PACKER_VCC_NET
.sym 62754 curr_row[4]
.sym 62757 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62759 curr_row[5]
.sym 62763 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62765 $PACKER_VCC_NET
.sym 62766 curr_row[6]
.sym 62769 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62771 curr_row[7]
.sym 62772 $PACKER_VCC_NET
.sym 62790 $PACKER_VCC_NET
.sym 62795 $PACKER_VCC_NET
.sym 62813 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62834 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 62835 curr_row[9]
.sym 62840 $PACKER_VCC_NET
.sym 62842 curr_row[8]
.sym 62847 $PACKER_VCC_NET
.sym 62850 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 62852 curr_row[8]
.sym 62853 $PACKER_VCC_NET
.sym 62856 $nextpnr_ICESTORM_LC_20$I3
.sym 62858 $PACKER_VCC_NET
.sym 62859 curr_row[9]
.sym 62862 $nextpnr_ICESTORM_LC_20$COUT
.sym 62865 $PACKER_VCC_NET
.sym 62866 $nextpnr_ICESTORM_LC_20$I3
.sym 62870 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 62872 $nextpnr_ICESTORM_LC_20$COUT
.sym 62925 u_vga.curr_col_SB_DFF_Q_9_D
.sym 62926 curr_col[1]
.sym 62929 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 62931 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 62932 $PACKER_VCC_NET
.sym 62942 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62944 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62945 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62946 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62947 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62953 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62955 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62957 $PACKER_VCC_NET
.sym 62972 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 62973 $nextpnr_ICESTORM_LC_24$O
.sym 62975 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62979 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62982 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62985 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62987 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62991 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 62993 $PACKER_VCC_NET
.sym 62994 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62997 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63000 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63003 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63005 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63009 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 63011 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63015 $nextpnr_ICESTORM_LC_25$I3
.sym 63017 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 63036 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63040 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63041 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63043 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63059 $nextpnr_ICESTORM_LC_25$I3
.sym 63100 $nextpnr_ICESTORM_LC_25$I3
.sym 63171 curr_col[6]
.sym 63176 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63188 $PACKER_VCC_NET
.sym 63194 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63195 u_vga.curr_col_SB_DFF_Q_9_D
.sym 63196 $PACKER_VCC_NET
.sym 63205 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63207 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63211 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63213 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63215 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63217 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63219 $nextpnr_ICESTORM_LC_8$O
.sym 63221 u_vga.curr_col_SB_DFF_Q_9_D
.sym 63225 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63227 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63231 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63233 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63234 $PACKER_VCC_NET
.sym 63237 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63239 $PACKER_VCC_NET
.sym 63240 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63243 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63245 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63246 $PACKER_VCC_NET
.sym 63249 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63251 $PACKER_VCC_NET
.sym 63252 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63255 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63257 $PACKER_VCC_NET
.sym 63258 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63261 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63264 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63270 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 63282 $PACKER_VCC_NET
.sym 63290 curr_col[8]
.sym 63291 curr_col[6]
.sym 63292 curr_col[2]
.sym 63293 curr_col[2]
.sym 63295 u_vga.curr_col_SB_DFF_Q_9_D
.sym 63296 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 63301 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63302 curr_col[3]
.sym 63303 curr_col[9]
.sym 63305 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63320 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 63334 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63339 $PACKER_VCC_NET
.sym 63341 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 63342 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 63344 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63348 $nextpnr_ICESTORM_LC_9$I3
.sym 63350 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 63354 $nextpnr_ICESTORM_LC_9$COUT
.sym 63357 $PACKER_VCC_NET
.sym 63358 $nextpnr_ICESTORM_LC_9$I3
.sym 63361 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 63364 $nextpnr_ICESTORM_LC_9$COUT
.sym 63417 curr_col[3]
.sym 63424 $PACKER_VCC_NET
.sym 63425 curr_col[7]
.sym 63426 curr_col[1]
.sym 63434 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63436 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63437 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63439 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63448 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63449 curr_col[7]
.sym 63451 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63454 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63455 u_vga.curr_col_SB_DFF_Q_9_D
.sym 63457 $PACKER_VCC_NET
.sym 63458 curr_col[5]
.sym 63459 curr_col[6]
.sym 63460 curr_col[1]
.sym 63461 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63462 curr_col[3]
.sym 63463 curr_col[2]
.sym 63465 $nextpnr_ICESTORM_LC_98$O
.sym 63468 u_vga.curr_col_SB_DFF_Q_9_D
.sym 63471 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63474 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63475 curr_col[1]
.sym 63477 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63480 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63481 curr_col[2]
.sym 63483 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63486 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63487 curr_col[3]
.sym 63489 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63491 $PACKER_VCC_NET
.sym 63492 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63493 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63495 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63498 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63499 curr_col[5]
.sym 63501 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63504 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63505 curr_col[6]
.sym 63507 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63509 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63510 $PACKER_VCC_NET
.sym 63511 curr_col[7]
.sym 63516 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 63529 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63532 curr_col[8]
.sym 63533 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63537 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63540 curr_col[5]
.sym 63541 HSYNC$SB_IO_OUT
.sym 63543 curr_col[9]
.sym 63551 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63558 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 63566 HSYNC_SB_LUT4_O_I2
.sym 63567 HSYNC_SB_LUT4_O_I3[2]
.sym 63568 $PACKER_VCC_NET
.sym 63570 HSYNC_SB_LUT4_O_I1
.sym 63580 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63584 curr_col[8]
.sym 63588 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 63590 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63592 curr_col[8]
.sym 63594 $nextpnr_ICESTORM_LC_99$I3
.sym 63596 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 63597 $PACKER_VCC_NET
.sym 63604 $nextpnr_ICESTORM_LC_99$I3
.sym 63619 HSYNC_SB_LUT4_O_I1
.sym 63621 HSYNC_SB_LUT4_O_I2
.sym 63622 HSYNC_SB_LUT4_O_I3[2]
.sym 63650 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 63681 curr_col[6]
.sym 63683 curr_col[8]
.sym 63693 curr_col[7]
.sym 63700 curr_col[5]
.sym 63703 curr_col[9]
.sym 63707 $PACKER_VCC_NET
.sym 63710 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63711 $nextpnr_ICESTORM_LC_102$O
.sym 63714 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63717 HSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63720 curr_col[5]
.sym 63723 HSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63726 curr_col[6]
.sym 63729 HSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 63732 curr_col[7]
.sym 63735 HSYNC_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 63737 $PACKER_VCC_NET
.sym 63738 curr_col[8]
.sym 63741 $nextpnr_ICESTORM_LC_103$I3
.sym 63744 curr_col[9]
.sym 63751 $nextpnr_ICESTORM_LC_103$I3
.sym 63783 $PACKER_VCC_NET
.sym 63909 $PACKER_VCC_NET
.sym 64038 HSYNC$SB_IO_OUT
.sym 64140 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64201 rgb[1]$SB_IO_OUT
.sym 66889 curr_col[5]
.sym 67018 curr_col[3]
.sym 67019 $PACKER_VCC_NET
.sym 67020 curr_col[8]
.sym 67021 curr_col[1]
.sym 67022 curr_col[2]
.sym 67024 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67026 curr_col[7]
.sym 67031 curr_col[6]
.sym 67049 curr_col[5]
.sym 67050 $nextpnr_ICESTORM_LC_108$O
.sym 67052 curr_col[1]
.sym 67056 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67058 curr_col[2]
.sym 67062 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67064 $PACKER_VCC_NET
.sym 67065 curr_col[3]
.sym 67068 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67070 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67071 $PACKER_VCC_NET
.sym 67074 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67076 $PACKER_VCC_NET
.sym 67077 curr_col[5]
.sym 67080 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67082 curr_col[6]
.sym 67083 $PACKER_VCC_NET
.sym 67086 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67088 curr_col[7]
.sym 67092 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI
.sym 67094 curr_col[8]
.sym 67095 $PACKER_VCC_NET
.sym 67112 curr_col[3]
.sym 67122 curr_col[7]
.sym 67123 $PACKER_VCC_NET
.sym 67125 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67136 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI
.sym 67168 curr_col[9]
.sym 67169 $PACKER_VCC_NET
.sym 67173 $nextpnr_ICESTORM_LC_109$I3
.sym 67175 $PACKER_VCC_NET
.sym 67176 curr_col[9]
.sym 67183 $nextpnr_ICESTORM_LC_109$I3
.sym 67264 curr_col[6]
.sym 67270 curr_col[8]
.sym 67276 curr_col[2]
.sym 67280 curr_col[7]
.sym 67281 $PACKER_VCC_NET
.sym 67283 curr_col[1]
.sym 67284 curr_col[5]
.sym 67285 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67288 curr_col[3]
.sym 67289 $PACKER_VCC_NET
.sym 67296 $nextpnr_ICESTORM_LC_15$O
.sym 67298 curr_col[1]
.sym 67302 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67305 curr_col[2]
.sym 67308 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67310 curr_col[3]
.sym 67311 $PACKER_VCC_NET
.sym 67314 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67317 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67320 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67322 $PACKER_VCC_NET
.sym 67323 curr_col[5]
.sym 67326 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67328 curr_col[6]
.sym 67329 $PACKER_VCC_NET
.sym 67332 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 67335 curr_col[7]
.sym 67338 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 67340 curr_col[8]
.sym 67341 $PACKER_VCC_NET
.sym 67382 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 67390 curr_col[9]
.sym 67407 $PACKER_VCC_NET
.sym 67419 $nextpnr_ICESTORM_LC_16$I3
.sym 67421 curr_col[9]
.sym 67422 $PACKER_VCC_NET
.sym 67429 $nextpnr_ICESTORM_LC_16$I3
.sym 68005 $PACKER_VCC_NET
.sym 68009 rgb[1]$SB_IO_OUT
.sym 68020 rgb[1]$SB_IO_OUT
.sym 68023 $PACKER_VCC_NET
.sym 68034 HSYNC$SB_IO_OUT
.sym 70219 VSYNC$SB_IO_OUT
.sym 70719 VSYNC$SB_IO_OUT
.sym 71207 VSYNC$SB_IO_OUT
.sym 71695 VSYNC$SB_IO_OUT
.sym 72018 clock_in$SB_IO_IN
.sym 75668 VSYNC$SB_IO_OUT
.sym 75671 HSYNC$SB_IO_OUT
.sym 75680 HSYNC$SB_IO_OUT
.sym 75683 VSYNC$SB_IO_OUT
.sym 75744 clock_in$SB_IO_IN
.sym 76896 clock_in$SB_IO_IN
.sym 78866 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 78868 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 78892 u_mypll.uut_PLL$nextnr_LOCK_lut_through_net
.sym 104324 locked$SB_IO_OUT
.sym 104360 u_counter.count[0]
.sym 104366 counter_clk_SB_LUT4_I0_O[0]
.sym 104367 counter_clk_SB_LUT4_I0_O[1]
.sym 104368 counter_clk_SB_LUT4_I0_O[2]
.sym 104369 counter_clk
.sym 104370 u_counter.count[2]
.sym 104371 u_counter.count[1]
.sym 104372 u_counter.count[0]
.sym 104375 u_counter.count[1]
.sym 104376 u_counter.count[0]
.sym 104377 u_counter.count[6]
.sym 104378 u_counter.count[5]
.sym 104379 u_counter.count[4]
.sym 104380 u_counter.count[3]
.sym 104389 u_counter.count[14]
.sym 104390 u_counter.count[13]
.sym 104391 u_counter.count[12]
.sym 104392 u_counter.count[11]
.sym 104406 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 104407 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 104408 counter_clk_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 104409 u_counter.count[10]
.sym 104410 u_counter.count[9]
.sym 104411 u_counter.count[8]
.sym 104412 u_counter.count[7]
.sym 105314 u_counter.count[0]
.sym 105319 u_counter.count[1]
.sym 105323 u_counter.count[2]
.sym 105324 u_counter.count_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 105327 u_counter.count[3]
.sym 105328 u_counter.count_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 105331 u_counter.count[4]
.sym 105332 u_counter.count_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 105335 u_counter.count[5]
.sym 105336 u_counter.count_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 105339 u_counter.count[6]
.sym 105340 u_counter.count_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 105343 u_counter.count[7]
.sym 105344 u_counter.count_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 105347 u_counter.count[8]
.sym 105348 u_counter.count_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 105351 u_counter.count[9]
.sym 105352 u_counter.count_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 105355 u_counter.count[10]
.sym 105356 u_counter.count_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 105359 u_counter.count[11]
.sym 105360 u_counter.count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 105363 u_counter.count[12]
.sym 105364 u_counter.count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 105367 u_counter.count[13]
.sym 105368 u_counter.count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 105371 u_counter.count[14]
.sym 105372 u_counter.count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 105375 u_counter.count[15]
.sym 105376 u_counter.count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 105379 u_counter.count[16]
.sym 105380 u_counter.count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 105383 u_counter.count[17]
.sym 105384 u_counter.count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 105387 u_counter.count[18]
.sym 105388 u_counter.count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105391 counter_clk
.sym 105392 counter_clk_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105401 u_counter.count[18]
.sym 105402 u_counter.count[17]
.sym 105403 u_counter.count[16]
.sym 105404 u_counter.count[15]
.sym 107842 curr_col[0]
.sym 107846 curr_col[1]
.sym 107850 curr_col[2]
.sym 107854 curr_col[3]
.sym 107858 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107862 curr_col[5]
.sym 107866 curr_col[6]
.sym 107870 curr_col[7]
.sym 107874 curr_col[8]
.sym 107875 $PACKER_VCC_NET
.sym 107878 curr_col[9]
.sym 107879 $PACKER_VCC_NET
.sym 107884 $nextpnr_ICESTORM_LC_82$I3
.sym 107938 curr_col[1]
.sym 107942 curr_col[2]
.sym 107943 $PACKER_VCC_NET
.sym 107946 curr_col[3]
.sym 107947 $PACKER_VCC_NET
.sym 107950 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107954 curr_col[5]
.sym 107955 $PACKER_VCC_NET
.sym 107958 curr_col[6]
.sym 107962 curr_col[7]
.sym 107963 $PACKER_VCC_NET
.sym 107966 curr_col[8]
.sym 107967 $PACKER_VCC_NET
.sym 107970 curr_col[9]
.sym 107971 $PACKER_VCC_NET
.sym 107976 $nextpnr_ICESTORM_LC_84$I3
.sym 108002 curr_col[0]
.sym 108006 curr_col[1]
.sym 108010 curr_col[2]
.sym 108014 curr_col[3]
.sym 108015 $PACKER_VCC_NET
.sym 108018 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108019 $PACKER_VCC_NET
.sym 108022 curr_col[5]
.sym 108023 $PACKER_VCC_NET
.sym 108026 curr_col[6]
.sym 108030 curr_col[7]
.sym 108031 $PACKER_VCC_NET
.sym 108034 curr_col[8]
.sym 108035 $PACKER_VCC_NET
.sym 108038 curr_col[9]
.sym 108039 $PACKER_VCC_NET
.sym 108044 $nextpnr_ICESTORM_LC_14$I3
.sym 108774 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 108775 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 108776 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 108789 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 108802 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 108806 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 108807 $PACKER_VCC_NET
.sym 108809 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 108810 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 108811 $PACKER_VCC_NET
.sym 108812 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 108814 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 108818 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 108822 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108823 $PACKER_VCC_NET
.sym 108827 $PACKER_VCC_NET
.sym 108831 $PACKER_VCC_NET
.sym 108835 $PACKER_VCC_NET
.sym 108839 $PACKER_VCC_NET
.sym 108843 $PACKER_VCC_NET
.sym 108847 $PACKER_VCC_NET
.sym 108851 $PACKER_VCC_NET
.sym 108855 $PACKER_VCC_NET
.sym 108859 $PACKER_VCC_NET
.sym 108863 $PACKER_VCC_NET
.sym 108867 $PACKER_VCC_NET
.sym 108871 $PACKER_VCC_NET
.sym 108875 $PACKER_VCC_NET
.sym 108879 $PACKER_VCC_NET
.sym 108883 $PACKER_VCC_NET
.sym 108887 $PACKER_VCC_NET
.sym 108891 $PACKER_VCC_NET
.sym 108895 $PACKER_VCC_NET
.sym 108899 $PACKER_VCC_NET
.sym 108903 $PACKER_VCC_NET
.sym 108907 $PACKER_VCC_NET
.sym 108910 $PACKER_VCC_NET
.sym 108912 $nextpnr_ICESTORM_LC_105$I3
.sym 108915 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 108916 $nextpnr_ICESTORM_LC_105$COUT
.sym 108930 curr_col[3]
.sym 108934 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108938 curr_col[5]
.sym 108942 curr_col[6]
.sym 108943 $PACKER_VCC_NET
.sym 108946 curr_col[7]
.sym 108947 $PACKER_VCC_NET
.sym 108950 curr_col[8]
.sym 108951 $PACKER_VCC_NET
.sym 108954 curr_col[9]
.sym 108955 $PACKER_VCC_NET
.sym 108957 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 108958 curr_col[2]
.sym 108959 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 108960 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 108962 curr_col[0]
.sym 108966 curr_col[1]
.sym 108970 curr_col[2]
.sym 108971 $PACKER_VCC_NET
.sym 108974 curr_col[3]
.sym 108978 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108979 $PACKER_VCC_NET
.sym 108982 curr_col[5]
.sym 108986 curr_col[6]
.sym 108987 $PACKER_VCC_NET
.sym 108990 curr_col[7]
.sym 108991 $PACKER_VCC_NET
.sym 108994 curr_col[8]
.sym 108995 $PACKER_VCC_NET
.sym 108998 curr_col[9]
.sym 109002 curr_col[2]
.sym 109003 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 109004 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109026 curr_col[1]
.sym 109030 curr_col[2]
.sym 109034 curr_col[3]
.sym 109035 $PACKER_VCC_NET
.sym 109038 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109042 curr_col[5]
.sym 109046 curr_col[6]
.sym 109047 $PACKER_VCC_NET
.sym 109050 curr_col[7]
.sym 109051 $PACKER_VCC_NET
.sym 109054 curr_col[8]
.sym 109058 curr_col[9]
.sym 109059 $PACKER_VCC_NET
.sym 109064 $nextpnr_ICESTORM_LC_27$I3
.sym 109570 u_screen_gen.u_green_lane.y[2]
.sym 109574 u_screen_gen.u_green_lane.y[3]
.sym 109575 $PACKER_VCC_NET
.sym 109578 u_screen_gen.u_green_lane.y[4]
.sym 109582 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 109584 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 109586 u_screen_gen.u_green_lane.y[6]
.sym 109590 u_screen_gen.u_green_lane.y[7]
.sym 109594 u_screen_gen.u_green_lane.y[8]
.sym 109598 u_screen_gen.u_green_lane.y[9]
.sym 109599 $PACKER_VCC_NET
.sym 109602 $PACKER_VCC_NET
.sym 109604 $nextpnr_ICESTORM_LC_29$I3
.sym 109608 $nextpnr_ICESTORM_LC_29$COUT
.sym 109609 $PACKER_VCC_NET
.sym 109615 curr_row[6]
.sym 109616 u_screen_gen.u_green_lane.y[6]
.sym 109618 curr_row[3]
.sym 109619 u_screen_gen.u_green_lane.y[3]
.sym 109620 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 109629 curr_row[8]
.sym 109630 u_screen_gen.u_green_lane.y[8]
.sym 109631 curr_row[4]
.sym 109632 u_screen_gen.u_green_lane.y[4]
.sym 109634 curr_row[0]
.sym 109639 curr_row[1]
.sym 109643 curr_row[2]
.sym 109644 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109647 curr_row[3]
.sym 109648 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109651 curr_row[4]
.sym 109652 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109655 curr_row[5]
.sym 109656 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109659 curr_row[6]
.sym 109660 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109663 curr_row[7]
.sym 109664 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109667 curr_row[8]
.sym 109668 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109671 curr_row[9]
.sym 109672 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109676 $nextpnr_ICESTORM_LC_64$I3
.sym 109678 curr_row[1]
.sym 109679 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 109680 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 109695 curr_row[0]
.sym 109696 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 109729 u_vga.curr_col_SB_DFF_Q_9_D
.sym 109733 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 109740 curr_col[0]
.sym 109741 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 109749 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 109757 u_vga.curr_col_SB_DFF_Q_5_D[0]
.sym 109758 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 109759 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 109760 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 109762 curr_col[0]
.sym 109767 curr_col[1]
.sym 109768 curr_col[0]
.sym 109771 curr_col[2]
.sym 109772 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 109775 curr_col[3]
.sym 109776 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 109779 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109780 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 109783 curr_col[5]
.sym 109784 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 109787 curr_col[6]
.sym 109788 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109791 curr_col[7]
.sym 109792 u_vga.curr_col_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109795 curr_col[8]
.sym 109796 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109799 curr_col[9]
.sym 109800 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109804 $nextpnr_ICESTORM_LC_107$I3
.sym 109810 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[0]
.sym 109811 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[1]
.sym 109812 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 109823 curr_col[0]
.sym 109824 u_vga.curr_col_SB_DFF_Q_8_D[1]
.sym 109826 curr_col[7]
.sym 109830 curr_col[8]
.sym 109831 $PACKER_VCC_NET
.sym 109834 curr_col[9]
.sym 109840 $nextpnr_ICESTORM_LC_53$I3
.sym 109847 u_vga.curr_col_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 109848 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 109855 u_vga.curr_col_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 109856 u_vga.curr_col_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 109858 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109862 $PACKER_VCC_NET
.sym 109863 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109867 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109870 $PACKER_VCC_NET
.sym 109871 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109875 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109879 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109883 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 109888 $nextpnr_ICESTORM_LC_55$I3
.sym 109889 curr_col[9]
.sym 109890 curr_col[8]
.sym 109891 curr_col[7]
.sym 109892 curr_col[6]
.sym 109895 curr_col[3]
.sym 109896 curr_col[2]
.sym 109899 curr_col[0]
.sym 109900 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109903 curr_col[1]
.sym 109904 curr_col[0]
.sym 109906 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 109907 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 109908 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 109922 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109927 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109930 $PACKER_VCC_NET
.sym 109931 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109935 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109939 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109943 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109946 $PACKER_VCC_NET
.sym 109947 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109951 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 109956 $nextpnr_ICESTORM_LC_23$I3
.sym 109986 curr_col[2]
.sym 109990 curr_col[3]
.sym 109991 $PACKER_VCC_NET
.sym 109994 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109995 $PACKER_VCC_NET
.sym 109998 curr_col[5]
.sym 110002 curr_col[6]
.sym 110003 $PACKER_VCC_NET
.sym 110006 curr_col[7]
.sym 110010 curr_col[8]
.sym 110014 curr_col[9]
.sym 110015 $PACKER_VCC_NET
.sym 110020 $nextpnr_ICESTORM_LC_59$I3
.sym 110530 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110535 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110536 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110538 $PACKER_VCC_NET
.sym 110539 u_screen_gen.u_green_lane.y[2]
.sym 110540 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 110543 u_screen_gen.u_green_lane.y[3]
.sym 110544 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 110547 u_screen_gen.u_green_lane.y[4]
.sym 110548 u_screen_gen.u_green_lane.y_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 110551 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 110552 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110555 u_screen_gen.u_green_lane.y[6]
.sym 110556 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 110559 u_screen_gen.u_green_lane.y[7]
.sym 110560 u_screen_gen.u_green_lane.y_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 110563 u_screen_gen.u_green_lane.y[8]
.sym 110564 u_screen_gen.u_green_lane.y_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 110567 u_screen_gen.u_green_lane.y[9]
.sym 110568 u_screen_gen.u_green_lane.y_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110570 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110571 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 110572 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110573 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 110574 curr_row[5]
.sym 110575 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[2]
.sym 110576 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_I2[3]
.sym 110577 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 110584 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 110585 curr_row[9]
.sym 110586 u_screen_gen.u_green_lane.y[9]
.sym 110587 curr_row[7]
.sym 110588 u_screen_gen.u_green_lane.y[7]
.sym 110589 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 110594 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 110597 curr_row[1]
.sym 110598 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 110599 $PACKER_VCC_NET
.sym 110600 curr_row[0]
.sym 110602 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 110605 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110606 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 110608 u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 110609 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110610 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 110611 $PACKER_VCC_NET
.sym 110612 u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 110613 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110614 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 110615 $PACKER_VCC_NET
.sym 110616 u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 110617 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110618 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 110619 $PACKER_VCC_NET
.sym 110620 u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 110621 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110622 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 110623 $PACKER_VCC_NET
.sym 110624 u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 110625 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110626 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 110627 $PACKER_VCC_NET
.sym 110628 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 110630 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110634 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 110635 $PACKER_VCC_NET
.sym 110639 $PACKER_VCC_NET
.sym 110643 $PACKER_VCC_NET
.sym 110647 $PACKER_VCC_NET
.sym 110651 $PACKER_VCC_NET
.sym 110655 $PACKER_VCC_NET
.sym 110659 $PACKER_VCC_NET
.sym 110663 $PACKER_VCC_NET
.sym 110667 $PACKER_VCC_NET
.sym 110671 $PACKER_VCC_NET
.sym 110675 $PACKER_VCC_NET
.sym 110679 $PACKER_VCC_NET
.sym 110683 $PACKER_VCC_NET
.sym 110687 $PACKER_VCC_NET
.sym 110691 $PACKER_VCC_NET
.sym 110695 $PACKER_VCC_NET
.sym 110699 $PACKER_VCC_NET
.sym 110703 $PACKER_VCC_NET
.sym 110707 $PACKER_VCC_NET
.sym 110711 $PACKER_VCC_NET
.sym 110715 $PACKER_VCC_NET
.sym 110719 $PACKER_VCC_NET
.sym 110722 $PACKER_VCC_NET
.sym 110724 $nextpnr_ICESTORM_LC_66$I3
.sym 110726 curr_row[2]
.sym 110727 u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 110728 $nextpnr_ICESTORM_LC_66$COUT
.sym 110729 curr_col[9]
.sym 110730 curr_col[8]
.sym 110731 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 110732 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[3]
.sym 110735 u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110736 u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110754 u_vga.curr_col_SB_DFF_Q_9_D
.sym 110759 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110762 $PACKER_VCC_NET
.sym 110763 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110766 $PACKER_VCC_NET
.sym 110767 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110770 $PACKER_VCC_NET
.sym 110771 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110775 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110778 $PACKER_VCC_NET
.sym 110779 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110782 $PACKER_VCC_NET
.sym 110783 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110787 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110791 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 110796 $nextpnr_ICESTORM_LC_93$I3
.sym 110807 curr_col[5]
.sym 110808 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110810 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 110811 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 110812 u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O[2]
.sym 110818 u_vga.curr_col_SB_DFF_Q_9_D
.sym 110822 $PACKER_VCC_NET
.sym 110823 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110826 $PACKER_VCC_NET
.sym 110827 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110830 $PACKER_VCC_NET
.sym 110831 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110835 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110838 $PACKER_VCC_NET
.sym 110839 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110843 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110847 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110851 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110855 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 110860 $nextpnr_ICESTORM_LC_38$I3
.sym 110861 curr_col[6]
.sym 110862 curr_col[5]
.sym 110863 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110864 curr_col[9]
.sym 110865 curr_col[5]
.sym 110866 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110867 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 110868 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 110870 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 110871 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 110872 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 110874 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 110875 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 110876 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 110878 curr_col[1]
.sym 110879 curr_col[0]
.sym 110880 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110882 u_vga.curr_col_SB_DFF_Q_9_D
.sym 110887 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110891 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110894 $PACKER_VCC_NET
.sym 110895 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110898 $PACKER_VCC_NET
.sym 110899 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110902 $PACKER_VCC_NET
.sym 110903 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110907 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110910 $PACKER_VCC_NET
.sym 110911 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110914 $PACKER_VCC_NET
.sym 110915 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110919 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 110924 $nextpnr_ICESTORM_LC_36$I3
.sym 110926 curr_col[7]
.sym 110927 curr_col[6]
.sym 110928 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110946 curr_col[0]
.sym 110950 curr_col[1]
.sym 110951 $PACKER_VCC_NET
.sym 110954 curr_col[2]
.sym 110955 $PACKER_VCC_NET
.sym 110958 curr_col[3]
.sym 110959 $PACKER_VCC_NET
.sym 110962 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110963 $PACKER_VCC_NET
.sym 110966 curr_col[5]
.sym 110970 curr_col[6]
.sym 110971 $PACKER_VCC_NET
.sym 110974 curr_col[7]
.sym 110975 $PACKER_VCC_NET
.sym 110978 curr_col[8]
.sym 110979 $PACKER_VCC_NET
.sym 110982 curr_col[9]
.sym 110986 $PACKER_VCC_NET
.sym 110988 $nextpnr_ICESTORM_LC_42$I3
.sym 110989 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110990 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110991 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 110992 $nextpnr_ICESTORM_LC_42$COUT
.sym 111458 curr_row[0]
.sym 111459 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 111460 $PACKER_VCC_NET
.sym 111462 curr_row[1]
.sym 111463 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 111466 curr_row[2]
.sym 111467 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 111468 u_screen_gen.u_green_lane.y[2]
.sym 111470 curr_row[3]
.sym 111471 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 111472 u_screen_gen.u_green_lane.y[3]
.sym 111474 curr_row[4]
.sym 111475 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.sym 111476 u_screen_gen.u_green_lane.y[4]
.sym 111478 curr_row[5]
.sym 111479 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 111482 curr_row[6]
.sym 111483 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111484 u_screen_gen.u_green_lane.y[6]
.sym 111486 curr_row[7]
.sym 111487 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111488 u_screen_gen.u_green_lane.y[7]
.sym 111490 curr_row[8]
.sym 111491 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111492 u_screen_gen.u_green_lane.y[8]
.sym 111494 curr_row[9]
.sym 111495 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 111496 u_screen_gen.u_green_lane.y[9]
.sym 111500 $nextpnr_ICESTORM_LC_101$I3
.sym 111505 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111516 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 111517 u_screen_gen.u_green_lane.y[2]
.sym 111518 curr_row[2]
.sym 111519 curr_row[1]
.sym 111520 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 111522 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111526 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111528 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 111530 u_screen_gen.u_green_lane.y[2]
.sym 111531 $PACKER_VCC_NET
.sym 111534 u_screen_gen.u_green_lane.y[3]
.sym 111535 $PACKER_VCC_NET
.sym 111538 u_screen_gen.u_green_lane.y[4]
.sym 111539 $PACKER_VCC_NET
.sym 111540 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111542 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 111544 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111546 u_screen_gen.u_green_lane.y[6]
.sym 111547 $PACKER_VCC_NET
.sym 111548 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111550 u_screen_gen.u_green_lane.y[7]
.sym 111551 $PACKER_VCC_NET
.sym 111552 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111554 u_screen_gen.u_green_lane.y[8]
.sym 111555 $PACKER_VCC_NET
.sym 111556 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111558 u_screen_gen.u_green_lane.y[9]
.sym 111559 $PACKER_VCC_NET
.sym 111560 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3
.sym 111564 $nextpnr_ICESTORM_LC_11$I3
.sym 111565 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 111566 rgb_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 111567 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 111568 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 111586 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 111587 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 111588 curr_row[0]
.sym 111590 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 111591 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 111594 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D
.sym 111595 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 111598 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O
.sym 111599 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 111600 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D
.sym 111602 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 111603 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 111606 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 111607 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111610 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 111611 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111614 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 111615 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111618 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 111619 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111622 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0
.sym 111623 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 111626 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111627 $PACKER_VCC_NET
.sym 111630 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111631 $PACKER_VCC_NET
.sym 111634 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111635 $PACKER_VCC_NET
.sym 111638 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111639 $PACKER_VCC_NET
.sym 111642 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111643 $PACKER_VCC_NET
.sym 111646 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111647 $PACKER_VCC_NET
.sym 111650 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111651 $PACKER_VCC_NET
.sym 111654 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111655 $PACKER_VCC_NET
.sym 111658 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111659 $PACKER_VCC_NET
.sym 111662 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111663 $PACKER_VCC_NET
.sym 111666 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111667 $PACKER_VCC_NET
.sym 111670 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111671 $PACKER_VCC_NET
.sym 111674 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111675 $PACKER_VCC_NET
.sym 111678 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111679 $PACKER_VCC_NET
.sym 111682 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111683 $PACKER_VCC_NET
.sym 111686 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111687 $PACKER_VCC_NET
.sym 111690 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111691 $PACKER_VCC_NET
.sym 111694 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111695 $PACKER_VCC_NET
.sym 111698 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111699 $PACKER_VCC_NET
.sym 111702 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111703 $PACKER_VCC_NET
.sym 111706 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111707 $PACKER_VCC_NET
.sym 111710 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 111711 $PACKER_VCC_NET
.sym 111712 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 111716 $nextpnr_ICESTORM_LC_21$I3
.sym 111721 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 111722 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 111723 u_screen_gen.u_green_lane.y_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 111724 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 111735 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111736 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111746 u_vga.curr_col_SB_DFF_Q_9_D
.sym 111751 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111755 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111758 $PACKER_VCC_NET
.sym 111759 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111763 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111767 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111770 $PACKER_VCC_NET
.sym 111771 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111775 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111779 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111783 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 111788 $nextpnr_ICESTORM_LC_57$I3
.sym 111794 curr_col[9]
.sym 111795 curr_col[8]
.sym 111796 curr_col[7]
.sym 111810 u_vga.curr_col_SB_DFF_Q_9_D
.sym 111814 $PACKER_VCC_NET
.sym 111815 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111819 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111823 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111826 $PACKER_VCC_NET
.sym 111827 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111831 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111834 $PACKER_VCC_NET
.sym 111835 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111838 $PACKER_VCC_NET
.sym 111839 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111843 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111847 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 111852 $nextpnr_ICESTORM_LC_48$I3
.sym 111853 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111854 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111855 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111856 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111858 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111859 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111860 rgb_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 111862 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111863 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111864 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111874 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111879 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111883 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111887 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111891 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111895 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111898 $PACKER_VCC_NET
.sym 111899 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111902 $PACKER_VCC_NET
.sym 111903 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111907 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 111912 $nextpnr_ICESTORM_LC_61$I3
.sym 111914 rgb_SB_LUT4_O_3_I1[0]
.sym 111915 rgb_SB_LUT4_O_4_I3[1]
.sym 111916 rgb_SB_LUT4_O_3_I1[3]
.sym 111919 rgb_SB_LUT4_O_4_I2[0]
.sym 111920 rgb_SB_LUT4_O_3_I1[3]
.sym 111922 rgb_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111923 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111924 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 111927 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111928 rgb_SB_LUT4_O_4_I3[1]
.sym 111929 rgb_SB_LUT4_O_4_I2[0]
.sym 111930 rgb_SB_LUT4_O_3_I1[1]
.sym 111931 rgb_SB_LUT4_O_3_I1[2]
.sym 111932 rgb_SB_LUT4_O_3_I1[3]
.sym 111933 rgb_SB_LUT4_O_3_I1[0]
.sym 111934 rgb_SB_LUT4_O_3_I1[1]
.sym 111935 rgb_SB_LUT4_O_3_I1[2]
.sym 111936 rgb_SB_LUT4_O_3_I1[3]
.sym 112450 curr_row[1]
.sym 112454 curr_row[2]
.sym 112458 curr_row[3]
.sym 112459 $PACKER_VCC_NET
.sym 112462 curr_row[4]
.sym 112466 curr_row[5]
.sym 112467 $PACKER_VCC_NET
.sym 112470 curr_row[6]
.sym 112474 curr_row[7]
.sym 112478 curr_row[8]
.sym 112482 curr_row[9]
.sym 112483 $PACKER_VCC_NET
.sym 112488 $nextpnr_ICESTORM_LC_80$I3
.sym 112514 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 112518 $PACKER_VCC_NET
.sym 112519 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 112520 curr_row[1]
.sym 112523 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 112524 curr_row[2]
.sym 112526 $PACKER_VCC_NET
.sym 112527 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 112528 curr_row[3]
.sym 112531 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 112532 curr_row[4]
.sym 112534 $PACKER_VCC_NET
.sym 112535 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112536 curr_row[5]
.sym 112538 $PACKER_VCC_NET
.sym 112539 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112540 curr_row[6]
.sym 112542 $PACKER_VCC_NET
.sym 112543 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112544 curr_row[7]
.sym 112546 $PACKER_VCC_NET
.sym 112547 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112548 curr_row[8]
.sym 112551 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 112552 curr_row[9]
.sym 112556 $nextpnr_ICESTORM_LC_7$I3
.sym 112578 curr_row[5]
.sym 112582 curr_row[6]
.sym 112586 curr_row[7]
.sym 112590 curr_row[8]
.sym 112594 curr_row[9]
.sym 112595 $PACKER_VCC_NET
.sym 112600 $nextpnr_ICESTORM_LC_68$I3
.sym 112610 curr_row[0]
.sym 112614 curr_row[1]
.sym 112615 $PACKER_VCC_NET
.sym 112618 curr_row[2]
.sym 112622 curr_row[3]
.sym 112623 $PACKER_VCC_NET
.sym 112626 curr_row[4]
.sym 112630 curr_row[5]
.sym 112631 $PACKER_VCC_NET
.sym 112634 curr_row[6]
.sym 112638 curr_row[7]
.sym 112639 $PACKER_VCC_NET
.sym 112642 curr_row[8]
.sym 112643 $PACKER_VCC_NET
.sym 112646 curr_row[9]
.sym 112647 $PACKER_VCC_NET
.sym 112652 $nextpnr_ICESTORM_LC_51$I3
.sym 112674 curr_col[0]
.sym 112678 curr_col[1]
.sym 112679 $PACKER_VCC_NET
.sym 112682 curr_col[2]
.sym 112686 curr_col[3]
.sym 112690 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 112691 $PACKER_VCC_NET
.sym 112694 curr_col[5]
.sym 112698 curr_col[6]
.sym 112699 $PACKER_VCC_NET
.sym 112702 curr_col[7]
.sym 112703 $PACKER_VCC_NET
.sym 112706 curr_col[8]
.sym 112707 $PACKER_VCC_NET
.sym 112710 curr_col[9]
.sym 112711 $PACKER_VCC_NET
.sym 112716 $nextpnr_ICESTORM_LC_91$I3
.sym 112738 curr_col[0]
.sym 112742 curr_col[1]
.sym 112743 $PACKER_VCC_NET
.sym 112746 curr_col[2]
.sym 112747 $PACKER_VCC_NET
.sym 112750 curr_col[3]
.sym 112751 $PACKER_VCC_NET
.sym 112754 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 112755 $PACKER_VCC_NET
.sym 112758 curr_col[5]
.sym 112762 curr_col[6]
.sym 112766 curr_col[7]
.sym 112767 $PACKER_VCC_NET
.sym 112770 curr_col[8]
.sym 112771 $PACKER_VCC_NET
.sym 112774 curr_col[9]
.sym 112775 $PACKER_VCC_NET
.sym 112777 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 112778 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 112779 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 112780 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 112783 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 112784 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 112787 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.sym 112788 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 112791 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 112792 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 112795 curr_col[2]
.sym 112796 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 112798 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112799 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 112800 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 112802 u_vga.curr_col_SB_DFF_Q_9_D
.sym 112806 $PACKER_VCC_NET
.sym 112807 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112811 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112814 $PACKER_VCC_NET
.sym 112815 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112819 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112823 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112826 $PACKER_VCC_NET
.sym 112827 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112831 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112834 $PACKER_VCC_NET
.sym 112835 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112839 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 112844 $nextpnr_ICESTORM_LC_34$I3
.sym 112869 rgb_SB_LUT4_O_I0[0]
.sym 112870 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 112871 rgb_SB_LUT4_O_3_I1[0]
.sym 112872 rgb_SB_LUT4_O_I0[3]
.sym 112881 rgb_SB_LUT4_O_I0[0]
.sym 112882 rgb_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112883 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 112884 rgb_SB_LUT4_O_I0[3]
.sym 112891 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 112892 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 112893 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 112894 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 112895 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 112896 rgb_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 112909 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I0
.sym 112910 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I1
.sym 112911 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I2
.sym 112912 rgb_SB_LUT4_O_I0_SB_LUT4_O_1_I3
.sym 113378 curr_row[1]
.sym 113382 curr_row[2]
.sym 113386 curr_row[3]
.sym 113390 curr_row[4]
.sym 113391 $PACKER_VCC_NET
.sym 113394 curr_row[5]
.sym 113398 curr_row[6]
.sym 113402 curr_row[7]
.sym 113403 $PACKER_VCC_NET
.sym 113406 curr_row[8]
.sym 113407 $PACKER_VCC_NET
.sym 113410 curr_row[9]
.sym 113411 $PACKER_VCC_NET
.sym 113416 $nextpnr_ICESTORM_LC_46$I3
.sym 113442 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 113447 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 113451 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 113454 $PACKER_VCC_NET
.sym 113455 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 113459 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113462 $PACKER_VCC_NET
.sym 113463 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113466 $PACKER_VCC_NET
.sym 113467 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113470 $PACKER_VCC_NET
.sym 113471 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113475 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 113480 $nextpnr_ICESTORM_LC_74$I3
.sym 113483 curr_row[3]
.sym 113484 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 113497 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 113498 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 113499 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 113500 rgb_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 113506 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 113510 $PACKER_VCC_NET
.sym 113511 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 113514 $PACKER_VCC_NET
.sym 113515 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 113519 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 113523 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 113527 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113530 $PACKER_VCC_NET
.sym 113531 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113535 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113539 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113543 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 113547 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 113548 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 113567 curr_row[0]
.sym 113568 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 113570 curr_row[2]
.sym 113574 curr_row[3]
.sym 113578 curr_row[4]
.sym 113582 curr_row[5]
.sym 113586 curr_row[6]
.sym 113587 $PACKER_VCC_NET
.sym 113590 curr_row[7]
.sym 113591 $PACKER_VCC_NET
.sym 113594 curr_row[8]
.sym 113595 $PACKER_VCC_NET
.sym 113598 curr_row[9]
.sym 113599 $PACKER_VCC_NET
.sym 113604 $nextpnr_ICESTORM_LC_86$I3
.sym 113618 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 113619 curr_row[5]
.sym 113620 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 113622 curr_row[5]
.sym 113623 curr_row[3]
.sym 113624 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113627 curr_row[4]
.sym 113628 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113634 u_vga.curr_col_SB_DFF_Q_9_D
.sym 113639 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113642 $PACKER_VCC_NET
.sym 113643 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113647 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113650 $PACKER_VCC_NET
.sym 113651 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113655 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113659 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113663 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113667 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113671 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 113676 $nextpnr_ICESTORM_LC_78$I3
.sym 113678 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1
.sym 113679 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2
.sym 113680 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 113687 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 113688 u_vga.curr_col_SB_DFF_Q_5_D_SB_LUT4_I0_O[2]
.sym 113698 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113702 $PACKER_VCC_NET
.sym 113703 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113706 $PACKER_VCC_NET
.sym 113707 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113710 $PACKER_VCC_NET
.sym 113711 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113714 $PACKER_VCC_NET
.sym 113715 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113719 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113723 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113727 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 113731 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 113736 $nextpnr_ICESTORM_LC_31$I3
.sym 113753 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113754 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 113755 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 113756 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 113757 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0
.sym 113758 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 113759 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113760 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 113762 curr_col[2]
.sym 113766 curr_col[3]
.sym 113770 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 113771 $PACKER_VCC_NET
.sym 113774 curr_col[5]
.sym 113778 curr_col[6]
.sym 113782 curr_col[7]
.sym 113783 $PACKER_VCC_NET
.sym 113786 curr_col[8]
.sym 113787 $PACKER_VCC_NET
.sym 113790 curr_col[9]
.sym 113791 $PACKER_VCC_NET
.sym 113796 $nextpnr_ICESTORM_LC_111$I3
.sym 113802 curr_col[9]
.sym 113803 curr_col[8]
.sym 113804 curr_col[1]
.sym 113815 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 113816 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 113826 curr_col[0]
.sym 113830 curr_col[1]
.sym 113831 $PACKER_VCC_NET
.sym 113834 curr_col[2]
.sym 113838 curr_col[3]
.sym 113842 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 113843 $PACKER_VCC_NET
.sym 113846 curr_col[5]
.sym 113850 curr_col[6]
.sym 113854 curr_col[7]
.sym 113855 $PACKER_VCC_NET
.sym 113858 curr_col[8]
.sym 113862 curr_col[9]
.sym 113863 $PACKER_VCC_NET
.sym 113868 $nextpnr_ICESTORM_LC_40$I3
.sym 114338 curr_row[1]
.sym 114342 curr_row[2]
.sym 114346 curr_row[3]
.sym 114350 curr_row[4]
.sym 114351 $PACKER_VCC_NET
.sym 114354 curr_row[5]
.sym 114358 curr_row[6]
.sym 114359 $PACKER_VCC_NET
.sym 114362 curr_row[7]
.sym 114366 curr_row[8]
.sym 114370 curr_row[9]
.sym 114371 $PACKER_VCC_NET
.sym 114376 $nextpnr_ICESTORM_LC_72$I3
.sym 114402 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 114407 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 114410 $PACKER_VCC_NET
.sym 114411 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 114415 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 114418 $PACKER_VCC_NET
.sym 114419 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114423 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114426 $PACKER_VCC_NET
.sym 114427 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114430 $PACKER_VCC_NET
.sym 114431 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114435 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 114440 $nextpnr_ICESTORM_LC_70$I3
.sym 114449 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 114450 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114451 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114452 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 114455 curr_row[6]
.sym 114456 curr_row[4]
.sym 114466 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_CARRY_I0_CI
.sym 114471 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_CI_SB_CARRY_CO_I1
.sym 114474 $PACKER_VCC_NET
.sym 114475 u_screen_gen.u_green_lane.y_SB_DFFE_Q_6_D_SB_CARRY_I0_I1
.sym 114479 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_I1
.sym 114482 $PACKER_VCC_NET
.sym 114483 u_screen_gen.u_green_lane.y_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_I1
.sym 114487 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114491 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114495 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114499 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114503 VSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 114508 $nextpnr_ICESTORM_LC_95$I3
.sym 114515 curr_row[1]
.sym 114516 curr_row[0]
.sym 114530 curr_row[1]
.sym 114534 curr_row[2]
.sym 114538 curr_row[3]
.sym 114542 curr_row[4]
.sym 114546 curr_row[5]
.sym 114547 $PACKER_VCC_NET
.sym 114550 curr_row[6]
.sym 114551 $PACKER_VCC_NET
.sym 114554 curr_row[7]
.sym 114555 $PACKER_VCC_NET
.sym 114558 curr_row[8]
.sym 114559 $PACKER_VCC_NET
.sym 114562 curr_row[9]
.sym 114563 $PACKER_VCC_NET
.sym 114566 $PACKER_VCC_NET
.sym 114568 $nextpnr_ICESTORM_LC_97$I3
.sym 114570 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 114571 curr_row[5]
.sym 114572 $nextpnr_ICESTORM_LC_97$COUT
.sym 114573 curr_row[5]
.sym 114574 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 114575 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 114576 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 114583 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 114584 curr_row[4]
.sym 114590 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1
.sym 114591 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 114592 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 114597 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 114598 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 114599 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 114600 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 114611 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 114612 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 114618 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[0]
.sym 114619 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 114620 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2[2]
.sym 114625 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 114626 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 114627 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 114628 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 114638 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 114639 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114640 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 114641 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 114642 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 114643 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 114644 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[3]
.sym 114645 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 114646 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 114647 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114648 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 114663 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O[0]
.sym 114664 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 114665 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 114666 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 114667 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 114668 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 114671 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 114672 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114677 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114678 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 114679 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114680 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 114681 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114682 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 114683 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114684 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 114685 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0
.sym 114686 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 114687 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 114688 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114689 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 114690 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 114691 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114692 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 114693 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 114694 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 114695 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 114696 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114697 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 114698 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0
.sym 114699 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 114700 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 114701 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 114702 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 114703 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 114704 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 114707 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 114708 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 114709 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 114710 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 114711 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 114712 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114713 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[0]
.sym 114714 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[1]
.sym 114715 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[2]
.sym 114716 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I0_SB_LUT4_I1_O[3]
.sym 114719 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 114720 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 114722 u_vga.curr_col_SB_DFF_Q_9_D
.sym 114726 $PACKER_VCC_NET
.sym 114727 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 114731 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114735 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114739 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114742 $PACKER_VCC_NET
.sym 114743 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114746 $PACKER_VCC_NET
.sym 114747 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114751 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114755 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 114759 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 114764 $nextpnr_ICESTORM_LC_3$I3
.sym 115362 curr_row[2]
.sym 115366 curr_row[3]
.sym 115370 curr_row[4]
.sym 115371 $PACKER_VCC_NET
.sym 115374 curr_row[5]
.sym 115378 curr_row[6]
.sym 115382 curr_row[7]
.sym 115386 curr_row[8]
.sym 115390 curr_row[9]
.sym 115391 $PACKER_VCC_NET
.sym 115396 $nextpnr_ICESTORM_LC_5$I3
.sym 115399 curr_row[3]
.sym 115400 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 115402 curr_row[8]
.sym 115403 curr_row[7]
.sym 115404 curr_row[6]
.sym 115413 VSYNC_SB_LUT4_O_I0[0]
.sym 115414 VSYNC_SB_LUT4_O_I0[1]
.sym 115415 VSYNC_SB_LUT4_O_I0[2]
.sym 115416 VSYNC_SB_LUT4_O_I0[3]
.sym 115423 curr_row[5]
.sym 115424 VSYNC_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 115426 curr_row[2]
.sym 115430 curr_row[3]
.sym 115431 $PACKER_VCC_NET
.sym 115434 curr_row[4]
.sym 115435 $PACKER_VCC_NET
.sym 115438 curr_row[5]
.sym 115442 curr_row[6]
.sym 115446 curr_row[7]
.sym 115447 $PACKER_VCC_NET
.sym 115450 curr_row[8]
.sym 115451 $PACKER_VCC_NET
.sym 115454 curr_row[9]
.sym 115455 $PACKER_VCC_NET
.sym 115458 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115459 curr_row[3]
.sym 115460 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 115467 curr_row[1]
.sym 115468 curr_row[0]
.sym 115477 curr_row[4]
.sym 115478 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115479 curr_row[5]
.sym 115480 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 115483 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115484 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 115487 curr_row[3]
.sym 115488 curr_row[2]
.sym 115490 curr_row[1]
.sym 115494 curr_row[2]
.sym 115495 $PACKER_VCC_NET
.sym 115498 curr_row[3]
.sym 115499 $PACKER_VCC_NET
.sym 115502 curr_row[4]
.sym 115506 curr_row[5]
.sym 115510 curr_row[6]
.sym 115511 $PACKER_VCC_NET
.sym 115514 curr_row[7]
.sym 115515 $PACKER_VCC_NET
.sym 115518 curr_row[8]
.sym 115519 $PACKER_VCC_NET
.sym 115522 curr_row[9]
.sym 115523 $PACKER_VCC_NET
.sym 115526 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0]
.sym 115527 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]
.sym 115528 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[2]
.sym 115554 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 115559 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115563 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115566 $PACKER_VCC_NET
.sym 115567 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115570 $PACKER_VCC_NET
.sym 115571 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115574 $PACKER_VCC_NET
.sym 115575 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115579 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115583 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115587 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 115592 $nextpnr_ICESTORM_LC_44$I3
.sym 115618 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115622 $PACKER_VCC_NET
.sym 115623 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115627 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115631 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115635 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115638 $PACKER_VCC_NET
.sym 115639 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115643 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 115647 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 115648 curr_col[9]
.sym 115652 $nextpnr_ICESTORM_LC_1$I3
.sym 115653 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 115654 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 115655 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 115656 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 115658 curr_row[5]
.sym 115659 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 115660 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 115662 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1
.sym 115663 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 115664 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115666 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[0]
.sym 115667 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 115668 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O[2]
.sym 115671 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O_I2
.sym 115672 curr_row[5]
.sym 115674 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 115675 curr_col[0]
.sym 115676 curr_col[3]
.sym 115715 curr_col[7]
.sym 115716 curr_col[9]
.sym 115727 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 115728 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 115746 curr_col[0]
.sym 115750 curr_col[1]
.sym 115754 curr_col[2]
.sym 115755 $PACKER_VCC_NET
.sym 115758 curr_col[3]
.sym 115762 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 115766 curr_col[5]
.sym 115770 curr_col[6]
.sym 115774 curr_col[7]
.sym 115775 $PACKER_VCC_NET
.sym 115778 curr_col[8]
.sym 115779 $PACKER_VCC_NET
.sym 115782 curr_col[9]
.sym 115783 $PACKER_VCC_NET
.sym 115788 $nextpnr_ICESTORM_LC_18$I3
.sym 116386 curr_row[0]
.sym 116390 curr_row[1]
.sym 116394 curr_row[2]
.sym 116395 $PACKER_VCC_NET
.sym 116398 curr_row[3]
.sym 116399 $PACKER_VCC_NET
.sym 116402 curr_row[4]
.sym 116403 $PACKER_VCC_NET
.sym 116406 curr_row[5]
.sym 116410 curr_row[6]
.sym 116411 $PACKER_VCC_NET
.sym 116414 curr_row[7]
.sym 116415 $PACKER_VCC_NET
.sym 116418 curr_row[8]
.sym 116419 $PACKER_VCC_NET
.sym 116422 curr_row[9]
.sym 116423 $PACKER_VCC_NET
.sym 116428 $nextpnr_ICESTORM_LC_76$I3
.sym 116450 curr_row[0]
.sym 116454 curr_row[1]
.sym 116455 $PACKER_VCC_NET
.sym 116458 curr_row[2]
.sym 116462 curr_row[3]
.sym 116466 curr_row[4]
.sym 116467 $PACKER_VCC_NET
.sym 116470 curr_row[5]
.sym 116474 curr_row[6]
.sym 116475 $PACKER_VCC_NET
.sym 116478 curr_row[7]
.sym 116479 $PACKER_VCC_NET
.sym 116482 curr_row[8]
.sym 116483 $PACKER_VCC_NET
.sym 116486 curr_row[9]
.sym 116487 $PACKER_VCC_NET
.sym 116490 $PACKER_VCC_NET
.sym 116492 $nextpnr_ICESTORM_LC_20$I3
.sym 116495 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.sym 116496 $nextpnr_ICESTORM_LC_20$COUT
.sym 116514 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116519 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116523 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116526 $PACKER_VCC_NET
.sym 116527 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116531 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116535 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116539 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116543 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 116548 $nextpnr_ICESTORM_LC_25$I3
.sym 116578 u_vga.curr_col_SB_DFF_Q_9_D
.sym 116583 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 116586 $PACKER_VCC_NET
.sym 116587 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116590 $PACKER_VCC_NET
.sym 116591 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116594 $PACKER_VCC_NET
.sym 116595 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116598 $PACKER_VCC_NET
.sym 116599 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116602 $PACKER_VCC_NET
.sym 116603 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116607 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116611 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116615 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 116618 $PACKER_VCC_NET
.sym 116620 $nextpnr_ICESTORM_LC_9$I3
.sym 116623 u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2
.sym 116624 $nextpnr_ICESTORM_LC_9$COUT
.sym 116642 u_vga.curr_col_SB_DFF_Q_9_D
.sym 116647 rgb_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 116648 curr_col[1]
.sym 116651 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116652 curr_col[2]
.sym 116655 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116656 curr_col[3]
.sym 116658 $PACKER_VCC_NET
.sym 116659 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116660 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 116663 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116664 curr_col[5]
.sym 116667 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116668 curr_col[6]
.sym 116670 $PACKER_VCC_NET
.sym 116671 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116672 curr_col[7]
.sym 116675 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116676 curr_col[8]
.sym 116678 $PACKER_VCC_NET
.sym 116679 HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 116684 $nextpnr_ICESTORM_LC_99$I3
.sym 116694 HSYNC_SB_LUT4_O_I1
.sym 116695 HSYNC_SB_LUT4_O_I2
.sym 116696 HSYNC_SB_LUT4_O_I3[2]
.sym 116706 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 116710 curr_col[5]
.sym 116714 curr_col[6]
.sym 116718 curr_col[7]
.sym 116722 curr_col[8]
.sym 116723 $PACKER_VCC_NET
.sym 116726 curr_col[9]
.sym 116732 $nextpnr_ICESTORM_LC_103$I3
.sym 117538 curr_col[1]
.sym 117542 curr_col[2]
.sym 117546 curr_col[3]
.sym 117547 $PACKER_VCC_NET
.sym 117550 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117551 $PACKER_VCC_NET
.sym 117554 curr_col[5]
.sym 117555 $PACKER_VCC_NET
.sym 117558 curr_col[6]
.sym 117559 $PACKER_VCC_NET
.sym 117562 curr_col[7]
.sym 117566 curr_col[8]
.sym 117567 $PACKER_VCC_NET
.sym 117570 curr_col[9]
.sym 117571 $PACKER_VCC_NET
.sym 117576 $nextpnr_ICESTORM_LC_109$I3
.sym 117602 curr_col[1]
.sym 117606 curr_col[2]
.sym 117610 curr_col[3]
.sym 117611 $PACKER_VCC_NET
.sym 117614 HSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117618 curr_col[5]
.sym 117619 $PACKER_VCC_NET
.sym 117622 curr_col[6]
.sym 117623 $PACKER_VCC_NET
.sym 117626 curr_col[7]
.sym 117630 curr_col[8]
.sym 117631 $PACKER_VCC_NET
.sym 117634 curr_col[9]
.sym 117635 $PACKER_VCC_NET
.sym 117640 $nextpnr_ICESTORM_LC_16$I3
