

================================================================
== Synthesis Summary Report of 'vec_matrix'
================================================================
+ General Information: 
    * Date:           Wed May  7 05:28:38 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        vec_matrix
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                 Modules                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                 & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ vec_matrix                            |  Timing|  -0.14|      840|  4.200e+03|         -|      841|     -|        no|     -|  10 (~0%)|  10815 (~0%)|  4966 (~0%)|    -|
    | + vec_matrix_Pipeline_VITIS_LOOP_20_1  |  Timing|  -0.14|      807|  4.035e+03|         -|      807|     -|        no|     -|  10 (~0%)|   6748 (~0%)|  4503 (~0%)|    -|
    |  o VITIS_LOOP_20_1                     |      II|   3.65|      805|  4.025e+03|       326|       32|    16|       yes|     -|         -|            -|           -|    -|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| DRAM_1_address0 | 10       |
| DRAM_1_address1 | 10       |
| DRAM_1_q0       | 32       |
| DRAM_1_q1       | 32       |
| DRAM_2_address0 | 6        |
| DRAM_2_address1 | 6        |
| DRAM_2_q0       | 32       |
| DRAM_2_q1       | 32       |
| DRAM_3_address0 | 4        |
| DRAM_3_address1 | 4        |
| DRAM_3_d0       | 32       |
| DRAM_3_d1       | 32       |
| DRAM_3_q0       | 32       |
| DRAM_3_q1       | 32       |
| DRAM_4_address0 | 4        |
| DRAM_4_d0       | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| DRAM_1   | in        | float const * |
| DRAM_2   | in        | float const * |
| DRAM_3   | unused    | float const * |
| DRAM_4   | out       | float*        |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| DRAM_1   | DRAM_1_address0 | port    | offset   |
| DRAM_1   | DRAM_1_ce0      | port    |          |
| DRAM_1   | DRAM_1_q0       | port    |          |
| DRAM_1   | DRAM_1_address1 | port    | offset   |
| DRAM_1   | DRAM_1_ce1      | port    |          |
| DRAM_1   | DRAM_1_q1       | port    |          |
| DRAM_2   | DRAM_2_address0 | port    | offset   |
| DRAM_2   | DRAM_2_ce0      | port    |          |
| DRAM_2   | DRAM_2_q0       | port    |          |
| DRAM_2   | DRAM_2_address1 | port    | offset   |
| DRAM_2   | DRAM_2_ce1      | port    |          |
| DRAM_2   | DRAM_2_q1       | port    |          |
| DRAM_3   | DRAM_3_address0 | port    | offset   |
| DRAM_3   | DRAM_3_ce0      | port    |          |
| DRAM_3   | DRAM_3_we0      | port    |          |
| DRAM_3   | DRAM_3_d0       | port    |          |
| DRAM_3   | DRAM_3_q0       | port    |          |
| DRAM_3   | DRAM_3_address1 | port    | offset   |
| DRAM_3   | DRAM_3_ce1      | port    |          |
| DRAM_3   | DRAM_3_we1      | port    |          |
| DRAM_3   | DRAM_3_d1       | port    |          |
| DRAM_3   | DRAM_3_q1       | port    |          |
| DRAM_4   | DRAM_4_address0 | port    | offset   |
| DRAM_4   | DRAM_4_ce0      | port    |          |
| DRAM_4   | DRAM_4_we0      | port    |          |
| DRAM_4   | DRAM_4_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+----------+------+---------+---------+
| + vec_matrix                           | 10  |        |          |      |         |         |
|  + vec_matrix_Pipeline_VITIS_LOOP_20_1 | 10  |        |          |      |         |         |
|    i_2_fu_1311_p2                      | -   |        | i_2      | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_1  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_2  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_3  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_4  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_5  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_6  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_7  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_8  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_9  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_s    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_s  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_10   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_10 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_11   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_11 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_12   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_12 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_13   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_13 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_14   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_14 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_15   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_15 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_16   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_16 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_17   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_17 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_18   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_18 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_19   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_19 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_20   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_20 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_21   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_21 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_22   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_22 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_23   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_23 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_24   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_24 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_25   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_25 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_26   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_26 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_27   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_27 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_28   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_28 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_29   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_29 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_30   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | acc_1_30 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_31   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_31 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_32   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_32 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_33   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_33 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_34   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_34 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_35   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_35 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_36   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_36 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_37   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_37 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_38   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_38 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_39   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_39 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_40   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_40 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_41   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_41 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_42   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_42 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_43   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_43 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_44   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_44 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_45   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_45 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_46   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_46 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_47   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_47 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_48   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_48 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_49   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_49 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_50   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_50 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_51   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_51 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_52   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_52 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_53   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_53 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_54 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_55   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_55 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_56 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_57   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_57 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_58 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_59   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_59 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_60 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3    | 3   |        | mul_61   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_61 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4    | 3   |        | mul_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | acc_1_62 | fadd | fulldsp | 4       |
+----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

