module fetch(clk, data, data_out );
input clk
input data;
output data_out;

always@(posedge clk) begin
	data_out = data;
	
end
endmodule